<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.06.06.18:29:16"
 outputDirectory="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CGTFD9E5F35C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7_H5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_125_CLK_IN_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_125_CLK_IN_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_125_CLK_IN_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk_125_clk_in" kind="clock" start="0">
   <property name="clockRate" value="125000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_125_clk_in_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_125_clk_in_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="clk_125_clk_in_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="ddr3_top_memory" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="ddr3_top_memory_mem_a"
       direction="output"
       role="mem_a"
       width="14" />
   <port
       name="ddr3_top_memory_mem_ba"
       direction="output"
       role="mem_ba"
       width="3" />
   <port
       name="ddr3_top_memory_mem_ck"
       direction="output"
       role="mem_ck"
       width="1" />
   <port
       name="ddr3_top_memory_mem_ck_n"
       direction="output"
       role="mem_ck_n"
       width="1" />
   <port
       name="ddr3_top_memory_mem_cke"
       direction="output"
       role="mem_cke"
       width="1" />
   <port
       name="ddr3_top_memory_mem_cs_n"
       direction="output"
       role="mem_cs_n"
       width="1" />
   <port
       name="ddr3_top_memory_mem_dm"
       direction="output"
       role="mem_dm"
       width="8" />
   <port
       name="ddr3_top_memory_mem_ras_n"
       direction="output"
       role="mem_ras_n"
       width="1" />
   <port
       name="ddr3_top_memory_mem_cas_n"
       direction="output"
       role="mem_cas_n"
       width="1" />
   <port
       name="ddr3_top_memory_mem_we_n"
       direction="output"
       role="mem_we_n"
       width="1" />
   <port
       name="ddr3_top_memory_mem_reset_n"
       direction="output"
       role="mem_reset_n"
       width="1" />
   <port
       name="ddr3_top_memory_mem_dq"
       direction="bidir"
       role="mem_dq"
       width="64" />
   <port
       name="ddr3_top_memory_mem_dqs"
       direction="bidir"
       role="mem_dqs"
       width="8" />
   <port
       name="ddr3_top_memory_mem_dqs_n"
       direction="bidir"
       role="mem_dqs_n"
       width="8" />
   <port
       name="ddr3_top_memory_mem_odt"
       direction="output"
       role="mem_odt"
       width="1" />
  </interface>
  <interface name="ddr3_top_oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="ddr3_top_oct_rzqin" direction="input" role="rzqin" width="1" />
  </interface>
  <interface name="sdram_afi_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="150000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sdram_afi_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="sdram_avl" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="1073741824" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="sdram_afi_clk" />
   <property name="associatedReset" value="clk_125_clk_in_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="true" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="32" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="sdram_avl_waitrequest_n"
       direction="output"
       role="waitrequest_n"
       width="1" />
   <port
       name="sdram_avl_beginbursttransfer"
       direction="input"
       role="beginbursttransfer"
       width="1" />
   <port name="sdram_avl_address" direction="input" role="address" width="25" />
   <port
       name="sdram_avl_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="sdram_avl_readdata"
       direction="output"
       role="readdata"
       width="256" />
   <port
       name="sdram_avl_writedata"
       direction="input"
       role="writedata"
       width="256" />
   <port name="sdram_avl_read" direction="input" role="read" width="1" />
   <port name="sdram_avl_write" direction="input" role="write" width="1" />
   <port
       name="sdram_avl_burstcount"
       direction="input"
       role="burstcount"
       width="9" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="dma_mem:1.0:AUTO_CLK_125_CLK_IN_CLOCK_DOMAIN=-1,AUTO_CLK_125_CLK_IN_CLOCK_RATE=-1,AUTO_CLK_125_CLK_IN_RESET_DOMAIN=-1,AUTO_DEVICE=5CGTFD9E5F35C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H5,AUTO_GENERATION_ID=1496787713,AUTO_UNIQUE_ID=(clock_source:14.1:clockFrequency=125000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_mem_if_ddr3_emif:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5CGTFD9E5F35C7,AUTO_DEVICE_SPEEDGRADE=7_H5,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=256,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=9,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=false,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=8,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=false,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,DWIDTH_RATIO=4,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=300.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=8,MEM_T_WL=5,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=150.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=150.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=150.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=4583,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=4583,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=4583 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=8,RATE=Half,RATE_CACHE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=125.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=false,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,SPEED_GRADE_CACHE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.205,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.365,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=false,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=150000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=75000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_ddr3_pll:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=8,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=8,MEM_T_WL=5,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=150.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=150.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=150.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_ADDR_CMD_CLK_FREQ_STR=150.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=4583,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=4583,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=4583 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=2000000,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=150.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=4000000,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=75.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=13336 ps,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=2000000,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=150.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=12000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40008 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=6000000,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=50.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=20004 ps,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=8,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PERIOD_PS=8000,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=false,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.205,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.365,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=false)(altera_mem_if_ddr3_phy_core:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=8,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=8,MEM_T_WL=5,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=150.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=150.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=150.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_ADDR_CMD_CLK_FREQ_STR=150.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=4583,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=4583,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=4583 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=2000000,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=150.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=4000000,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=75.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=13336 ps,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=2000000,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=150.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=12000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40008 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=6000000,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=50.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=20004 ps,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=8,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=false,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.205,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.365,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=false)(altera_mem_if_ddr3_afi_mux:14.1:AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=1,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Half,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_afi_splitter:14.1:AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=1,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Half,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_qseq:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=8,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=8,MEM_T_WL=5,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=150.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=150.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=150.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_ADDR_CMD_CLK_FREQ_STR=150.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=4583,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=4583,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=4583 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=2000000,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=150.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=4000000,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=75.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=13336 ps,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=2000000,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=150.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=12000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40008 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=6000000,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=50.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=20004 ps,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=8,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=false,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.205,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.365,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=false)(altera_mem_if_nextgen_ddr3_controller:14.1:AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5CGTFD9E5F35C7,AUTO_DEVICE_SPEEDGRADE=7_H5,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=256,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=9,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=false,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=false,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_mem_if_nextgen_ddr3_controller_core:14.1:AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=256,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=9,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=false,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=false,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_ddrx_mm_st_converter:14.1:AVL_ADDR_WIDTH=25,AVL_BYTE_ENABLE=false,AVL_DATA_WIDTH=256,AVL_NUM_SYMBOLS=32,AVL_SIZE_WIDTH=9,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=4,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false)(clock:14.1:)(clock:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:))(altera_mem_if_oct:14.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V)(altera_mem_if_pll_bridge:14.1:CORE_PERIPHERY_DUAL_CLOCK=false,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DUPLICATE_PLL_FOR_PHY_CLK=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_PLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,RATE=Half,SEQUENCER_TYPE=NIOS,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,USE_DR_CLK=false)(altera_mem_if_dll:14.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=3333 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=300.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V)(clock:14.1:)(reset:14.1:)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(clock:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:14.1:)(reset:14.1:)(clock:14.1:)(reset:14.1:)(clock:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:14.1:)(clock:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(clock:14.1:)(reset:14.1:)(reset:14.1:)"
   instancePathKey="dma_mem"
   kind="dma_mem"
   version="1.0"
   name="dma_mem">
  <parameter name="AUTO_CLK_125_CLK_IN_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_125_CLK_IN_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1496787713" />
  <parameter name="AUTO_DEVICE" value="5CGTFD9E5F35C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_125_CLK_IN_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H5" />
  <generatedFiles>
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/dma_mem.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram.v"
       type="VERILOG" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_read_valid_selector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_addr_cmd_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_memphy.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_new_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_fr_cycle_shifter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_fr_cycle_extender.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_read_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_write_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_core_shadow_registers.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_simple_ddio_out.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_flop_mem.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/afi_mux_ddr3_ddrx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_ac_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_bitcheck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_datamux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_data_broadcast.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_data_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_ddr3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_di_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_dm_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_generic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_inst_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_jumplogic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_lfsr12.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_lfsr36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_lfsr72.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_pattern_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_ram_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_read_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_write_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_data_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_phy_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_c0.v"
       type="VERILOG" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_mem.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr3_emif/alt_mem_if_ddr3_emif_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr3_pll/altera_mem_if_ddr3_pll_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_phy_core/altera_mem_if_ddr3_phy_core_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_ddr3_afi_mux/altera_mem_if_ddr3_afi_mux_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr3_qseq/altera_mem_if_ddr3_qseq_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller/alt_mem_if_nextgen_ddr3_controller_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller_core/alt_mem_if_nextgen_ddr3_controller_core_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="dma_mem">queue size: 0 starting:dma_mem "dma_mem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma_mem"><![CDATA["<b>dma_mem</b>" reuses <b>altera_mem_if_ddr3_emif</b> "<b>submodules/dma_mem_sdram</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 0 starting:altera_mem_if_ddr3_emif "submodules/dma_mem_sdram"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>16</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_mem_if_ddr3_pll</b> "<b>submodules/dma_mem_sdram_pll0</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_mem_if_ddr3_phy_core</b> "<b>submodules/dma_mem_sdram_p0</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_mem_if_ddr3_afi_mux</b> "<b>submodules/afi_mux_ddr3_ddrx</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_mem_if_ddr3_qseq</b> "<b>submodules/dma_mem_sdram_s0</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_mem_if_nextgen_ddr3_controller</b> "<b>submodules/dma_mem_sdram_c0</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_cyclonev</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_cyclonev</b>"]]></message>
   <message level="Info" culprit="sdram"><![CDATA["<b>dma_mem</b>" instantiated <b>altera_mem_if_ddr3_emif</b> "<b>sdram</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 6 starting:altera_mem_if_ddr3_pll "submodules/dma_mem_sdram_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_ddr3_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 5 starting:altera_mem_if_ddr3_phy_core "submodules/dma_mem_sdram_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating dma_mem_sdram_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the dma_mem_sdram_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_ddr3_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 4 starting:altera_mem_if_ddr3_afi_mux "submodules/afi_mux_ddr3_ddrx"</message>
   <message level="Info" culprit="m0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_ddr3_afi_mux</b> "<b>m0</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 3 starting:altera_mem_if_ddr3_qseq "submodules/dma_mem_sdram_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_ddr3_qseq</b> "<b>s0</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 2 starting:altera_mem_if_nextgen_ddr3_controller "submodules/dma_mem_sdram_c0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>submodules/alt_mem_if_nextgen_ddr3_controller_core</b>"]]></message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>alt_mem_ddrx_mm_st_converter</b> "<b>submodules/alt_mem_ddrx_mm_st_converter</b>"]]></message>
   <message level="Info" culprit="c0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 1 starting:altera_mem_if_nextgen_ddr3_controller_core "submodules/alt_mem_if_nextgen_ddr3_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>ng0</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 0 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 3 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_cyclonev"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 2 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_cyclonev"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_emif:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5CGTFD9E5F35C7,AUTO_DEVICE_SPEEDGRADE=7_H5,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=256,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=9,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=false,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=8,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=false,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,DWIDTH_RATIO=4,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=300.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=8,MEM_T_WL=5,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=150.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=150.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=150.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=4583,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=4583,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=4583 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=8,RATE=Half,RATE_CACHE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=125.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=false,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,SPEED_GRADE_CACHE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.205,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.365,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=false,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=150000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=75000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_ddr3_pll:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=8,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=8,MEM_T_WL=5,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=150.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=150.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=150.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_ADDR_CMD_CLK_FREQ_STR=150.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=4583,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=4583,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=4583 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=2000000,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=150.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=4000000,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=75.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=13336 ps,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=2000000,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=150.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=12000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40008 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=6000000,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=50.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=20004 ps,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=8,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PERIOD_PS=8000,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=false,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.205,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.365,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=false)(altera_mem_if_ddr3_phy_core:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=8,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=8,MEM_T_WL=5,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=150.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=150.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=150.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_ADDR_CMD_CLK_FREQ_STR=150.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=4583,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=4583,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=4583 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=2000000,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=150.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=4000000,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=75.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=13336 ps,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=2000000,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=150.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=12000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40008 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=6000000,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=50.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=20004 ps,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=8,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=false,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.205,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.365,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=false)(altera_mem_if_ddr3_afi_mux:14.1:AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=1,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Half,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_afi_splitter:14.1:AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=1,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Half,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_qseq:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=8,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=8,MEM_T_WL=5,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=150.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=150.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=150.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_ADDR_CMD_CLK_FREQ_STR=150.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=4583,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=4583,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=4583 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=2000000,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=150.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=4000000,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=75.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=13336 ps,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=2000000,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=150.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=12000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40008 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=6000000,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=50.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=20004 ps,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=8,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=false,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.205,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.365,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=false)(altera_mem_if_nextgen_ddr3_controller:14.1:AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5CGTFD9E5F35C7,AUTO_DEVICE_SPEEDGRADE=7_H5,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=256,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=9,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=false,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=false,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_mem_if_nextgen_ddr3_controller_core:14.1:AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=256,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=9,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=false,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=false,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_ddrx_mm_st_converter:14.1:AVL_ADDR_WIDTH=25,AVL_BYTE_ENABLE=false,AVL_DATA_WIDTH=256,AVL_NUM_SYMBOLS=32,AVL_SIZE_WIDTH=9,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=4,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false)(clock:14.1:)(clock:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:))(altera_mem_if_oct:14.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V)(altera_mem_if_pll_bridge:14.1:CORE_PERIPHERY_DUAL_CLOCK=false,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DUPLICATE_PLL_FOR_PHY_CLK=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_PLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,RATE=Half,SEQUENCER_TYPE=NIOS,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,USE_DR_CLK=false)(altera_mem_if_dll:14.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=3333 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=300.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V)(clock:14.1:)(reset:14.1:)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(clock:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:14.1:)(reset:14.1:)(clock:14.1:)(reset:14.1:)(clock:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:14.1:)(clock:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="dma_mem:.:sdram"
   kind="altera_mem_if_ddr3_emif"
   version="14.1"
   name="dma_mem_sdram">
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="4000000" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="34" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="256" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="6" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="36.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="DELAY_PER_OPA_TAP" value="416" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="0" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="247.5" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="256" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="2400000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_16" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_12" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="15" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2400000" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="5" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="MEM_CLK_NS" value="3.333" />
  <parameter name="TG_TEMP_PORT_0" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="PLL_AFI_CLK_MULT" value="2400000" />
  <parameter name="SKIP_MEM_INIT" value="false" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_5" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_4" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="2400000" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="AC_ROM_MR0_MIRR" value="0001001000001" />
  <parameter name="MEM_TWTR" value="5" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="CYCLONEV" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="0" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_16" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.205" />
  <parameter name="AFI_ODT_WIDTH" value="2" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="8" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="ENABLE_ABS_RAM_INTERNAL" value="false" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="6" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="2400000" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_2" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="2000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="AVL_NUM_SYMBOLS" value="32" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="AVL_PORT" value="" />
  <parameter name="TB_RATE" value="HALF" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0001100100000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="13336 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="MEM_WTCL" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_MEM_CLK_MULT" value="2400000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="CALIB_VFIFO_OFFSET" value="8" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_DRV_STR" value="RZQ/6" />
  <parameter name="MEM_TREFI" value="2341" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="MSB_RFIFO_PORT_0" value="5" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_TRP_NS" value="13.5" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="2" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="4583 ps" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="300.0" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="50.0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="NIOS" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2400000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="MEM_WTCL_INT" value="5" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="REF_CLK_FREQ" value="125.0" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="6000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="MR2_CWL" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="2000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000000100" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="6" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="125.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_STR" value="125.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="300.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="533.333" />
  <parameter name="MR1_RTT" value="1" />
  <parameter name="READ_FIFO_HALF_RATE" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0001011000000" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="2400000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="0001000100001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="11" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_4" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0000000000000" />
  <parameter name="AC_ROM_MR1" value="0000000000100" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="2000000" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="4583" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="PHY_VERSION_NUMBER" value="141" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.24" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="2400000" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="2" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="2400000" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="CFG_INTERFACE_WIDTH" value="64" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="2400000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="1" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="7" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="20" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2500 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="0" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="75.0 MHz" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="false" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES" value="" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="5" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="150.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.875" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="DWIDTH_RATIO" value="4" />
  <parameter name="INTG_MEM_IF_TREFI" value="3120" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENABLE_ABSTRACT_RAM" value="false" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="150000" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="4000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="20004 ps" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_6" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="RATE" value="Half" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_RTT_WR" value="Dynamic ODT off" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="1875.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H5" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.165" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40008 ps" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="512" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2500 ps" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="MEM_RTT_NOM" value="RZQ/4" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="2400000" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2500" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="AFI_WRANK_WIDTH" value="16" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2500" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_ODT_ENABLED" value="true" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="false" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="RATE_CACHE" value="Half" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2400000" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="4583 ps" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="MEM_TRFC" value="49" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="0000000000000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="TB_MEM_CLK_FREQ" value="300.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_6" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="REF_CLK_PS" value="8000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_16" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_6" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="TIMING_TIS" value="190" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AUTO_DEVICE" value="5CGTFD9E5F35C7" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="4583 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="25" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="false" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="247.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="16" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_32" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="AVL_BE_WIDTH" value="32" />
  <parameter name="AVL_MAX_SIZE" value="256" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="2400000" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_BANK_ROW_COL" />
  <parameter name="AFI_DM_WIDTH" value="32" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40008 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="12000000" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="BYTE_ENABLE" value="false" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="75.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="150.0" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="REF_CLK_NS" value="8.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="12000000" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="9" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="7" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_22" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="50.0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="4583" />
  <parameter name="MEM_TRCD_NS" value="13.5" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="13336 ps" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="28" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="30" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="6000000" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="5" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="65" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="0" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="75.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.365" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="MEM_T_WL" value="5" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="16" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_TRP" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="MEM_CLK_PS" value="3333.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="150.0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="MR0_CAS_LATENCY" value="2" />
  <parameter name="LSB_WFIFO_PORT_0" value="5" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="MR0_WR" value="1" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="2000000" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="0" />
  <parameter name="MEM_T_RL" value="8" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="PRIORITY_PORT_2" value="0" />
  <parameter name="PRIORITY_PORT_1" value="0" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2500" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="false" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="140" />
  <parameter name="CPORT_TYPE_PORT_0" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="0" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="0" />
  <parameter name="PRIORITY_PORT_3" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="PRIORITY_PORT_5" value="0" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="20004 ps" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="4583" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="5" />
  <parameter name="PLL_AFI_CLK_DIV" value="2000000" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="14" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles>
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_read_valid_selector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_addr_cmd_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_memphy.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_new_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_fr_cycle_shifter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_fr_cycle_extender.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_read_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_write_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_core_shadow_registers.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_simple_ddio_out.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_flop_mem.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/afi_mux_ddr3_ddrx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_ac_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_bitcheck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_datamux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_data_broadcast.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_data_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_ddr3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_di_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_dm_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_generic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_inst_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_jumplogic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_lfsr12.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_lfsr36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_lfsr72.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_pattern_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_ram_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_read_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_write_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_data_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_phy_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_c0.v"
       type="VERILOG" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr3_emif/alt_mem_if_ddr3_emif_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr3_pll/altera_mem_if_ddr3_pll_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_phy_core/altera_mem_if_ddr3_phy_core_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_ddr3_afi_mux/altera_mem_if_ddr3_afi_mux_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr3_qseq/altera_mem_if_ddr3_qseq_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller/alt_mem_if_nextgen_ddr3_controller_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller_core/alt_mem_if_nextgen_ddr3_controller_core_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </childSourceFiles>
  <instantiator instantiator="dma_mem" as="sdram" />
  <messages>
   <message level="Debug" culprit="dma_mem">queue size: 0 starting:altera_mem_if_ddr3_emif "submodules/dma_mem_sdram"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>16</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_mem_if_ddr3_pll</b> "<b>submodules/dma_mem_sdram_pll0</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_mem_if_ddr3_phy_core</b> "<b>submodules/dma_mem_sdram_p0</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_mem_if_ddr3_afi_mux</b> "<b>submodules/afi_mux_ddr3_ddrx</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_mem_if_ddr3_qseq</b> "<b>submodules/dma_mem_sdram_s0</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_mem_if_nextgen_ddr3_controller</b> "<b>submodules/dma_mem_sdram_c0</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_cyclonev</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_cyclonev</b>"]]></message>
   <message level="Info" culprit="sdram"><![CDATA["<b>dma_mem</b>" instantiated <b>altera_mem_if_ddr3_emif</b> "<b>sdram</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 6 starting:altera_mem_if_ddr3_pll "submodules/dma_mem_sdram_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_ddr3_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 5 starting:altera_mem_if_ddr3_phy_core "submodules/dma_mem_sdram_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating dma_mem_sdram_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the dma_mem_sdram_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_ddr3_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 4 starting:altera_mem_if_ddr3_afi_mux "submodules/afi_mux_ddr3_ddrx"</message>
   <message level="Info" culprit="m0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_ddr3_afi_mux</b> "<b>m0</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 3 starting:altera_mem_if_ddr3_qseq "submodules/dma_mem_sdram_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_ddr3_qseq</b> "<b>s0</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 2 starting:altera_mem_if_nextgen_ddr3_controller "submodules/dma_mem_sdram_c0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>submodules/alt_mem_if_nextgen_ddr3_controller_core</b>"]]></message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>alt_mem_ddrx_mm_st_converter</b> "<b>submodules/alt_mem_ddrx_mm_st_converter</b>"]]></message>
   <message level="Info" culprit="c0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 1 starting:altera_mem_if_nextgen_ddr3_controller_core "submodules/alt_mem_if_nextgen_ddr3_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>ng0</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 0 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 3 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_cyclonev"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 2 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_cyclonev"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_pll:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=8,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=8,MEM_T_WL=5,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=150.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=150.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=150.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_ADDR_CMD_CLK_FREQ_STR=150.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=4583,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=4583,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=4583 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=2000000,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=150.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=4000000,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=75.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=13336 ps,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=2000000,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=150.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=12000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40008 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=6000000,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=50.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=20004 ps,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=8,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PERIOD_PS=8000,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=false,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.205,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.365,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=false"
   instancePathKey="dma_mem:.:sdram:.:pll0"
   kind="altera_mem_if_ddr3_pll"
   version="14.1"
   name="dma_mem_sdram_pll0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="4000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="150.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.875" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="500.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="2000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="256" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="150000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="6" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="36.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="150.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="416" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="4000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="247.5" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="20004 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="4583 ps" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="2400000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="4000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="MEM_TRC" value="15" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="6668 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="3.333" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="2400000" />
  <parameter name="SKIP_MEM_INIT" value="false" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="RATE" value="Half" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="13336 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_RTT_WR" value="Dynamic ODT off" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="MEM_CLK_MAX_PS" value="1875.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="2400000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="2400000" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="0001001000001" />
  <parameter name="MEM_TWTR" value="5" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.165" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40008 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2500 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="0" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.205" />
  <parameter name="AFI_ODT_WIDTH" value="2" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="12000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="RZQ/4" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="8" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="2400000" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2500" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2500" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="4583" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TCL" value="6" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="2000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="4583 ps" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="49" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="HALF" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="2400000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="150.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0001100100000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="20004 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="13336 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="10.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="MEM_WTCL" value="5" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="2400000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="2000000" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="0000000000000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CALIB_VFIFO_OFFSET" value="8" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="2400000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="6000000" />
  <parameter name="MEM_DRV_STR" value="RZQ/6" />
  <parameter name="MEM_TREFI" value="2341" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="6668 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="300.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="150.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="2500" />
  <parameter name="MEM_TRP_NS" value="13.5" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="2" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="4583 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="300.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="50.0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="8000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="190" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2400000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="5" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="75.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="4583 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="247.0" />
  <parameter name="REF_CLK_FREQ" value="125.0" />
  <parameter name="AFI_RRANK_WIDTH" value="16" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="6000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="REF_CLK_PERIOD_PS" value="8000" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="MR2_CWL" value="0" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="2000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="2400000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000000100" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="2400000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_DM_WIDTH" value="32" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40008 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="12000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="125.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="533.333" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="1" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="2400000" />
  <parameter name="READ_FIFO_HALF_RATE" value="true" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="25.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0001011000000" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="75.0" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="2000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="150.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="8.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="12000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="6668 ps" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="2400000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0001000100001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="50.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="11" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="AC_ROM_MR2" value="0000000000000" />
  <parameter name="AC_ROM_MR1" value="0000000000100" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="50.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="2000000" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="4583" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="4583" />
  <parameter name="MEM_TRCD_NS" value="13.5" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="13336 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="28" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="141" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.24" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="2400000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="30" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="6000000" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="65" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="75.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.365" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="2400000" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="40008 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="5" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="16" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="5" />
  <parameter name="MEM_CLK_PS" value="3333.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="150.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="2400000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="MR0_CAS_LATENCY" value="2" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="1" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="8" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2500" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="false" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="140" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2500 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="20004 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="75.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="4583" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="2000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="14" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr3_pll/altera_mem_if_ddr3_pll_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dma_mem_sdram" as="pll0" />
  <messages>
   <message level="Debug" culprit="dma_mem">queue size: 6 starting:altera_mem_if_ddr3_pll "submodules/dma_mem_sdram_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_ddr3_pll</b> "<b>pll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_phy_core:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=8,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=8,MEM_T_WL=5,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=150.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=150.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=150.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_ADDR_CMD_CLK_FREQ_STR=150.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=4583,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=4583,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=4583 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=2000000,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=150.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=4000000,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=75.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=13336 ps,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=2000000,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=150.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=12000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40008 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=6000000,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=50.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=20004 ps,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=8,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=false,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.205,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.365,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=false"
   instancePathKey="dma_mem:.:sdram:.:p0"
   kind="altera_mem_if_ddr3_phy_core"
   version="14.1"
   name="dma_mem_sdram_p0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="4000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="150.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.875" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="500.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="2000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="256" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="150000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="6" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="36.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="150.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="416" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="4000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="247.5" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="20004 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="4583 ps" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="2400000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="4000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="MEM_TRC" value="15" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="6668 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="3.333" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="2400000" />
  <parameter name="SKIP_MEM_INIT" value="false" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="RATE" value="Half" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="13336 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_RTT_WR" value="Dynamic ODT off" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="MEM_CLK_MAX_PS" value="1875.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="2400000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="2400000" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="0001001000001" />
  <parameter name="MEM_TWTR" value="5" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.165" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40008 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2500 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="0" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.205" />
  <parameter name="AFI_ODT_WIDTH" value="2" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="12000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="RZQ/4" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="8" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="2400000" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2500" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2500" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="4583" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TCL" value="6" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="2000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="4583 ps" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="49" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="HALF" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="2400000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="150.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0001100100000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="20004 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="13336 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="10.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="MEM_WTCL" value="5" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="2400000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="2000000" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="0000000000000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CALIB_VFIFO_OFFSET" value="8" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="2400000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="6000000" />
  <parameter name="MEM_DRV_STR" value="RZQ/6" />
  <parameter name="MEM_TREFI" value="2341" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="6668 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="300.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="150.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="2500" />
  <parameter name="MEM_TRP_NS" value="13.5" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="2" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="4583 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="300.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="50.0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="8000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="190" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2400000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="5" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="75.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="4583 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="247.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="REF_CLK_FREQ" value="125.0" />
  <parameter name="AFI_RRANK_WIDTH" value="16" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="6000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="MR2_CWL" value="0" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="2000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="2400000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000000100" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="2400000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_DM_WIDTH" value="32" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40008 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="12000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="125.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="533.333" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="1" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="2400000" />
  <parameter name="READ_FIFO_HALF_RATE" value="true" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="25.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0001011000000" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="75.0" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="2000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="150.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="8.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="12000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="6668 ps" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="2400000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0001000100001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="50.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="11" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0000000000000" />
  <parameter name="AC_ROM_MR1" value="0000000000100" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="50.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="2000000" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="4583" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="4583" />
  <parameter name="MEM_TRCD_NS" value="13.5" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="13336 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="28" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="141" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.24" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="2400000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="30" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="6000000" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="65" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="75.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.365" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="2400000" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="40008 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="5" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="16" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="5" />
  <parameter name="MEM_CLK_PS" value="3333.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="150.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="2400000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="MR0_CAS_LATENCY" value="2" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="1" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="8" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2500" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="false" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="140" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2500 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="20004 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="75.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="4583" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="2000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="14" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_read_valid_selector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_addr_cmd_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_memphy.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_new_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_fr_cycle_shifter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_fr_cycle_extender.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_read_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_write_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_core_shadow_registers.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_simple_ddio_out.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_flop_mem.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_phy_core/altera_mem_if_ddr3_phy_core_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dma_mem_sdram" as="p0" />
  <messages>
   <message level="Debug" culprit="dma_mem">queue size: 5 starting:altera_mem_if_ddr3_phy_core "submodules/dma_mem_sdram_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating dma_mem_sdram_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the dma_mem_sdram_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_ddr3_phy_core</b> "<b>p0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_afi_mux:14.1:AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=1,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Half,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false"
   instancePathKey="dma_mem:.:sdram:.:m0"
   kind="altera_mem_if_ddr3_afi_mux"
   version="14.1"
   name="afi_mux_ddr3_ddrx">
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.875" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="TIMING_TIS" value="190" />
  <parameter name="AFI_DQ_WIDTH" value="256" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MEM_WTCL_INT" value="5" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TINIT_CK" value="150000" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="36.0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="AFI_RRANK_WIDTH" value="16" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="MR2_CWL" value="0" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000000100" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="AFI_BANKADDR_WIDTH" value="6" />
  <parameter name="RDIMM" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="AFI_DM_WIDTH" value="32" />
  <parameter name="MEM_TRC" value="15" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="MEM_CLK_FREQ_MAX" value="533.333" />
  <parameter name="MR1_RTT" value="1" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0001011000000" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="RATE" value="Half" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="MEM_RTT_WR" value="Dynamic ODT off" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="MEM_CLK_MAX_PS" value="1875.0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0001000100001" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="MEM_TRAS" value="11" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="AC_ROM_MR0_MIRR" value="0001001000001" />
  <parameter name="MEM_TWTR" value="5" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="AC_ROM_MR2" value="0000000000000" />
  <parameter name="AC_ROM_MR1" value="0000000000100" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="MR2_RTT_WR" value="0" />
  <parameter name="MEM_TRCD_NS" value="13.5" />
  <parameter name="AFI_ODT_WIDTH" value="2" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="AFI_ADDR_WIDTH" value="28" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="MEM_RTT_NOM" value="RZQ/4" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="AFI_WRANK_WIDTH" value="16" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="TIMING_TDS" value="30" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="TIMING_TDH" value="65" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="MEM_TCL" value="6" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="16" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="5" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="MEM_TRFC" value="49" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="MR0_CAS_LATENCY" value="2" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="MR0_WR" value="1" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0001100100000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_WTCL" value="5" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="140" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="0000000000000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="MEM_DRV_STR" value="RZQ/6" />
  <parameter name="MEM_TREFI" value="2341" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="MEM_TRP_NS" value="13.5" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="MEM_TFAW" value="14" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/afi_mux_ddr3_ddrx.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_ddr3_afi_mux/altera_mem_if_ddr3_afi_mux_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dma_mem_sdram" as="m0" />
  <messages>
   <message level="Debug" culprit="dma_mem">queue size: 4 starting:altera_mem_if_ddr3_afi_mux "submodules/afi_mux_ddr3_ddrx"</message>
   <message level="Info" culprit="m0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_ddr3_afi_mux</b> "<b>m0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_qseq:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=8,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=8,MEM_T_WL=5,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=150.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=150.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=150.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_ADDR_CMD_CLK_FREQ_STR=150.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=4583,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=4583,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=4583,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=4583 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=4583 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=2000000,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=150.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=4000000,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=75.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=13336 ps,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=2000000,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=150.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=12000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40008 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=6000000,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=50.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=20004 ps,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=8,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=false,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.205,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.365,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=false"
   instancePathKey="dma_mem:.:sdram:.:s0"
   kind="altera_mem_if_ddr3_qseq"
   version="14.1"
   name="dma_mem_sdram_s0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="4000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="150.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.875" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="500.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="2000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="256" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="150000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="6" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="36.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="150.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="416" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="4000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="247.5" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="20004 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="4583 ps" />
  <parameter name="AVL_DATA_WIDTH" value="32" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="2400000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="4000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="MEM_TRC" value="15" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="6668 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="3.333" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="2400000" />
  <parameter name="SKIP_MEM_INIT" value="false" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_MAX_WRITE_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="RATE" value="Half" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="13336 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_RTT_WR" value="Dynamic ODT off" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="MEM_CLK_MAX_PS" value="1875.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="2400000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="2400000" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="0001001000001" />
  <parameter name="MEM_TWTR" value="5" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.165" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40008 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2500 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="0" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.205" />
  <parameter name="AFI_ODT_WIDTH" value="2" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="12000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="RZQ/4" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="8" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="2400000" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2500" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2500" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="4583" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TCL" value="6" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="2000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="4583 ps" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="49" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="HALF" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="2400000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="150.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0001100100000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="20004 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="13336 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="10.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="MEM_WTCL" value="5" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="2400000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="2000000" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="0000000000000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CALIB_VFIFO_OFFSET" value="8" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="2400000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="6000000" />
  <parameter name="MEM_DRV_STR" value="RZQ/6" />
  <parameter name="MEM_TREFI" value="2341" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="6668 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="300.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="150.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="2500" />
  <parameter name="MEM_TRP_NS" value="13.5" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="2" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="4583 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="300.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="50.0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="8000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="190" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2400000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="5" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="75.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="4583 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="13" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="247.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="REF_CLK_FREQ" value="125.0" />
  <parameter name="AFI_RRANK_WIDTH" value="16" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="6000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_MAX_READ_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="MR2_CWL" value="0" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="2000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="2400000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000000100" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="2400000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_DM_WIDTH" value="32" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40008 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="12000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="125.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="533.333" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="1" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="2400000" />
  <parameter name="READ_FIFO_HALF_RATE" value="true" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="25.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0001011000000" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="75.0" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="2000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="150.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="8.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="12000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="6668 ps" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="2400000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0001000100001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="50.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="11" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0000000000000" />
  <parameter name="AC_ROM_MR1" value="0000000000100" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="50.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="2000000" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="4583" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="4583" />
  <parameter name="MEM_TRCD_NS" value="13.5" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="13336 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="28" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="141" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.24" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="2400000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="30" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="6000000" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="65" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="75.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.365" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="2400000" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="40008 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="5" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="16" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="5" />
  <parameter name="MEM_CLK_PS" value="3333.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="150.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="2400000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="MR0_CAS_LATENCY" value="2" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="1" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="8" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2500" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="false" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="140" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2500 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="20004 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="75.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="4583" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="2000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="14" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_ac_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_bitcheck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_datamux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_data_broadcast.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_data_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_ddr3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_di_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_dm_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_generic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_inst_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_jumplogic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_lfsr12.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_lfsr36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_lfsr72.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_pattern_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_ram_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_read_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/rw_manager_write_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_data_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_phy_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr3_qseq/altera_mem_if_ddr3_qseq_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dma_mem_sdram" as="s0" />
  <messages>
   <message level="Debug" culprit="dma_mem">queue size: 3 starting:altera_mem_if_ddr3_qseq "submodules/dma_mem_sdram_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_ddr3_qseq</b> "<b>s0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_nextgen_ddr3_controller:14.1:AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5CGTFD9E5F35C7,AUTO_DEVICE_SPEEDGRADE=7_H5,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=256,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=9,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=false,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=false,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_mem_if_nextgen_ddr3_controller_core:14.1:AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=256,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=9,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=false,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=false,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_ddrx_mm_st_converter:14.1:AVL_ADDR_WIDTH=25,AVL_BYTE_ENABLE=false,AVL_DATA_WIDTH=256,AVL_NUM_SYMBOLS=32,AVL_SIZE_WIDTH=9,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=4,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false)(clock:14.1:)(clock:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)"
   instancePathKey="dma_mem:.:sdram:.:c0"
   kind="altera_mem_if_nextgen_ddr3_controller"
   version="14.1"
   name="dma_mem_sdram_c0">
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="34" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="AFI_DQ_WIDTH" value="256" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="36.0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="0" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="256" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_16" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_12" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="15" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="5" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="TG_TEMP_PORT_0" value="0" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_5" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_4" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="AC_ROM_MR0_MIRR" value="0001001000001" />
  <parameter name="MEM_TWTR" value="5" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="MR2_RTT_WR" value="0" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_16" />
  <parameter name="AFI_ODT_WIDTH" value="2" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="6" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_2" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="AVL_NUM_SYMBOLS" value="32" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="AVL_PORT" value="" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0001100100000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="MEM_WTCL" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_DRV_STR" value="RZQ/6" />
  <parameter name="MEM_TREFI" value="2341" />
  <parameter name="MSB_RFIFO_PORT_0" value="5" />
  <parameter name="MEM_TRP_NS" value="13.5" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="MEM_WTCL_INT" value="5" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="MR2_CWL" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000000100" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="6" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="MEM_CLK_FREQ_MAX" value="533.333" />
  <parameter name="MR1_RTT" value="1" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0001011000000" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="0001000100001" />
  <parameter name="MEM_TRAS" value="11" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_4" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="AC_ROM_MR2" value="0000000000000" />
  <parameter name="AC_ROM_MR1" value="0000000000100" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="2" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="CFG_INTERFACE_WIDTH" value="64" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="20" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="5" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="MEM_CLK_MAX_NS" value="1.875" />
  <parameter name="DWIDTH_RATIO" value="4" />
  <parameter name="INTG_MEM_IF_TREFI" value="3120" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="150000" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_6" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="RATE" value="Half" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="MEM_RTT_WR" value="Dynamic ODT off" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="1875.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H5" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="512" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="MEM_RTT_NOM" value="RZQ/4" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="AFI_WRANK_WIDTH" value="16" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_ODT_ENABLED" value="true" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="MEM_TRFC" value="49" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="0000000000000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_6" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_16" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_6" />
  <parameter name="TIMING_TIS" value="190" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AUTO_DEVICE" value="5CGTFD9E5F35C7" />
  <parameter name="AVL_ADDR_WIDTH" value="25" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="false" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="16" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_32" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="AVL_BE_WIDTH" value="32" />
  <parameter name="AVL_MAX_SIZE" value="256" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_BANK_ROW_COL" />
  <parameter name="AFI_DM_WIDTH" value="32" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="BYTE_ENABLE" value="false" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="9" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="7" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_22" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="MEM_TRCD_NS" value="13.5" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="28" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDS" value="30" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="65" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="0" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="16" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_TRP" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="MR0_CAS_LATENCY" value="2" />
  <parameter name="LSB_WFIFO_PORT_0" value="5" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="MR0_WR" value="1" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="0" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="PRIORITY_PORT_2" value="0" />
  <parameter name="PRIORITY_PORT_1" value="0" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="140" />
  <parameter name="CPORT_TYPE_PORT_0" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="0" />
  <parameter name="PRIORITY_PORT_3" value="0" />
  <parameter name="PRIORITY_PORT_5" value="0" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="14" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles>
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/dma_mem_sdram_c0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller/alt_mem_if_nextgen_ddr3_controller_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller_core/alt_mem_if_nextgen_ddr3_controller_core_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="dma_mem_sdram" as="c0" />
  <messages>
   <message level="Debug" culprit="dma_mem">queue size: 2 starting:altera_mem_if_nextgen_ddr3_controller "submodules/dma_mem_sdram_c0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>submodules/alt_mem_if_nextgen_ddr3_controller_core</b>"]]></message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>alt_mem_ddrx_mm_st_converter</b> "<b>submodules/alt_mem_ddrx_mm_st_converter</b>"]]></message>
   <message level="Info" culprit="c0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 1 starting:altera_mem_if_nextgen_ddr3_controller_core "submodules/alt_mem_if_nextgen_ddr3_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>ng0</b>"]]></message>
   <message level="Debug" culprit="dma_mem">queue size: 0 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_oct:14.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V"
   instancePathKey="dma_mem:.:sdram:.:oct0"
   kind="altera_mem_if_oct"
   version="14.1"
   name="altera_mem_if_oct_cyclonev">
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <generatedFiles>
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dma_mem_sdram" as="oct0" />
  <messages>
   <message level="Debug" culprit="dma_mem">queue size: 3 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_cyclonev"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_dll:14.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=3333 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=300.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V"
   instancePathKey="dma_mem:.:sdram:.:dll0"
   kind="altera_mem_if_dll"
   version="14.1"
   name="altera_mem_if_dll_cyclonev">
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="DLL_INPUT_FREQUENCY_PS_STR" value="3333 ps" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <generatedFiles>
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dma_mem_sdram" as="dll0" />
  <messages>
   <message level="Debug" culprit="dma_mem">queue size: 2 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_cyclonev"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_nextgen_ddr3_controller_core:14.1:AC_PARITY=false,AC_ROM_MR0=0001000100001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100100000,AC_ROM_MR0_DLL_RESET_MIRR=0001011000000,AC_ROM_MR0_MIRR=0001001000001,AC_ROM_MR1=0000000000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000100,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000000000,AC_ROM_MR2_MIRR=0000000000000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=256,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=9,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=false,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=false,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=533.333,MEM_CLK_MAX_NS=1.875,MEM_CLK_MAX_PS=1875.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=RZQ/4,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=49,MEM_TRFC_NS=160.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=5,MEM_WTCL_INT=5,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=2,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=1,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=0,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6"
   instancePathKey="dma_mem:.:sdram:.:c0:.:ng0"
   kind="altera_mem_if_nextgen_ddr3_controller_core"
   version="14.1"
   name="alt_mem_if_nextgen_ddr3_controller_core">
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="34" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="AFI_DQ_WIDTH" value="256" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="36.0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="0" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="256" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_16" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_12" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="15" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="5" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="TG_TEMP_PORT_0" value="0" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_5" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_4" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="AC_ROM_MR0_MIRR" value="0001001000001" />
  <parameter name="MEM_TWTR" value="5" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="MR2_RTT_WR" value="0" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_16" />
  <parameter name="AFI_ODT_WIDTH" value="2" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="6" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_2" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="AVL_NUM_SYMBOLS" value="32" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="AVL_PORT" value="" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0001100100000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="MEM_WTCL" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_DRV_STR" value="RZQ/6" />
  <parameter name="MEM_TREFI" value="2341" />
  <parameter name="MSB_RFIFO_PORT_0" value="5" />
  <parameter name="MEM_TRP_NS" value="13.5" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="MEM_WTCL_INT" value="5" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="MR2_CWL" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000000100" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="6" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="MEM_CLK_FREQ_MAX" value="533.333" />
  <parameter name="MR1_RTT" value="1" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0001011000000" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="0001000100001" />
  <parameter name="MEM_TRAS" value="11" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_4" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="AC_ROM_MR2" value="0000000000000" />
  <parameter name="AC_ROM_MR1" value="0000000000100" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="2" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="CFG_INTERFACE_WIDTH" value="64" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="20" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="5" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="MEM_CLK_MAX_NS" value="1.875" />
  <parameter name="DWIDTH_RATIO" value="4" />
  <parameter name="INTG_MEM_IF_TREFI" value="3120" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="150000" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_6" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="RATE" value="Half" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="MEM_RTT_WR" value="Dynamic ODT off" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="1875.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="512" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="MEM_RTT_NOM" value="RZQ/4" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="AFI_WRANK_WIDTH" value="16" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_ODT_ENABLED" value="true" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="MEM_TRFC" value="49" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="0000000000000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_6" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_16" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_6" />
  <parameter name="TIMING_TIS" value="190" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AVL_ADDR_WIDTH" value="25" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="false" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="16" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_32" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="AVL_BE_WIDTH" value="32" />
  <parameter name="AVL_MAX_SIZE" value="256" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_BANK_ROW_COL" />
  <parameter name="AFI_DM_WIDTH" value="32" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="BYTE_ENABLE" value="false" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="9" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="7" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_22" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="MEM_TRCD_NS" value="13.5" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="28" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDS" value="30" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="65" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="0" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="16" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_TRP" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="MR0_CAS_LATENCY" value="2" />
  <parameter name="LSB_WFIFO_PORT_0" value="5" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="MR0_WR" value="1" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="0" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="PRIORITY_PORT_2" value="0" />
  <parameter name="PRIORITY_PORT_1" value="0" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="140" />
  <parameter name="CPORT_TYPE_PORT_0" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="0" />
  <parameter name="PRIORITY_PORT_3" value="0" />
  <parameter name="PRIORITY_PORT_5" value="0" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="14" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles>
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller_core/alt_mem_if_nextgen_ddr3_controller_core_hw.tcl" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/Program_Files/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dma_mem_sdram_c0" as="ng0" />
  <messages>
   <message level="Debug" culprit="dma_mem">queue size: 1 starting:altera_mem_if_nextgen_ddr3_controller_core "submodules/alt_mem_if_nextgen_ddr3_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>ng0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_mem_ddrx_mm_st_converter:14.1:AVL_ADDR_WIDTH=25,AVL_BYTE_ENABLE=false,AVL_DATA_WIDTH=256,AVL_NUM_SYMBOLS=32,AVL_SIZE_WIDTH=9,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=4,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false"
   instancePathKey="dma_mem:.:sdram:.:c0:.:a0"
   kind="alt_mem_ddrx_mm_st_converter"
   version="14.1"
   name="alt_mem_ddrx_mm_st_converter">
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="MAX_PENDING_READ_TRANSACTION" value="32" />
  <parameter name="AVL_DATA_WIDTH" value="256" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="AVL_SIZE_WIDTH" value="9" />
  <parameter name="AVL_BYTE_ENABLE" value="false" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="AVL_ADDR_WIDTH" value="25" />
  <parameter name="AVL_NUM_SYMBOLS" value="32" />
  <parameter name="CFG_DWIDTH_RATIO" value="4" />
  <generatedFiles>
   <file
       path="E:/Research_Files/DarkMatter/Ethan_BE_170518_All_Modules_for_Resource_estimation/dma_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/Program_Files/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dma_mem_sdram_c0" as="a0" />
  <messages>
   <message level="Debug" culprit="dma_mem">queue size: 0 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
  </messages>
 </entity>
</deploy>
