# vsim -debugDB -l init_check.log -voptargs="+acc" -assertdebug -c test_bench -do "log -r /*;run -all;" 
# Start time: 17:02:28 on Oct 02,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading work.test_bench(fast)
# Loading work.timer_top(fast)
# Loading work.apbif(fast)
# Loading work.cnt_ctrl(fast)
# Loading work.counter(fast)
# Loading work.regset(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
# run -all
# [READ]  addr = 12'h000, expected rdata = 32'h00000100
# --------------------------------------------------------------------------
# 	  [PASS] 	  output   rdata = 32'h00000100
# --------------------------------------------------------------------------
# [READ]  addr = 12'h004, expected rdata = 32'h00000000
# --------------------------------------------------------------------------
# 	  [PASS] 	  output   rdata = 32'h00000000
# --------------------------------------------------------------------------
# [READ]  addr = 12'h008, expected rdata = 32'h00000000
# --------------------------------------------------------------------------
# 	  [PASS] 	  output   rdata = 32'h00000000
# --------------------------------------------------------------------------
# [READ]  addr = 12'h00c, expected rdata = 32'hffffffff
# --------------------------------------------------------------------------
# 	  [PASS] 	  output   rdata = 32'hffffffff
# --------------------------------------------------------------------------
# [READ]  addr = 12'h010, expected rdata = 32'hffffffff
# --------------------------------------------------------------------------
# 	  [PASS] 	  output   rdata = 32'hffffffff
# --------------------------------------------------------------------------
# [READ]  addr = 12'h014, expected rdata = 32'h00000000
# --------------------------------------------------------------------------
# 	  [PASS] 	  output   rdata = 32'h00000000
# --------------------------------------------------------------------------
# [READ]  addr = 12'h018, expected rdata = 32'h00000000
# --------------------------------------------------------------------------
# 	  [PASS] 	  output   rdata = 32'h00000000
# --------------------------------------------------------------------------
# [READ]  addr = 12'h01c, expected rdata = 32'h00000000
# --------------------------------------------------------------------------
# 	  [PASS] 	  output   rdata = 32'h00000000
# --------------------------------------------------------------------------
# 	SUMMARY:
# Total test cases run: 8
# Passed              : 8
# Failed              : 0
# PASSED ALL TESTS
# ** Note: $finish    : ../tb/test_bench.v(146)
#    Time: 851 ns  Iteration: 0  Instance: /test_bench
# End time: 17:02:29 on Oct 02,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
