set a(0-11120) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-48 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-13147 {}}} SUCCS {{66 0 0 0-11123 {}} {258 0 0 0-11086 {}} {256 0 0 0-13147 {}}} CYCLES {}}
set a(0-11121) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-49 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-13144 {}}} SUCCS {{66 0 0 0-11123 {}} {130 0 0 0-11086 {}} {256 0 0 0-13144 {}}} CYCLES {}}
set a(0-11122) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-50 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-11086 {}}} CYCLES {}}
set a(0-11123) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-51 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-11121 {}} {66 0 0 0-11120 {}}} SUCCS {{66 0 0 0-13138 {}} {66 0 0 0-13141 {}} {66 0 0 0-13144 {}} {66 0 0 0-13147 {}} {66 0 0 0-13150 {}}} CYCLES {}}
set a(0-11124) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-52 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-11125 {}} {130 0 0 0-11086 {}}} CYCLES {}}
set a(0-11125) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-53 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-11124 {}}} SUCCS {{131 0 0 0-11126 {}} {130 0 0 0-11086 {}} {130 0 0 0-13134 {}} {130 0 0 0-13135 {}} {146 0 0 0-13136 {}}} CYCLES {}}
set a(0-11126) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-54 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-11125 {}} {772 0 0 0-11086 {}}} SUCCS {{259 0 0 0-11086 {}}} CYCLES {}}
set a(0-11127) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-11086 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-55 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-13133 {}}} SUCCS {{259 0 0 0-11128 {}} {130 0 0 0-11087 {}} {256 0 0 0-13133 {}}} CYCLES {}}
set a(0-11128) {AREA_SCORE 12.93 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,15) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-11086 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-56 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-11127 {}}} SUCCS {{258 0 0 0-11087 {}}} CYCLES {}}
set a(0-11129) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(14:5)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11086 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-57 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-11087 {}}} SUCCS {{258 0 0 0-11087 {}}} CYCLES {}}
set a(0-11130) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11086 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-58 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-11087 {}}} SUCCS {{259 0 0 0-11087 {}}} CYCLES {}}
set a(0-11131) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-59 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{774 0 0 0-13124 {}}} SUCCS {{259 0 0 0-11132 {}} {256 0 0 0-13124 {}}} CYCLES {}}
set a(0-11132) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-60 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{259 0 0 0-11131 {}}} SUCCS {{128 0 0 0-11144 {}} {64 0 0 0-11088 {}}} CYCLES {}}
set a(0-11133) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-61 LOC {0 1.0 1 0.32928284999999996 1 0.32928284999999996 1 0.32928284999999996 1 0.813125} PREDS {} SUCCS {{259 0 0 0-11134 {}} {130 0 0 0-11088 {}}} CYCLES {}}
set a(0-11134) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-62 LOC {0 1.0 1 0.32928284999999996 1 0.32928284999999996 1 0.813125} PREDS {{259 0 0 0-11133 {}}} SUCCS {{259 0 0 0-11135 {}} {130 0 0 0-11088 {}}} CYCLES {}}
set a(0-11135) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-63 LOC {1 0.0 1 0.32928284999999996 1 0.32928284999999996 1 0.447407725 1 0.931249875} PREDS {{259 0 0 0-11134 {}}} SUCCS {{259 0 0 0-11136 {}} {130 0 0 0-11088 {}} {258 0 0 0-11201 {}} {258 0 0 0-11260 {}} {258 0 0 0-11385 {}} {258 0 0 0-11634 {}} {258 0 0 0-12131 {}}} CYCLES {}}
set a(0-11136) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-64 LOC {1 0.118125 1 0.4671844 1 0.4671844 1 0.535934275 1 0.9999998749999999} PREDS {{259 0 0 0-11135 {}}} SUCCS {{258 0 0 0-11139 {}} {130 0 0 0-11088 {}}} CYCLES {}}
set a(0-11137) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-65 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.0046844} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11138 {}} {130 0 0 0-11088 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11138) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-66 LOC {0 1.0 1 0.0 1 0.0 2 0.0046844} PREDS {{259 0 0 0-11137 {}}} SUCCS {{259 0 0 0-11139 {}} {130 0 0 0-11088 {}}} CYCLES {}}
set a(0-11139) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-67 LOC {1 0.18687499999999999 1 0.5359343999999999 1 0.5359343999999999 1 0.9999998774999999 2 0.46874987749999997} PREDS {{259 0 0 0-11138 {}} {258 0 0 0-11136 {}}} SUCCS {{259 0 0 0-11140 {}} {258 0 0 0-11142 {}} {130 0 0 0-11088 {}}} CYCLES {}}
set a(0-11140) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-68 LOC {1 0.6509406 2 0.46875 2 0.46875 2 0.46875} PREDS {{259 0 0 0-11139 {}}} SUCCS {{259 0 3.750 0-11141 {}} {130 0 0 0-11088 {}}} CYCLES {}}
set a(0-11141) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-69 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.750 0-11140 {}}} SUCCS {{258 0 0 0-11088 {}}} CYCLES {}}
set a(0-11142) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-70 LOC {1 0.6509406 2 0.46875 2 0.46875 2 0.46875} PREDS {{258 0 0 0-11139 {}}} SUCCS {{259 0 3.750 0-11143 {}} {130 0 0 0-11088 {}}} CYCLES {}}
set a(0-11143) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-71 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.750 0-11142 {}}} SUCCS {{258 0 0 0-11088 {}}} CYCLES {}}
set a(0-11144) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-72 LOC {0 1.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-11132 {}} {772 0 0 0-11088 {}}} SUCCS {{259 0 0 0-11088 {}}} CYCLES {}}
set a(0-11145) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-73 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24750005} PREDS {{774 0 0 0-11190 {}}} SUCCS {{259 0 0 0-11146 {}} {130 0 0 0-11189 {}} {256 0 0 0-11190 {}}} CYCLES {}}
set a(0-11146) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#1)(13-5) TYPE READSLICE PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-74 LOC {0 1.0 1 0.0 1 0.0 2 0.24750005} PREDS {{259 0 0 0-11145 {}}} SUCCS {{258 0 0 0-11149 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11147) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-75 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24750005} PREDS {} SUCCS {{259 0 0 0-11148 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11148) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#1 TYPE READSLICE PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-76 LOC {0 1.0 1 0.0 1 0.0 2 0.24750005} PREDS {{259 0 0 0-11147 {}}} SUCCS {{259 0 0 0-11149 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11149) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-77 LOC {1 0.0 1 0.8724999999999999 1 0.8724999999999999 1 0.999999875 2 0.374999925} PREDS {{259 0 0 0-11148 {}} {258 0 0 0-11146 {}}} SUCCS {{258 0 0 0-11152 {}} {258 0 0 0-11170 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11150) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-78 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-11190 {}}} SUCCS {{259 0 0 0-11151 {}} {130 0 0 0-11189 {}} {256 0 0 0-11190 {}}} CYCLES {}}
set a(0-11151) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#1)(4-0)#1 TYPE READSLICE PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-79 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-11150 {}}} SUCCS {{259 0 0 0-11152 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11152) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-80 LOC {1 0.1275 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-11151 {}} {258 0 0 0-11149 {}}} SUCCS {{259 0 4.500 0-11153 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11153) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-81 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11152 {}} {774 0 4.500 0-11184 {}} {774 0 4.500 0-11171 {}}} SUCCS {{258 0 0 0-11163 {}} {256 0 0 0-11171 {}} {258 0 0 0-11173 {}} {256 0 0 0-11184 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11154) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-82 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11155 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11155) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#2 TYPE READSLICE PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-83 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-11154 {}}} SUCCS {{259 0 0 0-11156 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11156) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-84 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-11155 {}}} SUCCS {{258 0 0 0-11158 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11157) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-85 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11158 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11158) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#26 TYPE ACCU DELAY {1.09 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-86 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-11157 {}} {258 0 0 0-11156 {}}} SUCCS {{258 0 0 0-11161 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11159) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-87 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11190 {}}} SUCCS {{259 0 0 0-11160 {}} {130 0 0 0-11189 {}} {256 0 0 0-11190 {}}} CYCLES {}}
set a(0-11160) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-88 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11159 {}}} SUCCS {{259 0 0 0-11161 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11161) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-89 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-11160 {}} {258 0 0 0-11158 {}}} SUCCS {{259 0 4.500 0-11162 {}} {258 0 4.500 0-11184 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11162) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-90 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11161 {}} {774 0 4.500 0-11184 {}} {774 0 4.500 0-11171 {}}} SUCCS {{259 0 0 0-11163 {}} {256 0 0 0-11171 {}} {258 0 0 0-11172 {}} {256 0 0 0-11184 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11163) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-91 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-11162 {}} {258 0 0 0-11153 {}}} SUCCS {{259 0 0 0-11164 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11164) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-92 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-11163 {}} {128 0 0 0-11166 {}}} SUCCS {{258 0 0 0-11166 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11165) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-93 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-11166 {}}} SUCCS {{259 0 0 0-11166 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11166) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-94 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-11165 {}} {258 0 0 0-11164 {}}} SUCCS {{128 0 0 0-11164 {}} {128 0 0 0-11165 {}} {259 0 0 0-11167 {}}} CYCLES {}}
set a(0-11167) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-95 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11166 {}}} SUCCS {{258 0 4.500 0-11171 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11168) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-96 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-11190 {}}} SUCCS {{259 0 0 0-11169 {}} {130 0 0 0-11189 {}} {256 0 0 0-11190 {}}} CYCLES {}}
set a(0-11169) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#1)(4-0) TYPE READSLICE PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-97 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-11168 {}}} SUCCS {{259 0 0 0-11170 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11170) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-98 LOC {1 0.1275 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11169 {}} {258 0 0 0-11149 {}}} SUCCS {{259 0 4.500 0-11171 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11171) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-99 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-11171 {}} {259 0 4.500 0-11170 {}} {258 0 4.500 0-11167 {}} {256 0 0 0-11162 {}} {256 0 0 0-11153 {}} {774 0 0 0-11184 {}}} SUCCS {{774 0 4.500 0-11153 {}} {774 0 4.500 0-11162 {}} {774 0 0 0-11171 {}} {258 0 0 0-11184 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11172) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-100 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-11162 {}}} SUCCS {{259 0 0 0-11173 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11173) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-101 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-11172 {}} {258 0 0 0-11153 {}}} SUCCS {{259 0 0 0-11174 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11174) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-102 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-11173 {}} {128 0 0 0-11176 {}}} SUCCS {{258 0 0 0-11176 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11175) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-103 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-11176 {}}} SUCCS {{259 0 0 0-11176 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11176) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-104 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-11175 {}} {258 0 0 0-11174 {}}} SUCCS {{128 0 0 0-11174 {}} {128 0 0 0-11175 {}} {259 0 0 0-11177 {}}} CYCLES {}}
set a(0-11177) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-105 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11176 {}}} SUCCS {{259 0 0 0-11178 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11178) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-106 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11177 {}} {128 0 0 0-11182 {}}} SUCCS {{258 0 0 0-11182 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11179) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-107 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11182 {}}} SUCCS {{258 0 0 0-11182 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11180) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-108 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11182 {}}} SUCCS {{258 0 0 0-11182 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11181) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-109 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11182 {}}} SUCCS {{259 0 0 0-11182 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11182) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-110 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-11181 {}} {258 0 0 0-11180 {}} {258 0 0 0-11179 {}} {258 0 0 0-11178 {}}} SUCCS {{128 0 0 0-11178 {}} {128 0 0 0-11179 {}} {128 0 0 0-11180 {}} {128 0 0 0-11181 {}} {259 0 0 0-11183 {}}} CYCLES {}}
set a(0-11183) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-111 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-11182 {}}} SUCCS {{259 0 4.500 0-11184 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11184) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-112 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-11184 {}} {259 0 4.500 0-11183 {}} {258 0 0 0-11171 {}} {256 0 0 0-11162 {}} {258 0 4.500 0-11161 {}} {256 0 0 0-11153 {}}} SUCCS {{774 0 4.500 0-11153 {}} {774 0 4.500 0-11162 {}} {774 0 0 0-11171 {}} {774 0 0 0-11184 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11185) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-113 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-11190 {}}} SUCCS {{259 0 0 0-11186 {}} {130 0 0 0-11189 {}} {256 0 0 0-11190 {}}} CYCLES {}}
set a(0-11186) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-114 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-11185 {}}} SUCCS {{259 0 0 0-11187 {}} {130 0 0 0-11189 {}}} CYCLES {}}
set a(0-11187) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-115 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-11186 {}}} SUCCS {{259 0 0 0-11188 {}} {130 0 0 0-11189 {}} {258 0 0 0-11190 {}}} CYCLES {}}
set a(0-11188) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-116 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11187 {}}} SUCCS {{259 0 0 0-11189 {}}} CYCLES {}}
set a(0-11189) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11088 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-117 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11188 {}} {130 0 0 0-11187 {}} {130 0 0 0-11186 {}} {130 0 0 0-11185 {}} {130 0 0 0-11184 {}} {130 0 0 0-11183 {}} {130 0 0 0-11181 {}} {130 0 0 0-11180 {}} {130 0 0 0-11179 {}} {130 0 0 0-11178 {}} {130 0 0 0-11177 {}} {130 0 0 0-11175 {}} {130 0 0 0-11174 {}} {130 0 0 0-11173 {}} {130 0 0 0-11172 {}} {130 0 0 0-11171 {}} {130 0 0 0-11170 {}} {130 0 0 0-11169 {}} {130 0 0 0-11168 {}} {130 0 0 0-11167 {}} {130 0 0 0-11165 {}} {130 0 0 0-11164 {}} {130 0 0 0-11163 {}} {130 0 0 0-11162 {}} {130 0 0 0-11161 {}} {130 0 0 0-11160 {}} {130 0 0 0-11159 {}} {130 0 0 0-11158 {}} {130 0 0 0-11157 {}} {130 0 0 0-11156 {}} {130 0 0 0-11155 {}} {130 0 0 0-11154 {}} {130 0 0 0-11153 {}} {130 0 0 0-11152 {}} {130 0 0 0-11151 {}} {130 0 0 0-11150 {}} {130 0 0 0-11149 {}} {130 0 0 0-11148 {}} {130 0 0 0-11147 {}} {130 0 0 0-11146 {}} {130 0 0 0-11145 {}}} SUCCS {{129 0 0 0-11190 {}}} CYCLES {}}
set a(0-11190) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11088 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-11190 {}} {129 0 0 0-11189 {}} {258 0 0 0-11187 {}} {256 0 0 0-11185 {}} {256 0 0 0-11168 {}} {256 0 0 0-11159 {}} {256 0 0 0-11150 {}} {256 0 0 0-11145 {}}} SUCCS {{774 0 0 0-11145 {}} {774 0 0 0-11150 {}} {774 0 0 0-11159 {}} {774 0 0 0-11168 {}} {774 0 0 0-11185 {}} {772 0 0 0-11190 {}}} CYCLES {}}
set a(0-11088) {CHI {0-11145 0-11146 0-11147 0-11148 0-11149 0-11150 0-11151 0-11152 0-11153 0-11154 0-11155 0-11156 0-11157 0-11158 0-11159 0-11160 0-11161 0-11162 0-11163 0-11164 0-11165 0-11166 0-11167 0-11168 0-11169 0-11170 0-11171 0-11172 0-11173 0-11174 0-11175 0-11176 0-11177 0-11178 0-11179 0-11180 0-11181 0-11182 0-11183 0-11184 0-11185 0-11186 0-11187 0-11188 0-11189 0-11190} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-118 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-11144 {}} {258 0 0 0-11143 {}} {130 0 0 0-11142 {}} {258 0 0 0-11141 {}} {130 0 0 0-11140 {}} {130 0 0 0-11139 {}} {130 0 0 0-11138 {}} {130 0 0 0-11137 {}} {130 0 0 0-11136 {}} {130 0 0 0-11135 {}} {130 0 0 0-11134 {}} {130 0 0 0-11133 {}} {64 0 0 0-11132 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-11144 {}} {131 0 0 0-11191 {}} {130 0 0 0-11192 {}} {130 0 0 0-11193 {}} {130 0 0 0-11194 {}} {130 0 0 0-11195 {}} {130 0 0 0-11196 {}} {130 0 0 0-11197 {}} {130 0 0 0-11198 {}} {130 0 0 0-11199 {}} {130 0 0 0-11200 {}} {64 0 0 0-11089 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11191) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-119 LOC {3 1.0 4 0.86125 4 0.86125 4 0.86125} PREDS {{131 0 0 0-11088 {}}} SUCCS {{259 0 0 0-11192 {}} {130 0 0 0-11200 {}}} CYCLES {}}
set a(0-11192) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-120 LOC {3 1.0 4 0.86125 4 0.86125 4 0.86125} PREDS {{259 0 0 0-11191 {}} {130 0 0 0-11088 {}}} SUCCS {{259 0 0 0-11193 {}} {130 0 0 0-11200 {}}} CYCLES {}}
set a(0-11193) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-121 LOC {3 1.0 4 0.86125 4 0.86125 4 0.86125} PREDS {{259 0 0 0-11192 {}} {130 0 0 0-11088 {}}} SUCCS {{258 0 0 0-11197 {}} {130 0 0 0-11200 {}}} CYCLES {}}
set a(0-11194) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-122 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.86125} PREDS {{130 0 0 0-11088 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11195 {}} {130 0 0 0-11200 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11195) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#4 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-123 LOC {3 1.0 4 0.0 4 0.0 4 0.86125} PREDS {{259 0 0 0-11194 {}} {130 0 0 0-11088 {}}} SUCCS {{259 0 0 0-11196 {}} {130 0 0 0-11200 {}}} CYCLES {}}
set a(0-11196) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-124 LOC {3 1.0 4 0.86125 4 0.86125 4 0.86125} PREDS {{259 0 0 0-11195 {}} {130 0 0 0-11088 {}}} SUCCS {{259 0 0 0-11197 {}} {130 0 0 0-11200 {}}} CYCLES {}}
set a(0-11197) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-125 LOC {4 0.0 4 0.86125 4 0.86125 4 0.999999875 4 0.999999875} PREDS {{259 0 0 0-11196 {}} {258 0 0 0-11193 {}} {130 0 0 0-11088 {}}} SUCCS {{259 0 0 0-11198 {}} {130 0 0 0-11200 {}}} CYCLES {}}
set a(0-11198) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-126 LOC {4 0.13874999999999998 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-11197 {}} {130 0 0 0-11088 {}}} SUCCS {{259 0 0 0-11199 {}} {130 0 0 0-11200 {}}} CYCLES {}}
set a(0-11199) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-127 LOC {4 0.13874999999999998 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-11198 {}} {130 0 0 0-11088 {}}} SUCCS {{259 0 0 0-11200 {}}} CYCLES {}}
set a(0-11200) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-128 LOC {4 0.13874999999999998 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-11199 {}} {130 0 0 0-11198 {}} {130 0 0 0-11197 {}} {130 0 0 0-11196 {}} {130 0 0 0-11195 {}} {130 0 0 0-11194 {}} {130 0 0 0-11193 {}} {130 0 0 0-11192 {}} {130 0 0 0-11191 {}} {130 0 0 0-11088 {}}} SUCCS {{128 0 0 0-11208 {}} {64 0 0 0-11089 {}}} CYCLES {}}
set a(0-11201) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-129 LOC {1 0.118125 2 0.44740785 2 0.44740785 2 0.516157725 2 0.516157725} PREDS {{258 0 0 0-11135 {}}} SUCCS {{258 0 0 0-11205 {}} {130 0 0 0-11089 {}} {258 0 0 0-11330 {}} {258 0 0 0-11455 {}} {258 0 0 0-11579 {}} {258 0 0 0-11704 {}} {258 0 0 0-11828 {}} {258 0 0 0-11952 {}} {258 0 0 0-12076 {}} {258 0 0 0-12201 {}} {258 0 0 0-12325 {}} {258 0 0 0-12449 {}} {258 0 0 0-12573 {}} {258 0 0 0-12697 {}} {258 0 0 0-12821 {}} {258 0 0 0-12945 {}} {258 0 0 0-13068 {}}} CYCLES {}}
set a(0-11202) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-130 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11203 {}} {130 0 0 0-11089 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11203) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#5 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-131 LOC {0 1.0 2 0.0 2 0.0 2 0.51615785} PREDS {{259 0 0 0-11202 {}}} SUCCS {{259 0 0 0-11204 {}} {130 0 0 0-11089 {}}} CYCLES {}}
set a(0-11204) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-132 LOC {0 1.0 2 0.51615785 2 0.51615785 2 0.51615785} PREDS {{259 0 0 0-11203 {}}} SUCCS {{259 0 0 0-11205 {}} {130 0 0 0-11089 {}}} CYCLES {}}
set a(0-11205) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-133 LOC {1 0.18687499999999999 2 0.51615785 2 0.51615785 2 0.9999998935000001 2 0.9999998935000001} PREDS {{259 0 0 0-11204 {}} {258 0 0 0-11201 {}}} SUCCS {{259 0 3.750 0-11206 {}} {258 0 3.750 0-11207 {}} {130 0 0 0-11089 {}}} CYCLES {}}
set a(0-11206) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-134 LOC {2 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 3.750 0-11205 {}}} SUCCS {{258 0 0 0-11089 {}}} CYCLES {}}
set a(0-11207) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-135 LOC {2 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{258 0 3.750 0-11205 {}}} SUCCS {{258 0 0 0-11089 {}}} CYCLES {}}
set a(0-11208) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-136 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-11200 {}} {772 0 0 0-11089 {}}} SUCCS {{259 0 0 0-11089 {}}} CYCLES {}}
set a(0-11209) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-137 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11249 {}}} SUCCS {{259 0 0 0-11210 {}} {130 0 0 0-11248 {}} {256 0 0 0-11249 {}}} CYCLES {}}
set a(0-11210) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-138 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11209 {}}} SUCCS {{258 0 0 0-11214 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11211) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-139 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-11212 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11212) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#6 TYPE READSLICE PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-140 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11211 {}}} SUCCS {{259 0 0 0-11213 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11213) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-141 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-11212 {}}} SUCCS {{259 0 0 0-11214 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11214) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-142 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-11213 {}} {258 0 0 0-11210 {}}} SUCCS {{259 0 4.500 0-11215 {}} {258 0 4.500 0-11230 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11215) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-143 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11214 {}} {774 0 4.500 0-11243 {}} {774 0 4.500 0-11230 {}}} SUCCS {{258 0 0 0-11225 {}} {256 0 0 0-11230 {}} {258 0 0 0-11232 {}} {256 0 0 0-11243 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11216) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-144 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11217 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11217) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#7 TYPE READSLICE PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-145 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-11216 {}}} SUCCS {{259 0 0 0-11218 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11218) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-146 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-11217 {}}} SUCCS {{258 0 0 0-11220 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11219) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-147 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11220 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11220) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#27 TYPE ACCU DELAY {1.09 ns} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-148 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-11219 {}} {258 0 0 0-11218 {}}} SUCCS {{258 0 0 0-11223 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11221) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-149 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11249 {}}} SUCCS {{259 0 0 0-11222 {}} {130 0 0 0-11248 {}} {256 0 0 0-11249 {}}} CYCLES {}}
set a(0-11222) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-150 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11221 {}}} SUCCS {{259 0 0 0-11223 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11223) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-151 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-11222 {}} {258 0 0 0-11220 {}}} SUCCS {{259 0 4.500 0-11224 {}} {258 0 4.500 0-11243 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11224) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-152 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11223 {}} {774 0 4.500 0-11243 {}} {774 0 4.500 0-11230 {}}} SUCCS {{259 0 0 0-11225 {}} {256 0 0 0-11230 {}} {258 0 0 0-11231 {}} {256 0 0 0-11243 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11225) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-153 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-11224 {}} {258 0 0 0-11215 {}}} SUCCS {{259 0 0 0-11226 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11226) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-154 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-11225 {}} {128 0 0 0-11228 {}}} SUCCS {{258 0 0 0-11228 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11227) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-155 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-11228 {}}} SUCCS {{259 0 0 0-11228 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11228) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-156 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-11227 {}} {258 0 0 0-11226 {}}} SUCCS {{128 0 0 0-11226 {}} {128 0 0 0-11227 {}} {259 0 0 0-11229 {}}} CYCLES {}}
set a(0-11229) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-157 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11228 {}}} SUCCS {{259 0 4.500 0-11230 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11230) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-158 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-11230 {}} {259 0 4.500 0-11229 {}} {256 0 0 0-11224 {}} {256 0 0 0-11215 {}} {258 0 4.500 0-11214 {}} {774 0 0 0-11243 {}}} SUCCS {{774 0 4.500 0-11215 {}} {774 0 4.500 0-11224 {}} {774 0 0 0-11230 {}} {258 0 0 0-11243 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11231) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-159 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-11224 {}}} SUCCS {{259 0 0 0-11232 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11232) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-160 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-11231 {}} {258 0 0 0-11215 {}}} SUCCS {{259 0 0 0-11233 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11233) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-161 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-11232 {}} {128 0 0 0-11235 {}}} SUCCS {{258 0 0 0-11235 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11234) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-162 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-11235 {}}} SUCCS {{259 0 0 0-11235 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11235) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-163 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-11234 {}} {258 0 0 0-11233 {}}} SUCCS {{128 0 0 0-11233 {}} {128 0 0 0-11234 {}} {259 0 0 0-11236 {}}} CYCLES {}}
set a(0-11236) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-164 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11235 {}}} SUCCS {{259 0 0 0-11237 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11237) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-165 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11236 {}} {128 0 0 0-11241 {}}} SUCCS {{258 0 0 0-11241 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11238) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-166 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11241 {}}} SUCCS {{258 0 0 0-11241 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11239) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-167 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11241 {}}} SUCCS {{258 0 0 0-11241 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11240) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-168 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11241 {}}} SUCCS {{259 0 0 0-11241 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11241) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-169 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-11240 {}} {258 0 0 0-11239 {}} {258 0 0 0-11238 {}} {258 0 0 0-11237 {}}} SUCCS {{128 0 0 0-11237 {}} {128 0 0 0-11238 {}} {128 0 0 0-11239 {}} {128 0 0 0-11240 {}} {259 0 0 0-11242 {}}} CYCLES {}}
set a(0-11242) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-170 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-11241 {}}} SUCCS {{259 0 4.500 0-11243 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11243) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-171 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-11243 {}} {259 0 4.500 0-11242 {}} {258 0 0 0-11230 {}} {256 0 0 0-11224 {}} {258 0 4.500 0-11223 {}} {256 0 0 0-11215 {}}} SUCCS {{774 0 4.500 0-11215 {}} {774 0 4.500 0-11224 {}} {774 0 0 0-11230 {}} {774 0 0 0-11243 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11244) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-172 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-11249 {}}} SUCCS {{259 0 0 0-11245 {}} {130 0 0 0-11248 {}} {256 0 0 0-11249 {}}} CYCLES {}}
set a(0-11245) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-173 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-11244 {}}} SUCCS {{259 0 0 0-11246 {}} {130 0 0 0-11248 {}}} CYCLES {}}
set a(0-11246) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-174 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-11245 {}}} SUCCS {{259 0 0 0-11247 {}} {130 0 0 0-11248 {}} {258 0 0 0-11249 {}}} CYCLES {}}
set a(0-11247) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-175 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11246 {}}} SUCCS {{259 0 0 0-11248 {}}} CYCLES {}}
set a(0-11248) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11089 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-176 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11247 {}} {130 0 0 0-11246 {}} {130 0 0 0-11245 {}} {130 0 0 0-11244 {}} {130 0 0 0-11243 {}} {130 0 0 0-11242 {}} {130 0 0 0-11240 {}} {130 0 0 0-11239 {}} {130 0 0 0-11238 {}} {130 0 0 0-11237 {}} {130 0 0 0-11236 {}} {130 0 0 0-11234 {}} {130 0 0 0-11233 {}} {130 0 0 0-11232 {}} {130 0 0 0-11231 {}} {130 0 0 0-11230 {}} {130 0 0 0-11229 {}} {130 0 0 0-11227 {}} {130 0 0 0-11226 {}} {130 0 0 0-11225 {}} {130 0 0 0-11224 {}} {130 0 0 0-11223 {}} {130 0 0 0-11222 {}} {130 0 0 0-11221 {}} {130 0 0 0-11220 {}} {130 0 0 0-11219 {}} {130 0 0 0-11218 {}} {130 0 0 0-11217 {}} {130 0 0 0-11216 {}} {130 0 0 0-11215 {}} {130 0 0 0-11214 {}} {130 0 0 0-11213 {}} {130 0 0 0-11212 {}} {130 0 0 0-11211 {}} {130 0 0 0-11210 {}} {130 0 0 0-11209 {}}} SUCCS {{129 0 0 0-11249 {}}} CYCLES {}}
set a(0-11249) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11089 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-11249 {}} {129 0 0 0-11248 {}} {258 0 0 0-11246 {}} {256 0 0 0-11244 {}} {256 0 0 0-11221 {}} {256 0 0 0-11209 {}}} SUCCS {{774 0 0 0-11209 {}} {774 0 0 0-11221 {}} {774 0 0 0-11244 {}} {772 0 0 0-11249 {}}} CYCLES {}}
set a(0-11089) {CHI {0-11209 0-11210 0-11211 0-11212 0-11213 0-11214 0-11215 0-11216 0-11217 0-11218 0-11219 0-11220 0-11221 0-11222 0-11223 0-11224 0-11225 0-11226 0-11227 0-11228 0-11229 0-11230 0-11231 0-11232 0-11233 0-11234 0-11235 0-11236 0-11237 0-11238 0-11239 0-11240 0-11241 0-11242 0-11243 0-11244 0-11245 0-11246 0-11247 0-11248 0-11249} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-177 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-11208 {}} {258 0 0 0-11207 {}} {258 0 0 0-11206 {}} {130 0 0 0-11205 {}} {130 0 0 0-11204 {}} {130 0 0 0-11203 {}} {130 0 0 0-11202 {}} {130 0 0 0-11201 {}} {64 0 0 0-11200 {}} {64 0 0 0-11088 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-11208 {}} {131 0 0 0-11250 {}} {130 0 0 0-11251 {}} {130 0 0 0-11252 {}} {130 0 0 0-11253 {}} {130 0 0 0-11254 {}} {130 0 0 0-11255 {}} {130 0 0 0-11256 {}} {130 0 0 0-11257 {}} {130 0 0 0-11258 {}} {130 0 0 0-11259 {}} {64 0 0 0-11090 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11250) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-178 LOC {4 1.0 5 0.86125 5 0.86125 5 0.86125} PREDS {{131 0 0 0-11089 {}}} SUCCS {{259 0 0 0-11251 {}} {130 0 0 0-11259 {}}} CYCLES {}}
set a(0-11251) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-179 LOC {4 1.0 5 0.86125 5 0.86125 5 0.86125} PREDS {{259 0 0 0-11250 {}} {130 0 0 0-11089 {}}} SUCCS {{259 0 0 0-11252 {}} {130 0 0 0-11259 {}}} CYCLES {}}
set a(0-11252) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-180 LOC {4 1.0 5 0.86125 5 0.86125 5 0.86125} PREDS {{259 0 0 0-11251 {}} {130 0 0 0-11089 {}}} SUCCS {{258 0 0 0-11256 {}} {130 0 0 0-11259 {}}} CYCLES {}}
set a(0-11253) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-181 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.86125} PREDS {{130 0 0 0-11089 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11254 {}} {130 0 0 0-11259 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11254) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#8 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-182 LOC {4 1.0 5 0.0 5 0.0 5 0.86125} PREDS {{259 0 0 0-11253 {}} {130 0 0 0-11089 {}}} SUCCS {{259 0 0 0-11255 {}} {130 0 0 0-11259 {}}} CYCLES {}}
set a(0-11255) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-183 LOC {4 1.0 5 0.86125 5 0.86125 5 0.86125} PREDS {{259 0 0 0-11254 {}} {130 0 0 0-11089 {}}} SUCCS {{259 0 0 0-11256 {}} {130 0 0 0-11259 {}}} CYCLES {}}
set a(0-11256) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-184 LOC {5 0.0 5 0.86125 5 0.86125 5 0.999999875 5 0.999999875} PREDS {{259 0 0 0-11255 {}} {258 0 0 0-11252 {}} {130 0 0 0-11089 {}}} SUCCS {{259 0 0 0-11257 {}} {130 0 0 0-11259 {}}} CYCLES {}}
set a(0-11257) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-185 LOC {5 0.13874999999999998 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-11256 {}} {130 0 0 0-11089 {}}} SUCCS {{259 0 0 0-11258 {}} {130 0 0 0-11259 {}}} CYCLES {}}
set a(0-11258) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-186 LOC {5 0.13874999999999998 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-11257 {}} {130 0 0 0-11089 {}}} SUCCS {{259 0 0 0-11259 {}}} CYCLES {}}
set a(0-11259) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-187 LOC {5 0.13874999999999998 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-11258 {}} {130 0 0 0-11257 {}} {130 0 0 0-11256 {}} {130 0 0 0-11255 {}} {130 0 0 0-11254 {}} {130 0 0 0-11253 {}} {130 0 0 0-11252 {}} {130 0 0 0-11251 {}} {130 0 0 0-11250 {}} {130 0 0 0-11089 {}}} SUCCS {{128 0 0 0-11269 {}} {64 0 0 0-11090 {}}} CYCLES {}}
set a(0-11260) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-188 LOC {1 0.118125 3 0.44740785 3 0.44740785 3 0.516157725 3 0.516157725} PREDS {{258 0 0 0-11135 {}}} SUCCS {{258 0 0 0-11264 {}} {130 0 0 0-11090 {}} {258 0 0 0-11513 {}} {258 0 0 0-11762 {}} {258 0 0 0-12010 {}} {258 0 0 0-12259 {}} {258 0 0 0-12507 {}} {258 0 0 0-12755 {}} {258 0 0 0-13003 {}}} CYCLES {}}
set a(0-11261) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-189 LOC {0 1.0 3 0.0 3 0.0 3 0.0 3 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11262 {}} {130 0 0 0-11090 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11262) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#9 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-190 LOC {0 1.0 3 0.0 3 0.0 3 0.51615785} PREDS {{259 0 0 0-11261 {}}} SUCCS {{259 0 0 0-11263 {}} {130 0 0 0-11090 {}}} CYCLES {}}
set a(0-11263) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-191 LOC {0 1.0 3 0.51615785 3 0.51615785 3 0.51615785} PREDS {{259 0 0 0-11262 {}}} SUCCS {{259 0 0 0-11264 {}} {130 0 0 0-11090 {}}} CYCLES {}}
set a(0-11264) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-192 LOC {1 0.18687499999999999 3 0.51615785 3 0.51615785 3 0.9999998935000001 3 0.9999998935000001} PREDS {{259 0 0 0-11263 {}} {258 0 0 0-11260 {}}} SUCCS {{259 0 0 0-11265 {}} {258 0 0 0-11267 {}} {130 0 0 0-11090 {}}} CYCLES {}}
set a(0-11265) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#63 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-193 LOC {1 0.67071715 4 0.46875 4 0.46875 4 0.46875} PREDS {{259 0 0 0-11264 {}}} SUCCS {{259 0 3.750 0-11266 {}} {130 0 0 0-11090 {}}} CYCLES {}}
set a(0-11266) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-194 LOC {2 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 3.750 0-11265 {}}} SUCCS {{258 0 0 0-11090 {}}} CYCLES {}}
set a(0-11267) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-195 LOC {1 0.67071715 4 0.46875 4 0.46875 4 0.46875} PREDS {{258 0 0 0-11264 {}}} SUCCS {{259 0 3.750 0-11268 {}} {130 0 0 0-11090 {}}} CYCLES {}}
set a(0-11268) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-196 LOC {2 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 3.750 0-11267 {}}} SUCCS {{258 0 0 0-11090 {}}} CYCLES {}}
set a(0-11269) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-197 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-11259 {}} {772 0 0 0-11090 {}}} SUCCS {{259 0 0 0-11090 {}}} CYCLES {}}
set a(0-11270) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-198 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {{774 0 0 0-11316 {}}} SUCCS {{259 0 0 0-11271 {}} {130 0 0 0-11315 {}} {256 0 0 0-11316 {}}} CYCLES {}}
set a(0-11271) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#3)(13-1) TYPE READSLICE PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-199 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-11270 {}}} SUCCS {{258 0 0 0-11275 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11272) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-200 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {} SUCCS {{259 0 0 0-11273 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11273) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#10 TYPE READSLICE PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-201 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-11272 {}}} SUCCS {{259 0 0 0-11274 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11274) {AREA_SCORE {} NAME VEC_LOOP:conc#4 TYPE CONCATENATE PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-202 LOC {0 1.0 1 0.8650000499999999 1 0.8650000499999999 2 0.2400001} PREDS {{259 0 0 0-11273 {}}} SUCCS {{259 0 0 0-11275 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11275) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.08 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-203 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 2 0.374999975} PREDS {{259 0 0 0-11274 {}} {258 0 0 0-11271 {}}} SUCCS {{258 0 0 0-11278 {}} {258 0 0 0-11296 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11276) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-204 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-11316 {}}} SUCCS {{259 0 0 0-11277 {}} {130 0 0 0-11315 {}} {256 0 0 0-11316 {}}} CYCLES {}}
set a(0-11277) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#3)(0)#1 TYPE READSLICE PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-205 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-11276 {}}} SUCCS {{259 0 0 0-11278 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11278) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-206 LOC {1 0.13499995 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-11277 {}} {258 0 0 0-11275 {}}} SUCCS {{259 0 4.500 0-11279 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11279) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-207 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11278 {}} {774 0 4.500 0-11310 {}} {774 0 4.500 0-11297 {}}} SUCCS {{258 0 0 0-11289 {}} {256 0 0 0-11297 {}} {258 0 0 0-11299 {}} {256 0 0 0-11310 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11280) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-208 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11281 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11281) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#11 TYPE READSLICE PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-209 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-11280 {}}} SUCCS {{259 0 0 0-11282 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11282) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-210 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-11281 {}}} SUCCS {{258 0 0 0-11284 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11283) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-211 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11284 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11284) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#28 TYPE ACCU DELAY {1.09 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-212 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-11283 {}} {258 0 0 0-11282 {}}} SUCCS {{258 0 0 0-11287 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11285) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-213 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11316 {}}} SUCCS {{259 0 0 0-11286 {}} {130 0 0 0-11315 {}} {256 0 0 0-11316 {}}} CYCLES {}}
set a(0-11286) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-214 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11285 {}}} SUCCS {{259 0 0 0-11287 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11287) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-215 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-11286 {}} {258 0 0 0-11284 {}}} SUCCS {{259 0 4.500 0-11288 {}} {258 0 4.500 0-11310 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11288) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-216 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11287 {}} {774 0 4.500 0-11310 {}} {774 0 4.500 0-11297 {}}} SUCCS {{259 0 0 0-11289 {}} {256 0 0 0-11297 {}} {258 0 0 0-11298 {}} {256 0 0 0-11310 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11289) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-217 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-11288 {}} {258 0 0 0-11279 {}}} SUCCS {{259 0 0 0-11290 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11290) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-218 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-11289 {}} {128 0 0 0-11292 {}}} SUCCS {{258 0 0 0-11292 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11291) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-219 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-11292 {}}} SUCCS {{259 0 0 0-11292 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11292) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-220 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-11291 {}} {258 0 0 0-11290 {}}} SUCCS {{128 0 0 0-11290 {}} {128 0 0 0-11291 {}} {259 0 0 0-11293 {}}} CYCLES {}}
set a(0-11293) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-221 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11292 {}}} SUCCS {{258 0 4.500 0-11297 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11294) {AREA_SCORE {} NAME VEC_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-222 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-11316 {}}} SUCCS {{259 0 0 0-11295 {}} {130 0 0 0-11315 {}} {256 0 0 0-11316 {}}} CYCLES {}}
set a(0-11295) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#3)(0) TYPE READSLICE PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-223 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-11294 {}}} SUCCS {{259 0 0 0-11296 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11296) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-224 LOC {1 0.13499995 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11295 {}} {258 0 0 0-11275 {}}} SUCCS {{259 0 4.500 0-11297 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11297) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-225 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-11297 {}} {259 0 4.500 0-11296 {}} {258 0 4.500 0-11293 {}} {256 0 0 0-11288 {}} {256 0 0 0-11279 {}} {774 0 0 0-11310 {}}} SUCCS {{774 0 4.500 0-11279 {}} {774 0 4.500 0-11288 {}} {774 0 0 0-11297 {}} {258 0 0 0-11310 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11298) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-226 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-11288 {}}} SUCCS {{259 0 0 0-11299 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11299) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-227 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-11298 {}} {258 0 0 0-11279 {}}} SUCCS {{259 0 0 0-11300 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11300) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-228 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-11299 {}} {128 0 0 0-11302 {}}} SUCCS {{258 0 0 0-11302 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11301) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-229 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-11302 {}}} SUCCS {{259 0 0 0-11302 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11302) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-230 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-11301 {}} {258 0 0 0-11300 {}}} SUCCS {{128 0 0 0-11300 {}} {128 0 0 0-11301 {}} {259 0 0 0-11303 {}}} CYCLES {}}
set a(0-11303) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-231 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11302 {}}} SUCCS {{259 0 0 0-11304 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11304) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-232 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11303 {}} {128 0 0 0-11308 {}}} SUCCS {{258 0 0 0-11308 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11305) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-233 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11308 {}}} SUCCS {{258 0 0 0-11308 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11306) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-234 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11308 {}}} SUCCS {{258 0 0 0-11308 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11307) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-235 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11308 {}}} SUCCS {{259 0 0 0-11308 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11308) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-236 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-11307 {}} {258 0 0 0-11306 {}} {258 0 0 0-11305 {}} {258 0 0 0-11304 {}}} SUCCS {{128 0 0 0-11304 {}} {128 0 0 0-11305 {}} {128 0 0 0-11306 {}} {128 0 0 0-11307 {}} {259 0 0 0-11309 {}}} CYCLES {}}
set a(0-11309) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-237 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-11308 {}}} SUCCS {{259 0 4.500 0-11310 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11310) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-238 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-11310 {}} {259 0 4.500 0-11309 {}} {258 0 0 0-11297 {}} {256 0 0 0-11288 {}} {258 0 4.500 0-11287 {}} {256 0 0 0-11279 {}}} SUCCS {{774 0 4.500 0-11279 {}} {774 0 4.500 0-11288 {}} {774 0 0 0-11297 {}} {774 0 0 0-11310 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11311) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-239 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-11316 {}}} SUCCS {{259 0 0 0-11312 {}} {130 0 0 0-11315 {}} {256 0 0 0-11316 {}}} CYCLES {}}
set a(0-11312) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-240 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-11311 {}}} SUCCS {{259 0 0 0-11313 {}} {130 0 0 0-11315 {}}} CYCLES {}}
set a(0-11313) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-241 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-11312 {}}} SUCCS {{259 0 0 0-11314 {}} {130 0 0 0-11315 {}} {258 0 0 0-11316 {}}} CYCLES {}}
set a(0-11314) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-242 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11313 {}}} SUCCS {{259 0 0 0-11315 {}}} CYCLES {}}
set a(0-11315) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11090 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-243 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11314 {}} {130 0 0 0-11313 {}} {130 0 0 0-11312 {}} {130 0 0 0-11311 {}} {130 0 0 0-11310 {}} {130 0 0 0-11309 {}} {130 0 0 0-11307 {}} {130 0 0 0-11306 {}} {130 0 0 0-11305 {}} {130 0 0 0-11304 {}} {130 0 0 0-11303 {}} {130 0 0 0-11301 {}} {130 0 0 0-11300 {}} {130 0 0 0-11299 {}} {130 0 0 0-11298 {}} {130 0 0 0-11297 {}} {130 0 0 0-11296 {}} {130 0 0 0-11295 {}} {130 0 0 0-11294 {}} {130 0 0 0-11293 {}} {130 0 0 0-11291 {}} {130 0 0 0-11290 {}} {130 0 0 0-11289 {}} {130 0 0 0-11288 {}} {130 0 0 0-11287 {}} {130 0 0 0-11286 {}} {130 0 0 0-11285 {}} {130 0 0 0-11284 {}} {130 0 0 0-11283 {}} {130 0 0 0-11282 {}} {130 0 0 0-11281 {}} {130 0 0 0-11280 {}} {130 0 0 0-11279 {}} {130 0 0 0-11278 {}} {130 0 0 0-11277 {}} {130 0 0 0-11276 {}} {130 0 0 0-11275 {}} {130 0 0 0-11274 {}} {130 0 0 0-11273 {}} {130 0 0 0-11272 {}} {130 0 0 0-11271 {}} {130 0 0 0-11270 {}}} SUCCS {{129 0 0 0-11316 {}}} CYCLES {}}
set a(0-11316) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11090 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-11316 {}} {129 0 0 0-11315 {}} {258 0 0 0-11313 {}} {256 0 0 0-11311 {}} {256 0 0 0-11294 {}} {256 0 0 0-11285 {}} {256 0 0 0-11276 {}} {256 0 0 0-11270 {}}} SUCCS {{774 0 0 0-11270 {}} {774 0 0 0-11276 {}} {774 0 0 0-11285 {}} {774 0 0 0-11294 {}} {774 0 0 0-11311 {}} {772 0 0 0-11316 {}}} CYCLES {}}
set a(0-11090) {CHI {0-11270 0-11271 0-11272 0-11273 0-11274 0-11275 0-11276 0-11277 0-11278 0-11279 0-11280 0-11281 0-11282 0-11283 0-11284 0-11285 0-11286 0-11287 0-11288 0-11289 0-11290 0-11291 0-11292 0-11293 0-11294 0-11295 0-11296 0-11297 0-11298 0-11299 0-11300 0-11301 0-11302 0-11303 0-11304 0-11305 0-11306 0-11307 0-11308 0-11309 0-11310 0-11311 0-11312 0-11313 0-11314 0-11315 0-11316} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-244 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-11269 {}} {258 0 0 0-11268 {}} {130 0 0 0-11267 {}} {258 0 0 0-11266 {}} {130 0 0 0-11265 {}} {130 0 0 0-11264 {}} {130 0 0 0-11263 {}} {130 0 0 0-11262 {}} {130 0 0 0-11261 {}} {130 0 0 0-11260 {}} {64 0 0 0-11259 {}} {64 0 0 0-11089 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-11269 {}} {131 0 0 0-11317 {}} {130 0 0 0-11318 {}} {130 0 0 0-11319 {}} {130 0 0 0-11320 {}} {130 0 0 0-11321 {}} {130 0 0 0-11322 {}} {130 0 0 0-11323 {}} {130 0 0 0-11324 {}} {130 0 0 0-11325 {}} {130 0 0 0-11326 {}} {64 0 0 0-11091 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11317) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-3) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-245 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{131 0 0 0-11090 {}}} SUCCS {{259 0 0 0-11318 {}} {130 0 0 0-11326 {}}} CYCLES {}}
set a(0-11318) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-246 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{259 0 0 0-11317 {}} {130 0 0 0-11090 {}}} SUCCS {{259 0 0 0-11319 {}} {130 0 0 0-11326 {}}} CYCLES {}}
set a(0-11319) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-247 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{259 0 0 0-11318 {}} {130 0 0 0-11090 {}}} SUCCS {{258 0 0 0-11323 {}} {130 0 0 0-11326 {}}} CYCLES {}}
set a(0-11320) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-248 LOC {5 1.0 6 0.0 6 0.0 6 0.0 6 0.8650000499999999} PREDS {{130 0 0 0-11090 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11321 {}} {130 0 0 0-11326 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11321) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#13 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-249 LOC {5 1.0 6 0.0 6 0.0 6 0.8650000499999999} PREDS {{259 0 0 0-11320 {}} {130 0 0 0-11090 {}}} SUCCS {{259 0 0 0-11322 {}} {130 0 0 0-11326 {}}} CYCLES {}}
set a(0-11322) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-250 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{259 0 0 0-11321 {}} {130 0 0 0-11090 {}}} SUCCS {{259 0 0 0-11323 {}} {130 0 0 0-11326 {}}} CYCLES {}}
set a(0-11323) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.08 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-251 LOC {6 0.0 6 0.8650000499999999 6 0.8650000499999999 6 0.9999999249999999 6 0.9999999249999999} PREDS {{259 0 0 0-11322 {}} {258 0 0 0-11319 {}} {130 0 0 0-11090 {}}} SUCCS {{259 0 0 0-11324 {}} {130 0 0 0-11326 {}}} CYCLES {}}
set a(0-11324) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-252 LOC {6 0.13499995 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-11323 {}} {130 0 0 0-11090 {}}} SUCCS {{259 0 0 0-11325 {}} {130 0 0 0-11326 {}}} CYCLES {}}
set a(0-11325) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-253 LOC {6 0.13499995 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-11324 {}} {130 0 0 0-11090 {}}} SUCCS {{259 0 0 0-11326 {}}} CYCLES {}}
set a(0-11326) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-254 LOC {6 0.13499995 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-11325 {}} {130 0 0 0-11324 {}} {130 0 0 0-11323 {}} {130 0 0 0-11322 {}} {130 0 0 0-11321 {}} {130 0 0 0-11320 {}} {130 0 0 0-11319 {}} {130 0 0 0-11318 {}} {130 0 0 0-11317 {}} {130 0 0 0-11090 {}}} SUCCS {{128 0 0 0-11333 {}} {64 0 0 0-11091 {}}} CYCLES {}}
set a(0-11327) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-255 LOC {0 1.0 4 0.0 4 0.0 4 0.0 4 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11328 {}} {130 0 0 0-11091 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11328) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#3 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-256 LOC {0 1.0 4 0.0 4 0.0 4 0.51615785} PREDS {{259 0 0 0-11327 {}}} SUCCS {{259 0 0 0-11329 {}} {130 0 0 0-11091 {}}} CYCLES {}}
set a(0-11329) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-257 LOC {0 1.0 4 0.51615785 4 0.51615785 4 0.51615785} PREDS {{259 0 0 0-11328 {}}} SUCCS {{259 0 0 0-11330 {}} {130 0 0 0-11091 {}}} CYCLES {}}
set a(0-11330) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-258 LOC {1 0.18687499999999999 4 0.51615785 4 0.51615785 4 0.9999998935000001 4 0.9999998935000001} PREDS {{259 0 0 0-11329 {}} {258 0 0 0-11201 {}}} SUCCS {{259 0 3.750 0-11331 {}} {258 0 3.750 0-11332 {}} {130 0 0 0-11091 {}}} CYCLES {}}
set a(0-11331) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-259 LOC {2 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-11330 {}}} SUCCS {{258 0 0 0-11091 {}}} CYCLES {}}
set a(0-11332) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-260 LOC {2 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{258 0 3.750 0-11330 {}}} SUCCS {{258 0 0 0-11091 {}}} CYCLES {}}
set a(0-11333) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-261 LOC {6 0.0 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{128 0 0 0-11326 {}} {772 0 0 0-11091 {}}} SUCCS {{259 0 0 0-11091 {}}} CYCLES {}}
set a(0-11334) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-262 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11374 {}}} SUCCS {{259 0 0 0-11335 {}} {130 0 0 0-11373 {}} {256 0 0 0-11374 {}}} CYCLES {}}
set a(0-11335) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-263 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11334 {}}} SUCCS {{258 0 0 0-11339 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11336) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-264 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-11337 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11337) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#14 TYPE READSLICE PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-265 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11336 {}}} SUCCS {{259 0 0 0-11338 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11338) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-266 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-11337 {}}} SUCCS {{259 0 0 0-11339 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11339) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-267 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-11338 {}} {258 0 0 0-11335 {}}} SUCCS {{259 0 4.500 0-11340 {}} {258 0 4.500 0-11355 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11340) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-268 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11339 {}} {774 0 4.500 0-11368 {}} {774 0 4.500 0-11355 {}}} SUCCS {{258 0 0 0-11350 {}} {256 0 0 0-11355 {}} {258 0 0 0-11357 {}} {256 0 0 0-11368 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11341) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-269 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11342 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11342) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#15 TYPE READSLICE PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-270 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-11341 {}}} SUCCS {{259 0 0 0-11343 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11343) {AREA_SCORE {} NAME VEC_LOOP:conc#7 TYPE CONCATENATE PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-271 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-11342 {}}} SUCCS {{258 0 0 0-11345 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11344) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-272 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11345 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11345) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#29 TYPE ACCU DELAY {1.09 ns} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-273 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-11344 {}} {258 0 0 0-11343 {}}} SUCCS {{258 0 0 0-11348 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11346) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-274 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11374 {}}} SUCCS {{259 0 0 0-11347 {}} {130 0 0 0-11373 {}} {256 0 0 0-11374 {}}} CYCLES {}}
set a(0-11347) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-275 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11346 {}}} SUCCS {{259 0 0 0-11348 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11348) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-276 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-11347 {}} {258 0 0 0-11345 {}}} SUCCS {{259 0 4.500 0-11349 {}} {258 0 4.500 0-11368 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11349) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-277 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11348 {}} {774 0 4.500 0-11368 {}} {774 0 4.500 0-11355 {}}} SUCCS {{259 0 0 0-11350 {}} {256 0 0 0-11355 {}} {258 0 0 0-11356 {}} {256 0 0 0-11368 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11350) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-278 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-11349 {}} {258 0 0 0-11340 {}}} SUCCS {{259 0 0 0-11351 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11351) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-279 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-11350 {}} {128 0 0 0-11353 {}}} SUCCS {{258 0 0 0-11353 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11352) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-280 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-11353 {}}} SUCCS {{259 0 0 0-11353 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11353) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-281 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-11352 {}} {258 0 0 0-11351 {}}} SUCCS {{128 0 0 0-11351 {}} {128 0 0 0-11352 {}} {259 0 0 0-11354 {}}} CYCLES {}}
set a(0-11354) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-282 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11353 {}}} SUCCS {{259 0 4.500 0-11355 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11355) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-283 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-11355 {}} {259 0 4.500 0-11354 {}} {256 0 0 0-11349 {}} {256 0 0 0-11340 {}} {258 0 4.500 0-11339 {}} {774 0 0 0-11368 {}}} SUCCS {{774 0 4.500 0-11340 {}} {774 0 4.500 0-11349 {}} {774 0 0 0-11355 {}} {258 0 0 0-11368 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11356) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-284 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-11349 {}}} SUCCS {{259 0 0 0-11357 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11357) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-285 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-11356 {}} {258 0 0 0-11340 {}}} SUCCS {{259 0 0 0-11358 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11358) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-286 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-11357 {}} {128 0 0 0-11360 {}}} SUCCS {{258 0 0 0-11360 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11359) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-287 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-11360 {}}} SUCCS {{259 0 0 0-11360 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11360) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-288 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-11359 {}} {258 0 0 0-11358 {}}} SUCCS {{128 0 0 0-11358 {}} {128 0 0 0-11359 {}} {259 0 0 0-11361 {}}} CYCLES {}}
set a(0-11361) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-289 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11360 {}}} SUCCS {{259 0 0 0-11362 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11362) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-290 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11361 {}} {128 0 0 0-11366 {}}} SUCCS {{258 0 0 0-11366 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11363) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-291 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11366 {}}} SUCCS {{258 0 0 0-11366 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11364) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-292 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11366 {}}} SUCCS {{258 0 0 0-11366 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11365) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-293 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11366 {}}} SUCCS {{259 0 0 0-11366 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11366) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-294 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-11365 {}} {258 0 0 0-11364 {}} {258 0 0 0-11363 {}} {258 0 0 0-11362 {}}} SUCCS {{128 0 0 0-11362 {}} {128 0 0 0-11363 {}} {128 0 0 0-11364 {}} {128 0 0 0-11365 {}} {259 0 0 0-11367 {}}} CYCLES {}}
set a(0-11367) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-295 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-11366 {}}} SUCCS {{259 0 4.500 0-11368 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11368) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-296 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-11368 {}} {259 0 4.500 0-11367 {}} {258 0 0 0-11355 {}} {256 0 0 0-11349 {}} {258 0 4.500 0-11348 {}} {256 0 0 0-11340 {}}} SUCCS {{774 0 4.500 0-11340 {}} {774 0 4.500 0-11349 {}} {774 0 0 0-11355 {}} {774 0 0 0-11368 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11369) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-297 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-11374 {}}} SUCCS {{259 0 0 0-11370 {}} {130 0 0 0-11373 {}} {256 0 0 0-11374 {}}} CYCLES {}}
set a(0-11370) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-298 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-11369 {}}} SUCCS {{259 0 0 0-11371 {}} {130 0 0 0-11373 {}}} CYCLES {}}
set a(0-11371) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-299 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-11370 {}}} SUCCS {{259 0 0 0-11372 {}} {130 0 0 0-11373 {}} {258 0 0 0-11374 {}}} CYCLES {}}
set a(0-11372) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-300 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11371 {}}} SUCCS {{259 0 0 0-11373 {}}} CYCLES {}}
set a(0-11373) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11091 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-301 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11372 {}} {130 0 0 0-11371 {}} {130 0 0 0-11370 {}} {130 0 0 0-11369 {}} {130 0 0 0-11368 {}} {130 0 0 0-11367 {}} {130 0 0 0-11365 {}} {130 0 0 0-11364 {}} {130 0 0 0-11363 {}} {130 0 0 0-11362 {}} {130 0 0 0-11361 {}} {130 0 0 0-11359 {}} {130 0 0 0-11358 {}} {130 0 0 0-11357 {}} {130 0 0 0-11356 {}} {130 0 0 0-11355 {}} {130 0 0 0-11354 {}} {130 0 0 0-11352 {}} {130 0 0 0-11351 {}} {130 0 0 0-11350 {}} {130 0 0 0-11349 {}} {130 0 0 0-11348 {}} {130 0 0 0-11347 {}} {130 0 0 0-11346 {}} {130 0 0 0-11345 {}} {130 0 0 0-11344 {}} {130 0 0 0-11343 {}} {130 0 0 0-11342 {}} {130 0 0 0-11341 {}} {130 0 0 0-11340 {}} {130 0 0 0-11339 {}} {130 0 0 0-11338 {}} {130 0 0 0-11337 {}} {130 0 0 0-11336 {}} {130 0 0 0-11335 {}} {130 0 0 0-11334 {}}} SUCCS {{129 0 0 0-11374 {}}} CYCLES {}}
set a(0-11374) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11091 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-11374 {}} {129 0 0 0-11373 {}} {258 0 0 0-11371 {}} {256 0 0 0-11369 {}} {256 0 0 0-11346 {}} {256 0 0 0-11334 {}}} SUCCS {{774 0 0 0-11334 {}} {774 0 0 0-11346 {}} {774 0 0 0-11369 {}} {772 0 0 0-11374 {}}} CYCLES {}}
set a(0-11091) {CHI {0-11334 0-11335 0-11336 0-11337 0-11338 0-11339 0-11340 0-11341 0-11342 0-11343 0-11344 0-11345 0-11346 0-11347 0-11348 0-11349 0-11350 0-11351 0-11352 0-11353 0-11354 0-11355 0-11356 0-11357 0-11358 0-11359 0-11360 0-11361 0-11362 0-11363 0-11364 0-11365 0-11366 0-11367 0-11368 0-11369 0-11370 0-11371 0-11372 0-11373 0-11374} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-302 LOC {6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-11333 {}} {258 0 0 0-11332 {}} {258 0 0 0-11331 {}} {130 0 0 0-11330 {}} {130 0 0 0-11329 {}} {130 0 0 0-11328 {}} {130 0 0 0-11327 {}} {64 0 0 0-11326 {}} {64 0 0 0-11090 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-11333 {}} {131 0 0 0-11375 {}} {130 0 0 0-11376 {}} {130 0 0 0-11377 {}} {130 0 0 0-11378 {}} {130 0 0 0-11379 {}} {130 0 0 0-11380 {}} {130 0 0 0-11381 {}} {130 0 0 0-11382 {}} {130 0 0 0-11383 {}} {130 0 0 0-11384 {}} {64 0 0 0-11092 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11375) {AREA_SCORE {} NAME COMP_LOOP-5:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-303 LOC {6 1.0 7 0.86125 7 0.86125 7 0.86125} PREDS {{131 0 0 0-11091 {}}} SUCCS {{259 0 0 0-11376 {}} {130 0 0 0-11384 {}}} CYCLES {}}
set a(0-11376) {AREA_SCORE {} NAME COMP_LOOP-5:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-304 LOC {6 1.0 7 0.86125 7 0.86125 7 0.86125} PREDS {{259 0 0 0-11375 {}} {130 0 0 0-11091 {}}} SUCCS {{259 0 0 0-11377 {}} {130 0 0 0-11384 {}}} CYCLES {}}
set a(0-11377) {AREA_SCORE {} NAME COMP_LOOP-5:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-305 LOC {6 1.0 7 0.86125 7 0.86125 7 0.86125} PREDS {{259 0 0 0-11376 {}} {130 0 0 0-11091 {}}} SUCCS {{258 0 0 0-11381 {}} {130 0 0 0-11384 {}}} CYCLES {}}
set a(0-11378) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-306 LOC {6 1.0 7 0.0 7 0.0 7 0.0 7 0.86125} PREDS {{130 0 0 0-11091 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11379 {}} {130 0 0 0-11384 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11379) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#16 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-307 LOC {6 1.0 7 0.0 7 0.0 7 0.86125} PREDS {{259 0 0 0-11378 {}} {130 0 0 0-11091 {}}} SUCCS {{259 0 0 0-11380 {}} {130 0 0 0-11384 {}}} CYCLES {}}
set a(0-11380) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-308 LOC {6 1.0 7 0.86125 7 0.86125 7 0.86125} PREDS {{259 0 0 0-11379 {}} {130 0 0 0-11091 {}}} SUCCS {{259 0 0 0-11381 {}} {130 0 0 0-11384 {}}} CYCLES {}}
set a(0-11381) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-5:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-309 LOC {7 0.0 7 0.86125 7 0.86125 7 0.999999875 7 0.999999875} PREDS {{259 0 0 0-11380 {}} {258 0 0 0-11377 {}} {130 0 0 0-11091 {}}} SUCCS {{259 0 0 0-11382 {}} {130 0 0 0-11384 {}}} CYCLES {}}
set a(0-11382) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-310 LOC {7 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-11381 {}} {130 0 0 0-11091 {}}} SUCCS {{259 0 0 0-11383 {}} {130 0 0 0-11384 {}}} CYCLES {}}
set a(0-11383) {AREA_SCORE {} NAME COMP_LOOP-5:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-311 LOC {7 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-11382 {}} {130 0 0 0-11091 {}}} SUCCS {{259 0 0 0-11384 {}}} CYCLES {}}
set a(0-11384) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-312 LOC {7 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-11383 {}} {130 0 0 0-11382 {}} {130 0 0 0-11381 {}} {130 0 0 0-11380 {}} {130 0 0 0-11379 {}} {130 0 0 0-11378 {}} {130 0 0 0-11377 {}} {130 0 0 0-11376 {}} {130 0 0 0-11375 {}} {130 0 0 0-11091 {}}} SUCCS {{128 0 0 0-11394 {}} {64 0 0 0-11092 {}}} CYCLES {}}
set a(0-11385) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-313 LOC {1 0.118125 4 0.9312499999999999 4 0.9312499999999999 4 0.9999998749999999 5 0.516157725} PREDS {{258 0 0 0-11135 {}}} SUCCS {{258 0 0 0-11389 {}} {130 0 0 0-11092 {}} {258 0 0 0-11886 {}} {258 0 0 0-12383 {}} {258 0 0 0-12879 {}}} CYCLES {}}
set a(0-11386) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-314 LOC {0 1.0 5 0.0 5 0.0 5 0.0 5 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11387 {}} {130 0 0 0-11092 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11387) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#17 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-315 LOC {0 1.0 5 0.0 5 0.0 5 0.51615785} PREDS {{259 0 0 0-11386 {}}} SUCCS {{259 0 0 0-11388 {}} {130 0 0 0-11092 {}}} CYCLES {}}
set a(0-11388) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#4 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-316 LOC {0 1.0 5 0.51615785 5 0.51615785 5 0.51615785} PREDS {{259 0 0 0-11387 {}}} SUCCS {{259 0 0 0-11389 {}} {130 0 0 0-11092 {}}} CYCLES {}}
set a(0-11389) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-317 LOC {1 0.18687499999999999 5 0.51615785 5 0.51615785 5 0.9999998935000001 5 0.9999998935000001} PREDS {{259 0 0 0-11388 {}} {258 0 0 0-11385 {}}} SUCCS {{259 0 0 0-11390 {}} {258 0 0 0-11392 {}} {130 0 0 0-11092 {}}} CYCLES {}}
set a(0-11390) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#64 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-318 LOC {1 0.67071715 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-11389 {}}} SUCCS {{259 0 3.750 0-11391 {}} {130 0 0 0-11092 {}}} CYCLES {}}
set a(0-11391) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-319 LOC {2 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 3.750 0-11390 {}}} SUCCS {{258 0 0 0-11092 {}}} CYCLES {}}
set a(0-11392) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#2 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-320 LOC {1 0.67071715 6 0.46875 6 0.46875 6 0.46875} PREDS {{258 0 0 0-11389 {}}} SUCCS {{259 0 3.750 0-11393 {}} {130 0 0 0-11092 {}}} CYCLES {}}
set a(0-11393) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-321 LOC {2 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 3.750 0-11392 {}}} SUCCS {{258 0 0 0-11092 {}}} CYCLES {}}
set a(0-11394) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-322 LOC {7 0.0 7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{128 0 0 0-11384 {}} {772 0 0 0-11092 {}}} SUCCS {{259 0 0 0-11092 {}}} CYCLES {}}
set a(0-11395) {AREA_SCORE {} NAME VEC_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-323 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{774 0 0 0-11441 {}}} SUCCS {{259 0 0 0-11396 {}} {130 0 0 0-11440 {}} {256 0 0 0-11441 {}}} CYCLES {}}
set a(0-11396) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#5)(13-2) TYPE READSLICE PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-324 LOC {0 1.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{259 0 0 0-11395 {}}} SUCCS {{258 0 0 0-11400 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11397) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-325 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {} SUCCS {{259 0 0 0-11398 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11398) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#18 TYPE READSLICE PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-326 LOC {0 1.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{259 0 0 0-11397 {}}} SUCCS {{259 0 0 0-11399 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11399) {AREA_SCORE {} NAME VEC_LOOP:conc#8 TYPE CONCATENATE PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-327 LOC {0 1.0 1 0.866875 1 0.866875 2 0.24187504999999998} PREDS {{259 0 0 0-11398 {}}} SUCCS {{259 0 0 0-11400 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11400) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 2 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.07 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-328 LOC {1 0.0 1 0.866875 1 0.866875 1 0.999999875 2 0.374999925} PREDS {{259 0 0 0-11399 {}} {258 0 0 0-11396 {}}} SUCCS {{258 0 0 0-11403 {}} {258 0 0 0-11421 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11401) {AREA_SCORE {} NAME VEC_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-329 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-11441 {}}} SUCCS {{259 0 0 0-11402 {}} {130 0 0 0-11440 {}} {256 0 0 0-11441 {}}} CYCLES {}}
set a(0-11402) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#5)(1-0)#1 TYPE READSLICE PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-330 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-11401 {}}} SUCCS {{259 0 0 0-11403 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11403) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-331 LOC {1 0.133125 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-11402 {}} {258 0 0 0-11400 {}}} SUCCS {{259 0 4.500 0-11404 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11404) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-332 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11403 {}} {774 0 4.500 0-11435 {}} {774 0 4.500 0-11422 {}}} SUCCS {{258 0 0 0-11414 {}} {256 0 0 0-11422 {}} {258 0 0 0-11424 {}} {256 0 0 0-11435 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11405) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-333 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11406 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11406) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#19 TYPE READSLICE PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-334 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-11405 {}}} SUCCS {{259 0 0 0-11407 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11407) {AREA_SCORE {} NAME VEC_LOOP:conc#9 TYPE CONCATENATE PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-335 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-11406 {}}} SUCCS {{258 0 0 0-11409 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11408) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-336 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11409 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11409) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#30 TYPE ACCU DELAY {1.09 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-337 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-11408 {}} {258 0 0 0-11407 {}}} SUCCS {{258 0 0 0-11412 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11410) {AREA_SCORE {} NAME VEC_LOOP:j:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-338 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11441 {}}} SUCCS {{259 0 0 0-11411 {}} {130 0 0 0-11440 {}} {256 0 0 0-11441 {}}} CYCLES {}}
set a(0-11411) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-339 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11410 {}}} SUCCS {{259 0 0 0-11412 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11412) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-340 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-11411 {}} {258 0 0 0-11409 {}}} SUCCS {{259 0 4.500 0-11413 {}} {258 0 4.500 0-11435 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11413) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-341 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11412 {}} {774 0 4.500 0-11435 {}} {774 0 4.500 0-11422 {}}} SUCCS {{259 0 0 0-11414 {}} {256 0 0 0-11422 {}} {258 0 0 0-11423 {}} {256 0 0 0-11435 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11414) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-342 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-11413 {}} {258 0 0 0-11404 {}}} SUCCS {{259 0 0 0-11415 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11415) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.base TYPE {C-CORE PORT} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-343 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-11414 {}} {128 0 0 0-11417 {}}} SUCCS {{258 0 0 0-11417 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11416) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.m TYPE {C-CORE PORT} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-344 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-11417 {}}} SUCCS {{259 0 0 0-11417 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11417) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-345 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-11416 {}} {258 0 0 0-11415 {}}} SUCCS {{128 0 0 0-11415 {}} {128 0 0 0-11416 {}} {259 0 0 0-11418 {}}} CYCLES {}}
set a(0-11418) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.return TYPE {C-CORE PORT} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-346 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11417 {}}} SUCCS {{258 0 4.500 0-11422 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11419) {AREA_SCORE {} NAME VEC_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-347 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-11441 {}}} SUCCS {{259 0 0 0-11420 {}} {130 0 0 0-11440 {}} {256 0 0 0-11441 {}}} CYCLES {}}
set a(0-11420) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#5)(1-0) TYPE READSLICE PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-348 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-11419 {}}} SUCCS {{259 0 0 0-11421 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11421) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-349 LOC {1 0.133125 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11420 {}} {258 0 0 0-11400 {}}} SUCCS {{259 0 4.500 0-11422 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11422) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-350 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-11422 {}} {259 0 4.500 0-11421 {}} {258 0 4.500 0-11418 {}} {256 0 0 0-11413 {}} {256 0 0 0-11404 {}} {774 0 0 0-11435 {}}} SUCCS {{774 0 4.500 0-11404 {}} {774 0 4.500 0-11413 {}} {774 0 0 0-11422 {}} {258 0 0 0-11435 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11423) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-351 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-11413 {}}} SUCCS {{259 0 0 0-11424 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11424) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-352 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-11423 {}} {258 0 0 0-11404 {}}} SUCCS {{259 0 0 0-11425 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11425) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-353 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-11424 {}} {128 0 0 0-11427 {}}} SUCCS {{258 0 0 0-11427 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11426) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-354 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-11427 {}}} SUCCS {{259 0 0 0-11427 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11427) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-355 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-11426 {}} {258 0 0 0-11425 {}}} SUCCS {{128 0 0 0-11425 {}} {128 0 0 0-11426 {}} {259 0 0 0-11428 {}}} CYCLES {}}
set a(0-11428) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-356 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11427 {}}} SUCCS {{259 0 0 0-11429 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11429) {AREA_SCORE {} NAME COMP_LOOP-5:mult.x TYPE {C-CORE PORT} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-357 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11428 {}} {128 0 0 0-11433 {}}} SUCCS {{258 0 0 0-11433 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11430) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y TYPE {C-CORE PORT} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-358 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11433 {}}} SUCCS {{258 0 0 0-11433 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11431) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y_ TYPE {C-CORE PORT} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-359 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11433 {}}} SUCCS {{258 0 0 0-11433 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11432) {AREA_SCORE {} NAME COMP_LOOP-5:mult.p TYPE {C-CORE PORT} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-360 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11433 {}}} SUCCS {{259 0 0 0-11433 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11433) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-5:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-361 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-11432 {}} {258 0 0 0-11431 {}} {258 0 0 0-11430 {}} {258 0 0 0-11429 {}}} SUCCS {{128 0 0 0-11429 {}} {128 0 0 0-11430 {}} {128 0 0 0-11431 {}} {128 0 0 0-11432 {}} {259 0 0 0-11434 {}}} CYCLES {}}
set a(0-11434) {AREA_SCORE {} NAME COMP_LOOP-5:mult.return TYPE {C-CORE PORT} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-362 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-11433 {}}} SUCCS {{259 0 4.500 0-11435 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11435) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-363 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-11435 {}} {259 0 4.500 0-11434 {}} {258 0 0 0-11422 {}} {256 0 0 0-11413 {}} {258 0 4.500 0-11412 {}} {256 0 0 0-11404 {}}} SUCCS {{774 0 4.500 0-11404 {}} {774 0 4.500 0-11413 {}} {774 0 0 0-11422 {}} {774 0 0 0-11435 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11436) {AREA_SCORE {} NAME VEC_LOOP:j:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-364 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-11441 {}}} SUCCS {{259 0 0 0-11437 {}} {130 0 0 0-11440 {}} {256 0 0 0-11441 {}}} CYCLES {}}
set a(0-11437) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-365 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-11436 {}}} SUCCS {{259 0 0 0-11438 {}} {130 0 0 0-11440 {}}} CYCLES {}}
set a(0-11438) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-5:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-366 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-11437 {}}} SUCCS {{259 0 0 0-11439 {}} {130 0 0 0-11440 {}} {258 0 0 0-11441 {}}} CYCLES {}}
set a(0-11439) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-367 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11438 {}}} SUCCS {{259 0 0 0-11440 {}}} CYCLES {}}
set a(0-11440) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11092 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-368 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11439 {}} {130 0 0 0-11438 {}} {130 0 0 0-11437 {}} {130 0 0 0-11436 {}} {130 0 0 0-11435 {}} {130 0 0 0-11434 {}} {130 0 0 0-11432 {}} {130 0 0 0-11431 {}} {130 0 0 0-11430 {}} {130 0 0 0-11429 {}} {130 0 0 0-11428 {}} {130 0 0 0-11426 {}} {130 0 0 0-11425 {}} {130 0 0 0-11424 {}} {130 0 0 0-11423 {}} {130 0 0 0-11422 {}} {130 0 0 0-11421 {}} {130 0 0 0-11420 {}} {130 0 0 0-11419 {}} {130 0 0 0-11418 {}} {130 0 0 0-11416 {}} {130 0 0 0-11415 {}} {130 0 0 0-11414 {}} {130 0 0 0-11413 {}} {130 0 0 0-11412 {}} {130 0 0 0-11411 {}} {130 0 0 0-11410 {}} {130 0 0 0-11409 {}} {130 0 0 0-11408 {}} {130 0 0 0-11407 {}} {130 0 0 0-11406 {}} {130 0 0 0-11405 {}} {130 0 0 0-11404 {}} {130 0 0 0-11403 {}} {130 0 0 0-11402 {}} {130 0 0 0-11401 {}} {130 0 0 0-11400 {}} {130 0 0 0-11399 {}} {130 0 0 0-11398 {}} {130 0 0 0-11397 {}} {130 0 0 0-11396 {}} {130 0 0 0-11395 {}}} SUCCS {{129 0 0 0-11441 {}}} CYCLES {}}
set a(0-11441) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11092 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-11441 {}} {129 0 0 0-11440 {}} {258 0 0 0-11438 {}} {256 0 0 0-11436 {}} {256 0 0 0-11419 {}} {256 0 0 0-11410 {}} {256 0 0 0-11401 {}} {256 0 0 0-11395 {}}} SUCCS {{774 0 0 0-11395 {}} {774 0 0 0-11401 {}} {774 0 0 0-11410 {}} {774 0 0 0-11419 {}} {774 0 0 0-11436 {}} {772 0 0 0-11441 {}}} CYCLES {}}
set a(0-11092) {CHI {0-11395 0-11396 0-11397 0-11398 0-11399 0-11400 0-11401 0-11402 0-11403 0-11404 0-11405 0-11406 0-11407 0-11408 0-11409 0-11410 0-11411 0-11412 0-11413 0-11414 0-11415 0-11416 0-11417 0-11418 0-11419 0-11420 0-11421 0-11422 0-11423 0-11424 0-11425 0-11426 0-11427 0-11428 0-11429 0-11430 0-11431 0-11432 0-11433 0-11434 0-11435 0-11436 0-11437 0-11438 0-11439 0-11440 0-11441} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-5:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-369 LOC {7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-11394 {}} {258 0 0 0-11393 {}} {130 0 0 0-11392 {}} {258 0 0 0-11391 {}} {130 0 0 0-11390 {}} {130 0 0 0-11389 {}} {130 0 0 0-11388 {}} {130 0 0 0-11387 {}} {130 0 0 0-11386 {}} {130 0 0 0-11385 {}} {64 0 0 0-11384 {}} {64 0 0 0-11091 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-11394 {}} {131 0 0 0-11442 {}} {130 0 0 0-11443 {}} {130 0 0 0-11444 {}} {130 0 0 0-11445 {}} {130 0 0 0-11446 {}} {130 0 0 0-11447 {}} {130 0 0 0-11448 {}} {130 0 0 0-11449 {}} {130 0 0 0-11450 {}} {130 0 0 0-11451 {}} {64 0 0 0-11093 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11442) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-370 LOC {7 1.0 8 0.86125 8 0.86125 8 0.86125} PREDS {{131 0 0 0-11092 {}}} SUCCS {{259 0 0 0-11443 {}} {130 0 0 0-11451 {}}} CYCLES {}}
set a(0-11443) {AREA_SCORE {} NAME COMP_LOOP-6:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-371 LOC {7 1.0 8 0.86125 8 0.86125 8 0.86125} PREDS {{259 0 0 0-11442 {}} {130 0 0 0-11092 {}}} SUCCS {{259 0 0 0-11444 {}} {130 0 0 0-11451 {}}} CYCLES {}}
set a(0-11444) {AREA_SCORE {} NAME COMP_LOOP-6:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-372 LOC {7 1.0 8 0.86125 8 0.86125 8 0.86125} PREDS {{259 0 0 0-11443 {}} {130 0 0 0-11092 {}}} SUCCS {{258 0 0 0-11448 {}} {130 0 0 0-11451 {}}} CYCLES {}}
set a(0-11445) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-373 LOC {7 1.0 8 0.0 8 0.0 8 0.0 8 0.86125} PREDS {{130 0 0 0-11092 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11446 {}} {130 0 0 0-11451 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11446) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#20 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-374 LOC {7 1.0 8 0.0 8 0.0 8 0.86125} PREDS {{259 0 0 0-11445 {}} {130 0 0 0-11092 {}}} SUCCS {{259 0 0 0-11447 {}} {130 0 0 0-11451 {}}} CYCLES {}}
set a(0-11447) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-375 LOC {7 1.0 8 0.86125 8 0.86125 8 0.86125} PREDS {{259 0 0 0-11446 {}} {130 0 0 0-11092 {}}} SUCCS {{259 0 0 0-11448 {}} {130 0 0 0-11451 {}}} CYCLES {}}
set a(0-11448) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-376 LOC {8 0.0 8 0.86125 8 0.86125 8 0.999999875 8 0.999999875} PREDS {{259 0 0 0-11447 {}} {258 0 0 0-11444 {}} {130 0 0 0-11092 {}}} SUCCS {{259 0 0 0-11449 {}} {130 0 0 0-11451 {}}} CYCLES {}}
set a(0-11449) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-377 LOC {8 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11448 {}} {130 0 0 0-11092 {}}} SUCCS {{259 0 0 0-11450 {}} {130 0 0 0-11451 {}}} CYCLES {}}
set a(0-11450) {AREA_SCORE {} NAME COMP_LOOP-6:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-378 LOC {8 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11449 {}} {130 0 0 0-11092 {}}} SUCCS {{259 0 0 0-11451 {}}} CYCLES {}}
set a(0-11451) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-379 LOC {8 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11450 {}} {130 0 0 0-11449 {}} {130 0 0 0-11448 {}} {130 0 0 0-11447 {}} {130 0 0 0-11446 {}} {130 0 0 0-11445 {}} {130 0 0 0-11444 {}} {130 0 0 0-11443 {}} {130 0 0 0-11442 {}} {130 0 0 0-11092 {}}} SUCCS {{128 0 0 0-11458 {}} {64 0 0 0-11093 {}}} CYCLES {}}
set a(0-11452) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-380 LOC {0 1.0 6 0.0 6 0.0 6 0.0 6 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11453 {}} {130 0 0 0-11093 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11453) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#21 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-381 LOC {0 1.0 6 0.0 6 0.0 6 0.51615785} PREDS {{259 0 0 0-11452 {}}} SUCCS {{259 0 0 0-11454 {}} {130 0 0 0-11093 {}}} CYCLES {}}
set a(0-11454) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#5 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-382 LOC {0 1.0 6 0.51615785 6 0.51615785 6 0.51615785} PREDS {{259 0 0 0-11453 {}}} SUCCS {{259 0 0 0-11455 {}} {130 0 0 0-11093 {}}} CYCLES {}}
set a(0-11455) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-6:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-383 LOC {1 0.18687499999999999 6 0.51615785 6 0.51615785 6 0.9999998935000001 6 0.9999998935000001} PREDS {{259 0 0 0-11454 {}} {258 0 0 0-11201 {}}} SUCCS {{259 0 3.750 0-11456 {}} {258 0 3.750 0-11457 {}} {130 0 0 0-11093 {}}} CYCLES {}}
set a(0-11456) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-384 LOC {2 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 3.750 0-11455 {}}} SUCCS {{258 0 0 0-11093 {}}} CYCLES {}}
set a(0-11457) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-385 LOC {2 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{258 0 3.750 0-11455 {}}} SUCCS {{258 0 0 0-11093 {}}} CYCLES {}}
set a(0-11458) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-386 LOC {8 0.0 8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{128 0 0 0-11451 {}} {772 0 0 0-11093 {}}} SUCCS {{259 0 0 0-11093 {}}} CYCLES {}}
set a(0-11459) {AREA_SCORE {} NAME VEC_LOOP:j:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-387 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11499 {}}} SUCCS {{259 0 0 0-11460 {}} {130 0 0 0-11498 {}} {256 0 0 0-11499 {}}} CYCLES {}}
set a(0-11460) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-388 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11459 {}}} SUCCS {{258 0 0 0-11464 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11461) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-389 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-11462 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11462) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#22 TYPE READSLICE PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-390 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11461 {}}} SUCCS {{259 0 0 0-11463 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11463) {AREA_SCORE {} NAME VEC_LOOP:conc#10 TYPE CONCATENATE PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-391 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-11462 {}}} SUCCS {{259 0 0 0-11464 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11464) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-392 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-11463 {}} {258 0 0 0-11460 {}}} SUCCS {{259 0 4.500 0-11465 {}} {258 0 4.500 0-11480 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11465) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-393 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11464 {}} {774 0 4.500 0-11493 {}} {774 0 4.500 0-11480 {}}} SUCCS {{258 0 0 0-11475 {}} {256 0 0 0-11480 {}} {258 0 0 0-11482 {}} {256 0 0 0-11493 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11466) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-394 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11467 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11467) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#23 TYPE READSLICE PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-395 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-11466 {}}} SUCCS {{259 0 0 0-11468 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11468) {AREA_SCORE {} NAME VEC_LOOP:conc#11 TYPE CONCATENATE PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-396 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-11467 {}}} SUCCS {{258 0 0 0-11470 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11469) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-397 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11470 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11470) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#31 TYPE ACCU DELAY {1.09 ns} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-398 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-11469 {}} {258 0 0 0-11468 {}}} SUCCS {{258 0 0 0-11473 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11471) {AREA_SCORE {} NAME VEC_LOOP:j:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-399 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11499 {}}} SUCCS {{259 0 0 0-11472 {}} {130 0 0 0-11498 {}} {256 0 0 0-11499 {}}} CYCLES {}}
set a(0-11472) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-400 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11471 {}}} SUCCS {{259 0 0 0-11473 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11473) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-401 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-11472 {}} {258 0 0 0-11470 {}}} SUCCS {{259 0 4.500 0-11474 {}} {258 0 4.500 0-11493 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11474) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-402 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11473 {}} {774 0 4.500 0-11493 {}} {774 0 4.500 0-11480 {}}} SUCCS {{259 0 0 0-11475 {}} {256 0 0 0-11480 {}} {258 0 0 0-11481 {}} {256 0 0 0-11493 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11475) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-403 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-11474 {}} {258 0 0 0-11465 {}}} SUCCS {{259 0 0 0-11476 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11476) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.base TYPE {C-CORE PORT} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-404 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-11475 {}} {128 0 0 0-11478 {}}} SUCCS {{258 0 0 0-11478 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11477) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.m TYPE {C-CORE PORT} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-405 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-11478 {}}} SUCCS {{259 0 0 0-11478 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11478) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-406 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-11477 {}} {258 0 0 0-11476 {}}} SUCCS {{128 0 0 0-11476 {}} {128 0 0 0-11477 {}} {259 0 0 0-11479 {}}} CYCLES {}}
set a(0-11479) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.return TYPE {C-CORE PORT} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-407 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11478 {}}} SUCCS {{259 0 4.500 0-11480 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11480) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-408 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-11480 {}} {259 0 4.500 0-11479 {}} {256 0 0 0-11474 {}} {256 0 0 0-11465 {}} {258 0 4.500 0-11464 {}} {774 0 0 0-11493 {}}} SUCCS {{774 0 4.500 0-11465 {}} {774 0 4.500 0-11474 {}} {774 0 0 0-11480 {}} {258 0 0 0-11493 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11481) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-409 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-11474 {}}} SUCCS {{259 0 0 0-11482 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11482) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-410 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-11481 {}} {258 0 0 0-11465 {}}} SUCCS {{259 0 0 0-11483 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11483) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-411 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-11482 {}} {128 0 0 0-11485 {}}} SUCCS {{258 0 0 0-11485 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11484) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-412 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-11485 {}}} SUCCS {{259 0 0 0-11485 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11485) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-413 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-11484 {}} {258 0 0 0-11483 {}}} SUCCS {{128 0 0 0-11483 {}} {128 0 0 0-11484 {}} {259 0 0 0-11486 {}}} CYCLES {}}
set a(0-11486) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-414 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11485 {}}} SUCCS {{259 0 0 0-11487 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11487) {AREA_SCORE {} NAME COMP_LOOP-6:mult.x TYPE {C-CORE PORT} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-415 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11486 {}} {128 0 0 0-11491 {}}} SUCCS {{258 0 0 0-11491 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11488) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y TYPE {C-CORE PORT} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-416 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11491 {}}} SUCCS {{258 0 0 0-11491 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11489) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y_ TYPE {C-CORE PORT} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-417 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11491 {}}} SUCCS {{258 0 0 0-11491 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11490) {AREA_SCORE {} NAME COMP_LOOP-6:mult.p TYPE {C-CORE PORT} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-418 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11491 {}}} SUCCS {{259 0 0 0-11491 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11491) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-6:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-419 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-11490 {}} {258 0 0 0-11489 {}} {258 0 0 0-11488 {}} {258 0 0 0-11487 {}}} SUCCS {{128 0 0 0-11487 {}} {128 0 0 0-11488 {}} {128 0 0 0-11489 {}} {128 0 0 0-11490 {}} {259 0 0 0-11492 {}}} CYCLES {}}
set a(0-11492) {AREA_SCORE {} NAME COMP_LOOP-6:mult.return TYPE {C-CORE PORT} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-420 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-11491 {}}} SUCCS {{259 0 4.500 0-11493 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11493) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-421 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-11493 {}} {259 0 4.500 0-11492 {}} {258 0 0 0-11480 {}} {256 0 0 0-11474 {}} {258 0 4.500 0-11473 {}} {256 0 0 0-11465 {}}} SUCCS {{774 0 4.500 0-11465 {}} {774 0 4.500 0-11474 {}} {774 0 0 0-11480 {}} {774 0 0 0-11493 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11494) {AREA_SCORE {} NAME VEC_LOOP:j:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-422 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-11499 {}}} SUCCS {{259 0 0 0-11495 {}} {130 0 0 0-11498 {}} {256 0 0 0-11499 {}}} CYCLES {}}
set a(0-11495) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-423 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-11494 {}}} SUCCS {{259 0 0 0-11496 {}} {130 0 0 0-11498 {}}} CYCLES {}}
set a(0-11496) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-6:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-424 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-11495 {}}} SUCCS {{259 0 0 0-11497 {}} {130 0 0 0-11498 {}} {258 0 0 0-11499 {}}} CYCLES {}}
set a(0-11497) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-425 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11496 {}}} SUCCS {{259 0 0 0-11498 {}}} CYCLES {}}
set a(0-11498) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11093 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-426 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11497 {}} {130 0 0 0-11496 {}} {130 0 0 0-11495 {}} {130 0 0 0-11494 {}} {130 0 0 0-11493 {}} {130 0 0 0-11492 {}} {130 0 0 0-11490 {}} {130 0 0 0-11489 {}} {130 0 0 0-11488 {}} {130 0 0 0-11487 {}} {130 0 0 0-11486 {}} {130 0 0 0-11484 {}} {130 0 0 0-11483 {}} {130 0 0 0-11482 {}} {130 0 0 0-11481 {}} {130 0 0 0-11480 {}} {130 0 0 0-11479 {}} {130 0 0 0-11477 {}} {130 0 0 0-11476 {}} {130 0 0 0-11475 {}} {130 0 0 0-11474 {}} {130 0 0 0-11473 {}} {130 0 0 0-11472 {}} {130 0 0 0-11471 {}} {130 0 0 0-11470 {}} {130 0 0 0-11469 {}} {130 0 0 0-11468 {}} {130 0 0 0-11467 {}} {130 0 0 0-11466 {}} {130 0 0 0-11465 {}} {130 0 0 0-11464 {}} {130 0 0 0-11463 {}} {130 0 0 0-11462 {}} {130 0 0 0-11461 {}} {130 0 0 0-11460 {}} {130 0 0 0-11459 {}}} SUCCS {{129 0 0 0-11499 {}}} CYCLES {}}
set a(0-11499) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11093 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-11499 {}} {129 0 0 0-11498 {}} {258 0 0 0-11496 {}} {256 0 0 0-11494 {}} {256 0 0 0-11471 {}} {256 0 0 0-11459 {}}} SUCCS {{774 0 0 0-11459 {}} {774 0 0 0-11471 {}} {774 0 0 0-11494 {}} {772 0 0 0-11499 {}}} CYCLES {}}
set a(0-11093) {CHI {0-11459 0-11460 0-11461 0-11462 0-11463 0-11464 0-11465 0-11466 0-11467 0-11468 0-11469 0-11470 0-11471 0-11472 0-11473 0-11474 0-11475 0-11476 0-11477 0-11478 0-11479 0-11480 0-11481 0-11482 0-11483 0-11484 0-11485 0-11486 0-11487 0-11488 0-11489 0-11490 0-11491 0-11492 0-11493 0-11494 0-11495 0-11496 0-11497 0-11498 0-11499} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-6:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-427 LOC {8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11458 {}} {258 0 0 0-11457 {}} {258 0 0 0-11456 {}} {130 0 0 0-11455 {}} {130 0 0 0-11454 {}} {130 0 0 0-11453 {}} {130 0 0 0-11452 {}} {64 0 0 0-11451 {}} {64 0 0 0-11092 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-11458 {}} {131 0 0 0-11500 {}} {130 0 0 0-11501 {}} {130 0 0 0-11502 {}} {130 0 0 0-11503 {}} {130 0 0 0-11504 {}} {130 0 0 0-11505 {}} {130 0 0 0-11506 {}} {130 0 0 0-11507 {}} {130 0 0 0-11508 {}} {130 0 0 0-11509 {}} {64 0 0 0-11094 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11500) {AREA_SCORE {} NAME COMP_LOOP-7:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-428 LOC {8 1.0 9 0.86125 9 0.86125 9 0.86125} PREDS {{131 0 0 0-11093 {}}} SUCCS {{259 0 0 0-11501 {}} {130 0 0 0-11509 {}}} CYCLES {}}
set a(0-11501) {AREA_SCORE {} NAME COMP_LOOP-7:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-429 LOC {8 1.0 9 0.86125 9 0.86125 9 0.86125} PREDS {{259 0 0 0-11500 {}} {130 0 0 0-11093 {}}} SUCCS {{259 0 0 0-11502 {}} {130 0 0 0-11509 {}}} CYCLES {}}
set a(0-11502) {AREA_SCORE {} NAME COMP_LOOP-7:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-430 LOC {8 1.0 9 0.86125 9 0.86125 9 0.86125} PREDS {{259 0 0 0-11501 {}} {130 0 0 0-11093 {}}} SUCCS {{258 0 0 0-11506 {}} {130 0 0 0-11509 {}}} CYCLES {}}
set a(0-11503) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-431 LOC {8 1.0 9 0.0 9 0.0 9 0.0 9 0.86125} PREDS {{130 0 0 0-11093 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11504 {}} {130 0 0 0-11509 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11504) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#25 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-432 LOC {8 1.0 9 0.0 9 0.0 9 0.86125} PREDS {{259 0 0 0-11503 {}} {130 0 0 0-11093 {}}} SUCCS {{259 0 0 0-11505 {}} {130 0 0 0-11509 {}}} CYCLES {}}
set a(0-11505) {AREA_SCORE {} NAME COMP_LOOP:conc#18 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-433 LOC {8 1.0 9 0.86125 9 0.86125 9 0.86125} PREDS {{259 0 0 0-11504 {}} {130 0 0 0-11093 {}}} SUCCS {{259 0 0 0-11506 {}} {130 0 0 0-11509 {}}} CYCLES {}}
set a(0-11506) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-7:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-434 LOC {9 0.0 9 0.86125 9 0.86125 9 0.999999875 9 0.999999875} PREDS {{259 0 0 0-11505 {}} {258 0 0 0-11502 {}} {130 0 0 0-11093 {}}} SUCCS {{259 0 0 0-11507 {}} {130 0 0 0-11509 {}}} CYCLES {}}
set a(0-11507) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-435 LOC {9 0.13874999999999998 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-11506 {}} {130 0 0 0-11093 {}}} SUCCS {{259 0 0 0-11508 {}} {130 0 0 0-11509 {}}} CYCLES {}}
set a(0-11508) {AREA_SCORE {} NAME COMP_LOOP-7:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-436 LOC {9 0.13874999999999998 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-11507 {}} {130 0 0 0-11093 {}}} SUCCS {{259 0 0 0-11509 {}}} CYCLES {}}
set a(0-11509) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-437 LOC {9 0.13874999999999998 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-11508 {}} {130 0 0 0-11507 {}} {130 0 0 0-11506 {}} {130 0 0 0-11505 {}} {130 0 0 0-11504 {}} {130 0 0 0-11503 {}} {130 0 0 0-11502 {}} {130 0 0 0-11501 {}} {130 0 0 0-11500 {}} {130 0 0 0-11093 {}}} SUCCS {{128 0 0 0-11518 {}} {64 0 0 0-11094 {}}} CYCLES {}}
set a(0-11510) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-438 LOC {0 1.0 7 0.0 7 0.0 7 0.0 7 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11511 {}} {130 0 0 0-11094 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11511) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#12 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-439 LOC {0 1.0 7 0.0 7 0.0 7 0.51615785} PREDS {{259 0 0 0-11510 {}}} SUCCS {{259 0 0 0-11512 {}} {130 0 0 0-11094 {}}} CYCLES {}}
set a(0-11512) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#6 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-440 LOC {0 1.0 7 0.51615785 7 0.51615785 7 0.51615785} PREDS {{259 0 0 0-11511 {}}} SUCCS {{259 0 0 0-11513 {}} {130 0 0 0-11094 {}}} CYCLES {}}
set a(0-11513) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-7:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-441 LOC {1 0.18687499999999999 7 0.51615785 7 0.51615785 7 0.9999998935000001 7 0.9999998935000001} PREDS {{259 0 0 0-11512 {}} {258 0 0 0-11260 {}}} SUCCS {{259 0 0 0-11514 {}} {258 0 0 0-11516 {}} {130 0 0 0-11094 {}}} CYCLES {}}
set a(0-11514) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#65 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-442 LOC {1 0.67071715 8 0.46875 8 0.46875 8 0.46875} PREDS {{259 0 0 0-11513 {}}} SUCCS {{259 0 3.750 0-11515 {}} {130 0 0 0-11094 {}}} CYCLES {}}
set a(0-11515) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-443 LOC {2 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 3.750 0-11514 {}}} SUCCS {{258 0 0 0-11094 {}}} CYCLES {}}
set a(0-11516) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#3 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-444 LOC {1 0.67071715 8 0.46875 8 0.46875 8 0.46875} PREDS {{258 0 0 0-11513 {}}} SUCCS {{259 0 3.750 0-11517 {}} {130 0 0 0-11094 {}}} CYCLES {}}
set a(0-11517) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-445 LOC {2 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 3.750 0-11516 {}}} SUCCS {{258 0 0 0-11094 {}}} CYCLES {}}
set a(0-11518) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-446 LOC {9 0.0 9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{128 0 0 0-11509 {}} {772 0 0 0-11094 {}}} SUCCS {{259 0 0 0-11094 {}}} CYCLES {}}
set a(0-11519) {AREA_SCORE {} NAME VEC_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-447 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {{774 0 0 0-11565 {}}} SUCCS {{259 0 0 0-11520 {}} {130 0 0 0-11564 {}} {256 0 0 0-11565 {}}} CYCLES {}}
set a(0-11520) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#7)(13-1) TYPE READSLICE PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-448 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-11519 {}}} SUCCS {{258 0 0 0-11524 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11521) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-449 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {} SUCCS {{259 0 0 0-11522 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11522) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#26 TYPE READSLICE PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-450 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-11521 {}}} SUCCS {{259 0 0 0-11523 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11523) {AREA_SCORE {} NAME VEC_LOOP:conc#12 TYPE CONCATENATE PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-451 LOC {0 1.0 1 0.8650000499999999 1 0.8650000499999999 2 0.2400001} PREDS {{259 0 0 0-11522 {}}} SUCCS {{259 0 0 0-11524 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11524) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.08 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-452 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 2 0.374999975} PREDS {{259 0 0 0-11523 {}} {258 0 0 0-11520 {}}} SUCCS {{258 0 0 0-11527 {}} {258 0 0 0-11545 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11525) {AREA_SCORE {} NAME VEC_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-453 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-11565 {}}} SUCCS {{259 0 0 0-11526 {}} {130 0 0 0-11564 {}} {256 0 0 0-11565 {}}} CYCLES {}}
set a(0-11526) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#7)(0)#1 TYPE READSLICE PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-454 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-11525 {}}} SUCCS {{259 0 0 0-11527 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11527) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-455 LOC {1 0.13499995 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-11526 {}} {258 0 0 0-11524 {}}} SUCCS {{259 0 4.500 0-11528 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11528) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-456 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11527 {}} {774 0 4.500 0-11559 {}} {774 0 4.500 0-11546 {}}} SUCCS {{258 0 0 0-11538 {}} {256 0 0 0-11546 {}} {258 0 0 0-11548 {}} {256 0 0 0-11559 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11529) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-457 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11530 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11530) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#27 TYPE READSLICE PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-458 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-11529 {}}} SUCCS {{259 0 0 0-11531 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11531) {AREA_SCORE {} NAME VEC_LOOP:conc#13 TYPE CONCATENATE PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-459 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-11530 {}}} SUCCS {{258 0 0 0-11533 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11532) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-460 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11533 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11533) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#32 TYPE ACCU DELAY {1.09 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-461 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-11532 {}} {258 0 0 0-11531 {}}} SUCCS {{258 0 0 0-11536 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11534) {AREA_SCORE {} NAME VEC_LOOP:j:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-462 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11565 {}}} SUCCS {{259 0 0 0-11535 {}} {130 0 0 0-11564 {}} {256 0 0 0-11565 {}}} CYCLES {}}
set a(0-11535) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-463 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11534 {}}} SUCCS {{259 0 0 0-11536 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11536) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-464 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-11535 {}} {258 0 0 0-11533 {}}} SUCCS {{259 0 4.500 0-11537 {}} {258 0 4.500 0-11559 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11537) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-465 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11536 {}} {774 0 4.500 0-11559 {}} {774 0 4.500 0-11546 {}}} SUCCS {{259 0 0 0-11538 {}} {256 0 0 0-11546 {}} {258 0 0 0-11547 {}} {256 0 0 0-11559 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11538) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-466 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-11537 {}} {258 0 0 0-11528 {}}} SUCCS {{259 0 0 0-11539 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11539) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.base TYPE {C-CORE PORT} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-467 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-11538 {}} {128 0 0 0-11541 {}}} SUCCS {{258 0 0 0-11541 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11540) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.m TYPE {C-CORE PORT} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-468 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-11541 {}}} SUCCS {{259 0 0 0-11541 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11541) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-469 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-11540 {}} {258 0 0 0-11539 {}}} SUCCS {{128 0 0 0-11539 {}} {128 0 0 0-11540 {}} {259 0 0 0-11542 {}}} CYCLES {}}
set a(0-11542) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.return TYPE {C-CORE PORT} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-470 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11541 {}}} SUCCS {{258 0 4.500 0-11546 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11543) {AREA_SCORE {} NAME VEC_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-471 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-11565 {}}} SUCCS {{259 0 0 0-11544 {}} {130 0 0 0-11564 {}} {256 0 0 0-11565 {}}} CYCLES {}}
set a(0-11544) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#7)(0) TYPE READSLICE PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-472 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-11543 {}}} SUCCS {{259 0 0 0-11545 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11545) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-473 LOC {1 0.13499995 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11544 {}} {258 0 0 0-11524 {}}} SUCCS {{259 0 4.500 0-11546 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11546) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-474 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-11546 {}} {259 0 4.500 0-11545 {}} {258 0 4.500 0-11542 {}} {256 0 0 0-11537 {}} {256 0 0 0-11528 {}} {774 0 0 0-11559 {}}} SUCCS {{774 0 4.500 0-11528 {}} {774 0 4.500 0-11537 {}} {774 0 0 0-11546 {}} {258 0 0 0-11559 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11547) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-475 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-11537 {}}} SUCCS {{259 0 0 0-11548 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11548) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-476 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-11547 {}} {258 0 0 0-11528 {}}} SUCCS {{259 0 0 0-11549 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11549) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-477 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-11548 {}} {128 0 0 0-11551 {}}} SUCCS {{258 0 0 0-11551 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11550) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-478 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-11551 {}}} SUCCS {{259 0 0 0-11551 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11551) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-479 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-11550 {}} {258 0 0 0-11549 {}}} SUCCS {{128 0 0 0-11549 {}} {128 0 0 0-11550 {}} {259 0 0 0-11552 {}}} CYCLES {}}
set a(0-11552) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-480 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11551 {}}} SUCCS {{259 0 0 0-11553 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11553) {AREA_SCORE {} NAME COMP_LOOP-7:mult.x TYPE {C-CORE PORT} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-481 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11552 {}} {128 0 0 0-11557 {}}} SUCCS {{258 0 0 0-11557 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11554) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y TYPE {C-CORE PORT} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-482 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11557 {}}} SUCCS {{258 0 0 0-11557 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11555) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y_ TYPE {C-CORE PORT} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-483 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11557 {}}} SUCCS {{258 0 0 0-11557 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11556) {AREA_SCORE {} NAME COMP_LOOP-7:mult.p TYPE {C-CORE PORT} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-484 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11557 {}}} SUCCS {{259 0 0 0-11557 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11557) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-7:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-485 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-11556 {}} {258 0 0 0-11555 {}} {258 0 0 0-11554 {}} {258 0 0 0-11553 {}}} SUCCS {{128 0 0 0-11553 {}} {128 0 0 0-11554 {}} {128 0 0 0-11555 {}} {128 0 0 0-11556 {}} {259 0 0 0-11558 {}}} CYCLES {}}
set a(0-11558) {AREA_SCORE {} NAME COMP_LOOP-7:mult.return TYPE {C-CORE PORT} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-486 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-11557 {}}} SUCCS {{259 0 4.500 0-11559 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11559) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-487 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-11559 {}} {259 0 4.500 0-11558 {}} {258 0 0 0-11546 {}} {256 0 0 0-11537 {}} {258 0 4.500 0-11536 {}} {256 0 0 0-11528 {}}} SUCCS {{774 0 4.500 0-11528 {}} {774 0 4.500 0-11537 {}} {774 0 0 0-11546 {}} {774 0 0 0-11559 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11560) {AREA_SCORE {} NAME VEC_LOOP:j:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-488 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-11565 {}}} SUCCS {{259 0 0 0-11561 {}} {130 0 0 0-11564 {}} {256 0 0 0-11565 {}}} CYCLES {}}
set a(0-11561) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-489 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-11560 {}}} SUCCS {{259 0 0 0-11562 {}} {130 0 0 0-11564 {}}} CYCLES {}}
set a(0-11562) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-7:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-490 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-11561 {}}} SUCCS {{259 0 0 0-11563 {}} {130 0 0 0-11564 {}} {258 0 0 0-11565 {}}} CYCLES {}}
set a(0-11563) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-491 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11562 {}}} SUCCS {{259 0 0 0-11564 {}}} CYCLES {}}
set a(0-11564) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11094 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-492 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11563 {}} {130 0 0 0-11562 {}} {130 0 0 0-11561 {}} {130 0 0 0-11560 {}} {130 0 0 0-11559 {}} {130 0 0 0-11558 {}} {130 0 0 0-11556 {}} {130 0 0 0-11555 {}} {130 0 0 0-11554 {}} {130 0 0 0-11553 {}} {130 0 0 0-11552 {}} {130 0 0 0-11550 {}} {130 0 0 0-11549 {}} {130 0 0 0-11548 {}} {130 0 0 0-11547 {}} {130 0 0 0-11546 {}} {130 0 0 0-11545 {}} {130 0 0 0-11544 {}} {130 0 0 0-11543 {}} {130 0 0 0-11542 {}} {130 0 0 0-11540 {}} {130 0 0 0-11539 {}} {130 0 0 0-11538 {}} {130 0 0 0-11537 {}} {130 0 0 0-11536 {}} {130 0 0 0-11535 {}} {130 0 0 0-11534 {}} {130 0 0 0-11533 {}} {130 0 0 0-11532 {}} {130 0 0 0-11531 {}} {130 0 0 0-11530 {}} {130 0 0 0-11529 {}} {130 0 0 0-11528 {}} {130 0 0 0-11527 {}} {130 0 0 0-11526 {}} {130 0 0 0-11525 {}} {130 0 0 0-11524 {}} {130 0 0 0-11523 {}} {130 0 0 0-11522 {}} {130 0 0 0-11521 {}} {130 0 0 0-11520 {}} {130 0 0 0-11519 {}}} SUCCS {{129 0 0 0-11565 {}}} CYCLES {}}
set a(0-11565) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11094 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-11565 {}} {129 0 0 0-11564 {}} {258 0 0 0-11562 {}} {256 0 0 0-11560 {}} {256 0 0 0-11543 {}} {256 0 0 0-11534 {}} {256 0 0 0-11525 {}} {256 0 0 0-11519 {}}} SUCCS {{774 0 0 0-11519 {}} {774 0 0 0-11525 {}} {774 0 0 0-11534 {}} {774 0 0 0-11543 {}} {774 0 0 0-11560 {}} {772 0 0 0-11565 {}}} CYCLES {}}
set a(0-11094) {CHI {0-11519 0-11520 0-11521 0-11522 0-11523 0-11524 0-11525 0-11526 0-11527 0-11528 0-11529 0-11530 0-11531 0-11532 0-11533 0-11534 0-11535 0-11536 0-11537 0-11538 0-11539 0-11540 0-11541 0-11542 0-11543 0-11544 0-11545 0-11546 0-11547 0-11548 0-11549 0-11550 0-11551 0-11552 0-11553 0-11554 0-11555 0-11556 0-11557 0-11558 0-11559 0-11560 0-11561 0-11562 0-11563 0-11564 0-11565} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-7:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-493 LOC {9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-11518 {}} {258 0 0 0-11517 {}} {130 0 0 0-11516 {}} {258 0 0 0-11515 {}} {130 0 0 0-11514 {}} {130 0 0 0-11513 {}} {130 0 0 0-11512 {}} {130 0 0 0-11511 {}} {130 0 0 0-11510 {}} {64 0 0 0-11509 {}} {64 0 0 0-11093 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-11518 {}} {131 0 0 0-11566 {}} {130 0 0 0-11567 {}} {130 0 0 0-11568 {}} {130 0 0 0-11569 {}} {130 0 0 0-11570 {}} {130 0 0 0-11571 {}} {130 0 0 0-11572 {}} {130 0 0 0-11573 {}} {130 0 0 0-11574 {}} {130 0 0 0-11575 {}} {64 0 0 0-11095 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11566) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-4) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-494 LOC {9 1.0 10 0.866875 10 0.866875 10 0.866875} PREDS {{131 0 0 0-11094 {}}} SUCCS {{259 0 0 0-11567 {}} {130 0 0 0-11575 {}}} CYCLES {}}
set a(0-11567) {AREA_SCORE {} NAME COMP_LOOP-8:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-495 LOC {9 1.0 10 0.866875 10 0.866875 10 0.866875} PREDS {{259 0 0 0-11566 {}} {130 0 0 0-11094 {}}} SUCCS {{259 0 0 0-11568 {}} {130 0 0 0-11575 {}}} CYCLES {}}
set a(0-11568) {AREA_SCORE {} NAME COMP_LOOP-8:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-496 LOC {9 1.0 10 0.866875 10 0.866875 10 0.866875} PREDS {{259 0 0 0-11567 {}} {130 0 0 0-11094 {}}} SUCCS {{258 0 0 0-11572 {}} {130 0 0 0-11575 {}}} CYCLES {}}
set a(0-11569) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-497 LOC {9 1.0 10 0.0 10 0.0 10 0.0 10 0.866875} PREDS {{130 0 0 0-11094 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11570 {}} {130 0 0 0-11575 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11570) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#28 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-498 LOC {9 1.0 10 0.0 10 0.0 10 0.866875} PREDS {{259 0 0 0-11569 {}} {130 0 0 0-11094 {}}} SUCCS {{259 0 0 0-11571 {}} {130 0 0 0-11575 {}}} CYCLES {}}
set a(0-11571) {AREA_SCORE {} NAME COMP_LOOP:conc#21 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-499 LOC {9 1.0 10 0.866875 10 0.866875 10 0.866875} PREDS {{259 0 0 0-11570 {}} {130 0 0 0-11094 {}}} SUCCS {{259 0 0 0-11572 {}} {130 0 0 0-11575 {}}} CYCLES {}}
set a(0-11572) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 2 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.07 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-500 LOC {10 0.0 10 0.866875 10 0.866875 10 0.999999875 10 0.999999875} PREDS {{259 0 0 0-11571 {}} {258 0 0 0-11568 {}} {130 0 0 0-11094 {}}} SUCCS {{259 0 0 0-11573 {}} {130 0 0 0-11575 {}}} CYCLES {}}
set a(0-11573) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#2)(11) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-501 LOC {10 0.133125 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-11572 {}} {130 0 0 0-11094 {}}} SUCCS {{259 0 0 0-11574 {}} {130 0 0 0-11575 {}}} CYCLES {}}
set a(0-11574) {AREA_SCORE {} NAME COMP_LOOP-8:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-502 LOC {10 0.133125 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-11573 {}} {130 0 0 0-11094 {}}} SUCCS {{259 0 0 0-11575 {}}} CYCLES {}}
set a(0-11575) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-503 LOC {10 0.133125 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-11574 {}} {130 0 0 0-11573 {}} {130 0 0 0-11572 {}} {130 0 0 0-11571 {}} {130 0 0 0-11570 {}} {130 0 0 0-11569 {}} {130 0 0 0-11568 {}} {130 0 0 0-11567 {}} {130 0 0 0-11566 {}} {130 0 0 0-11094 {}}} SUCCS {{128 0 0 0-11582 {}} {64 0 0 0-11095 {}}} CYCLES {}}
set a(0-11576) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-504 LOC {0 1.0 8 0.0 8 0.0 8 0.0 8 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11577 {}} {130 0 0 0-11095 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11577) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#29 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-505 LOC {0 1.0 8 0.0 8 0.0 8 0.51615785} PREDS {{259 0 0 0-11576 {}}} SUCCS {{259 0 0 0-11578 {}} {130 0 0 0-11095 {}}} CYCLES {}}
set a(0-11578) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-506 LOC {0 1.0 8 0.51615785 8 0.51615785 8 0.51615785} PREDS {{259 0 0 0-11577 {}}} SUCCS {{259 0 0 0-11579 {}} {130 0 0 0-11095 {}}} CYCLES {}}
set a(0-11579) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-8:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-507 LOC {1 0.18687499999999999 8 0.51615785 8 0.51615785 8 0.9999998935000001 8 0.9999998935000001} PREDS {{259 0 0 0-11578 {}} {258 0 0 0-11201 {}}} SUCCS {{259 0 3.750 0-11580 {}} {258 0 3.750 0-11581 {}} {130 0 0 0-11095 {}}} CYCLES {}}
set a(0-11580) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-508 LOC {2 1.0 9 0.95 9 1.0 10 0.2999998749999999 10 0.2999998749999999} PREDS {{259 0 3.750 0-11579 {}}} SUCCS {{258 0 0 0-11095 {}}} CYCLES {}}
set a(0-11581) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-509 LOC {2 1.0 9 0.95 9 1.0 10 0.2999998749999999 10 0.2999998749999999} PREDS {{258 0 3.750 0-11579 {}}} SUCCS {{258 0 0 0-11095 {}}} CYCLES {}}
set a(0-11582) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-510 LOC {10 0.0 10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{128 0 0 0-11575 {}} {772 0 0 0-11095 {}}} SUCCS {{259 0 0 0-11095 {}}} CYCLES {}}
set a(0-11583) {AREA_SCORE {} NAME VEC_LOOP:j:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-511 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11623 {}}} SUCCS {{259 0 0 0-11584 {}} {130 0 0 0-11622 {}} {256 0 0 0-11623 {}}} CYCLES {}}
set a(0-11584) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-512 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11583 {}}} SUCCS {{258 0 0 0-11588 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11585) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-513 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-11586 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11586) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#30 TYPE READSLICE PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-514 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11585 {}}} SUCCS {{259 0 0 0-11587 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11587) {AREA_SCORE {} NAME VEC_LOOP:conc#14 TYPE CONCATENATE PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-515 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-11586 {}}} SUCCS {{259 0 0 0-11588 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11588) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-516 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-11587 {}} {258 0 0 0-11584 {}}} SUCCS {{259 0 4.500 0-11589 {}} {258 0 4.500 0-11604 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11589) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-517 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11588 {}} {774 0 4.500 0-11617 {}} {774 0 4.500 0-11604 {}}} SUCCS {{258 0 0 0-11599 {}} {256 0 0 0-11604 {}} {258 0 0 0-11606 {}} {256 0 0 0-11617 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11590) {AREA_SCORE {} NAME COMP_LOOP:k:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-518 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11591 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11591) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#31 TYPE READSLICE PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-519 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-11590 {}}} SUCCS {{259 0 0 0-11592 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11592) {AREA_SCORE {} NAME VEC_LOOP:conc#15 TYPE CONCATENATE PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-520 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-11591 {}}} SUCCS {{258 0 0 0-11594 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11593) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-521 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11594 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11594) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#33 TYPE ACCU DELAY {1.09 ns} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-522 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-11593 {}} {258 0 0 0-11592 {}}} SUCCS {{258 0 0 0-11597 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11595) {AREA_SCORE {} NAME VEC_LOOP:j:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-523 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11623 {}}} SUCCS {{259 0 0 0-11596 {}} {130 0 0 0-11622 {}} {256 0 0 0-11623 {}}} CYCLES {}}
set a(0-11596) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-524 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11595 {}}} SUCCS {{259 0 0 0-11597 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11597) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-525 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-11596 {}} {258 0 0 0-11594 {}}} SUCCS {{259 0 4.500 0-11598 {}} {258 0 4.500 0-11617 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11598) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-526 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11597 {}} {774 0 4.500 0-11617 {}} {774 0 4.500 0-11604 {}}} SUCCS {{259 0 0 0-11599 {}} {256 0 0 0-11604 {}} {258 0 0 0-11605 {}} {256 0 0 0-11617 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11599) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-527 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-11598 {}} {258 0 0 0-11589 {}}} SUCCS {{259 0 0 0-11600 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11600) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.base TYPE {C-CORE PORT} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-528 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-11599 {}} {128 0 0 0-11602 {}}} SUCCS {{258 0 0 0-11602 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11601) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.m TYPE {C-CORE PORT} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-529 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-11602 {}}} SUCCS {{259 0 0 0-11602 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11602) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-530 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-11601 {}} {258 0 0 0-11600 {}}} SUCCS {{128 0 0 0-11600 {}} {128 0 0 0-11601 {}} {259 0 0 0-11603 {}}} CYCLES {}}
set a(0-11603) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.return TYPE {C-CORE PORT} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-531 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11602 {}}} SUCCS {{259 0 4.500 0-11604 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11604) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-532 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-11604 {}} {259 0 4.500 0-11603 {}} {256 0 0 0-11598 {}} {256 0 0 0-11589 {}} {258 0 4.500 0-11588 {}} {774 0 0 0-11617 {}}} SUCCS {{774 0 4.500 0-11589 {}} {774 0 4.500 0-11598 {}} {774 0 0 0-11604 {}} {258 0 0 0-11617 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11605) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-533 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-11598 {}}} SUCCS {{259 0 0 0-11606 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11606) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-534 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-11605 {}} {258 0 0 0-11589 {}}} SUCCS {{259 0 0 0-11607 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11607) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-535 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-11606 {}} {128 0 0 0-11609 {}}} SUCCS {{258 0 0 0-11609 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11608) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-536 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-11609 {}}} SUCCS {{259 0 0 0-11609 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11609) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-537 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-11608 {}} {258 0 0 0-11607 {}}} SUCCS {{128 0 0 0-11607 {}} {128 0 0 0-11608 {}} {259 0 0 0-11610 {}}} CYCLES {}}
set a(0-11610) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-538 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11609 {}}} SUCCS {{259 0 0 0-11611 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11611) {AREA_SCORE {} NAME COMP_LOOP-8:mult.x TYPE {C-CORE PORT} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-539 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11610 {}} {128 0 0 0-11615 {}}} SUCCS {{258 0 0 0-11615 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11612) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y TYPE {C-CORE PORT} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-540 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11615 {}}} SUCCS {{258 0 0 0-11615 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11613) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y_ TYPE {C-CORE PORT} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-541 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11615 {}}} SUCCS {{258 0 0 0-11615 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11614) {AREA_SCORE {} NAME COMP_LOOP-8:mult.p TYPE {C-CORE PORT} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-542 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11615 {}}} SUCCS {{259 0 0 0-11615 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11615) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-8:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-543 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-11614 {}} {258 0 0 0-11613 {}} {258 0 0 0-11612 {}} {258 0 0 0-11611 {}}} SUCCS {{128 0 0 0-11611 {}} {128 0 0 0-11612 {}} {128 0 0 0-11613 {}} {128 0 0 0-11614 {}} {259 0 0 0-11616 {}}} CYCLES {}}
set a(0-11616) {AREA_SCORE {} NAME COMP_LOOP-8:mult.return TYPE {C-CORE PORT} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-544 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-11615 {}}} SUCCS {{259 0 4.500 0-11617 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11617) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-545 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-11617 {}} {259 0 4.500 0-11616 {}} {258 0 0 0-11604 {}} {256 0 0 0-11598 {}} {258 0 4.500 0-11597 {}} {256 0 0 0-11589 {}}} SUCCS {{774 0 4.500 0-11589 {}} {774 0 4.500 0-11598 {}} {774 0 0 0-11604 {}} {774 0 0 0-11617 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11618) {AREA_SCORE {} NAME VEC_LOOP:j:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-546 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-11623 {}}} SUCCS {{259 0 0 0-11619 {}} {130 0 0 0-11622 {}} {256 0 0 0-11623 {}}} CYCLES {}}
set a(0-11619) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-547 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-11618 {}}} SUCCS {{259 0 0 0-11620 {}} {130 0 0 0-11622 {}}} CYCLES {}}
set a(0-11620) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-8:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-548 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-11619 {}}} SUCCS {{259 0 0 0-11621 {}} {130 0 0 0-11622 {}} {258 0 0 0-11623 {}}} CYCLES {}}
set a(0-11621) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-549 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11620 {}}} SUCCS {{259 0 0 0-11622 {}}} CYCLES {}}
set a(0-11622) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11095 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-550 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11621 {}} {130 0 0 0-11620 {}} {130 0 0 0-11619 {}} {130 0 0 0-11618 {}} {130 0 0 0-11617 {}} {130 0 0 0-11616 {}} {130 0 0 0-11614 {}} {130 0 0 0-11613 {}} {130 0 0 0-11612 {}} {130 0 0 0-11611 {}} {130 0 0 0-11610 {}} {130 0 0 0-11608 {}} {130 0 0 0-11607 {}} {130 0 0 0-11606 {}} {130 0 0 0-11605 {}} {130 0 0 0-11604 {}} {130 0 0 0-11603 {}} {130 0 0 0-11601 {}} {130 0 0 0-11600 {}} {130 0 0 0-11599 {}} {130 0 0 0-11598 {}} {130 0 0 0-11597 {}} {130 0 0 0-11596 {}} {130 0 0 0-11595 {}} {130 0 0 0-11594 {}} {130 0 0 0-11593 {}} {130 0 0 0-11592 {}} {130 0 0 0-11591 {}} {130 0 0 0-11590 {}} {130 0 0 0-11589 {}} {130 0 0 0-11588 {}} {130 0 0 0-11587 {}} {130 0 0 0-11586 {}} {130 0 0 0-11585 {}} {130 0 0 0-11584 {}} {130 0 0 0-11583 {}}} SUCCS {{129 0 0 0-11623 {}}} CYCLES {}}
set a(0-11623) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#8.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11095 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-11623 {}} {129 0 0 0-11622 {}} {258 0 0 0-11620 {}} {256 0 0 0-11618 {}} {256 0 0 0-11595 {}} {256 0 0 0-11583 {}}} SUCCS {{774 0 0 0-11583 {}} {774 0 0 0-11595 {}} {774 0 0 0-11618 {}} {772 0 0 0-11623 {}}} CYCLES {}}
set a(0-11095) {CHI {0-11583 0-11584 0-11585 0-11586 0-11587 0-11588 0-11589 0-11590 0-11591 0-11592 0-11593 0-11594 0-11595 0-11596 0-11597 0-11598 0-11599 0-11600 0-11601 0-11602 0-11603 0-11604 0-11605 0-11606 0-11607 0-11608 0-11609 0-11610 0-11611 0-11612 0-11613 0-11614 0-11615 0-11616 0-11617 0-11618 0-11619 0-11620 0-11621 0-11622 0-11623} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-8:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-551 LOC {10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-11582 {}} {258 0 0 0-11581 {}} {258 0 0 0-11580 {}} {130 0 0 0-11579 {}} {130 0 0 0-11578 {}} {130 0 0 0-11577 {}} {130 0 0 0-11576 {}} {64 0 0 0-11575 {}} {64 0 0 0-11094 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-11582 {}} {131 0 0 0-11624 {}} {130 0 0 0-11625 {}} {130 0 0 0-11626 {}} {130 0 0 0-11627 {}} {130 0 0 0-11628 {}} {130 0 0 0-11629 {}} {130 0 0 0-11630 {}} {130 0 0 0-11631 {}} {130 0 0 0-11632 {}} {130 0 0 0-11633 {}} {64 0 0 0-11096 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11624) {AREA_SCORE {} NAME COMP_LOOP-9:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-552 LOC {10 1.0 11 0.86125 11 0.86125 11 0.86125} PREDS {{131 0 0 0-11095 {}}} SUCCS {{259 0 0 0-11625 {}} {130 0 0 0-11633 {}}} CYCLES {}}
set a(0-11625) {AREA_SCORE {} NAME COMP_LOOP-9:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-553 LOC {10 1.0 11 0.86125 11 0.86125 11 0.86125} PREDS {{259 0 0 0-11624 {}} {130 0 0 0-11095 {}}} SUCCS {{259 0 0 0-11626 {}} {130 0 0 0-11633 {}}} CYCLES {}}
set a(0-11626) {AREA_SCORE {} NAME COMP_LOOP-9:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-554 LOC {10 1.0 11 0.86125 11 0.86125 11 0.86125} PREDS {{259 0 0 0-11625 {}} {130 0 0 0-11095 {}}} SUCCS {{258 0 0 0-11630 {}} {130 0 0 0-11633 {}}} CYCLES {}}
set a(0-11627) {AREA_SCORE {} NAME COMP_LOOP:k:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-555 LOC {10 1.0 11 0.0 11 0.0 11 0.0 11 0.86125} PREDS {{130 0 0 0-11095 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11628 {}} {130 0 0 0-11633 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11628) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#32 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-556 LOC {10 1.0 11 0.0 11 0.0 11 0.86125} PREDS {{259 0 0 0-11627 {}} {130 0 0 0-11095 {}}} SUCCS {{259 0 0 0-11629 {}} {130 0 0 0-11633 {}}} CYCLES {}}
set a(0-11629) {AREA_SCORE {} NAME COMP_LOOP:conc#24 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-557 LOC {10 1.0 11 0.86125 11 0.86125 11 0.86125} PREDS {{259 0 0 0-11628 {}} {130 0 0 0-11095 {}}} SUCCS {{259 0 0 0-11630 {}} {130 0 0 0-11633 {}}} CYCLES {}}
set a(0-11630) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-9:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-558 LOC {11 0.0 11 0.86125 11 0.86125 11 0.999999875 11 0.999999875} PREDS {{259 0 0 0-11629 {}} {258 0 0 0-11626 {}} {130 0 0 0-11095 {}}} SUCCS {{259 0 0 0-11631 {}} {130 0 0 0-11633 {}}} CYCLES {}}
set a(0-11631) {AREA_SCORE {} NAME COMP_LOOP-9:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-559 LOC {11 0.13874999999999998 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-11630 {}} {130 0 0 0-11095 {}}} SUCCS {{259 0 0 0-11632 {}} {130 0 0 0-11633 {}}} CYCLES {}}
set a(0-11632) {AREA_SCORE {} NAME COMP_LOOP-9:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-560 LOC {11 0.13874999999999998 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-11631 {}} {130 0 0 0-11095 {}}} SUCCS {{259 0 0 0-11633 {}}} CYCLES {}}
set a(0-11633) {AREA_SCORE {} NAME COMP_LOOP-9:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-561 LOC {11 0.13874999999999998 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-11632 {}} {130 0 0 0-11631 {}} {130 0 0 0-11630 {}} {130 0 0 0-11629 {}} {130 0 0 0-11628 {}} {130 0 0 0-11627 {}} {130 0 0 0-11626 {}} {130 0 0 0-11625 {}} {130 0 0 0-11624 {}} {130 0 0 0-11095 {}}} SUCCS {{128 0 0 0-11643 {}} {64 0 0 0-11096 {}}} CYCLES {}}
set a(0-11634) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-562 LOC {1 0.118125 5 0.9312499999999999 5 0.9312499999999999 5 0.9999998749999999 9 0.516157725} PREDS {{258 0 0 0-11135 {}}} SUCCS {{258 0 0 0-11638 {}} {130 0 0 0-11096 {}} {258 0 0 0-12631 {}}} CYCLES {}}
set a(0-11635) {AREA_SCORE {} NAME COMP_LOOP:k:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-563 LOC {0 1.0 9 0.0 9 0.0 9 0.0 9 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11636 {}} {130 0 0 0-11096 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11636) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#33 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-564 LOC {0 1.0 9 0.0 9 0.0 9 0.51615785} PREDS {{259 0 0 0-11635 {}}} SUCCS {{259 0 0 0-11637 {}} {130 0 0 0-11096 {}}} CYCLES {}}
set a(0-11637) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#8 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-565 LOC {0 1.0 9 0.51615785 9 0.51615785 9 0.51615785} PREDS {{259 0 0 0-11636 {}}} SUCCS {{259 0 0 0-11638 {}} {130 0 0 0-11096 {}}} CYCLES {}}
set a(0-11638) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-566 LOC {1 0.18687499999999999 9 0.51615785 9 0.51615785 9 0.9999998935000001 9 0.9999998935000001} PREDS {{259 0 0 0-11637 {}} {258 0 0 0-11634 {}}} SUCCS {{259 0 0 0-11639 {}} {258 0 0 0-11641 {}} {130 0 0 0-11096 {}}} CYCLES {}}
set a(0-11639) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#66 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-567 LOC {1 0.67071715 10 0.46875 10 0.46875 10 0.46875} PREDS {{259 0 0 0-11638 {}}} SUCCS {{259 0 3.750 0-11640 {}} {130 0 0 0-11096 {}}} CYCLES {}}
set a(0-11640) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-568 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 11 0.2999998749999999} PREDS {{259 0 3.750 0-11639 {}}} SUCCS {{258 0 0 0-11096 {}}} CYCLES {}}
set a(0-11641) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#4 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-569 LOC {1 0.67071715 10 0.46875 10 0.46875 10 0.46875} PREDS {{258 0 0 0-11638 {}}} SUCCS {{259 0 3.750 0-11642 {}} {130 0 0 0-11096 {}}} CYCLES {}}
set a(0-11642) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-570 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 11 0.2999998749999999} PREDS {{259 0 3.750 0-11641 {}}} SUCCS {{258 0 0 0-11096 {}}} CYCLES {}}
set a(0-11643) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-571 LOC {11 0.0 11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{128 0 0 0-11633 {}} {772 0 0 0-11096 {}}} SUCCS {{259 0 0 0-11096 {}}} CYCLES {}}
set a(0-11644) {AREA_SCORE {} NAME VEC_LOOP:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-572 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24375005} PREDS {{774 0 0 0-11690 {}}} SUCCS {{259 0 0 0-11645 {}} {130 0 0 0-11689 {}} {256 0 0 0-11690 {}}} CYCLES {}}
set a(0-11645) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#9)(13-3) TYPE READSLICE PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-573 LOC {0 1.0 1 0.0 1 0.0 2 0.24375005} PREDS {{259 0 0 0-11644 {}}} SUCCS {{258 0 0 0-11649 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11646) {AREA_SCORE {} NAME COMP_LOOP:k:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-574 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24375005} PREDS {} SUCCS {{259 0 0 0-11647 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11647) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#34 TYPE READSLICE PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-575 LOC {0 1.0 1 0.0 1 0.0 2 0.24375005} PREDS {{259 0 0 0-11646 {}}} SUCCS {{259 0 0 0-11648 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11648) {AREA_SCORE {} NAME VEC_LOOP:conc#16 TYPE CONCATENATE PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-576 LOC {0 1.0 1 0.8687499999999999 1 0.8687499999999999 2 0.24375005} PREDS {{259 0 0 0-11647 {}}} SUCCS {{259 0 0 0-11649 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11649) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {1.05 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-577 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-11648 {}} {258 0 0 0-11645 {}}} SUCCS {{258 0 0 0-11652 {}} {258 0 0 0-11670 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11650) {AREA_SCORE {} NAME VEC_LOOP:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-578 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-11690 {}}} SUCCS {{259 0 0 0-11651 {}} {130 0 0 0-11689 {}} {256 0 0 0-11690 {}}} CYCLES {}}
set a(0-11651) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#9)(2-0)#1 TYPE READSLICE PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-579 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-11650 {}}} SUCCS {{259 0 0 0-11652 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11652) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-580 LOC {1 0.13125 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-11651 {}} {258 0 0 0-11649 {}}} SUCCS {{259 0 4.500 0-11653 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11653) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-581 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11652 {}} {774 0 4.500 0-11684 {}} {774 0 4.500 0-11671 {}}} SUCCS {{258 0 0 0-11663 {}} {256 0 0 0-11671 {}} {258 0 0 0-11673 {}} {256 0 0 0-11684 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11654) {AREA_SCORE {} NAME COMP_LOOP:k:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-582 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11655 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11655) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#35 TYPE READSLICE PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-583 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-11654 {}}} SUCCS {{259 0 0 0-11656 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11656) {AREA_SCORE {} NAME VEC_LOOP:conc#17 TYPE CONCATENATE PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-584 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-11655 {}}} SUCCS {{258 0 0 0-11658 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11657) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-585 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11658 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11658) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#34 TYPE ACCU DELAY {1.09 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-586 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-11657 {}} {258 0 0 0-11656 {}}} SUCCS {{258 0 0 0-11661 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11659) {AREA_SCORE {} NAME VEC_LOOP:j:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-587 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11690 {}}} SUCCS {{259 0 0 0-11660 {}} {130 0 0 0-11689 {}} {256 0 0 0-11690 {}}} CYCLES {}}
set a(0-11660) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-588 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11659 {}}} SUCCS {{259 0 0 0-11661 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11661) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-9:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-589 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-11660 {}} {258 0 0 0-11658 {}}} SUCCS {{259 0 4.500 0-11662 {}} {258 0 4.500 0-11684 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11662) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-590 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11661 {}} {774 0 4.500 0-11684 {}} {774 0 4.500 0-11671 {}}} SUCCS {{259 0 0 0-11663 {}} {256 0 0 0-11671 {}} {258 0 0 0-11672 {}} {256 0 0 0-11684 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11663) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-9:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-591 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-11662 {}} {258 0 0 0-11653 {}}} SUCCS {{259 0 0 0-11664 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11664) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.base TYPE {C-CORE PORT} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-592 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-11663 {}} {128 0 0 0-11666 {}}} SUCCS {{258 0 0 0-11666 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11665) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.m TYPE {C-CORE PORT} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-593 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-11666 {}}} SUCCS {{259 0 0 0-11666 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11666) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-9:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-594 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-11665 {}} {258 0 0 0-11664 {}}} SUCCS {{128 0 0 0-11664 {}} {128 0 0 0-11665 {}} {259 0 0 0-11667 {}}} CYCLES {}}
set a(0-11667) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.return TYPE {C-CORE PORT} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-595 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11666 {}}} SUCCS {{258 0 4.500 0-11671 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11668) {AREA_SCORE {} NAME VEC_LOOP:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-596 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-11690 {}}} SUCCS {{259 0 0 0-11669 {}} {130 0 0 0-11689 {}} {256 0 0 0-11690 {}}} CYCLES {}}
set a(0-11669) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#9)(2-0) TYPE READSLICE PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-597 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-11668 {}}} SUCCS {{259 0 0 0-11670 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11670) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-598 LOC {1 0.13125 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11669 {}} {258 0 0 0-11649 {}}} SUCCS {{259 0 4.500 0-11671 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11671) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#16 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-599 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-11671 {}} {259 0 4.500 0-11670 {}} {258 0 4.500 0-11667 {}} {256 0 0 0-11662 {}} {256 0 0 0-11653 {}} {774 0 0 0-11684 {}}} SUCCS {{774 0 4.500 0-11653 {}} {774 0 4.500 0-11662 {}} {774 0 0 0-11671 {}} {258 0 0 0-11684 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11672) {AREA_SCORE {} NAME COMP_LOOP-9:factor2:not TYPE NOT PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-600 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-11662 {}}} SUCCS {{259 0 0 0-11673 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11673) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-9:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-601 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-11672 {}} {258 0 0 0-11653 {}}} SUCCS {{259 0 0 0-11674 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11674) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-602 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-11673 {}} {128 0 0 0-11676 {}}} SUCCS {{258 0 0 0-11676 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11675) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-603 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-11676 {}}} SUCCS {{259 0 0 0-11676 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11676) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-9:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-604 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-11675 {}} {258 0 0 0-11674 {}}} SUCCS {{128 0 0 0-11674 {}} {128 0 0 0-11675 {}} {259 0 0 0-11677 {}}} CYCLES {}}
set a(0-11677) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-605 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11676 {}}} SUCCS {{259 0 0 0-11678 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11678) {AREA_SCORE {} NAME COMP_LOOP-9:mult.x TYPE {C-CORE PORT} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-606 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11677 {}} {128 0 0 0-11682 {}}} SUCCS {{258 0 0 0-11682 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11679) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y TYPE {C-CORE PORT} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-607 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11682 {}}} SUCCS {{258 0 0 0-11682 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11680) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y_ TYPE {C-CORE PORT} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-608 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11682 {}}} SUCCS {{258 0 0 0-11682 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11681) {AREA_SCORE {} NAME COMP_LOOP-9:mult.p TYPE {C-CORE PORT} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-609 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11682 {}}} SUCCS {{259 0 0 0-11682 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11682) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-9:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-610 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-11681 {}} {258 0 0 0-11680 {}} {258 0 0 0-11679 {}} {258 0 0 0-11678 {}}} SUCCS {{128 0 0 0-11678 {}} {128 0 0 0-11679 {}} {128 0 0 0-11680 {}} {128 0 0 0-11681 {}} {259 0 0 0-11683 {}}} CYCLES {}}
set a(0-11683) {AREA_SCORE {} NAME COMP_LOOP-9:mult.return TYPE {C-CORE PORT} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-611 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-11682 {}}} SUCCS {{259 0 4.500 0-11684 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11684) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#17 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-612 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-11684 {}} {259 0 4.500 0-11683 {}} {258 0 0 0-11671 {}} {256 0 0 0-11662 {}} {258 0 4.500 0-11661 {}} {256 0 0 0-11653 {}}} SUCCS {{774 0 4.500 0-11653 {}} {774 0 4.500 0-11662 {}} {774 0 0 0-11671 {}} {774 0 0 0-11684 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11685) {AREA_SCORE {} NAME VEC_LOOP:j:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-613 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-11690 {}}} SUCCS {{259 0 0 0-11686 {}} {130 0 0 0-11689 {}} {256 0 0 0-11690 {}}} CYCLES {}}
set a(0-11686) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-614 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-11685 {}}} SUCCS {{259 0 0 0-11687 {}} {130 0 0 0-11689 {}}} CYCLES {}}
set a(0-11687) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-9:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-615 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-11686 {}}} SUCCS {{259 0 0 0-11688 {}} {130 0 0 0-11689 {}} {258 0 0 0-11690 {}}} CYCLES {}}
set a(0-11688) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-616 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11687 {}}} SUCCS {{259 0 0 0-11689 {}}} CYCLES {}}
set a(0-11689) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11096 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-617 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11688 {}} {130 0 0 0-11687 {}} {130 0 0 0-11686 {}} {130 0 0 0-11685 {}} {130 0 0 0-11684 {}} {130 0 0 0-11683 {}} {130 0 0 0-11681 {}} {130 0 0 0-11680 {}} {130 0 0 0-11679 {}} {130 0 0 0-11678 {}} {130 0 0 0-11677 {}} {130 0 0 0-11675 {}} {130 0 0 0-11674 {}} {130 0 0 0-11673 {}} {130 0 0 0-11672 {}} {130 0 0 0-11671 {}} {130 0 0 0-11670 {}} {130 0 0 0-11669 {}} {130 0 0 0-11668 {}} {130 0 0 0-11667 {}} {130 0 0 0-11665 {}} {130 0 0 0-11664 {}} {130 0 0 0-11663 {}} {130 0 0 0-11662 {}} {130 0 0 0-11661 {}} {130 0 0 0-11660 {}} {130 0 0 0-11659 {}} {130 0 0 0-11658 {}} {130 0 0 0-11657 {}} {130 0 0 0-11656 {}} {130 0 0 0-11655 {}} {130 0 0 0-11654 {}} {130 0 0 0-11653 {}} {130 0 0 0-11652 {}} {130 0 0 0-11651 {}} {130 0 0 0-11650 {}} {130 0 0 0-11649 {}} {130 0 0 0-11648 {}} {130 0 0 0-11647 {}} {130 0 0 0-11646 {}} {130 0 0 0-11645 {}} {130 0 0 0-11644 {}}} SUCCS {{129 0 0 0-11690 {}}} CYCLES {}}
set a(0-11690) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#9.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11096 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-11690 {}} {129 0 0 0-11689 {}} {258 0 0 0-11687 {}} {256 0 0 0-11685 {}} {256 0 0 0-11668 {}} {256 0 0 0-11659 {}} {256 0 0 0-11650 {}} {256 0 0 0-11644 {}}} SUCCS {{774 0 0 0-11644 {}} {774 0 0 0-11650 {}} {774 0 0 0-11659 {}} {774 0 0 0-11668 {}} {774 0 0 0-11685 {}} {772 0 0 0-11690 {}}} CYCLES {}}
set a(0-11096) {CHI {0-11644 0-11645 0-11646 0-11647 0-11648 0-11649 0-11650 0-11651 0-11652 0-11653 0-11654 0-11655 0-11656 0-11657 0-11658 0-11659 0-11660 0-11661 0-11662 0-11663 0-11664 0-11665 0-11666 0-11667 0-11668 0-11669 0-11670 0-11671 0-11672 0-11673 0-11674 0-11675 0-11676 0-11677 0-11678 0-11679 0-11680 0-11681 0-11682 0-11683 0-11684 0-11685 0-11686 0-11687 0-11688 0-11689 0-11690} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-9:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-618 LOC {11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-11643 {}} {258 0 0 0-11642 {}} {130 0 0 0-11641 {}} {258 0 0 0-11640 {}} {130 0 0 0-11639 {}} {130 0 0 0-11638 {}} {130 0 0 0-11637 {}} {130 0 0 0-11636 {}} {130 0 0 0-11635 {}} {130 0 0 0-11634 {}} {64 0 0 0-11633 {}} {64 0 0 0-11095 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-11643 {}} {131 0 0 0-11691 {}} {130 0 0 0-11692 {}} {130 0 0 0-11693 {}} {130 0 0 0-11694 {}} {130 0 0 0-11695 {}} {130 0 0 0-11696 {}} {130 0 0 0-11697 {}} {130 0 0 0-11698 {}} {130 0 0 0-11699 {}} {130 0 0 0-11700 {}} {64 0 0 0-11097 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11691) {AREA_SCORE {} NAME COMP_LOOP-10:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-619 LOC {11 1.0 12 0.86125 12 0.86125 12 0.86125} PREDS {{131 0 0 0-11096 {}}} SUCCS {{259 0 0 0-11692 {}} {130 0 0 0-11700 {}}} CYCLES {}}
set a(0-11692) {AREA_SCORE {} NAME COMP_LOOP-10:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-620 LOC {11 1.0 12 0.86125 12 0.86125 12 0.86125} PREDS {{259 0 0 0-11691 {}} {130 0 0 0-11096 {}}} SUCCS {{259 0 0 0-11693 {}} {130 0 0 0-11700 {}}} CYCLES {}}
set a(0-11693) {AREA_SCORE {} NAME COMP_LOOP-10:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-621 LOC {11 1.0 12 0.86125 12 0.86125 12 0.86125} PREDS {{259 0 0 0-11692 {}} {130 0 0 0-11096 {}}} SUCCS {{258 0 0 0-11697 {}} {130 0 0 0-11700 {}}} CYCLES {}}
set a(0-11694) {AREA_SCORE {} NAME COMP_LOOP:k:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-622 LOC {11 1.0 12 0.0 12 0.0 12 0.0 12 0.86125} PREDS {{130 0 0 0-11096 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11695 {}} {130 0 0 0-11700 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11695) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#36 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-623 LOC {11 1.0 12 0.0 12 0.0 12 0.86125} PREDS {{259 0 0 0-11694 {}} {130 0 0 0-11096 {}}} SUCCS {{259 0 0 0-11696 {}} {130 0 0 0-11700 {}}} CYCLES {}}
set a(0-11696) {AREA_SCORE {} NAME COMP_LOOP:conc#27 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-624 LOC {11 1.0 12 0.86125 12 0.86125 12 0.86125} PREDS {{259 0 0 0-11695 {}} {130 0 0 0-11096 {}}} SUCCS {{259 0 0 0-11697 {}} {130 0 0 0-11700 {}}} CYCLES {}}
set a(0-11697) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-10:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-625 LOC {12 0.0 12 0.86125 12 0.86125 12 0.999999875 12 0.999999875} PREDS {{259 0 0 0-11696 {}} {258 0 0 0-11693 {}} {130 0 0 0-11096 {}}} SUCCS {{259 0 0 0-11698 {}} {130 0 0 0-11700 {}}} CYCLES {}}
set a(0-11698) {AREA_SCORE {} NAME COMP_LOOP-10:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-626 LOC {12 0.13874999999999998 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-11697 {}} {130 0 0 0-11096 {}}} SUCCS {{259 0 0 0-11699 {}} {130 0 0 0-11700 {}}} CYCLES {}}
set a(0-11699) {AREA_SCORE {} NAME COMP_LOOP-10:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-627 LOC {12 0.13874999999999998 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-11698 {}} {130 0 0 0-11096 {}}} SUCCS {{259 0 0 0-11700 {}}} CYCLES {}}
set a(0-11700) {AREA_SCORE {} NAME COMP_LOOP-10:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-628 LOC {12 0.13874999999999998 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-11699 {}} {130 0 0 0-11698 {}} {130 0 0 0-11697 {}} {130 0 0 0-11696 {}} {130 0 0 0-11695 {}} {130 0 0 0-11694 {}} {130 0 0 0-11693 {}} {130 0 0 0-11692 {}} {130 0 0 0-11691 {}} {130 0 0 0-11096 {}}} SUCCS {{128 0 0 0-11707 {}} {64 0 0 0-11097 {}}} CYCLES {}}
set a(0-11701) {AREA_SCORE {} NAME COMP_LOOP:k:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-629 LOC {0 1.0 10 0.0 10 0.0 10 0.0 10 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11702 {}} {130 0 0 0-11097 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11702) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#37 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-630 LOC {0 1.0 10 0.0 10 0.0 10 0.51615785} PREDS {{259 0 0 0-11701 {}}} SUCCS {{259 0 0 0-11703 {}} {130 0 0 0-11097 {}}} CYCLES {}}
set a(0-11703) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#9 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-631 LOC {0 1.0 10 0.51615785 10 0.51615785 10 0.51615785} PREDS {{259 0 0 0-11702 {}}} SUCCS {{259 0 0 0-11704 {}} {130 0 0 0-11097 {}}} CYCLES {}}
set a(0-11704) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-10:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-632 LOC {1 0.18687499999999999 10 0.51615785 10 0.51615785 10 0.9999998935000001 10 0.9999998935000001} PREDS {{259 0 0 0-11703 {}} {258 0 0 0-11201 {}}} SUCCS {{259 0 3.750 0-11705 {}} {258 0 3.750 0-11706 {}} {130 0 0 0-11097 {}}} CYCLES {}}
set a(0-11705) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-633 LOC {2 1.0 11 0.95 11 1.0 12 0.2999998749999999 12 0.2999998749999999} PREDS {{259 0 3.750 0-11704 {}}} SUCCS {{258 0 0 0-11097 {}}} CYCLES {}}
set a(0-11706) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-634 LOC {2 1.0 11 0.95 11 1.0 12 0.2999998749999999 12 0.2999998749999999} PREDS {{258 0 3.750 0-11704 {}}} SUCCS {{258 0 0 0-11097 {}}} CYCLES {}}
set a(0-11707) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-635 LOC {12 0.0 12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{128 0 0 0-11700 {}} {772 0 0 0-11097 {}}} SUCCS {{259 0 0 0-11097 {}}} CYCLES {}}
set a(0-11708) {AREA_SCORE {} NAME VEC_LOOP:j:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-636 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11748 {}}} SUCCS {{259 0 0 0-11709 {}} {130 0 0 0-11747 {}} {256 0 0 0-11748 {}}} CYCLES {}}
set a(0-11709) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-637 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11708 {}}} SUCCS {{258 0 0 0-11713 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11710) {AREA_SCORE {} NAME COMP_LOOP:k:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-638 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-11711 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11711) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#38 TYPE READSLICE PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-639 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11710 {}}} SUCCS {{259 0 0 0-11712 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11712) {AREA_SCORE {} NAME VEC_LOOP:conc#18 TYPE CONCATENATE PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-640 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-11711 {}}} SUCCS {{259 0 0 0-11713 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11713) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-641 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-11712 {}} {258 0 0 0-11709 {}}} SUCCS {{259 0 4.500 0-11714 {}} {258 0 4.500 0-11729 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11714) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-642 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11713 {}} {774 0 4.500 0-11742 {}} {774 0 4.500 0-11729 {}}} SUCCS {{258 0 0 0-11724 {}} {256 0 0 0-11729 {}} {258 0 0 0-11731 {}} {256 0 0 0-11742 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11715) {AREA_SCORE {} NAME COMP_LOOP:k:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-643 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11716 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11716) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#39 TYPE READSLICE PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-644 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-11715 {}}} SUCCS {{259 0 0 0-11717 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11717) {AREA_SCORE {} NAME VEC_LOOP:conc#19 TYPE CONCATENATE PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-645 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-11716 {}}} SUCCS {{258 0 0 0-11719 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11718) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-646 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11719 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11719) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#35 TYPE ACCU DELAY {1.09 ns} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-647 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-11718 {}} {258 0 0 0-11717 {}}} SUCCS {{258 0 0 0-11722 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11720) {AREA_SCORE {} NAME VEC_LOOP:j:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-648 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11748 {}}} SUCCS {{259 0 0 0-11721 {}} {130 0 0 0-11747 {}} {256 0 0 0-11748 {}}} CYCLES {}}
set a(0-11721) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-649 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11720 {}}} SUCCS {{259 0 0 0-11722 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11722) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-650 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-11721 {}} {258 0 0 0-11719 {}}} SUCCS {{259 0 4.500 0-11723 {}} {258 0 4.500 0-11742 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11723) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-651 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11722 {}} {774 0 4.500 0-11742 {}} {774 0 4.500 0-11729 {}}} SUCCS {{259 0 0 0-11724 {}} {256 0 0 0-11729 {}} {258 0 0 0-11730 {}} {256 0 0 0-11742 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11724) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-10:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-652 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-11723 {}} {258 0 0 0-11714 {}}} SUCCS {{259 0 0 0-11725 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11725) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.base TYPE {C-CORE PORT} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-653 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-11724 {}} {128 0 0 0-11727 {}}} SUCCS {{258 0 0 0-11727 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11726) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.m TYPE {C-CORE PORT} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-654 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-11727 {}}} SUCCS {{259 0 0 0-11727 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11727) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-10:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-655 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-11726 {}} {258 0 0 0-11725 {}}} SUCCS {{128 0 0 0-11725 {}} {128 0 0 0-11726 {}} {259 0 0 0-11728 {}}} CYCLES {}}
set a(0-11728) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.return TYPE {C-CORE PORT} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-656 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11727 {}}} SUCCS {{259 0 4.500 0-11729 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11729) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#18 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-657 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-11729 {}} {259 0 4.500 0-11728 {}} {256 0 0 0-11723 {}} {256 0 0 0-11714 {}} {258 0 4.500 0-11713 {}} {774 0 0 0-11742 {}}} SUCCS {{774 0 4.500 0-11714 {}} {774 0 4.500 0-11723 {}} {774 0 0 0-11729 {}} {258 0 0 0-11742 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11730) {AREA_SCORE {} NAME COMP_LOOP-10:factor2:not TYPE NOT PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-658 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-11723 {}}} SUCCS {{259 0 0 0-11731 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11731) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-10:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-659 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-11730 {}} {258 0 0 0-11714 {}}} SUCCS {{259 0 0 0-11732 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11732) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-660 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-11731 {}} {128 0 0 0-11734 {}}} SUCCS {{258 0 0 0-11734 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11733) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-661 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-11734 {}}} SUCCS {{259 0 0 0-11734 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11734) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-10:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-662 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-11733 {}} {258 0 0 0-11732 {}}} SUCCS {{128 0 0 0-11732 {}} {128 0 0 0-11733 {}} {259 0 0 0-11735 {}}} CYCLES {}}
set a(0-11735) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-663 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11734 {}}} SUCCS {{259 0 0 0-11736 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11736) {AREA_SCORE {} NAME COMP_LOOP-10:mult.x TYPE {C-CORE PORT} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-664 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11735 {}} {128 0 0 0-11740 {}}} SUCCS {{258 0 0 0-11740 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11737) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y TYPE {C-CORE PORT} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-665 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11740 {}}} SUCCS {{258 0 0 0-11740 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11738) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y_ TYPE {C-CORE PORT} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-666 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11740 {}}} SUCCS {{258 0 0 0-11740 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11739) {AREA_SCORE {} NAME COMP_LOOP-10:mult.p TYPE {C-CORE PORT} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-667 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11740 {}}} SUCCS {{259 0 0 0-11740 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11740) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-10:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-668 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-11739 {}} {258 0 0 0-11738 {}} {258 0 0 0-11737 {}} {258 0 0 0-11736 {}}} SUCCS {{128 0 0 0-11736 {}} {128 0 0 0-11737 {}} {128 0 0 0-11738 {}} {128 0 0 0-11739 {}} {259 0 0 0-11741 {}}} CYCLES {}}
set a(0-11741) {AREA_SCORE {} NAME COMP_LOOP-10:mult.return TYPE {C-CORE PORT} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-669 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-11740 {}}} SUCCS {{259 0 4.500 0-11742 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11742) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#19 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-670 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-11742 {}} {259 0 4.500 0-11741 {}} {258 0 0 0-11729 {}} {256 0 0 0-11723 {}} {258 0 4.500 0-11722 {}} {256 0 0 0-11714 {}}} SUCCS {{774 0 4.500 0-11714 {}} {774 0 4.500 0-11723 {}} {774 0 0 0-11729 {}} {774 0 0 0-11742 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11743) {AREA_SCORE {} NAME VEC_LOOP:j:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-671 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-11748 {}}} SUCCS {{259 0 0 0-11744 {}} {130 0 0 0-11747 {}} {256 0 0 0-11748 {}}} CYCLES {}}
set a(0-11744) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-672 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-11743 {}}} SUCCS {{259 0 0 0-11745 {}} {130 0 0 0-11747 {}}} CYCLES {}}
set a(0-11745) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-10:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-673 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-11744 {}}} SUCCS {{259 0 0 0-11746 {}} {130 0 0 0-11747 {}} {258 0 0 0-11748 {}}} CYCLES {}}
set a(0-11746) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-674 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11745 {}}} SUCCS {{259 0 0 0-11747 {}}} CYCLES {}}
set a(0-11747) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11097 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-675 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11746 {}} {130 0 0 0-11745 {}} {130 0 0 0-11744 {}} {130 0 0 0-11743 {}} {130 0 0 0-11742 {}} {130 0 0 0-11741 {}} {130 0 0 0-11739 {}} {130 0 0 0-11738 {}} {130 0 0 0-11737 {}} {130 0 0 0-11736 {}} {130 0 0 0-11735 {}} {130 0 0 0-11733 {}} {130 0 0 0-11732 {}} {130 0 0 0-11731 {}} {130 0 0 0-11730 {}} {130 0 0 0-11729 {}} {130 0 0 0-11728 {}} {130 0 0 0-11726 {}} {130 0 0 0-11725 {}} {130 0 0 0-11724 {}} {130 0 0 0-11723 {}} {130 0 0 0-11722 {}} {130 0 0 0-11721 {}} {130 0 0 0-11720 {}} {130 0 0 0-11719 {}} {130 0 0 0-11718 {}} {130 0 0 0-11717 {}} {130 0 0 0-11716 {}} {130 0 0 0-11715 {}} {130 0 0 0-11714 {}} {130 0 0 0-11713 {}} {130 0 0 0-11712 {}} {130 0 0 0-11711 {}} {130 0 0 0-11710 {}} {130 0 0 0-11709 {}} {130 0 0 0-11708 {}}} SUCCS {{129 0 0 0-11748 {}}} CYCLES {}}
set a(0-11748) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#10.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11097 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-11748 {}} {129 0 0 0-11747 {}} {258 0 0 0-11745 {}} {256 0 0 0-11743 {}} {256 0 0 0-11720 {}} {256 0 0 0-11708 {}}} SUCCS {{774 0 0 0-11708 {}} {774 0 0 0-11720 {}} {774 0 0 0-11743 {}} {772 0 0 0-11748 {}}} CYCLES {}}
set a(0-11097) {CHI {0-11708 0-11709 0-11710 0-11711 0-11712 0-11713 0-11714 0-11715 0-11716 0-11717 0-11718 0-11719 0-11720 0-11721 0-11722 0-11723 0-11724 0-11725 0-11726 0-11727 0-11728 0-11729 0-11730 0-11731 0-11732 0-11733 0-11734 0-11735 0-11736 0-11737 0-11738 0-11739 0-11740 0-11741 0-11742 0-11743 0-11744 0-11745 0-11746 0-11747 0-11748} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-10:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-676 LOC {12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-11707 {}} {258 0 0 0-11706 {}} {258 0 0 0-11705 {}} {130 0 0 0-11704 {}} {130 0 0 0-11703 {}} {130 0 0 0-11702 {}} {130 0 0 0-11701 {}} {64 0 0 0-11700 {}} {64 0 0 0-11096 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-11707 {}} {131 0 0 0-11749 {}} {130 0 0 0-11750 {}} {130 0 0 0-11751 {}} {130 0 0 0-11752 {}} {130 0 0 0-11753 {}} {130 0 0 0-11754 {}} {130 0 0 0-11755 {}} {130 0 0 0-11756 {}} {130 0 0 0-11757 {}} {130 0 0 0-11758 {}} {64 0 0 0-11098 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11749) {AREA_SCORE {} NAME COMP_LOOP-11:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-677 LOC {12 1.0 13 0.86125 13 0.86125 13 0.86125} PREDS {{131 0 0 0-11097 {}}} SUCCS {{259 0 0 0-11750 {}} {130 0 0 0-11758 {}}} CYCLES {}}
set a(0-11750) {AREA_SCORE {} NAME COMP_LOOP-11:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-678 LOC {12 1.0 13 0.86125 13 0.86125 13 0.86125} PREDS {{259 0 0 0-11749 {}} {130 0 0 0-11097 {}}} SUCCS {{259 0 0 0-11751 {}} {130 0 0 0-11758 {}}} CYCLES {}}
set a(0-11751) {AREA_SCORE {} NAME COMP_LOOP-11:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-679 LOC {12 1.0 13 0.86125 13 0.86125 13 0.86125} PREDS {{259 0 0 0-11750 {}} {130 0 0 0-11097 {}}} SUCCS {{258 0 0 0-11755 {}} {130 0 0 0-11758 {}}} CYCLES {}}
set a(0-11752) {AREA_SCORE {} NAME COMP_LOOP:k:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-680 LOC {12 1.0 13 0.0 13 0.0 13 0.0 13 0.86125} PREDS {{130 0 0 0-11097 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11753 {}} {130 0 0 0-11758 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11753) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#40 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-681 LOC {12 1.0 13 0.0 13 0.0 13 0.86125} PREDS {{259 0 0 0-11752 {}} {130 0 0 0-11097 {}}} SUCCS {{259 0 0 0-11754 {}} {130 0 0 0-11758 {}}} CYCLES {}}
set a(0-11754) {AREA_SCORE {} NAME COMP_LOOP:conc#30 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-682 LOC {12 1.0 13 0.86125 13 0.86125 13 0.86125} PREDS {{259 0 0 0-11753 {}} {130 0 0 0-11097 {}}} SUCCS {{259 0 0 0-11755 {}} {130 0 0 0-11758 {}}} CYCLES {}}
set a(0-11755) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-11:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-683 LOC {13 0.0 13 0.86125 13 0.86125 13 0.999999875 13 0.999999875} PREDS {{259 0 0 0-11754 {}} {258 0 0 0-11751 {}} {130 0 0 0-11097 {}}} SUCCS {{259 0 0 0-11756 {}} {130 0 0 0-11758 {}}} CYCLES {}}
set a(0-11756) {AREA_SCORE {} NAME COMP_LOOP-11:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-684 LOC {13 0.13874999999999998 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-11755 {}} {130 0 0 0-11097 {}}} SUCCS {{259 0 0 0-11757 {}} {130 0 0 0-11758 {}}} CYCLES {}}
set a(0-11757) {AREA_SCORE {} NAME COMP_LOOP-11:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-685 LOC {13 0.13874999999999998 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-11756 {}} {130 0 0 0-11097 {}}} SUCCS {{259 0 0 0-11758 {}}} CYCLES {}}
set a(0-11758) {AREA_SCORE {} NAME COMP_LOOP-11:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-686 LOC {13 0.13874999999999998 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-11757 {}} {130 0 0 0-11756 {}} {130 0 0 0-11755 {}} {130 0 0 0-11754 {}} {130 0 0 0-11753 {}} {130 0 0 0-11752 {}} {130 0 0 0-11751 {}} {130 0 0 0-11750 {}} {130 0 0 0-11749 {}} {130 0 0 0-11097 {}}} SUCCS {{128 0 0 0-11767 {}} {64 0 0 0-11098 {}}} CYCLES {}}
set a(0-11759) {AREA_SCORE {} NAME COMP_LOOP:k:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-687 LOC {0 1.0 11 0.0 11 0.0 11 0.0 11 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11760 {}} {130 0 0 0-11098 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11760) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#41 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-688 LOC {0 1.0 11 0.0 11 0.0 11 0.51615785} PREDS {{259 0 0 0-11759 {}}} SUCCS {{259 0 0 0-11761 {}} {130 0 0 0-11098 {}}} CYCLES {}}
set a(0-11761) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#10 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-689 LOC {0 1.0 11 0.51615785 11 0.51615785 11 0.51615785} PREDS {{259 0 0 0-11760 {}}} SUCCS {{259 0 0 0-11762 {}} {130 0 0 0-11098 {}}} CYCLES {}}
set a(0-11762) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-11:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-690 LOC {1 0.18687499999999999 11 0.51615785 11 0.51615785 11 0.9999998935000001 11 0.9999998935000001} PREDS {{259 0 0 0-11761 {}} {258 0 0 0-11260 {}}} SUCCS {{259 0 0 0-11763 {}} {258 0 0 0-11765 {}} {130 0 0 0-11098 {}}} CYCLES {}}
set a(0-11763) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#67 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-691 LOC {1 0.67071715 12 0.46875 12 0.46875 12 0.46875} PREDS {{259 0 0 0-11762 {}}} SUCCS {{259 0 3.750 0-11764 {}} {130 0 0 0-11098 {}}} CYCLES {}}
set a(0-11764) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-692 LOC {2 1.0 12 0.95 12 1.0 13 0.2999998749999999 13 0.2999998749999999} PREDS {{259 0 3.750 0-11763 {}}} SUCCS {{258 0 0 0-11098 {}}} CYCLES {}}
set a(0-11765) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#5 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-693 LOC {1 0.67071715 12 0.46875 12 0.46875 12 0.46875} PREDS {{258 0 0 0-11762 {}}} SUCCS {{259 0 3.750 0-11766 {}} {130 0 0 0-11098 {}}} CYCLES {}}
set a(0-11766) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-694 LOC {2 1.0 12 0.95 12 1.0 13 0.2999998749999999 13 0.2999998749999999} PREDS {{259 0 3.750 0-11765 {}}} SUCCS {{258 0 0 0-11098 {}}} CYCLES {}}
set a(0-11767) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-695 LOC {13 0.0 13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{128 0 0 0-11758 {}} {772 0 0 0-11098 {}}} SUCCS {{259 0 0 0-11098 {}}} CYCLES {}}
set a(0-11768) {AREA_SCORE {} NAME VEC_LOOP:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-696 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {{774 0 0 0-11814 {}}} SUCCS {{259 0 0 0-11769 {}} {130 0 0 0-11813 {}} {256 0 0 0-11814 {}}} CYCLES {}}
set a(0-11769) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#11)(13-1) TYPE READSLICE PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-697 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-11768 {}}} SUCCS {{258 0 0 0-11773 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11770) {AREA_SCORE {} NAME COMP_LOOP:k:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-698 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {} SUCCS {{259 0 0 0-11771 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11771) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#42 TYPE READSLICE PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-699 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-11770 {}}} SUCCS {{259 0 0 0-11772 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11772) {AREA_SCORE {} NAME VEC_LOOP:conc#20 TYPE CONCATENATE PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-700 LOC {0 1.0 1 0.8650000499999999 1 0.8650000499999999 2 0.2400001} PREDS {{259 0 0 0-11771 {}}} SUCCS {{259 0 0 0-11773 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11773) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.08 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-701 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 2 0.374999975} PREDS {{259 0 0 0-11772 {}} {258 0 0 0-11769 {}}} SUCCS {{258 0 0 0-11776 {}} {258 0 0 0-11794 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11774) {AREA_SCORE {} NAME VEC_LOOP:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-702 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-11814 {}}} SUCCS {{259 0 0 0-11775 {}} {130 0 0 0-11813 {}} {256 0 0 0-11814 {}}} CYCLES {}}
set a(0-11775) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#11)(0)#1 TYPE READSLICE PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-703 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-11774 {}}} SUCCS {{259 0 0 0-11776 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11776) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-704 LOC {1 0.13499995 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-11775 {}} {258 0 0 0-11773 {}}} SUCCS {{259 0 4.500 0-11777 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11777) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-705 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11776 {}} {774 0 4.500 0-11808 {}} {774 0 4.500 0-11795 {}}} SUCCS {{258 0 0 0-11787 {}} {256 0 0 0-11795 {}} {258 0 0 0-11797 {}} {256 0 0 0-11808 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11778) {AREA_SCORE {} NAME COMP_LOOP:k:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-706 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11779 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11779) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#43 TYPE READSLICE PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-707 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-11778 {}}} SUCCS {{259 0 0 0-11780 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11780) {AREA_SCORE {} NAME VEC_LOOP:conc#21 TYPE CONCATENATE PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-708 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-11779 {}}} SUCCS {{258 0 0 0-11782 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11781) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-709 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11782 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11782) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#36 TYPE ACCU DELAY {1.09 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-710 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-11781 {}} {258 0 0 0-11780 {}}} SUCCS {{258 0 0 0-11785 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11783) {AREA_SCORE {} NAME VEC_LOOP:j:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-711 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11814 {}}} SUCCS {{259 0 0 0-11784 {}} {130 0 0 0-11813 {}} {256 0 0 0-11814 {}}} CYCLES {}}
set a(0-11784) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-712 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11783 {}}} SUCCS {{259 0 0 0-11785 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11785) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-11:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-713 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-11784 {}} {258 0 0 0-11782 {}}} SUCCS {{259 0 4.500 0-11786 {}} {258 0 4.500 0-11808 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11786) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-714 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11785 {}} {774 0 4.500 0-11808 {}} {774 0 4.500 0-11795 {}}} SUCCS {{259 0 0 0-11787 {}} {256 0 0 0-11795 {}} {258 0 0 0-11796 {}} {256 0 0 0-11808 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11787) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-11:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-715 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-11786 {}} {258 0 0 0-11777 {}}} SUCCS {{259 0 0 0-11788 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11788) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.base TYPE {C-CORE PORT} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-716 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-11787 {}} {128 0 0 0-11790 {}}} SUCCS {{258 0 0 0-11790 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11789) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.m TYPE {C-CORE PORT} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-717 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-11790 {}}} SUCCS {{259 0 0 0-11790 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11790) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-11:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-718 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-11789 {}} {258 0 0 0-11788 {}}} SUCCS {{128 0 0 0-11788 {}} {128 0 0 0-11789 {}} {259 0 0 0-11791 {}}} CYCLES {}}
set a(0-11791) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.return TYPE {C-CORE PORT} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-719 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11790 {}}} SUCCS {{258 0 4.500 0-11795 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11792) {AREA_SCORE {} NAME VEC_LOOP:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-720 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-11814 {}}} SUCCS {{259 0 0 0-11793 {}} {130 0 0 0-11813 {}} {256 0 0 0-11814 {}}} CYCLES {}}
set a(0-11793) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#11)(0) TYPE READSLICE PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-721 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-11792 {}}} SUCCS {{259 0 0 0-11794 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11794) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-722 LOC {1 0.13499995 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11793 {}} {258 0 0 0-11773 {}}} SUCCS {{259 0 4.500 0-11795 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11795) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#20 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-723 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-11795 {}} {259 0 4.500 0-11794 {}} {258 0 4.500 0-11791 {}} {256 0 0 0-11786 {}} {256 0 0 0-11777 {}} {774 0 0 0-11808 {}}} SUCCS {{774 0 4.500 0-11777 {}} {774 0 4.500 0-11786 {}} {774 0 0 0-11795 {}} {258 0 0 0-11808 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11796) {AREA_SCORE {} NAME COMP_LOOP-11:factor2:not TYPE NOT PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-724 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-11786 {}}} SUCCS {{259 0 0 0-11797 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11797) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-11:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-725 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-11796 {}} {258 0 0 0-11777 {}}} SUCCS {{259 0 0 0-11798 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11798) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-726 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-11797 {}} {128 0 0 0-11800 {}}} SUCCS {{258 0 0 0-11800 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11799) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-727 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-11800 {}}} SUCCS {{259 0 0 0-11800 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11800) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-11:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-728 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-11799 {}} {258 0 0 0-11798 {}}} SUCCS {{128 0 0 0-11798 {}} {128 0 0 0-11799 {}} {259 0 0 0-11801 {}}} CYCLES {}}
set a(0-11801) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-729 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11800 {}}} SUCCS {{259 0 0 0-11802 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11802) {AREA_SCORE {} NAME COMP_LOOP-11:mult.x TYPE {C-CORE PORT} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-730 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11801 {}} {128 0 0 0-11806 {}}} SUCCS {{258 0 0 0-11806 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11803) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y TYPE {C-CORE PORT} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-731 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11806 {}}} SUCCS {{258 0 0 0-11806 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11804) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y_ TYPE {C-CORE PORT} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-732 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11806 {}}} SUCCS {{258 0 0 0-11806 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11805) {AREA_SCORE {} NAME COMP_LOOP-11:mult.p TYPE {C-CORE PORT} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-733 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11806 {}}} SUCCS {{259 0 0 0-11806 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11806) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-11:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-734 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-11805 {}} {258 0 0 0-11804 {}} {258 0 0 0-11803 {}} {258 0 0 0-11802 {}}} SUCCS {{128 0 0 0-11802 {}} {128 0 0 0-11803 {}} {128 0 0 0-11804 {}} {128 0 0 0-11805 {}} {259 0 0 0-11807 {}}} CYCLES {}}
set a(0-11807) {AREA_SCORE {} NAME COMP_LOOP-11:mult.return TYPE {C-CORE PORT} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-735 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-11806 {}}} SUCCS {{259 0 4.500 0-11808 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11808) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#21 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-736 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-11808 {}} {259 0 4.500 0-11807 {}} {258 0 0 0-11795 {}} {256 0 0 0-11786 {}} {258 0 4.500 0-11785 {}} {256 0 0 0-11777 {}}} SUCCS {{774 0 4.500 0-11777 {}} {774 0 4.500 0-11786 {}} {774 0 0 0-11795 {}} {774 0 0 0-11808 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11809) {AREA_SCORE {} NAME VEC_LOOP:j:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-737 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-11814 {}}} SUCCS {{259 0 0 0-11810 {}} {130 0 0 0-11813 {}} {256 0 0 0-11814 {}}} CYCLES {}}
set a(0-11810) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-738 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-11809 {}}} SUCCS {{259 0 0 0-11811 {}} {130 0 0 0-11813 {}}} CYCLES {}}
set a(0-11811) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-11:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-739 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-11810 {}}} SUCCS {{259 0 0 0-11812 {}} {130 0 0 0-11813 {}} {258 0 0 0-11814 {}}} CYCLES {}}
set a(0-11812) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-740 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11811 {}}} SUCCS {{259 0 0 0-11813 {}}} CYCLES {}}
set a(0-11813) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11098 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-741 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11812 {}} {130 0 0 0-11811 {}} {130 0 0 0-11810 {}} {130 0 0 0-11809 {}} {130 0 0 0-11808 {}} {130 0 0 0-11807 {}} {130 0 0 0-11805 {}} {130 0 0 0-11804 {}} {130 0 0 0-11803 {}} {130 0 0 0-11802 {}} {130 0 0 0-11801 {}} {130 0 0 0-11799 {}} {130 0 0 0-11798 {}} {130 0 0 0-11797 {}} {130 0 0 0-11796 {}} {130 0 0 0-11795 {}} {130 0 0 0-11794 {}} {130 0 0 0-11793 {}} {130 0 0 0-11792 {}} {130 0 0 0-11791 {}} {130 0 0 0-11789 {}} {130 0 0 0-11788 {}} {130 0 0 0-11787 {}} {130 0 0 0-11786 {}} {130 0 0 0-11785 {}} {130 0 0 0-11784 {}} {130 0 0 0-11783 {}} {130 0 0 0-11782 {}} {130 0 0 0-11781 {}} {130 0 0 0-11780 {}} {130 0 0 0-11779 {}} {130 0 0 0-11778 {}} {130 0 0 0-11777 {}} {130 0 0 0-11776 {}} {130 0 0 0-11775 {}} {130 0 0 0-11774 {}} {130 0 0 0-11773 {}} {130 0 0 0-11772 {}} {130 0 0 0-11771 {}} {130 0 0 0-11770 {}} {130 0 0 0-11769 {}} {130 0 0 0-11768 {}}} SUCCS {{129 0 0 0-11814 {}}} CYCLES {}}
set a(0-11814) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#11.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11098 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-11814 {}} {129 0 0 0-11813 {}} {258 0 0 0-11811 {}} {256 0 0 0-11809 {}} {256 0 0 0-11792 {}} {256 0 0 0-11783 {}} {256 0 0 0-11774 {}} {256 0 0 0-11768 {}}} SUCCS {{774 0 0 0-11768 {}} {774 0 0 0-11774 {}} {774 0 0 0-11783 {}} {774 0 0 0-11792 {}} {774 0 0 0-11809 {}} {772 0 0 0-11814 {}}} CYCLES {}}
set a(0-11098) {CHI {0-11768 0-11769 0-11770 0-11771 0-11772 0-11773 0-11774 0-11775 0-11776 0-11777 0-11778 0-11779 0-11780 0-11781 0-11782 0-11783 0-11784 0-11785 0-11786 0-11787 0-11788 0-11789 0-11790 0-11791 0-11792 0-11793 0-11794 0-11795 0-11796 0-11797 0-11798 0-11799 0-11800 0-11801 0-11802 0-11803 0-11804 0-11805 0-11806 0-11807 0-11808 0-11809 0-11810 0-11811 0-11812 0-11813 0-11814} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-11:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-742 LOC {13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-11767 {}} {258 0 0 0-11766 {}} {130 0 0 0-11765 {}} {258 0 0 0-11764 {}} {130 0 0 0-11763 {}} {130 0 0 0-11762 {}} {130 0 0 0-11761 {}} {130 0 0 0-11760 {}} {130 0 0 0-11759 {}} {64 0 0 0-11758 {}} {64 0 0 0-11097 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-11767 {}} {131 0 0 0-11815 {}} {130 0 0 0-11816 {}} {130 0 0 0-11817 {}} {130 0 0 0-11818 {}} {130 0 0 0-11819 {}} {130 0 0 0-11820 {}} {130 0 0 0-11821 {}} {130 0 0 0-11822 {}} {130 0 0 0-11823 {}} {130 0 0 0-11824 {}} {64 0 0 0-11099 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11815) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-3)#1 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-743 LOC {13 1.0 14 0.8650000499999999 14 0.8650000499999999 14 0.8650000499999999} PREDS {{131 0 0 0-11098 {}}} SUCCS {{259 0 0 0-11816 {}} {130 0 0 0-11824 {}}} CYCLES {}}
set a(0-11816) {AREA_SCORE {} NAME COMP_LOOP-12:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-744 LOC {13 1.0 14 0.8650000499999999 14 0.8650000499999999 14 0.8650000499999999} PREDS {{259 0 0 0-11815 {}} {130 0 0 0-11098 {}}} SUCCS {{259 0 0 0-11817 {}} {130 0 0 0-11824 {}}} CYCLES {}}
set a(0-11817) {AREA_SCORE {} NAME COMP_LOOP-12:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-745 LOC {13 1.0 14 0.8650000499999999 14 0.8650000499999999 14 0.8650000499999999} PREDS {{259 0 0 0-11816 {}} {130 0 0 0-11098 {}}} SUCCS {{258 0 0 0-11821 {}} {130 0 0 0-11824 {}}} CYCLES {}}
set a(0-11818) {AREA_SCORE {} NAME COMP_LOOP:k:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-746 LOC {13 1.0 14 0.0 14 0.0 14 0.0 14 0.8650000499999999} PREDS {{130 0 0 0-11098 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11819 {}} {130 0 0 0-11824 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11819) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#45 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-747 LOC {13 1.0 14 0.0 14 0.0 14 0.8650000499999999} PREDS {{259 0 0 0-11818 {}} {130 0 0 0-11098 {}}} SUCCS {{259 0 0 0-11820 {}} {130 0 0 0-11824 {}}} CYCLES {}}
set a(0-11820) {AREA_SCORE {} NAME COMP_LOOP:conc#33 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-748 LOC {13 1.0 14 0.8650000499999999 14 0.8650000499999999 14 0.8650000499999999} PREDS {{259 0 0 0-11819 {}} {130 0 0 0-11098 {}}} SUCCS {{259 0 0 0-11821 {}} {130 0 0 0-11824 {}}} CYCLES {}}
set a(0-11821) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME COMP_LOOP:acc#3 TYPE ACCU DELAY {1.08 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-749 LOC {14 0.0 14 0.8650000499999999 14 0.8650000499999999 14 0.9999999249999999 14 0.9999999249999999} PREDS {{259 0 0 0-11820 {}} {258 0 0 0-11817 {}} {130 0 0 0-11098 {}}} SUCCS {{259 0 0 0-11822 {}} {130 0 0 0-11824 {}}} CYCLES {}}
set a(0-11822) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#3)(12) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-750 LOC {14 0.13499995 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-11821 {}} {130 0 0 0-11098 {}}} SUCCS {{259 0 0 0-11823 {}} {130 0 0 0-11824 {}}} CYCLES {}}
set a(0-11823) {AREA_SCORE {} NAME COMP_LOOP-12:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-751 LOC {14 0.13499995 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-11822 {}} {130 0 0 0-11098 {}}} SUCCS {{259 0 0 0-11824 {}}} CYCLES {}}
set a(0-11824) {AREA_SCORE {} NAME COMP_LOOP-12:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-752 LOC {14 0.13499995 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-11823 {}} {130 0 0 0-11822 {}} {130 0 0 0-11821 {}} {130 0 0 0-11820 {}} {130 0 0 0-11819 {}} {130 0 0 0-11818 {}} {130 0 0 0-11817 {}} {130 0 0 0-11816 {}} {130 0 0 0-11815 {}} {130 0 0 0-11098 {}}} SUCCS {{128 0 0 0-11831 {}} {64 0 0 0-11099 {}}} CYCLES {}}
set a(0-11825) {AREA_SCORE {} NAME COMP_LOOP:k:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-753 LOC {0 1.0 12 0.0 12 0.0 12 0.0 12 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11826 {}} {130 0 0 0-11099 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11826) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#24 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-754 LOC {0 1.0 12 0.0 12 0.0 12 0.51615785} PREDS {{259 0 0 0-11825 {}}} SUCCS {{259 0 0 0-11827 {}} {130 0 0 0-11099 {}}} CYCLES {}}
set a(0-11827) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#11 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-755 LOC {0 1.0 12 0.51615785 12 0.51615785 12 0.51615785} PREDS {{259 0 0 0-11826 {}}} SUCCS {{259 0 0 0-11828 {}} {130 0 0 0-11099 {}}} CYCLES {}}
set a(0-11828) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-12:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-756 LOC {1 0.18687499999999999 12 0.51615785 12 0.51615785 12 0.9999998935000001 12 0.9999998935000001} PREDS {{259 0 0 0-11827 {}} {258 0 0 0-11201 {}}} SUCCS {{259 0 3.750 0-11829 {}} {258 0 3.750 0-11830 {}} {130 0 0 0-11099 {}}} CYCLES {}}
set a(0-11829) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-757 LOC {2 1.0 13 0.95 13 1.0 14 0.2999998749999999 14 0.2999998749999999} PREDS {{259 0 3.750 0-11828 {}}} SUCCS {{258 0 0 0-11099 {}}} CYCLES {}}
set a(0-11830) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-758 LOC {2 1.0 13 0.95 13 1.0 14 0.2999998749999999 14 0.2999998749999999} PREDS {{258 0 3.750 0-11828 {}}} SUCCS {{258 0 0 0-11099 {}}} CYCLES {}}
set a(0-11831) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-759 LOC {14 0.0 14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{128 0 0 0-11824 {}} {772 0 0 0-11099 {}}} SUCCS {{259 0 0 0-11099 {}}} CYCLES {}}
set a(0-11832) {AREA_SCORE {} NAME VEC_LOOP:j:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-760 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11872 {}}} SUCCS {{259 0 0 0-11833 {}} {130 0 0 0-11871 {}} {256 0 0 0-11872 {}}} CYCLES {}}
set a(0-11833) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-761 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11832 {}}} SUCCS {{258 0 0 0-11837 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11834) {AREA_SCORE {} NAME COMP_LOOP:k:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-762 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-11835 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11835) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#46 TYPE READSLICE PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-763 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11834 {}}} SUCCS {{259 0 0 0-11836 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11836) {AREA_SCORE {} NAME VEC_LOOP:conc#22 TYPE CONCATENATE PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-764 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-11835 {}}} SUCCS {{259 0 0 0-11837 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11837) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-765 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-11836 {}} {258 0 0 0-11833 {}}} SUCCS {{259 0 4.500 0-11838 {}} {258 0 4.500 0-11853 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11838) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-766 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11837 {}} {774 0 4.500 0-11866 {}} {774 0 4.500 0-11853 {}}} SUCCS {{258 0 0 0-11848 {}} {256 0 0 0-11853 {}} {258 0 0 0-11855 {}} {256 0 0 0-11866 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11839) {AREA_SCORE {} NAME COMP_LOOP:k:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-767 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11840 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11840) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#47 TYPE READSLICE PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-768 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-11839 {}}} SUCCS {{259 0 0 0-11841 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11841) {AREA_SCORE {} NAME VEC_LOOP:conc#23 TYPE CONCATENATE PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-769 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-11840 {}}} SUCCS {{258 0 0 0-11843 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11842) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-770 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11843 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11843) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#37 TYPE ACCU DELAY {1.09 ns} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-771 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-11842 {}} {258 0 0 0-11841 {}}} SUCCS {{258 0 0 0-11846 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11844) {AREA_SCORE {} NAME VEC_LOOP:j:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-772 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11872 {}}} SUCCS {{259 0 0 0-11845 {}} {130 0 0 0-11871 {}} {256 0 0 0-11872 {}}} CYCLES {}}
set a(0-11845) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-773 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11844 {}}} SUCCS {{259 0 0 0-11846 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11846) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-774 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-11845 {}} {258 0 0 0-11843 {}}} SUCCS {{259 0 4.500 0-11847 {}} {258 0 4.500 0-11866 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11847) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-775 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11846 {}} {774 0 4.500 0-11866 {}} {774 0 4.500 0-11853 {}}} SUCCS {{259 0 0 0-11848 {}} {256 0 0 0-11853 {}} {258 0 0 0-11854 {}} {256 0 0 0-11866 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11848) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-12:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-776 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-11847 {}} {258 0 0 0-11838 {}}} SUCCS {{259 0 0 0-11849 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11849) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.base TYPE {C-CORE PORT} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-777 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-11848 {}} {128 0 0 0-11851 {}}} SUCCS {{258 0 0 0-11851 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11850) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.m TYPE {C-CORE PORT} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-778 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-11851 {}}} SUCCS {{259 0 0 0-11851 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11851) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-12:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-779 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-11850 {}} {258 0 0 0-11849 {}}} SUCCS {{128 0 0 0-11849 {}} {128 0 0 0-11850 {}} {259 0 0 0-11852 {}}} CYCLES {}}
set a(0-11852) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.return TYPE {C-CORE PORT} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-780 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11851 {}}} SUCCS {{259 0 4.500 0-11853 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11853) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#22 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-781 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-11853 {}} {259 0 4.500 0-11852 {}} {256 0 0 0-11847 {}} {256 0 0 0-11838 {}} {258 0 4.500 0-11837 {}} {774 0 0 0-11866 {}}} SUCCS {{774 0 4.500 0-11838 {}} {774 0 4.500 0-11847 {}} {774 0 0 0-11853 {}} {258 0 0 0-11866 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11854) {AREA_SCORE {} NAME COMP_LOOP-12:factor2:not TYPE NOT PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-782 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-11847 {}}} SUCCS {{259 0 0 0-11855 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11855) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-12:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-783 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-11854 {}} {258 0 0 0-11838 {}}} SUCCS {{259 0 0 0-11856 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11856) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-784 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-11855 {}} {128 0 0 0-11858 {}}} SUCCS {{258 0 0 0-11858 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11857) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-785 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-11858 {}}} SUCCS {{259 0 0 0-11858 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11858) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-12:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-786 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-11857 {}} {258 0 0 0-11856 {}}} SUCCS {{128 0 0 0-11856 {}} {128 0 0 0-11857 {}} {259 0 0 0-11859 {}}} CYCLES {}}
set a(0-11859) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-787 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11858 {}}} SUCCS {{259 0 0 0-11860 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11860) {AREA_SCORE {} NAME COMP_LOOP-12:mult.x TYPE {C-CORE PORT} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-788 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11859 {}} {128 0 0 0-11864 {}}} SUCCS {{258 0 0 0-11864 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11861) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y TYPE {C-CORE PORT} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-789 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11864 {}}} SUCCS {{258 0 0 0-11864 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11862) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y_ TYPE {C-CORE PORT} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-790 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11864 {}}} SUCCS {{258 0 0 0-11864 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11863) {AREA_SCORE {} NAME COMP_LOOP-12:mult.p TYPE {C-CORE PORT} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-791 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11864 {}}} SUCCS {{259 0 0 0-11864 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11864) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-12:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-792 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-11863 {}} {258 0 0 0-11862 {}} {258 0 0 0-11861 {}} {258 0 0 0-11860 {}}} SUCCS {{128 0 0 0-11860 {}} {128 0 0 0-11861 {}} {128 0 0 0-11862 {}} {128 0 0 0-11863 {}} {259 0 0 0-11865 {}}} CYCLES {}}
set a(0-11865) {AREA_SCORE {} NAME COMP_LOOP-12:mult.return TYPE {C-CORE PORT} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-793 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-11864 {}}} SUCCS {{259 0 4.500 0-11866 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11866) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#23 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-794 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-11866 {}} {259 0 4.500 0-11865 {}} {258 0 0 0-11853 {}} {256 0 0 0-11847 {}} {258 0 4.500 0-11846 {}} {256 0 0 0-11838 {}}} SUCCS {{774 0 4.500 0-11838 {}} {774 0 4.500 0-11847 {}} {774 0 0 0-11853 {}} {774 0 0 0-11866 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11867) {AREA_SCORE {} NAME VEC_LOOP:j:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-795 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-11872 {}}} SUCCS {{259 0 0 0-11868 {}} {130 0 0 0-11871 {}} {256 0 0 0-11872 {}}} CYCLES {}}
set a(0-11868) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-796 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-11867 {}}} SUCCS {{259 0 0 0-11869 {}} {130 0 0 0-11871 {}}} CYCLES {}}
set a(0-11869) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-12:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-797 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-11868 {}}} SUCCS {{259 0 0 0-11870 {}} {130 0 0 0-11871 {}} {258 0 0 0-11872 {}}} CYCLES {}}
set a(0-11870) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-798 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11869 {}}} SUCCS {{259 0 0 0-11871 {}}} CYCLES {}}
set a(0-11871) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11099 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-799 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11870 {}} {130 0 0 0-11869 {}} {130 0 0 0-11868 {}} {130 0 0 0-11867 {}} {130 0 0 0-11866 {}} {130 0 0 0-11865 {}} {130 0 0 0-11863 {}} {130 0 0 0-11862 {}} {130 0 0 0-11861 {}} {130 0 0 0-11860 {}} {130 0 0 0-11859 {}} {130 0 0 0-11857 {}} {130 0 0 0-11856 {}} {130 0 0 0-11855 {}} {130 0 0 0-11854 {}} {130 0 0 0-11853 {}} {130 0 0 0-11852 {}} {130 0 0 0-11850 {}} {130 0 0 0-11849 {}} {130 0 0 0-11848 {}} {130 0 0 0-11847 {}} {130 0 0 0-11846 {}} {130 0 0 0-11845 {}} {130 0 0 0-11844 {}} {130 0 0 0-11843 {}} {130 0 0 0-11842 {}} {130 0 0 0-11841 {}} {130 0 0 0-11840 {}} {130 0 0 0-11839 {}} {130 0 0 0-11838 {}} {130 0 0 0-11837 {}} {130 0 0 0-11836 {}} {130 0 0 0-11835 {}} {130 0 0 0-11834 {}} {130 0 0 0-11833 {}} {130 0 0 0-11832 {}}} SUCCS {{129 0 0 0-11872 {}}} CYCLES {}}
set a(0-11872) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#12.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11099 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-11872 {}} {129 0 0 0-11871 {}} {258 0 0 0-11869 {}} {256 0 0 0-11867 {}} {256 0 0 0-11844 {}} {256 0 0 0-11832 {}}} SUCCS {{774 0 0 0-11832 {}} {774 0 0 0-11844 {}} {774 0 0 0-11867 {}} {772 0 0 0-11872 {}}} CYCLES {}}
set a(0-11099) {CHI {0-11832 0-11833 0-11834 0-11835 0-11836 0-11837 0-11838 0-11839 0-11840 0-11841 0-11842 0-11843 0-11844 0-11845 0-11846 0-11847 0-11848 0-11849 0-11850 0-11851 0-11852 0-11853 0-11854 0-11855 0-11856 0-11857 0-11858 0-11859 0-11860 0-11861 0-11862 0-11863 0-11864 0-11865 0-11866 0-11867 0-11868 0-11869 0-11870 0-11871 0-11872} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-12:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-800 LOC {14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-11831 {}} {258 0 0 0-11830 {}} {258 0 0 0-11829 {}} {130 0 0 0-11828 {}} {130 0 0 0-11827 {}} {130 0 0 0-11826 {}} {130 0 0 0-11825 {}} {64 0 0 0-11824 {}} {64 0 0 0-11098 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-11831 {}} {131 0 0 0-11873 {}} {130 0 0 0-11874 {}} {130 0 0 0-11875 {}} {130 0 0 0-11876 {}} {130 0 0 0-11877 {}} {130 0 0 0-11878 {}} {130 0 0 0-11879 {}} {130 0 0 0-11880 {}} {130 0 0 0-11881 {}} {130 0 0 0-11882 {}} {64 0 0 0-11100 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11873) {AREA_SCORE {} NAME COMP_LOOP-13:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-801 LOC {14 1.0 15 0.86125 15 0.86125 15 0.86125} PREDS {{131 0 0 0-11099 {}}} SUCCS {{259 0 0 0-11874 {}} {130 0 0 0-11882 {}}} CYCLES {}}
set a(0-11874) {AREA_SCORE {} NAME COMP_LOOP-13:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-802 LOC {14 1.0 15 0.86125 15 0.86125 15 0.86125} PREDS {{259 0 0 0-11873 {}} {130 0 0 0-11099 {}}} SUCCS {{259 0 0 0-11875 {}} {130 0 0 0-11882 {}}} CYCLES {}}
set a(0-11875) {AREA_SCORE {} NAME COMP_LOOP-13:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-803 LOC {14 1.0 15 0.86125 15 0.86125 15 0.86125} PREDS {{259 0 0 0-11874 {}} {130 0 0 0-11099 {}}} SUCCS {{258 0 0 0-11879 {}} {130 0 0 0-11882 {}}} CYCLES {}}
set a(0-11876) {AREA_SCORE {} NAME COMP_LOOP:k:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-804 LOC {14 1.0 15 0.0 15 0.0 15 0.0 15 0.86125} PREDS {{130 0 0 0-11099 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11877 {}} {130 0 0 0-11882 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11877) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#48 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-805 LOC {14 1.0 15 0.0 15 0.0 15 0.86125} PREDS {{259 0 0 0-11876 {}} {130 0 0 0-11099 {}}} SUCCS {{259 0 0 0-11878 {}} {130 0 0 0-11882 {}}} CYCLES {}}
set a(0-11878) {AREA_SCORE {} NAME COMP_LOOP:conc#36 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-806 LOC {14 1.0 15 0.86125 15 0.86125 15 0.86125} PREDS {{259 0 0 0-11877 {}} {130 0 0 0-11099 {}}} SUCCS {{259 0 0 0-11879 {}} {130 0 0 0-11882 {}}} CYCLES {}}
set a(0-11879) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-13:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-807 LOC {15 0.0 15 0.86125 15 0.86125 15 0.999999875 15 0.999999875} PREDS {{259 0 0 0-11878 {}} {258 0 0 0-11875 {}} {130 0 0 0-11099 {}}} SUCCS {{259 0 0 0-11880 {}} {130 0 0 0-11882 {}}} CYCLES {}}
set a(0-11880) {AREA_SCORE {} NAME COMP_LOOP-13:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-808 LOC {15 0.13874999999999998 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-11879 {}} {130 0 0 0-11099 {}}} SUCCS {{259 0 0 0-11881 {}} {130 0 0 0-11882 {}}} CYCLES {}}
set a(0-11881) {AREA_SCORE {} NAME COMP_LOOP-13:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-809 LOC {15 0.13874999999999998 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-11880 {}} {130 0 0 0-11099 {}}} SUCCS {{259 0 0 0-11882 {}}} CYCLES {}}
set a(0-11882) {AREA_SCORE {} NAME COMP_LOOP-13:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-810 LOC {15 0.13874999999999998 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-11881 {}} {130 0 0 0-11880 {}} {130 0 0 0-11879 {}} {130 0 0 0-11878 {}} {130 0 0 0-11877 {}} {130 0 0 0-11876 {}} {130 0 0 0-11875 {}} {130 0 0 0-11874 {}} {130 0 0 0-11873 {}} {130 0 0 0-11099 {}}} SUCCS {{128 0 0 0-11891 {}} {64 0 0 0-11100 {}}} CYCLES {}}
set a(0-11883) {AREA_SCORE {} NAME COMP_LOOP:k:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-811 LOC {0 1.0 13 0.0 13 0.0 13 0.0 13 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11884 {}} {130 0 0 0-11100 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11884) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#49 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-812 LOC {0 1.0 13 0.0 13 0.0 13 0.51615785} PREDS {{259 0 0 0-11883 {}}} SUCCS {{259 0 0 0-11885 {}} {130 0 0 0-11100 {}}} CYCLES {}}
set a(0-11885) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#12 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-813 LOC {0 1.0 13 0.51615785 13 0.51615785 13 0.51615785} PREDS {{259 0 0 0-11884 {}}} SUCCS {{259 0 0 0-11886 {}} {130 0 0 0-11100 {}}} CYCLES {}}
set a(0-11886) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-13:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-814 LOC {1 0.18687499999999999 13 0.51615785 13 0.51615785 13 0.9999998935000001 13 0.9999998935000001} PREDS {{259 0 0 0-11885 {}} {258 0 0 0-11385 {}}} SUCCS {{259 0 0 0-11887 {}} {258 0 0 0-11889 {}} {130 0 0 0-11100 {}}} CYCLES {}}
set a(0-11887) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#68 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-815 LOC {1 0.67071715 14 0.46875 14 0.46875 14 0.46875} PREDS {{259 0 0 0-11886 {}}} SUCCS {{259 0 3.750 0-11888 {}} {130 0 0 0-11100 {}}} CYCLES {}}
set a(0-11888) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-816 LOC {2 1.0 14 0.95 14 1.0 15 0.2999998749999999 15 0.2999998749999999} PREDS {{259 0 3.750 0-11887 {}}} SUCCS {{258 0 0 0-11100 {}}} CYCLES {}}
set a(0-11889) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#6 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-817 LOC {1 0.67071715 14 0.46875 14 0.46875 14 0.46875} PREDS {{258 0 0 0-11886 {}}} SUCCS {{259 0 3.750 0-11890 {}} {130 0 0 0-11100 {}}} CYCLES {}}
set a(0-11890) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-818 LOC {2 1.0 14 0.95 14 1.0 15 0.2999998749999999 15 0.2999998749999999} PREDS {{259 0 3.750 0-11889 {}}} SUCCS {{258 0 0 0-11100 {}}} CYCLES {}}
set a(0-11891) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-819 LOC {15 0.0 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{128 0 0 0-11882 {}} {772 0 0 0-11100 {}}} SUCCS {{259 0 0 0-11100 {}}} CYCLES {}}
set a(0-11892) {AREA_SCORE {} NAME VEC_LOOP:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-820 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{774 0 0 0-11938 {}}} SUCCS {{259 0 0 0-11893 {}} {130 0 0 0-11937 {}} {256 0 0 0-11938 {}}} CYCLES {}}
set a(0-11893) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#13)(13-2) TYPE READSLICE PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-821 LOC {0 1.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{259 0 0 0-11892 {}}} SUCCS {{258 0 0 0-11897 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11894) {AREA_SCORE {} NAME COMP_LOOP:k:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-822 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {} SUCCS {{259 0 0 0-11895 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11895) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#50 TYPE READSLICE PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-823 LOC {0 1.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{259 0 0 0-11894 {}}} SUCCS {{259 0 0 0-11896 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11896) {AREA_SCORE {} NAME VEC_LOOP:conc#24 TYPE CONCATENATE PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-824 LOC {0 1.0 1 0.866875 1 0.866875 2 0.24187504999999998} PREDS {{259 0 0 0-11895 {}}} SUCCS {{259 0 0 0-11897 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11897) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 2 NAME VEC_LOOP:acc#16 TYPE ACCU DELAY {1.07 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-825 LOC {1 0.0 1 0.866875 1 0.866875 1 0.999999875 2 0.374999925} PREDS {{259 0 0 0-11896 {}} {258 0 0 0-11893 {}}} SUCCS {{258 0 0 0-11900 {}} {258 0 0 0-11918 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11898) {AREA_SCORE {} NAME VEC_LOOP:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-826 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-11938 {}}} SUCCS {{259 0 0 0-11899 {}} {130 0 0 0-11937 {}} {256 0 0 0-11938 {}}} CYCLES {}}
set a(0-11899) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#13)(1-0)#1 TYPE READSLICE PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-827 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-11898 {}}} SUCCS {{259 0 0 0-11900 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11900) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-828 LOC {1 0.133125 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-11899 {}} {258 0 0 0-11897 {}}} SUCCS {{259 0 4.500 0-11901 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11901) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-829 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11900 {}} {774 0 4.500 0-11932 {}} {774 0 4.500 0-11919 {}}} SUCCS {{258 0 0 0-11911 {}} {256 0 0 0-11919 {}} {258 0 0 0-11921 {}} {256 0 0 0-11932 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11902) {AREA_SCORE {} NAME COMP_LOOP:k:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-830 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11903 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11903) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#51 TYPE READSLICE PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-831 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-11902 {}}} SUCCS {{259 0 0 0-11904 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11904) {AREA_SCORE {} NAME VEC_LOOP:conc#25 TYPE CONCATENATE PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-832 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-11903 {}}} SUCCS {{258 0 0 0-11906 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11905) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-833 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11906 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11906) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#38 TYPE ACCU DELAY {1.09 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-834 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-11905 {}} {258 0 0 0-11904 {}}} SUCCS {{258 0 0 0-11909 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11907) {AREA_SCORE {} NAME VEC_LOOP:j:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-835 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11938 {}}} SUCCS {{259 0 0 0-11908 {}} {130 0 0 0-11937 {}} {256 0 0 0-11938 {}}} CYCLES {}}
set a(0-11908) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-836 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11907 {}}} SUCCS {{259 0 0 0-11909 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11909) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-13:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-837 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-11908 {}} {258 0 0 0-11906 {}}} SUCCS {{259 0 4.500 0-11910 {}} {258 0 4.500 0-11932 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11910) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-838 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11909 {}} {774 0 4.500 0-11932 {}} {774 0 4.500 0-11919 {}}} SUCCS {{259 0 0 0-11911 {}} {256 0 0 0-11919 {}} {258 0 0 0-11920 {}} {256 0 0 0-11932 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11911) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-13:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-839 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-11910 {}} {258 0 0 0-11901 {}}} SUCCS {{259 0 0 0-11912 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11912) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.base TYPE {C-CORE PORT} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-840 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-11911 {}} {128 0 0 0-11914 {}}} SUCCS {{258 0 0 0-11914 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11913) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.m TYPE {C-CORE PORT} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-841 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-11914 {}}} SUCCS {{259 0 0 0-11914 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11914) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-13:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-842 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-11913 {}} {258 0 0 0-11912 {}}} SUCCS {{128 0 0 0-11912 {}} {128 0 0 0-11913 {}} {259 0 0 0-11915 {}}} CYCLES {}}
set a(0-11915) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.return TYPE {C-CORE PORT} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-843 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11914 {}}} SUCCS {{258 0 4.500 0-11919 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11916) {AREA_SCORE {} NAME VEC_LOOP:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-844 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-11938 {}}} SUCCS {{259 0 0 0-11917 {}} {130 0 0 0-11937 {}} {256 0 0 0-11938 {}}} CYCLES {}}
set a(0-11917) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#13)(1-0) TYPE READSLICE PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-845 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-11916 {}}} SUCCS {{259 0 0 0-11918 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11918) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-846 LOC {1 0.133125 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11917 {}} {258 0 0 0-11897 {}}} SUCCS {{259 0 4.500 0-11919 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11919) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#24 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-847 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-11919 {}} {259 0 4.500 0-11918 {}} {258 0 4.500 0-11915 {}} {256 0 0 0-11910 {}} {256 0 0 0-11901 {}} {774 0 0 0-11932 {}}} SUCCS {{774 0 4.500 0-11901 {}} {774 0 4.500 0-11910 {}} {774 0 0 0-11919 {}} {258 0 0 0-11932 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11920) {AREA_SCORE {} NAME COMP_LOOP-13:factor2:not TYPE NOT PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-848 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-11910 {}}} SUCCS {{259 0 0 0-11921 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11921) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-13:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-849 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-11920 {}} {258 0 0 0-11901 {}}} SUCCS {{259 0 0 0-11922 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11922) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-850 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-11921 {}} {128 0 0 0-11924 {}}} SUCCS {{258 0 0 0-11924 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11923) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-851 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-11924 {}}} SUCCS {{259 0 0 0-11924 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11924) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-13:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-852 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-11923 {}} {258 0 0 0-11922 {}}} SUCCS {{128 0 0 0-11922 {}} {128 0 0 0-11923 {}} {259 0 0 0-11925 {}}} CYCLES {}}
set a(0-11925) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-853 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11924 {}}} SUCCS {{259 0 0 0-11926 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11926) {AREA_SCORE {} NAME COMP_LOOP-13:mult.x TYPE {C-CORE PORT} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-854 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11925 {}} {128 0 0 0-11930 {}}} SUCCS {{258 0 0 0-11930 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11927) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y TYPE {C-CORE PORT} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-855 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11930 {}}} SUCCS {{258 0 0 0-11930 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11928) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y_ TYPE {C-CORE PORT} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-856 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11930 {}}} SUCCS {{258 0 0 0-11930 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11929) {AREA_SCORE {} NAME COMP_LOOP-13:mult.p TYPE {C-CORE PORT} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-857 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11930 {}}} SUCCS {{259 0 0 0-11930 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11930) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-13:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-858 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-11929 {}} {258 0 0 0-11928 {}} {258 0 0 0-11927 {}} {258 0 0 0-11926 {}}} SUCCS {{128 0 0 0-11926 {}} {128 0 0 0-11927 {}} {128 0 0 0-11928 {}} {128 0 0 0-11929 {}} {259 0 0 0-11931 {}}} CYCLES {}}
set a(0-11931) {AREA_SCORE {} NAME COMP_LOOP-13:mult.return TYPE {C-CORE PORT} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-859 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-11930 {}}} SUCCS {{259 0 4.500 0-11932 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11932) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#25 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-860 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-11932 {}} {259 0 4.500 0-11931 {}} {258 0 0 0-11919 {}} {256 0 0 0-11910 {}} {258 0 4.500 0-11909 {}} {256 0 0 0-11901 {}}} SUCCS {{774 0 4.500 0-11901 {}} {774 0 4.500 0-11910 {}} {774 0 0 0-11919 {}} {774 0 0 0-11932 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11933) {AREA_SCORE {} NAME VEC_LOOP:j:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-861 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-11938 {}}} SUCCS {{259 0 0 0-11934 {}} {130 0 0 0-11937 {}} {256 0 0 0-11938 {}}} CYCLES {}}
set a(0-11934) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-862 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-11933 {}}} SUCCS {{259 0 0 0-11935 {}} {130 0 0 0-11937 {}}} CYCLES {}}
set a(0-11935) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-13:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-863 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-11934 {}}} SUCCS {{259 0 0 0-11936 {}} {130 0 0 0-11937 {}} {258 0 0 0-11938 {}}} CYCLES {}}
set a(0-11936) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-864 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11935 {}}} SUCCS {{259 0 0 0-11937 {}}} CYCLES {}}
set a(0-11937) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11100 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-865 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11936 {}} {130 0 0 0-11935 {}} {130 0 0 0-11934 {}} {130 0 0 0-11933 {}} {130 0 0 0-11932 {}} {130 0 0 0-11931 {}} {130 0 0 0-11929 {}} {130 0 0 0-11928 {}} {130 0 0 0-11927 {}} {130 0 0 0-11926 {}} {130 0 0 0-11925 {}} {130 0 0 0-11923 {}} {130 0 0 0-11922 {}} {130 0 0 0-11921 {}} {130 0 0 0-11920 {}} {130 0 0 0-11919 {}} {130 0 0 0-11918 {}} {130 0 0 0-11917 {}} {130 0 0 0-11916 {}} {130 0 0 0-11915 {}} {130 0 0 0-11913 {}} {130 0 0 0-11912 {}} {130 0 0 0-11911 {}} {130 0 0 0-11910 {}} {130 0 0 0-11909 {}} {130 0 0 0-11908 {}} {130 0 0 0-11907 {}} {130 0 0 0-11906 {}} {130 0 0 0-11905 {}} {130 0 0 0-11904 {}} {130 0 0 0-11903 {}} {130 0 0 0-11902 {}} {130 0 0 0-11901 {}} {130 0 0 0-11900 {}} {130 0 0 0-11899 {}} {130 0 0 0-11898 {}} {130 0 0 0-11897 {}} {130 0 0 0-11896 {}} {130 0 0 0-11895 {}} {130 0 0 0-11894 {}} {130 0 0 0-11893 {}} {130 0 0 0-11892 {}}} SUCCS {{129 0 0 0-11938 {}}} CYCLES {}}
set a(0-11938) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#13.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11100 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-11938 {}} {129 0 0 0-11937 {}} {258 0 0 0-11935 {}} {256 0 0 0-11933 {}} {256 0 0 0-11916 {}} {256 0 0 0-11907 {}} {256 0 0 0-11898 {}} {256 0 0 0-11892 {}}} SUCCS {{774 0 0 0-11892 {}} {774 0 0 0-11898 {}} {774 0 0 0-11907 {}} {774 0 0 0-11916 {}} {774 0 0 0-11933 {}} {772 0 0 0-11938 {}}} CYCLES {}}
set a(0-11100) {CHI {0-11892 0-11893 0-11894 0-11895 0-11896 0-11897 0-11898 0-11899 0-11900 0-11901 0-11902 0-11903 0-11904 0-11905 0-11906 0-11907 0-11908 0-11909 0-11910 0-11911 0-11912 0-11913 0-11914 0-11915 0-11916 0-11917 0-11918 0-11919 0-11920 0-11921 0-11922 0-11923 0-11924 0-11925 0-11926 0-11927 0-11928 0-11929 0-11930 0-11931 0-11932 0-11933 0-11934 0-11935 0-11936 0-11937 0-11938} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-13:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-866 LOC {15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-11891 {}} {258 0 0 0-11890 {}} {130 0 0 0-11889 {}} {258 0 0 0-11888 {}} {130 0 0 0-11887 {}} {130 0 0 0-11886 {}} {130 0 0 0-11885 {}} {130 0 0 0-11884 {}} {130 0 0 0-11883 {}} {64 0 0 0-11882 {}} {64 0 0 0-11099 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-11891 {}} {131 0 0 0-11939 {}} {130 0 0 0-11940 {}} {130 0 0 0-11941 {}} {130 0 0 0-11942 {}} {130 0 0 0-11943 {}} {130 0 0 0-11944 {}} {130 0 0 0-11945 {}} {130 0 0 0-11946 {}} {130 0 0 0-11947 {}} {130 0 0 0-11948 {}} {64 0 0 0-11101 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11939) {AREA_SCORE {} NAME COMP_LOOP-14:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-867 LOC {15 1.0 16 0.86125 16 0.86125 16 0.86125} PREDS {{131 0 0 0-11100 {}}} SUCCS {{259 0 0 0-11940 {}} {130 0 0 0-11948 {}}} CYCLES {}}
set a(0-11940) {AREA_SCORE {} NAME COMP_LOOP-14:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-868 LOC {15 1.0 16 0.86125 16 0.86125 16 0.86125} PREDS {{259 0 0 0-11939 {}} {130 0 0 0-11100 {}}} SUCCS {{259 0 0 0-11941 {}} {130 0 0 0-11948 {}}} CYCLES {}}
set a(0-11941) {AREA_SCORE {} NAME COMP_LOOP-14:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-869 LOC {15 1.0 16 0.86125 16 0.86125 16 0.86125} PREDS {{259 0 0 0-11940 {}} {130 0 0 0-11100 {}}} SUCCS {{258 0 0 0-11945 {}} {130 0 0 0-11948 {}}} CYCLES {}}
set a(0-11942) {AREA_SCORE {} NAME COMP_LOOP:k:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-870 LOC {15 1.0 16 0.0 16 0.0 16 0.0 16 0.86125} PREDS {{130 0 0 0-11100 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11943 {}} {130 0 0 0-11948 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11943) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#52 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-871 LOC {15 1.0 16 0.0 16 0.0 16 0.86125} PREDS {{259 0 0 0-11942 {}} {130 0 0 0-11100 {}}} SUCCS {{259 0 0 0-11944 {}} {130 0 0 0-11948 {}}} CYCLES {}}
set a(0-11944) {AREA_SCORE {} NAME COMP_LOOP:conc#39 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-872 LOC {15 1.0 16 0.86125 16 0.86125 16 0.86125} PREDS {{259 0 0 0-11943 {}} {130 0 0 0-11100 {}}} SUCCS {{259 0 0 0-11945 {}} {130 0 0 0-11948 {}}} CYCLES {}}
set a(0-11945) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-14:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-873 LOC {16 0.0 16 0.86125 16 0.86125 16 0.999999875 16 0.999999875} PREDS {{259 0 0 0-11944 {}} {258 0 0 0-11941 {}} {130 0 0 0-11100 {}}} SUCCS {{259 0 0 0-11946 {}} {130 0 0 0-11948 {}}} CYCLES {}}
set a(0-11946) {AREA_SCORE {} NAME COMP_LOOP-14:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-874 LOC {16 0.13874999999999998 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-11945 {}} {130 0 0 0-11100 {}}} SUCCS {{259 0 0 0-11947 {}} {130 0 0 0-11948 {}}} CYCLES {}}
set a(0-11947) {AREA_SCORE {} NAME COMP_LOOP-14:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-875 LOC {16 0.13874999999999998 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-11946 {}} {130 0 0 0-11100 {}}} SUCCS {{259 0 0 0-11948 {}}} CYCLES {}}
set a(0-11948) {AREA_SCORE {} NAME COMP_LOOP-14:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-876 LOC {16 0.13874999999999998 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-11947 {}} {130 0 0 0-11946 {}} {130 0 0 0-11945 {}} {130 0 0 0-11944 {}} {130 0 0 0-11943 {}} {130 0 0 0-11942 {}} {130 0 0 0-11941 {}} {130 0 0 0-11940 {}} {130 0 0 0-11939 {}} {130 0 0 0-11100 {}}} SUCCS {{128 0 0 0-11955 {}} {64 0 0 0-11101 {}}} CYCLES {}}
set a(0-11949) {AREA_SCORE {} NAME COMP_LOOP:k:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-877 LOC {0 1.0 14 0.0 14 0.0 14 0.0 14 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-11950 {}} {130 0 0 0-11101 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11950) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#53 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-878 LOC {0 1.0 14 0.0 14 0.0 14 0.51615785} PREDS {{259 0 0 0-11949 {}}} SUCCS {{259 0 0 0-11951 {}} {130 0 0 0-11101 {}}} CYCLES {}}
set a(0-11951) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#13 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-879 LOC {0 1.0 14 0.51615785 14 0.51615785 14 0.51615785} PREDS {{259 0 0 0-11950 {}}} SUCCS {{259 0 0 0-11952 {}} {130 0 0 0-11101 {}}} CYCLES {}}
set a(0-11952) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-14:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-880 LOC {1 0.18687499999999999 14 0.51615785 14 0.51615785 14 0.9999998935000001 14 0.9999998935000001} PREDS {{259 0 0 0-11951 {}} {258 0 0 0-11201 {}}} SUCCS {{259 0 3.750 0-11953 {}} {258 0 3.750 0-11954 {}} {130 0 0 0-11101 {}}} CYCLES {}}
set a(0-11953) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-881 LOC {2 1.0 15 0.95 15 1.0 16 0.2999998749999999 16 0.2999998749999999} PREDS {{259 0 3.750 0-11952 {}}} SUCCS {{258 0 0 0-11101 {}}} CYCLES {}}
set a(0-11954) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-882 LOC {2 1.0 15 0.95 15 1.0 16 0.2999998749999999 16 0.2999998749999999} PREDS {{258 0 3.750 0-11952 {}}} SUCCS {{258 0 0 0-11101 {}}} CYCLES {}}
set a(0-11955) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-883 LOC {16 0.0 16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{128 0 0 0-11948 {}} {772 0 0 0-11101 {}}} SUCCS {{259 0 0 0-11101 {}}} CYCLES {}}
set a(0-11956) {AREA_SCORE {} NAME VEC_LOOP:j:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-884 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11996 {}}} SUCCS {{259 0 0 0-11957 {}} {130 0 0 0-11995 {}} {256 0 0 0-11996 {}}} CYCLES {}}
set a(0-11957) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-885 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11956 {}}} SUCCS {{258 0 0 0-11961 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11958) {AREA_SCORE {} NAME COMP_LOOP:k:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-886 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-11959 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11959) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#54 TYPE READSLICE PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-887 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11958 {}}} SUCCS {{259 0 0 0-11960 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11960) {AREA_SCORE {} NAME VEC_LOOP:conc#26 TYPE CONCATENATE PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-888 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-11959 {}}} SUCCS {{259 0 0 0-11961 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11961) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-889 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-11960 {}} {258 0 0 0-11957 {}}} SUCCS {{259 0 4.500 0-11962 {}} {258 0 4.500 0-11977 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11962) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-890 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11961 {}} {774 0 4.500 0-11990 {}} {774 0 4.500 0-11977 {}}} SUCCS {{258 0 0 0-11972 {}} {256 0 0 0-11977 {}} {258 0 0 0-11979 {}} {256 0 0 0-11990 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11963) {AREA_SCORE {} NAME COMP_LOOP:k:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-891 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11964 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11964) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#55 TYPE READSLICE PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-892 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-11963 {}}} SUCCS {{259 0 0 0-11965 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11965) {AREA_SCORE {} NAME VEC_LOOP:conc#27 TYPE CONCATENATE PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-893 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-11964 {}}} SUCCS {{258 0 0 0-11967 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11966) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-894 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-11967 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11967) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#39 TYPE ACCU DELAY {1.09 ns} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-895 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-11966 {}} {258 0 0 0-11965 {}}} SUCCS {{258 0 0 0-11970 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11968) {AREA_SCORE {} NAME VEC_LOOP:j:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-896 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-11996 {}}} SUCCS {{259 0 0 0-11969 {}} {130 0 0 0-11995 {}} {256 0 0 0-11996 {}}} CYCLES {}}
set a(0-11969) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-897 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-11968 {}}} SUCCS {{259 0 0 0-11970 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11970) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-898 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-11969 {}} {258 0 0 0-11967 {}}} SUCCS {{259 0 4.500 0-11971 {}} {258 0 4.500 0-11990 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11971) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-899 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-11970 {}} {774 0 4.500 0-11990 {}} {774 0 4.500 0-11977 {}}} SUCCS {{259 0 0 0-11972 {}} {256 0 0 0-11977 {}} {258 0 0 0-11978 {}} {256 0 0 0-11990 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11972) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-14:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-900 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-11971 {}} {258 0 0 0-11962 {}}} SUCCS {{259 0 0 0-11973 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11973) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.base TYPE {C-CORE PORT} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-901 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-11972 {}} {128 0 0 0-11975 {}}} SUCCS {{258 0 0 0-11975 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11974) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.m TYPE {C-CORE PORT} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-902 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-11975 {}}} SUCCS {{259 0 0 0-11975 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11975) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-14:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-903 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-11974 {}} {258 0 0 0-11973 {}}} SUCCS {{128 0 0 0-11973 {}} {128 0 0 0-11974 {}} {259 0 0 0-11976 {}}} CYCLES {}}
set a(0-11976) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.return TYPE {C-CORE PORT} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-904 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-11975 {}}} SUCCS {{259 0 4.500 0-11977 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11977) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#26 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-905 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-11977 {}} {259 0 4.500 0-11976 {}} {256 0 0 0-11971 {}} {256 0 0 0-11962 {}} {258 0 4.500 0-11961 {}} {774 0 0 0-11990 {}}} SUCCS {{774 0 4.500 0-11962 {}} {774 0 4.500 0-11971 {}} {774 0 0 0-11977 {}} {258 0 0 0-11990 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11978) {AREA_SCORE {} NAME COMP_LOOP-14:factor2:not TYPE NOT PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-906 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-11971 {}}} SUCCS {{259 0 0 0-11979 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11979) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-14:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-907 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-11978 {}} {258 0 0 0-11962 {}}} SUCCS {{259 0 0 0-11980 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11980) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-908 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-11979 {}} {128 0 0 0-11982 {}}} SUCCS {{258 0 0 0-11982 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11981) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-909 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-11982 {}}} SUCCS {{259 0 0 0-11982 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11982) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-14:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-910 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-11981 {}} {258 0 0 0-11980 {}}} SUCCS {{128 0 0 0-11980 {}} {128 0 0 0-11981 {}} {259 0 0 0-11983 {}}} CYCLES {}}
set a(0-11983) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-911 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11982 {}}} SUCCS {{259 0 0 0-11984 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11984) {AREA_SCORE {} NAME COMP_LOOP-14:mult.x TYPE {C-CORE PORT} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-912 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-11983 {}} {128 0 0 0-11988 {}}} SUCCS {{258 0 0 0-11988 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11985) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y TYPE {C-CORE PORT} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-913 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11988 {}}} SUCCS {{258 0 0 0-11988 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11986) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y_ TYPE {C-CORE PORT} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-914 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11988 {}}} SUCCS {{258 0 0 0-11988 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11987) {AREA_SCORE {} NAME COMP_LOOP-14:mult.p TYPE {C-CORE PORT} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-915 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-11988 {}}} SUCCS {{259 0 0 0-11988 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11988) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-14:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-916 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-11987 {}} {258 0 0 0-11986 {}} {258 0 0 0-11985 {}} {258 0 0 0-11984 {}}} SUCCS {{128 0 0 0-11984 {}} {128 0 0 0-11985 {}} {128 0 0 0-11986 {}} {128 0 0 0-11987 {}} {259 0 0 0-11989 {}}} CYCLES {}}
set a(0-11989) {AREA_SCORE {} NAME COMP_LOOP-14:mult.return TYPE {C-CORE PORT} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-917 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-11988 {}}} SUCCS {{259 0 4.500 0-11990 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11990) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#27 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-918 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-11990 {}} {259 0 4.500 0-11989 {}} {258 0 0 0-11977 {}} {256 0 0 0-11971 {}} {258 0 4.500 0-11970 {}} {256 0 0 0-11962 {}}} SUCCS {{774 0 4.500 0-11962 {}} {774 0 4.500 0-11971 {}} {774 0 0 0-11977 {}} {774 0 0 0-11990 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11991) {AREA_SCORE {} NAME VEC_LOOP:j:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-919 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-11996 {}}} SUCCS {{259 0 0 0-11992 {}} {130 0 0 0-11995 {}} {256 0 0 0-11996 {}}} CYCLES {}}
set a(0-11992) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-920 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-11991 {}}} SUCCS {{259 0 0 0-11993 {}} {130 0 0 0-11995 {}}} CYCLES {}}
set a(0-11993) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-14:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-921 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-11992 {}}} SUCCS {{259 0 0 0-11994 {}} {130 0 0 0-11995 {}} {258 0 0 0-11996 {}}} CYCLES {}}
set a(0-11994) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-922 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11993 {}}} SUCCS {{259 0 0 0-11995 {}}} CYCLES {}}
set a(0-11995) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11101 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-923 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-11994 {}} {130 0 0 0-11993 {}} {130 0 0 0-11992 {}} {130 0 0 0-11991 {}} {130 0 0 0-11990 {}} {130 0 0 0-11989 {}} {130 0 0 0-11987 {}} {130 0 0 0-11986 {}} {130 0 0 0-11985 {}} {130 0 0 0-11984 {}} {130 0 0 0-11983 {}} {130 0 0 0-11981 {}} {130 0 0 0-11980 {}} {130 0 0 0-11979 {}} {130 0 0 0-11978 {}} {130 0 0 0-11977 {}} {130 0 0 0-11976 {}} {130 0 0 0-11974 {}} {130 0 0 0-11973 {}} {130 0 0 0-11972 {}} {130 0 0 0-11971 {}} {130 0 0 0-11970 {}} {130 0 0 0-11969 {}} {130 0 0 0-11968 {}} {130 0 0 0-11967 {}} {130 0 0 0-11966 {}} {130 0 0 0-11965 {}} {130 0 0 0-11964 {}} {130 0 0 0-11963 {}} {130 0 0 0-11962 {}} {130 0 0 0-11961 {}} {130 0 0 0-11960 {}} {130 0 0 0-11959 {}} {130 0 0 0-11958 {}} {130 0 0 0-11957 {}} {130 0 0 0-11956 {}}} SUCCS {{129 0 0 0-11996 {}}} CYCLES {}}
set a(0-11996) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#14.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11101 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-11996 {}} {129 0 0 0-11995 {}} {258 0 0 0-11993 {}} {256 0 0 0-11991 {}} {256 0 0 0-11968 {}} {256 0 0 0-11956 {}}} SUCCS {{774 0 0 0-11956 {}} {774 0 0 0-11968 {}} {774 0 0 0-11991 {}} {772 0 0 0-11996 {}}} CYCLES {}}
set a(0-11101) {CHI {0-11956 0-11957 0-11958 0-11959 0-11960 0-11961 0-11962 0-11963 0-11964 0-11965 0-11966 0-11967 0-11968 0-11969 0-11970 0-11971 0-11972 0-11973 0-11974 0-11975 0-11976 0-11977 0-11978 0-11979 0-11980 0-11981 0-11982 0-11983 0-11984 0-11985 0-11986 0-11987 0-11988 0-11989 0-11990 0-11991 0-11992 0-11993 0-11994 0-11995 0-11996} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-14:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-924 LOC {16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-11955 {}} {258 0 0 0-11954 {}} {258 0 0 0-11953 {}} {130 0 0 0-11952 {}} {130 0 0 0-11951 {}} {130 0 0 0-11950 {}} {130 0 0 0-11949 {}} {64 0 0 0-11948 {}} {64 0 0 0-11100 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-11955 {}} {131 0 0 0-11997 {}} {130 0 0 0-11998 {}} {130 0 0 0-11999 {}} {130 0 0 0-12000 {}} {130 0 0 0-12001 {}} {130 0 0 0-12002 {}} {130 0 0 0-12003 {}} {130 0 0 0-12004 {}} {130 0 0 0-12005 {}} {130 0 0 0-12006 {}} {64 0 0 0-11102 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-11997) {AREA_SCORE {} NAME COMP_LOOP-15:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-925 LOC {16 1.0 17 0.86125 17 0.86125 17 0.86125} PREDS {{131 0 0 0-11101 {}}} SUCCS {{259 0 0 0-11998 {}} {130 0 0 0-12006 {}}} CYCLES {}}
set a(0-11998) {AREA_SCORE {} NAME COMP_LOOP-15:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-926 LOC {16 1.0 17 0.86125 17 0.86125 17 0.86125} PREDS {{259 0 0 0-11997 {}} {130 0 0 0-11101 {}}} SUCCS {{259 0 0 0-11999 {}} {130 0 0 0-12006 {}}} CYCLES {}}
set a(0-11999) {AREA_SCORE {} NAME COMP_LOOP-15:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-927 LOC {16 1.0 17 0.86125 17 0.86125 17 0.86125} PREDS {{259 0 0 0-11998 {}} {130 0 0 0-11101 {}}} SUCCS {{258 0 0 0-12003 {}} {130 0 0 0-12006 {}}} CYCLES {}}
set a(0-12000) {AREA_SCORE {} NAME COMP_LOOP:k:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-928 LOC {16 1.0 17 0.0 17 0.0 17 0.0 17 0.86125} PREDS {{130 0 0 0-11101 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12001 {}} {130 0 0 0-12006 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12001) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#56 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-929 LOC {16 1.0 17 0.0 17 0.0 17 0.86125} PREDS {{259 0 0 0-12000 {}} {130 0 0 0-11101 {}}} SUCCS {{259 0 0 0-12002 {}} {130 0 0 0-12006 {}}} CYCLES {}}
set a(0-12002) {AREA_SCORE {} NAME COMP_LOOP:conc#42 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-930 LOC {16 1.0 17 0.86125 17 0.86125 17 0.86125} PREDS {{259 0 0 0-12001 {}} {130 0 0 0-11101 {}}} SUCCS {{259 0 0 0-12003 {}} {130 0 0 0-12006 {}}} CYCLES {}}
set a(0-12003) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-15:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-931 LOC {17 0.0 17 0.86125 17 0.86125 17 0.999999875 17 0.999999875} PREDS {{259 0 0 0-12002 {}} {258 0 0 0-11999 {}} {130 0 0 0-11101 {}}} SUCCS {{259 0 0 0-12004 {}} {130 0 0 0-12006 {}}} CYCLES {}}
set a(0-12004) {AREA_SCORE {} NAME COMP_LOOP-15:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-932 LOC {17 0.13874999999999998 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-12003 {}} {130 0 0 0-11101 {}}} SUCCS {{259 0 0 0-12005 {}} {130 0 0 0-12006 {}}} CYCLES {}}
set a(0-12005) {AREA_SCORE {} NAME COMP_LOOP-15:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-933 LOC {17 0.13874999999999998 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-12004 {}} {130 0 0 0-11101 {}}} SUCCS {{259 0 0 0-12006 {}}} CYCLES {}}
set a(0-12006) {AREA_SCORE {} NAME COMP_LOOP-15:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-934 LOC {17 0.13874999999999998 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-12005 {}} {130 0 0 0-12004 {}} {130 0 0 0-12003 {}} {130 0 0 0-12002 {}} {130 0 0 0-12001 {}} {130 0 0 0-12000 {}} {130 0 0 0-11999 {}} {130 0 0 0-11998 {}} {130 0 0 0-11997 {}} {130 0 0 0-11101 {}}} SUCCS {{128 0 0 0-12015 {}} {64 0 0 0-11102 {}}} CYCLES {}}
set a(0-12007) {AREA_SCORE {} NAME COMP_LOOP:k:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-935 LOC {0 1.0 15 0.0 15 0.0 15 0.0 15 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12008 {}} {130 0 0 0-11102 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12008) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#57 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-936 LOC {0 1.0 15 0.0 15 0.0 15 0.51615785} PREDS {{259 0 0 0-12007 {}}} SUCCS {{259 0 0 0-12009 {}} {130 0 0 0-11102 {}}} CYCLES {}}
set a(0-12009) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#14 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-937 LOC {0 1.0 15 0.51615785 15 0.51615785 15 0.51615785} PREDS {{259 0 0 0-12008 {}}} SUCCS {{259 0 0 0-12010 {}} {130 0 0 0-11102 {}}} CYCLES {}}
set a(0-12010) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-15:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-938 LOC {1 0.18687499999999999 15 0.51615785 15 0.51615785 15 0.9999998935000001 15 0.9999998935000001} PREDS {{259 0 0 0-12009 {}} {258 0 0 0-11260 {}}} SUCCS {{259 0 0 0-12011 {}} {258 0 0 0-12013 {}} {130 0 0 0-11102 {}}} CYCLES {}}
set a(0-12011) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#69 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-939 LOC {1 0.67071715 16 0.46875 16 0.46875 16 0.46875} PREDS {{259 0 0 0-12010 {}}} SUCCS {{259 0 3.750 0-12012 {}} {130 0 0 0-11102 {}}} CYCLES {}}
set a(0-12012) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-940 LOC {2 1.0 16 0.95 16 1.0 17 0.2999998749999999 17 0.2999998749999999} PREDS {{259 0 3.750 0-12011 {}}} SUCCS {{258 0 0 0-11102 {}}} CYCLES {}}
set a(0-12013) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#7 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-941 LOC {1 0.67071715 16 0.46875 16 0.46875 16 0.46875} PREDS {{258 0 0 0-12010 {}}} SUCCS {{259 0 3.750 0-12014 {}} {130 0 0 0-11102 {}}} CYCLES {}}
set a(0-12014) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-942 LOC {2 1.0 16 0.95 16 1.0 17 0.2999998749999999 17 0.2999998749999999} PREDS {{259 0 3.750 0-12013 {}}} SUCCS {{258 0 0 0-11102 {}}} CYCLES {}}
set a(0-12015) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-943 LOC {17 0.0 17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{128 0 0 0-12006 {}} {772 0 0 0-11102 {}}} SUCCS {{259 0 0 0-11102 {}}} CYCLES {}}
set a(0-12016) {AREA_SCORE {} NAME VEC_LOOP:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-944 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {{774 0 0 0-12062 {}}} SUCCS {{259 0 0 0-12017 {}} {130 0 0 0-12061 {}} {256 0 0 0-12062 {}}} CYCLES {}}
set a(0-12017) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#15)(13-1) TYPE READSLICE PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-945 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-12016 {}}} SUCCS {{258 0 0 0-12021 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12018) {AREA_SCORE {} NAME COMP_LOOP:k:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-946 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {} SUCCS {{259 0 0 0-12019 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12019) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#58 TYPE READSLICE PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-947 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-12018 {}}} SUCCS {{259 0 0 0-12020 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12020) {AREA_SCORE {} NAME VEC_LOOP:conc#28 TYPE CONCATENATE PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-948 LOC {0 1.0 1 0.8650000499999999 1 0.8650000499999999 2 0.2400001} PREDS {{259 0 0 0-12019 {}}} SUCCS {{259 0 0 0-12021 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12021) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#17 TYPE ACCU DELAY {1.08 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-949 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 2 0.374999975} PREDS {{259 0 0 0-12020 {}} {258 0 0 0-12017 {}}} SUCCS {{258 0 0 0-12024 {}} {258 0 0 0-12042 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12022) {AREA_SCORE {} NAME VEC_LOOP:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-950 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-12062 {}}} SUCCS {{259 0 0 0-12023 {}} {130 0 0 0-12061 {}} {256 0 0 0-12062 {}}} CYCLES {}}
set a(0-12023) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#15)(0)#1 TYPE READSLICE PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-951 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-12022 {}}} SUCCS {{259 0 0 0-12024 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12024) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-952 LOC {1 0.13499995 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-12023 {}} {258 0 0 0-12021 {}}} SUCCS {{259 0 4.500 0-12025 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12025) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-953 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12024 {}} {774 0 4.500 0-12056 {}} {774 0 4.500 0-12043 {}}} SUCCS {{258 0 0 0-12035 {}} {256 0 0 0-12043 {}} {258 0 0 0-12045 {}} {256 0 0 0-12056 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12026) {AREA_SCORE {} NAME COMP_LOOP:k:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-954 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12027 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12027) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#59 TYPE READSLICE PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-955 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-12026 {}}} SUCCS {{259 0 0 0-12028 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12028) {AREA_SCORE {} NAME VEC_LOOP:conc#29 TYPE CONCATENATE PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-956 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-12027 {}}} SUCCS {{258 0 0 0-12030 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12029) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-957 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12030 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12030) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#40 TYPE ACCU DELAY {1.09 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-958 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-12029 {}} {258 0 0 0-12028 {}}} SUCCS {{258 0 0 0-12033 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12031) {AREA_SCORE {} NAME VEC_LOOP:j:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-959 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12062 {}}} SUCCS {{259 0 0 0-12032 {}} {130 0 0 0-12061 {}} {256 0 0 0-12062 {}}} CYCLES {}}
set a(0-12032) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-960 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12031 {}}} SUCCS {{259 0 0 0-12033 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12033) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-15:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-961 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-12032 {}} {258 0 0 0-12030 {}}} SUCCS {{259 0 4.500 0-12034 {}} {258 0 4.500 0-12056 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12034) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-962 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12033 {}} {774 0 4.500 0-12056 {}} {774 0 4.500 0-12043 {}}} SUCCS {{259 0 0 0-12035 {}} {256 0 0 0-12043 {}} {258 0 0 0-12044 {}} {256 0 0 0-12056 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12035) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-15:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-963 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-12034 {}} {258 0 0 0-12025 {}}} SUCCS {{259 0 0 0-12036 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12036) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.base TYPE {C-CORE PORT} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-964 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-12035 {}} {128 0 0 0-12038 {}}} SUCCS {{258 0 0 0-12038 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12037) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.m TYPE {C-CORE PORT} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-965 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-12038 {}}} SUCCS {{259 0 0 0-12038 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12038) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-15:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-966 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-12037 {}} {258 0 0 0-12036 {}}} SUCCS {{128 0 0 0-12036 {}} {128 0 0 0-12037 {}} {259 0 0 0-12039 {}}} CYCLES {}}
set a(0-12039) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.return TYPE {C-CORE PORT} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-967 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12038 {}}} SUCCS {{258 0 4.500 0-12043 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12040) {AREA_SCORE {} NAME VEC_LOOP:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-968 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-12062 {}}} SUCCS {{259 0 0 0-12041 {}} {130 0 0 0-12061 {}} {256 0 0 0-12062 {}}} CYCLES {}}
set a(0-12041) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#15)(0) TYPE READSLICE PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-969 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-12040 {}}} SUCCS {{259 0 0 0-12042 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12042) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-970 LOC {1 0.13499995 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12041 {}} {258 0 0 0-12021 {}}} SUCCS {{259 0 4.500 0-12043 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12043) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#28 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-971 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-12043 {}} {259 0 4.500 0-12042 {}} {258 0 4.500 0-12039 {}} {256 0 0 0-12034 {}} {256 0 0 0-12025 {}} {774 0 0 0-12056 {}}} SUCCS {{774 0 4.500 0-12025 {}} {774 0 4.500 0-12034 {}} {774 0 0 0-12043 {}} {258 0 0 0-12056 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12044) {AREA_SCORE {} NAME COMP_LOOP-15:factor2:not TYPE NOT PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-972 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-12034 {}}} SUCCS {{259 0 0 0-12045 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12045) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-15:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-973 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-12044 {}} {258 0 0 0-12025 {}}} SUCCS {{259 0 0 0-12046 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12046) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-974 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-12045 {}} {128 0 0 0-12048 {}}} SUCCS {{258 0 0 0-12048 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12047) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-975 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-12048 {}}} SUCCS {{259 0 0 0-12048 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12048) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-15:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-976 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-12047 {}} {258 0 0 0-12046 {}}} SUCCS {{128 0 0 0-12046 {}} {128 0 0 0-12047 {}} {259 0 0 0-12049 {}}} CYCLES {}}
set a(0-12049) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-977 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12048 {}}} SUCCS {{259 0 0 0-12050 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12050) {AREA_SCORE {} NAME COMP_LOOP-15:mult.x TYPE {C-CORE PORT} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-978 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12049 {}} {128 0 0 0-12054 {}}} SUCCS {{258 0 0 0-12054 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12051) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y TYPE {C-CORE PORT} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-979 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12054 {}}} SUCCS {{258 0 0 0-12054 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12052) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y_ TYPE {C-CORE PORT} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-980 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12054 {}}} SUCCS {{258 0 0 0-12054 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12053) {AREA_SCORE {} NAME COMP_LOOP-15:mult.p TYPE {C-CORE PORT} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-981 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12054 {}}} SUCCS {{259 0 0 0-12054 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12054) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-15:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-982 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12053 {}} {258 0 0 0-12052 {}} {258 0 0 0-12051 {}} {258 0 0 0-12050 {}}} SUCCS {{128 0 0 0-12050 {}} {128 0 0 0-12051 {}} {128 0 0 0-12052 {}} {128 0 0 0-12053 {}} {259 0 0 0-12055 {}}} CYCLES {}}
set a(0-12055) {AREA_SCORE {} NAME COMP_LOOP-15:mult.return TYPE {C-CORE PORT} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-983 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-12054 {}}} SUCCS {{259 0 4.500 0-12056 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12056) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#29 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-984 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12056 {}} {259 0 4.500 0-12055 {}} {258 0 0 0-12043 {}} {256 0 0 0-12034 {}} {258 0 4.500 0-12033 {}} {256 0 0 0-12025 {}}} SUCCS {{774 0 4.500 0-12025 {}} {774 0 4.500 0-12034 {}} {774 0 0 0-12043 {}} {774 0 0 0-12056 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12057) {AREA_SCORE {} NAME VEC_LOOP:j:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-985 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-12062 {}}} SUCCS {{259 0 0 0-12058 {}} {130 0 0 0-12061 {}} {256 0 0 0-12062 {}}} CYCLES {}}
set a(0-12058) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-986 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-12057 {}}} SUCCS {{259 0 0 0-12059 {}} {130 0 0 0-12061 {}}} CYCLES {}}
set a(0-12059) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-15:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-987 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-12058 {}}} SUCCS {{259 0 0 0-12060 {}} {130 0 0 0-12061 {}} {258 0 0 0-12062 {}}} CYCLES {}}
set a(0-12060) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-988 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12059 {}}} SUCCS {{259 0 0 0-12061 {}}} CYCLES {}}
set a(0-12061) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11102 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-989 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12060 {}} {130 0 0 0-12059 {}} {130 0 0 0-12058 {}} {130 0 0 0-12057 {}} {130 0 0 0-12056 {}} {130 0 0 0-12055 {}} {130 0 0 0-12053 {}} {130 0 0 0-12052 {}} {130 0 0 0-12051 {}} {130 0 0 0-12050 {}} {130 0 0 0-12049 {}} {130 0 0 0-12047 {}} {130 0 0 0-12046 {}} {130 0 0 0-12045 {}} {130 0 0 0-12044 {}} {130 0 0 0-12043 {}} {130 0 0 0-12042 {}} {130 0 0 0-12041 {}} {130 0 0 0-12040 {}} {130 0 0 0-12039 {}} {130 0 0 0-12037 {}} {130 0 0 0-12036 {}} {130 0 0 0-12035 {}} {130 0 0 0-12034 {}} {130 0 0 0-12033 {}} {130 0 0 0-12032 {}} {130 0 0 0-12031 {}} {130 0 0 0-12030 {}} {130 0 0 0-12029 {}} {130 0 0 0-12028 {}} {130 0 0 0-12027 {}} {130 0 0 0-12026 {}} {130 0 0 0-12025 {}} {130 0 0 0-12024 {}} {130 0 0 0-12023 {}} {130 0 0 0-12022 {}} {130 0 0 0-12021 {}} {130 0 0 0-12020 {}} {130 0 0 0-12019 {}} {130 0 0 0-12018 {}} {130 0 0 0-12017 {}} {130 0 0 0-12016 {}}} SUCCS {{129 0 0 0-12062 {}}} CYCLES {}}
set a(0-12062) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#15.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11102 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-12062 {}} {129 0 0 0-12061 {}} {258 0 0 0-12059 {}} {256 0 0 0-12057 {}} {256 0 0 0-12040 {}} {256 0 0 0-12031 {}} {256 0 0 0-12022 {}} {256 0 0 0-12016 {}}} SUCCS {{774 0 0 0-12016 {}} {774 0 0 0-12022 {}} {774 0 0 0-12031 {}} {774 0 0 0-12040 {}} {774 0 0 0-12057 {}} {772 0 0 0-12062 {}}} CYCLES {}}
set a(0-11102) {CHI {0-12016 0-12017 0-12018 0-12019 0-12020 0-12021 0-12022 0-12023 0-12024 0-12025 0-12026 0-12027 0-12028 0-12029 0-12030 0-12031 0-12032 0-12033 0-12034 0-12035 0-12036 0-12037 0-12038 0-12039 0-12040 0-12041 0-12042 0-12043 0-12044 0-12045 0-12046 0-12047 0-12048 0-12049 0-12050 0-12051 0-12052 0-12053 0-12054 0-12055 0-12056 0-12057 0-12058 0-12059 0-12060 0-12061 0-12062} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-15:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-990 LOC {17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-12015 {}} {258 0 0 0-12014 {}} {130 0 0 0-12013 {}} {258 0 0 0-12012 {}} {130 0 0 0-12011 {}} {130 0 0 0-12010 {}} {130 0 0 0-12009 {}} {130 0 0 0-12008 {}} {130 0 0 0-12007 {}} {64 0 0 0-12006 {}} {64 0 0 0-11101 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-12015 {}} {131 0 0 0-12063 {}} {130 0 0 0-12064 {}} {130 0 0 0-12065 {}} {130 0 0 0-12066 {}} {130 0 0 0-12067 {}} {130 0 0 0-12068 {}} {130 0 0 0-12069 {}} {130 0 0 0-12070 {}} {130 0 0 0-12071 {}} {130 0 0 0-12072 {}} {64 0 0 0-11103 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12063) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-5) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-991 LOC {17 1.0 18 0.8687499999999999 18 0.8687499999999999 18 0.8687499999999999} PREDS {{131 0 0 0-11102 {}}} SUCCS {{259 0 0 0-12064 {}} {130 0 0 0-12072 {}}} CYCLES {}}
set a(0-12064) {AREA_SCORE {} NAME COMP_LOOP-16:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-992 LOC {17 1.0 18 0.8687499999999999 18 0.8687499999999999 18 0.8687499999999999} PREDS {{259 0 0 0-12063 {}} {130 0 0 0-11102 {}}} SUCCS {{259 0 0 0-12065 {}} {130 0 0 0-12072 {}}} CYCLES {}}
set a(0-12065) {AREA_SCORE {} NAME COMP_LOOP-16:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-993 LOC {17 1.0 18 0.8687499999999999 18 0.8687499999999999 18 0.8687499999999999} PREDS {{259 0 0 0-12064 {}} {130 0 0 0-11102 {}}} SUCCS {{258 0 0 0-12069 {}} {130 0 0 0-12072 {}}} CYCLES {}}
set a(0-12066) {AREA_SCORE {} NAME COMP_LOOP:k:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-994 LOC {17 1.0 18 0.0 18 0.0 18 0.0 18 0.8687499999999999} PREDS {{130 0 0 0-11102 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12067 {}} {130 0 0 0-12072 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12067) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#60 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-995 LOC {17 1.0 18 0.0 18 0.0 18 0.8687499999999999} PREDS {{259 0 0 0-12066 {}} {130 0 0 0-11102 {}}} SUCCS {{259 0 0 0-12068 {}} {130 0 0 0-12072 {}}} CYCLES {}}
set a(0-12068) {AREA_SCORE {} NAME COMP_LOOP:conc#45 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-996 LOC {17 1.0 18 0.8687499999999999 18 0.8687499999999999 18 0.8687499999999999} PREDS {{259 0 0 0-12067 {}} {130 0 0 0-11102 {}}} SUCCS {{259 0 0 0-12069 {}} {130 0 0 0-12072 {}}} CYCLES {}}
set a(0-12069) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP:acc#4 TYPE ACCU DELAY {1.05 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-997 LOC {18 0.0 18 0.8687499999999999 18 0.8687499999999999 18 0.9999998749999999 18 0.9999998749999999} PREDS {{259 0 0 0-12068 {}} {258 0 0 0-12065 {}} {130 0 0 0-11102 {}}} SUCCS {{259 0 0 0-12070 {}} {130 0 0 0-12072 {}}} CYCLES {}}
set a(0-12070) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#4)(10) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-998 LOC {18 0.13125 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-12069 {}} {130 0 0 0-11102 {}}} SUCCS {{259 0 0 0-12071 {}} {130 0 0 0-12072 {}}} CYCLES {}}
set a(0-12071) {AREA_SCORE {} NAME COMP_LOOP-16:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-999 LOC {18 0.13125 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-12070 {}} {130 0 0 0-11102 {}}} SUCCS {{259 0 0 0-12072 {}}} CYCLES {}}
set a(0-12072) {AREA_SCORE {} NAME COMP_LOOP-16:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1000 LOC {18 0.13125 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-12071 {}} {130 0 0 0-12070 {}} {130 0 0 0-12069 {}} {130 0 0 0-12068 {}} {130 0 0 0-12067 {}} {130 0 0 0-12066 {}} {130 0 0 0-12065 {}} {130 0 0 0-12064 {}} {130 0 0 0-12063 {}} {130 0 0 0-11102 {}}} SUCCS {{128 0 0 0-12079 {}} {64 0 0 0-11103 {}}} CYCLES {}}
set a(0-12073) {AREA_SCORE {} NAME COMP_LOOP:k:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1001 LOC {0 1.0 16 0.0 16 0.0 16 0.0 16 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12074 {}} {130 0 0 0-11103 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12074) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#61 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1002 LOC {0 1.0 16 0.0 16 0.0 16 0.51615785} PREDS {{259 0 0 0-12073 {}}} SUCCS {{259 0 0 0-12075 {}} {130 0 0 0-11103 {}}} CYCLES {}}
set a(0-12075) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#15 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1003 LOC {0 1.0 16 0.51615785 16 0.51615785 16 0.51615785} PREDS {{259 0 0 0-12074 {}}} SUCCS {{259 0 0 0-12076 {}} {130 0 0 0-11103 {}}} CYCLES {}}
set a(0-12076) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-16:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1004 LOC {1 0.18687499999999999 16 0.51615785 16 0.51615785 16 0.9999998935000001 16 0.9999998935000001} PREDS {{259 0 0 0-12075 {}} {258 0 0 0-11201 {}}} SUCCS {{259 0 3.750 0-12077 {}} {258 0 3.750 0-12078 {}} {130 0 0 0-11103 {}}} CYCLES {}}
set a(0-12077) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1005 LOC {2 1.0 17 0.95 17 1.0 18 0.2999998749999999 18 0.2999998749999999} PREDS {{259 0 3.750 0-12076 {}}} SUCCS {{258 0 0 0-11103 {}}} CYCLES {}}
set a(0-12078) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1006 LOC {2 1.0 17 0.95 17 1.0 18 0.2999998749999999 18 0.2999998749999999} PREDS {{258 0 3.750 0-12076 {}}} SUCCS {{258 0 0 0-11103 {}}} CYCLES {}}
set a(0-12079) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1007 LOC {18 0.0 18 1.0 18 1.0 18 1.0 18 1.0} PREDS {{128 0 0 0-12072 {}} {772 0 0 0-11103 {}}} SUCCS {{259 0 0 0-11103 {}}} CYCLES {}}
set a(0-12080) {AREA_SCORE {} NAME VEC_LOOP:j:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1008 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12120 {}}} SUCCS {{259 0 0 0-12081 {}} {130 0 0 0-12119 {}} {256 0 0 0-12120 {}}} CYCLES {}}
set a(0-12081) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1009 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12080 {}}} SUCCS {{258 0 0 0-12085 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12082) {AREA_SCORE {} NAME COMP_LOOP:k:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1010 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-12083 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12083) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#62 TYPE READSLICE PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1011 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12082 {}}} SUCCS {{259 0 0 0-12084 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12084) {AREA_SCORE {} NAME VEC_LOOP:conc#30 TYPE CONCATENATE PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1012 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-12083 {}}} SUCCS {{259 0 0 0-12085 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12085) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1013 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-12084 {}} {258 0 0 0-12081 {}}} SUCCS {{259 0 4.500 0-12086 {}} {258 0 4.500 0-12101 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12086) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1014 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12085 {}} {774 0 4.500 0-12114 {}} {774 0 4.500 0-12101 {}}} SUCCS {{258 0 0 0-12096 {}} {256 0 0 0-12101 {}} {258 0 0 0-12103 {}} {256 0 0 0-12114 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12087) {AREA_SCORE {} NAME COMP_LOOP:k:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1015 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12088 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12088) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#63 TYPE READSLICE PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1016 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-12087 {}}} SUCCS {{259 0 0 0-12089 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12089) {AREA_SCORE {} NAME VEC_LOOP:conc#31 TYPE CONCATENATE PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1017 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-12088 {}}} SUCCS {{258 0 0 0-12091 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12090) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1018 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12091 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12091) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#41 TYPE ACCU DELAY {1.09 ns} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1019 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-12090 {}} {258 0 0 0-12089 {}}} SUCCS {{258 0 0 0-12094 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12092) {AREA_SCORE {} NAME VEC_LOOP:j:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1020 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12120 {}}} SUCCS {{259 0 0 0-12093 {}} {130 0 0 0-12119 {}} {256 0 0 0-12120 {}}} CYCLES {}}
set a(0-12093) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1021 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12092 {}}} SUCCS {{259 0 0 0-12094 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12094) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1022 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-12093 {}} {258 0 0 0-12091 {}}} SUCCS {{259 0 4.500 0-12095 {}} {258 0 4.500 0-12114 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12095) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1023 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12094 {}} {774 0 4.500 0-12114 {}} {774 0 4.500 0-12101 {}}} SUCCS {{259 0 0 0-12096 {}} {256 0 0 0-12101 {}} {258 0 0 0-12102 {}} {256 0 0 0-12114 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12096) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-16:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1024 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-12095 {}} {258 0 0 0-12086 {}}} SUCCS {{259 0 0 0-12097 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12097) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.base TYPE {C-CORE PORT} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1025 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-12096 {}} {128 0 0 0-12099 {}}} SUCCS {{258 0 0 0-12099 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12098) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.m TYPE {C-CORE PORT} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1026 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-12099 {}}} SUCCS {{259 0 0 0-12099 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12099) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-16:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1027 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-12098 {}} {258 0 0 0-12097 {}}} SUCCS {{128 0 0 0-12097 {}} {128 0 0 0-12098 {}} {259 0 0 0-12100 {}}} CYCLES {}}
set a(0-12100) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.return TYPE {C-CORE PORT} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1028 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12099 {}}} SUCCS {{259 0 4.500 0-12101 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12101) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#30 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1029 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-12101 {}} {259 0 4.500 0-12100 {}} {256 0 0 0-12095 {}} {256 0 0 0-12086 {}} {258 0 4.500 0-12085 {}} {774 0 0 0-12114 {}}} SUCCS {{774 0 4.500 0-12086 {}} {774 0 4.500 0-12095 {}} {774 0 0 0-12101 {}} {258 0 0 0-12114 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12102) {AREA_SCORE {} NAME COMP_LOOP-16:factor2:not TYPE NOT PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1030 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-12095 {}}} SUCCS {{259 0 0 0-12103 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12103) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-16:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1031 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-12102 {}} {258 0 0 0-12086 {}}} SUCCS {{259 0 0 0-12104 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12104) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1032 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-12103 {}} {128 0 0 0-12106 {}}} SUCCS {{258 0 0 0-12106 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12105) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1033 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-12106 {}}} SUCCS {{259 0 0 0-12106 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12106) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-16:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1034 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-12105 {}} {258 0 0 0-12104 {}}} SUCCS {{128 0 0 0-12104 {}} {128 0 0 0-12105 {}} {259 0 0 0-12107 {}}} CYCLES {}}
set a(0-12107) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1035 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12106 {}}} SUCCS {{259 0 0 0-12108 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12108) {AREA_SCORE {} NAME COMP_LOOP-16:mult.x TYPE {C-CORE PORT} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1036 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12107 {}} {128 0 0 0-12112 {}}} SUCCS {{258 0 0 0-12112 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12109) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y TYPE {C-CORE PORT} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1037 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12112 {}}} SUCCS {{258 0 0 0-12112 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12110) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y_ TYPE {C-CORE PORT} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1038 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12112 {}}} SUCCS {{258 0 0 0-12112 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12111) {AREA_SCORE {} NAME COMP_LOOP-16:mult.p TYPE {C-CORE PORT} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1039 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12112 {}}} SUCCS {{259 0 0 0-12112 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12112) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-16:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1040 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12111 {}} {258 0 0 0-12110 {}} {258 0 0 0-12109 {}} {258 0 0 0-12108 {}}} SUCCS {{128 0 0 0-12108 {}} {128 0 0 0-12109 {}} {128 0 0 0-12110 {}} {128 0 0 0-12111 {}} {259 0 0 0-12113 {}}} CYCLES {}}
set a(0-12113) {AREA_SCORE {} NAME COMP_LOOP-16:mult.return TYPE {C-CORE PORT} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1041 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-12112 {}}} SUCCS {{259 0 4.500 0-12114 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12114) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#31 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1042 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12114 {}} {259 0 4.500 0-12113 {}} {258 0 0 0-12101 {}} {256 0 0 0-12095 {}} {258 0 4.500 0-12094 {}} {256 0 0 0-12086 {}}} SUCCS {{774 0 4.500 0-12086 {}} {774 0 4.500 0-12095 {}} {774 0 0 0-12101 {}} {774 0 0 0-12114 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12115) {AREA_SCORE {} NAME VEC_LOOP:j:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1043 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-12120 {}}} SUCCS {{259 0 0 0-12116 {}} {130 0 0 0-12119 {}} {256 0 0 0-12120 {}}} CYCLES {}}
set a(0-12116) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1044 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-12115 {}}} SUCCS {{259 0 0 0-12117 {}} {130 0 0 0-12119 {}}} CYCLES {}}
set a(0-12117) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-16:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1045 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-12116 {}}} SUCCS {{259 0 0 0-12118 {}} {130 0 0 0-12119 {}} {258 0 0 0-12120 {}}} CYCLES {}}
set a(0-12118) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1046 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12117 {}}} SUCCS {{259 0 0 0-12119 {}}} CYCLES {}}
set a(0-12119) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11103 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1047 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12118 {}} {130 0 0 0-12117 {}} {130 0 0 0-12116 {}} {130 0 0 0-12115 {}} {130 0 0 0-12114 {}} {130 0 0 0-12113 {}} {130 0 0 0-12111 {}} {130 0 0 0-12110 {}} {130 0 0 0-12109 {}} {130 0 0 0-12108 {}} {130 0 0 0-12107 {}} {130 0 0 0-12105 {}} {130 0 0 0-12104 {}} {130 0 0 0-12103 {}} {130 0 0 0-12102 {}} {130 0 0 0-12101 {}} {130 0 0 0-12100 {}} {130 0 0 0-12098 {}} {130 0 0 0-12097 {}} {130 0 0 0-12096 {}} {130 0 0 0-12095 {}} {130 0 0 0-12094 {}} {130 0 0 0-12093 {}} {130 0 0 0-12092 {}} {130 0 0 0-12091 {}} {130 0 0 0-12090 {}} {130 0 0 0-12089 {}} {130 0 0 0-12088 {}} {130 0 0 0-12087 {}} {130 0 0 0-12086 {}} {130 0 0 0-12085 {}} {130 0 0 0-12084 {}} {130 0 0 0-12083 {}} {130 0 0 0-12082 {}} {130 0 0 0-12081 {}} {130 0 0 0-12080 {}}} SUCCS {{129 0 0 0-12120 {}}} CYCLES {}}
set a(0-12120) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#16.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11103 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-12120 {}} {129 0 0 0-12119 {}} {258 0 0 0-12117 {}} {256 0 0 0-12115 {}} {256 0 0 0-12092 {}} {256 0 0 0-12080 {}}} SUCCS {{774 0 0 0-12080 {}} {774 0 0 0-12092 {}} {774 0 0 0-12115 {}} {772 0 0 0-12120 {}}} CYCLES {}}
set a(0-11103) {CHI {0-12080 0-12081 0-12082 0-12083 0-12084 0-12085 0-12086 0-12087 0-12088 0-12089 0-12090 0-12091 0-12092 0-12093 0-12094 0-12095 0-12096 0-12097 0-12098 0-12099 0-12100 0-12101 0-12102 0-12103 0-12104 0-12105 0-12106 0-12107 0-12108 0-12109 0-12110 0-12111 0-12112 0-12113 0-12114 0-12115 0-12116 0-12117 0-12118 0-12119 0-12120} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-16:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1048 LOC {18 1.0 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-12079 {}} {258 0 0 0-12078 {}} {258 0 0 0-12077 {}} {130 0 0 0-12076 {}} {130 0 0 0-12075 {}} {130 0 0 0-12074 {}} {130 0 0 0-12073 {}} {64 0 0 0-12072 {}} {64 0 0 0-11102 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-12079 {}} {131 0 0 0-12121 {}} {130 0 0 0-12122 {}} {130 0 0 0-12123 {}} {130 0 0 0-12124 {}} {130 0 0 0-12125 {}} {130 0 0 0-12126 {}} {130 0 0 0-12127 {}} {130 0 0 0-12128 {}} {130 0 0 0-12129 {}} {130 0 0 0-12130 {}} {64 0 0 0-11104 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12121) {AREA_SCORE {} NAME COMP_LOOP-17:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1049 LOC {18 1.0 19 0.86125 19 0.86125 19 0.86125} PREDS {{131 0 0 0-11103 {}}} SUCCS {{259 0 0 0-12122 {}} {130 0 0 0-12130 {}}} CYCLES {}}
set a(0-12122) {AREA_SCORE {} NAME COMP_LOOP-17:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1050 LOC {18 1.0 19 0.86125 19 0.86125 19 0.86125} PREDS {{259 0 0 0-12121 {}} {130 0 0 0-11103 {}}} SUCCS {{259 0 0 0-12123 {}} {130 0 0 0-12130 {}}} CYCLES {}}
set a(0-12123) {AREA_SCORE {} NAME COMP_LOOP-17:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1051 LOC {18 1.0 19 0.86125 19 0.86125 19 0.86125} PREDS {{259 0 0 0-12122 {}} {130 0 0 0-11103 {}}} SUCCS {{258 0 0 0-12127 {}} {130 0 0 0-12130 {}}} CYCLES {}}
set a(0-12124) {AREA_SCORE {} NAME COMP_LOOP:k:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1052 LOC {18 1.0 19 0.0 19 0.0 19 0.0 19 0.86125} PREDS {{130 0 0 0-11103 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12125 {}} {130 0 0 0-12130 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12125) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#64 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1053 LOC {18 1.0 19 0.0 19 0.0 19 0.86125} PREDS {{259 0 0 0-12124 {}} {130 0 0 0-11103 {}}} SUCCS {{259 0 0 0-12126 {}} {130 0 0 0-12130 {}}} CYCLES {}}
set a(0-12126) {AREA_SCORE {} NAME COMP_LOOP:conc#48 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1054 LOC {18 1.0 19 0.86125 19 0.86125 19 0.86125} PREDS {{259 0 0 0-12125 {}} {130 0 0 0-11103 {}}} SUCCS {{259 0 0 0-12127 {}} {130 0 0 0-12130 {}}} CYCLES {}}
set a(0-12127) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-17:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1055 LOC {19 0.0 19 0.86125 19 0.86125 19 0.999999875 19 0.999999875} PREDS {{259 0 0 0-12126 {}} {258 0 0 0-12123 {}} {130 0 0 0-11103 {}}} SUCCS {{259 0 0 0-12128 {}} {130 0 0 0-12130 {}}} CYCLES {}}
set a(0-12128) {AREA_SCORE {} NAME COMP_LOOP-17:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1056 LOC {19 0.13874999999999998 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-12127 {}} {130 0 0 0-11103 {}}} SUCCS {{259 0 0 0-12129 {}} {130 0 0 0-12130 {}}} CYCLES {}}
set a(0-12129) {AREA_SCORE {} NAME COMP_LOOP-17:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1057 LOC {19 0.13874999999999998 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-12128 {}} {130 0 0 0-11103 {}}} SUCCS {{259 0 0 0-12130 {}}} CYCLES {}}
set a(0-12130) {AREA_SCORE {} NAME COMP_LOOP-17:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1058 LOC {19 0.13874999999999998 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-12129 {}} {130 0 0 0-12128 {}} {130 0 0 0-12127 {}} {130 0 0 0-12126 {}} {130 0 0 0-12125 {}} {130 0 0 0-12124 {}} {130 0 0 0-12123 {}} {130 0 0 0-12122 {}} {130 0 0 0-12121 {}} {130 0 0 0-11103 {}}} SUCCS {{128 0 0 0-12140 {}} {64 0 0 0-11104 {}}} CYCLES {}}
set a(0-12131) {AREA_SCORE 12.93 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,15) QUANTITY 1 NAME COMP_LOOP-17:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1059 LOC {1 0.118125 1 0.44740785 1 0.44740785 1 0.516157725 17 0.516157725} PREDS {{258 0 0 0-11135 {}}} SUCCS {{258 0 0 0-12135 {}} {130 0 0 0-11104 {}}} CYCLES {}}
set a(0-12132) {AREA_SCORE {} NAME COMP_LOOP:k:asn#64 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1060 LOC {0 1.0 1 0.0 1 0.0 1 0.0 17 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12133 {}} {130 0 0 0-11104 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12133) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#65 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1061 LOC {0 1.0 1 0.0 1 0.0 17 0.51615785} PREDS {{259 0 0 0-12132 {}}} SUCCS {{259 0 0 0-12134 {}} {130 0 0 0-11104 {}}} CYCLES {}}
set a(0-12134) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#16 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1062 LOC {0 1.0 1 0.51615785 1 0.51615785 17 0.51615785} PREDS {{259 0 0 0-12133 {}}} SUCCS {{259 0 0 0-12135 {}} {130 0 0 0-11104 {}}} CYCLES {}}
set a(0-12135) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-17:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1063 LOC {1 0.18687499999999999 1 0.51615785 1 0.51615785 1 0.9999998935000001 17 0.9999998935000001} PREDS {{259 0 0 0-12134 {}} {258 0 0 0-12131 {}}} SUCCS {{259 0 0 0-12136 {}} {258 0 0 0-12138 {}} {130 0 0 0-11104 {}}} CYCLES {}}
set a(0-12136) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#70 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1064 LOC {1 0.67071715 18 0.46875 18 0.46875 18 0.46875} PREDS {{259 0 0 0-12135 {}}} SUCCS {{259 0 3.750 0-12137 {}} {130 0 0 0-11104 {}}} CYCLES {}}
set a(0-12137) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1065 LOC {2 1.0 18 0.95 18 1.0 19 0.2999998749999999 19 0.2999998749999999} PREDS {{259 0 3.750 0-12136 {}}} SUCCS {{258 0 0 0-11104 {}}} CYCLES {}}
set a(0-12138) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#8 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1066 LOC {1 0.67071715 18 0.46875 18 0.46875 18 0.46875} PREDS {{258 0 0 0-12135 {}}} SUCCS {{259 0 3.750 0-12139 {}} {130 0 0 0-11104 {}}} CYCLES {}}
set a(0-12139) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1067 LOC {2 1.0 18 0.95 18 1.0 19 0.2999998749999999 19 0.2999998749999999} PREDS {{259 0 3.750 0-12138 {}}} SUCCS {{258 0 0 0-11104 {}}} CYCLES {}}
set a(0-12140) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1068 LOC {19 0.0 19 1.0 19 1.0 19 1.0 19 1.0} PREDS {{128 0 0 0-12130 {}} {772 0 0 0-11104 {}}} SUCCS {{259 0 0 0-11104 {}}} CYCLES {}}
set a(0-12141) {AREA_SCORE {} NAME VEC_LOOP:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1069 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24562504999999998} PREDS {{774 0 0 0-12187 {}}} SUCCS {{259 0 0 0-12142 {}} {130 0 0 0-12186 {}} {256 0 0 0-12187 {}}} CYCLES {}}
set a(0-12142) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#17)(13-4) TYPE READSLICE PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1070 LOC {0 1.0 1 0.0 1 0.0 2 0.24562504999999998} PREDS {{259 0 0 0-12141 {}}} SUCCS {{258 0 0 0-12146 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12143) {AREA_SCORE {} NAME COMP_LOOP:k:asn#65 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1071 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24562504999999998} PREDS {} SUCCS {{259 0 0 0-12144 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12144) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#66 TYPE READSLICE PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1072 LOC {0 1.0 1 0.0 1 0.0 2 0.24562504999999998} PREDS {{259 0 0 0-12143 {}}} SUCCS {{259 0 0 0-12145 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12145) {AREA_SCORE {} NAME VEC_LOOP:conc#32 TYPE CONCATENATE PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1073 LOC {0 1.0 1 0.870625 1 0.870625 2 0.24562504999999998} PREDS {{259 0 0 0-12144 {}}} SUCCS {{259 0 0 0-12146 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12146) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 1 NAME VEC_LOOP:acc#18 TYPE ACCU DELAY {1.03 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1074 LOC {1 0.0 1 0.870625 1 0.870625 1 0.999999875 2 0.374999925} PREDS {{259 0 0 0-12145 {}} {258 0 0 0-12142 {}}} SUCCS {{258 0 0 0-12149 {}} {258 0 0 0-12167 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12147) {AREA_SCORE {} NAME VEC_LOOP:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1075 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-12187 {}}} SUCCS {{259 0 0 0-12148 {}} {130 0 0 0-12186 {}} {256 0 0 0-12187 {}}} CYCLES {}}
set a(0-12148) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#17)(3-0)#1 TYPE READSLICE PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1076 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-12147 {}}} SUCCS {{259 0 0 0-12149 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12149) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1077 LOC {1 0.129375 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-12148 {}} {258 0 0 0-12146 {}}} SUCCS {{259 0 4.500 0-12150 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12150) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#32 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1078 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12149 {}} {774 0 4.500 0-12181 {}} {774 0 4.500 0-12168 {}}} SUCCS {{258 0 0 0-12160 {}} {256 0 0 0-12168 {}} {258 0 0 0-12170 {}} {256 0 0 0-12181 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12151) {AREA_SCORE {} NAME COMP_LOOP:k:asn#66 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1079 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12152 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12152) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#67 TYPE READSLICE PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1080 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-12151 {}}} SUCCS {{259 0 0 0-12153 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12153) {AREA_SCORE {} NAME VEC_LOOP:conc#33 TYPE CONCATENATE PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1081 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-12152 {}}} SUCCS {{258 0 0 0-12155 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12154) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1082 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12155 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12155) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#42 TYPE ACCU DELAY {1.09 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1083 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-12154 {}} {258 0 0 0-12153 {}}} SUCCS {{258 0 0 0-12158 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12156) {AREA_SCORE {} NAME VEC_LOOP:j:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1084 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12187 {}}} SUCCS {{259 0 0 0-12157 {}} {130 0 0 0-12186 {}} {256 0 0 0-12187 {}}} CYCLES {}}
set a(0-12157) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1085 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12156 {}}} SUCCS {{259 0 0 0-12158 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12158) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-17:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1086 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-12157 {}} {258 0 0 0-12155 {}}} SUCCS {{259 0 4.500 0-12159 {}} {258 0 4.500 0-12181 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12159) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#33 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1087 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12158 {}} {774 0 4.500 0-12181 {}} {774 0 4.500 0-12168 {}}} SUCCS {{259 0 0 0-12160 {}} {256 0 0 0-12168 {}} {258 0 0 0-12169 {}} {256 0 0 0-12181 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12160) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-17:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1088 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-12159 {}} {258 0 0 0-12150 {}}} SUCCS {{259 0 0 0-12161 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12161) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.base TYPE {C-CORE PORT} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1089 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-12160 {}} {128 0 0 0-12163 {}}} SUCCS {{258 0 0 0-12163 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12162) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.m TYPE {C-CORE PORT} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1090 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-12163 {}}} SUCCS {{259 0 0 0-12163 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12163) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-17:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1091 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-12162 {}} {258 0 0 0-12161 {}}} SUCCS {{128 0 0 0-12161 {}} {128 0 0 0-12162 {}} {259 0 0 0-12164 {}}} CYCLES {}}
set a(0-12164) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.return TYPE {C-CORE PORT} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1092 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12163 {}}} SUCCS {{258 0 4.500 0-12168 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12165) {AREA_SCORE {} NAME VEC_LOOP:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1093 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-12187 {}}} SUCCS {{259 0 0 0-12166 {}} {130 0 0 0-12186 {}} {256 0 0 0-12187 {}}} CYCLES {}}
set a(0-12166) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#17)(3-0) TYPE READSLICE PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1094 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-12165 {}}} SUCCS {{259 0 0 0-12167 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12167) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1095 LOC {1 0.129375 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12166 {}} {258 0 0 0-12146 {}}} SUCCS {{259 0 4.500 0-12168 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12168) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#32 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1096 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-12168 {}} {259 0 4.500 0-12167 {}} {258 0 4.500 0-12164 {}} {256 0 0 0-12159 {}} {256 0 0 0-12150 {}} {774 0 0 0-12181 {}}} SUCCS {{774 0 4.500 0-12150 {}} {774 0 4.500 0-12159 {}} {774 0 0 0-12168 {}} {258 0 0 0-12181 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12169) {AREA_SCORE {} NAME COMP_LOOP-17:factor2:not TYPE NOT PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1097 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-12159 {}}} SUCCS {{259 0 0 0-12170 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12170) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-17:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1098 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-12169 {}} {258 0 0 0-12150 {}}} SUCCS {{259 0 0 0-12171 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12171) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1099 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-12170 {}} {128 0 0 0-12173 {}}} SUCCS {{258 0 0 0-12173 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12172) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1100 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-12173 {}}} SUCCS {{259 0 0 0-12173 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12173) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-17:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1101 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-12172 {}} {258 0 0 0-12171 {}}} SUCCS {{128 0 0 0-12171 {}} {128 0 0 0-12172 {}} {259 0 0 0-12174 {}}} CYCLES {}}
set a(0-12174) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1102 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12173 {}}} SUCCS {{259 0 0 0-12175 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12175) {AREA_SCORE {} NAME COMP_LOOP-17:mult.x TYPE {C-CORE PORT} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1103 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12174 {}} {128 0 0 0-12179 {}}} SUCCS {{258 0 0 0-12179 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12176) {AREA_SCORE {} NAME COMP_LOOP-17:mult.y TYPE {C-CORE PORT} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1104 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12179 {}}} SUCCS {{258 0 0 0-12179 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12177) {AREA_SCORE {} NAME COMP_LOOP-17:mult.y_ TYPE {C-CORE PORT} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1105 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12179 {}}} SUCCS {{258 0 0 0-12179 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12178) {AREA_SCORE {} NAME COMP_LOOP-17:mult.p TYPE {C-CORE PORT} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1106 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12179 {}}} SUCCS {{259 0 0 0-12179 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12179) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-17:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1107 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12178 {}} {258 0 0 0-12177 {}} {258 0 0 0-12176 {}} {258 0 0 0-12175 {}}} SUCCS {{128 0 0 0-12175 {}} {128 0 0 0-12176 {}} {128 0 0 0-12177 {}} {128 0 0 0-12178 {}} {259 0 0 0-12180 {}}} CYCLES {}}
set a(0-12180) {AREA_SCORE {} NAME COMP_LOOP-17:mult.return TYPE {C-CORE PORT} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1108 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-12179 {}}} SUCCS {{259 0 4.500 0-12181 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12181) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#33 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1109 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12181 {}} {259 0 4.500 0-12180 {}} {258 0 0 0-12168 {}} {256 0 0 0-12159 {}} {258 0 4.500 0-12158 {}} {256 0 0 0-12150 {}}} SUCCS {{774 0 4.500 0-12150 {}} {774 0 4.500 0-12159 {}} {774 0 0 0-12168 {}} {774 0 0 0-12181 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12182) {AREA_SCORE {} NAME VEC_LOOP:j:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1110 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-12187 {}}} SUCCS {{259 0 0 0-12183 {}} {130 0 0 0-12186 {}} {256 0 0 0-12187 {}}} CYCLES {}}
set a(0-12183) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1111 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-12182 {}}} SUCCS {{259 0 0 0-12184 {}} {130 0 0 0-12186 {}}} CYCLES {}}
set a(0-12184) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-17:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1112 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-12183 {}}} SUCCS {{259 0 0 0-12185 {}} {130 0 0 0-12186 {}} {258 0 0 0-12187 {}}} CYCLES {}}
set a(0-12185) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1113 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12184 {}}} SUCCS {{259 0 0 0-12186 {}}} CYCLES {}}
set a(0-12186) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11104 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1114 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12185 {}} {130 0 0 0-12184 {}} {130 0 0 0-12183 {}} {130 0 0 0-12182 {}} {130 0 0 0-12181 {}} {130 0 0 0-12180 {}} {130 0 0 0-12178 {}} {130 0 0 0-12177 {}} {130 0 0 0-12176 {}} {130 0 0 0-12175 {}} {130 0 0 0-12174 {}} {130 0 0 0-12172 {}} {130 0 0 0-12171 {}} {130 0 0 0-12170 {}} {130 0 0 0-12169 {}} {130 0 0 0-12168 {}} {130 0 0 0-12167 {}} {130 0 0 0-12166 {}} {130 0 0 0-12165 {}} {130 0 0 0-12164 {}} {130 0 0 0-12162 {}} {130 0 0 0-12161 {}} {130 0 0 0-12160 {}} {130 0 0 0-12159 {}} {130 0 0 0-12158 {}} {130 0 0 0-12157 {}} {130 0 0 0-12156 {}} {130 0 0 0-12155 {}} {130 0 0 0-12154 {}} {130 0 0 0-12153 {}} {130 0 0 0-12152 {}} {130 0 0 0-12151 {}} {130 0 0 0-12150 {}} {130 0 0 0-12149 {}} {130 0 0 0-12148 {}} {130 0 0 0-12147 {}} {130 0 0 0-12146 {}} {130 0 0 0-12145 {}} {130 0 0 0-12144 {}} {130 0 0 0-12143 {}} {130 0 0 0-12142 {}} {130 0 0 0-12141 {}}} SUCCS {{129 0 0 0-12187 {}}} CYCLES {}}
set a(0-12187) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#17.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11104 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-12187 {}} {129 0 0 0-12186 {}} {258 0 0 0-12184 {}} {256 0 0 0-12182 {}} {256 0 0 0-12165 {}} {256 0 0 0-12156 {}} {256 0 0 0-12147 {}} {256 0 0 0-12141 {}}} SUCCS {{774 0 0 0-12141 {}} {774 0 0 0-12147 {}} {774 0 0 0-12156 {}} {774 0 0 0-12165 {}} {774 0 0 0-12182 {}} {772 0 0 0-12187 {}}} CYCLES {}}
set a(0-11104) {CHI {0-12141 0-12142 0-12143 0-12144 0-12145 0-12146 0-12147 0-12148 0-12149 0-12150 0-12151 0-12152 0-12153 0-12154 0-12155 0-12156 0-12157 0-12158 0-12159 0-12160 0-12161 0-12162 0-12163 0-12164 0-12165 0-12166 0-12167 0-12168 0-12169 0-12170 0-12171 0-12172 0-12173 0-12174 0-12175 0-12176 0-12177 0-12178 0-12179 0-12180 0-12181 0-12182 0-12183 0-12184 0-12185 0-12186 0-12187} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-17:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1115 LOC {19 1.0 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-12140 {}} {258 0 0 0-12139 {}} {130 0 0 0-12138 {}} {258 0 0 0-12137 {}} {130 0 0 0-12136 {}} {130 0 0 0-12135 {}} {130 0 0 0-12134 {}} {130 0 0 0-12133 {}} {130 0 0 0-12132 {}} {130 0 0 0-12131 {}} {64 0 0 0-12130 {}} {64 0 0 0-11103 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-12140 {}} {131 0 0 0-12188 {}} {130 0 0 0-12189 {}} {130 0 0 0-12190 {}} {130 0 0 0-12191 {}} {130 0 0 0-12192 {}} {130 0 0 0-12193 {}} {130 0 0 0-12194 {}} {130 0 0 0-12195 {}} {130 0 0 0-12196 {}} {130 0 0 0-12197 {}} {64 0 0 0-11105 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12188) {AREA_SCORE {} NAME COMP_LOOP-18:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1116 LOC {19 1.0 20 0.86125 20 0.86125 20 0.86125} PREDS {{131 0 0 0-11104 {}}} SUCCS {{259 0 0 0-12189 {}} {130 0 0 0-12197 {}}} CYCLES {}}
set a(0-12189) {AREA_SCORE {} NAME COMP_LOOP-18:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1117 LOC {19 1.0 20 0.86125 20 0.86125 20 0.86125} PREDS {{259 0 0 0-12188 {}} {130 0 0 0-11104 {}}} SUCCS {{259 0 0 0-12190 {}} {130 0 0 0-12197 {}}} CYCLES {}}
set a(0-12190) {AREA_SCORE {} NAME COMP_LOOP-18:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1118 LOC {19 1.0 20 0.86125 20 0.86125 20 0.86125} PREDS {{259 0 0 0-12189 {}} {130 0 0 0-11104 {}}} SUCCS {{258 0 0 0-12194 {}} {130 0 0 0-12197 {}}} CYCLES {}}
set a(0-12191) {AREA_SCORE {} NAME COMP_LOOP:k:asn#67 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1119 LOC {19 1.0 20 0.0 20 0.0 20 0.0 20 0.86125} PREDS {{130 0 0 0-11104 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12192 {}} {130 0 0 0-12197 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12192) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#68 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1120 LOC {19 1.0 20 0.0 20 0.0 20 0.86125} PREDS {{259 0 0 0-12191 {}} {130 0 0 0-11104 {}}} SUCCS {{259 0 0 0-12193 {}} {130 0 0 0-12197 {}}} CYCLES {}}
set a(0-12193) {AREA_SCORE {} NAME COMP_LOOP:conc#51 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1121 LOC {19 1.0 20 0.86125 20 0.86125 20 0.86125} PREDS {{259 0 0 0-12192 {}} {130 0 0 0-11104 {}}} SUCCS {{259 0 0 0-12194 {}} {130 0 0 0-12197 {}}} CYCLES {}}
set a(0-12194) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-18:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1122 LOC {20 0.0 20 0.86125 20 0.86125 20 0.999999875 20 0.999999875} PREDS {{259 0 0 0-12193 {}} {258 0 0 0-12190 {}} {130 0 0 0-11104 {}}} SUCCS {{259 0 0 0-12195 {}} {130 0 0 0-12197 {}}} CYCLES {}}
set a(0-12195) {AREA_SCORE {} NAME COMP_LOOP-18:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1123 LOC {20 0.13874999999999998 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-12194 {}} {130 0 0 0-11104 {}}} SUCCS {{259 0 0 0-12196 {}} {130 0 0 0-12197 {}}} CYCLES {}}
set a(0-12196) {AREA_SCORE {} NAME COMP_LOOP-18:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1124 LOC {20 0.13874999999999998 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-12195 {}} {130 0 0 0-11104 {}}} SUCCS {{259 0 0 0-12197 {}}} CYCLES {}}
set a(0-12197) {AREA_SCORE {} NAME COMP_LOOP-18:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1125 LOC {20 0.13874999999999998 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-12196 {}} {130 0 0 0-12195 {}} {130 0 0 0-12194 {}} {130 0 0 0-12193 {}} {130 0 0 0-12192 {}} {130 0 0 0-12191 {}} {130 0 0 0-12190 {}} {130 0 0 0-12189 {}} {130 0 0 0-12188 {}} {130 0 0 0-11104 {}}} SUCCS {{128 0 0 0-12204 {}} {64 0 0 0-11105 {}}} CYCLES {}}
set a(0-12198) {AREA_SCORE {} NAME COMP_LOOP:k:asn#68 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1126 LOC {0 1.0 17 0.0 17 0.0 17 0.0 18 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12199 {}} {130 0 0 0-11105 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12199) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#69 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1127 LOC {0 1.0 17 0.0 17 0.0 18 0.51615785} PREDS {{259 0 0 0-12198 {}}} SUCCS {{259 0 0 0-12200 {}} {130 0 0 0-11105 {}}} CYCLES {}}
set a(0-12200) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#17 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1128 LOC {0 1.0 17 0.51615785 17 0.51615785 18 0.51615785} PREDS {{259 0 0 0-12199 {}}} SUCCS {{259 0 0 0-12201 {}} {130 0 0 0-11105 {}}} CYCLES {}}
set a(0-12201) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-18:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1129 LOC {1 0.18687499999999999 17 0.51615785 17 0.51615785 17 0.9999998935000001 18 0.9999998935000001} PREDS {{259 0 0 0-12200 {}} {258 0 0 0-11201 {}}} SUCCS {{259 0 3.750 0-12202 {}} {258 0 3.750 0-12203 {}} {130 0 0 0-11105 {}}} CYCLES {}}
set a(0-12202) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1130 LOC {2 1.0 19 0.95 19 1.0 20 0.2999998749999999 20 0.2999998749999999} PREDS {{259 0 3.750 0-12201 {}}} SUCCS {{258 0 0 0-11105 {}}} CYCLES {}}
set a(0-12203) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1131 LOC {2 1.0 19 0.95 19 1.0 20 0.2999998749999999 20 0.2999998749999999} PREDS {{258 0 3.750 0-12201 {}}} SUCCS {{258 0 0 0-11105 {}}} CYCLES {}}
set a(0-12204) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1132 LOC {20 0.0 20 1.0 20 1.0 20 1.0 20 1.0} PREDS {{128 0 0 0-12197 {}} {772 0 0 0-11105 {}}} SUCCS {{259 0 0 0-11105 {}}} CYCLES {}}
set a(0-12205) {AREA_SCORE {} NAME VEC_LOOP:j:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1133 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12245 {}}} SUCCS {{259 0 0 0-12206 {}} {130 0 0 0-12244 {}} {256 0 0 0-12245 {}}} CYCLES {}}
set a(0-12206) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1134 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12205 {}}} SUCCS {{258 0 0 0-12210 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12207) {AREA_SCORE {} NAME COMP_LOOP:k:asn#69 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1135 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-12208 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12208) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#70 TYPE READSLICE PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1136 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12207 {}}} SUCCS {{259 0 0 0-12209 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12209) {AREA_SCORE {} NAME VEC_LOOP:conc#34 TYPE CONCATENATE PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1137 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-12208 {}}} SUCCS {{259 0 0 0-12210 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12210) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-18:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1138 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-12209 {}} {258 0 0 0-12206 {}}} SUCCS {{259 0 4.500 0-12211 {}} {258 0 4.500 0-12226 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12211) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#34 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1139 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12210 {}} {774 0 4.500 0-12239 {}} {774 0 4.500 0-12226 {}}} SUCCS {{258 0 0 0-12221 {}} {256 0 0 0-12226 {}} {258 0 0 0-12228 {}} {256 0 0 0-12239 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12212) {AREA_SCORE {} NAME COMP_LOOP:k:asn#70 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1140 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12213 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12213) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#71 TYPE READSLICE PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1141 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-12212 {}}} SUCCS {{259 0 0 0-12214 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12214) {AREA_SCORE {} NAME VEC_LOOP:conc#35 TYPE CONCATENATE PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1142 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-12213 {}}} SUCCS {{258 0 0 0-12216 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12215) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1143 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12216 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12216) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#43 TYPE ACCU DELAY {1.09 ns} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1144 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-12215 {}} {258 0 0 0-12214 {}}} SUCCS {{258 0 0 0-12219 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12217) {AREA_SCORE {} NAME VEC_LOOP:j:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1145 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12245 {}}} SUCCS {{259 0 0 0-12218 {}} {130 0 0 0-12244 {}} {256 0 0 0-12245 {}}} CYCLES {}}
set a(0-12218) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1146 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12217 {}}} SUCCS {{259 0 0 0-12219 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12219) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-18:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1147 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-12218 {}} {258 0 0 0-12216 {}}} SUCCS {{259 0 4.500 0-12220 {}} {258 0 4.500 0-12239 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12220) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#35 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1148 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12219 {}} {774 0 4.500 0-12239 {}} {774 0 4.500 0-12226 {}}} SUCCS {{259 0 0 0-12221 {}} {256 0 0 0-12226 {}} {258 0 0 0-12227 {}} {256 0 0 0-12239 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12221) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-18:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1149 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-12220 {}} {258 0 0 0-12211 {}}} SUCCS {{259 0 0 0-12222 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12222) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.base TYPE {C-CORE PORT} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1150 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-12221 {}} {128 0 0 0-12224 {}}} SUCCS {{258 0 0 0-12224 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12223) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.m TYPE {C-CORE PORT} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1151 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-12224 {}}} SUCCS {{259 0 0 0-12224 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12224) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-18:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1152 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-12223 {}} {258 0 0 0-12222 {}}} SUCCS {{128 0 0 0-12222 {}} {128 0 0 0-12223 {}} {259 0 0 0-12225 {}}} CYCLES {}}
set a(0-12225) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.return TYPE {C-CORE PORT} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1153 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12224 {}}} SUCCS {{259 0 4.500 0-12226 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12226) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#34 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1154 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-12226 {}} {259 0 4.500 0-12225 {}} {256 0 0 0-12220 {}} {256 0 0 0-12211 {}} {258 0 4.500 0-12210 {}} {774 0 0 0-12239 {}}} SUCCS {{774 0 4.500 0-12211 {}} {774 0 4.500 0-12220 {}} {774 0 0 0-12226 {}} {258 0 0 0-12239 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12227) {AREA_SCORE {} NAME COMP_LOOP-18:factor2:not TYPE NOT PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1155 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-12220 {}}} SUCCS {{259 0 0 0-12228 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12228) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-18:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1156 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-12227 {}} {258 0 0 0-12211 {}}} SUCCS {{259 0 0 0-12229 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12229) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1157 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-12228 {}} {128 0 0 0-12231 {}}} SUCCS {{258 0 0 0-12231 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12230) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1158 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-12231 {}}} SUCCS {{259 0 0 0-12231 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12231) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-18:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1159 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-12230 {}} {258 0 0 0-12229 {}}} SUCCS {{128 0 0 0-12229 {}} {128 0 0 0-12230 {}} {259 0 0 0-12232 {}}} CYCLES {}}
set a(0-12232) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1160 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12231 {}}} SUCCS {{259 0 0 0-12233 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12233) {AREA_SCORE {} NAME COMP_LOOP-18:mult.x TYPE {C-CORE PORT} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1161 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12232 {}} {128 0 0 0-12237 {}}} SUCCS {{258 0 0 0-12237 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12234) {AREA_SCORE {} NAME COMP_LOOP-18:mult.y TYPE {C-CORE PORT} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1162 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12237 {}}} SUCCS {{258 0 0 0-12237 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12235) {AREA_SCORE {} NAME COMP_LOOP-18:mult.y_ TYPE {C-CORE PORT} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1163 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12237 {}}} SUCCS {{258 0 0 0-12237 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12236) {AREA_SCORE {} NAME COMP_LOOP-18:mult.p TYPE {C-CORE PORT} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1164 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12237 {}}} SUCCS {{259 0 0 0-12237 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12237) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-18:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1165 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12236 {}} {258 0 0 0-12235 {}} {258 0 0 0-12234 {}} {258 0 0 0-12233 {}}} SUCCS {{128 0 0 0-12233 {}} {128 0 0 0-12234 {}} {128 0 0 0-12235 {}} {128 0 0 0-12236 {}} {259 0 0 0-12238 {}}} CYCLES {}}
set a(0-12238) {AREA_SCORE {} NAME COMP_LOOP-18:mult.return TYPE {C-CORE PORT} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1166 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-12237 {}}} SUCCS {{259 0 4.500 0-12239 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12239) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#35 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1167 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12239 {}} {259 0 4.500 0-12238 {}} {258 0 0 0-12226 {}} {256 0 0 0-12220 {}} {258 0 4.500 0-12219 {}} {256 0 0 0-12211 {}}} SUCCS {{774 0 4.500 0-12211 {}} {774 0 4.500 0-12220 {}} {774 0 0 0-12226 {}} {774 0 0 0-12239 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12240) {AREA_SCORE {} NAME VEC_LOOP:j:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1168 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-12245 {}}} SUCCS {{259 0 0 0-12241 {}} {130 0 0 0-12244 {}} {256 0 0 0-12245 {}}} CYCLES {}}
set a(0-12241) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1169 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-12240 {}}} SUCCS {{259 0 0 0-12242 {}} {130 0 0 0-12244 {}}} CYCLES {}}
set a(0-12242) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-18:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1170 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-12241 {}}} SUCCS {{259 0 0 0-12243 {}} {130 0 0 0-12244 {}} {258 0 0 0-12245 {}}} CYCLES {}}
set a(0-12243) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1171 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12242 {}}} SUCCS {{259 0 0 0-12244 {}}} CYCLES {}}
set a(0-12244) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11105 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1172 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12243 {}} {130 0 0 0-12242 {}} {130 0 0 0-12241 {}} {130 0 0 0-12240 {}} {130 0 0 0-12239 {}} {130 0 0 0-12238 {}} {130 0 0 0-12236 {}} {130 0 0 0-12235 {}} {130 0 0 0-12234 {}} {130 0 0 0-12233 {}} {130 0 0 0-12232 {}} {130 0 0 0-12230 {}} {130 0 0 0-12229 {}} {130 0 0 0-12228 {}} {130 0 0 0-12227 {}} {130 0 0 0-12226 {}} {130 0 0 0-12225 {}} {130 0 0 0-12223 {}} {130 0 0 0-12222 {}} {130 0 0 0-12221 {}} {130 0 0 0-12220 {}} {130 0 0 0-12219 {}} {130 0 0 0-12218 {}} {130 0 0 0-12217 {}} {130 0 0 0-12216 {}} {130 0 0 0-12215 {}} {130 0 0 0-12214 {}} {130 0 0 0-12213 {}} {130 0 0 0-12212 {}} {130 0 0 0-12211 {}} {130 0 0 0-12210 {}} {130 0 0 0-12209 {}} {130 0 0 0-12208 {}} {130 0 0 0-12207 {}} {130 0 0 0-12206 {}} {130 0 0 0-12205 {}}} SUCCS {{129 0 0 0-12245 {}}} CYCLES {}}
set a(0-12245) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#18.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11105 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-12245 {}} {129 0 0 0-12244 {}} {258 0 0 0-12242 {}} {256 0 0 0-12240 {}} {256 0 0 0-12217 {}} {256 0 0 0-12205 {}}} SUCCS {{774 0 0 0-12205 {}} {774 0 0 0-12217 {}} {774 0 0 0-12240 {}} {772 0 0 0-12245 {}}} CYCLES {}}
set a(0-11105) {CHI {0-12205 0-12206 0-12207 0-12208 0-12209 0-12210 0-12211 0-12212 0-12213 0-12214 0-12215 0-12216 0-12217 0-12218 0-12219 0-12220 0-12221 0-12222 0-12223 0-12224 0-12225 0-12226 0-12227 0-12228 0-12229 0-12230 0-12231 0-12232 0-12233 0-12234 0-12235 0-12236 0-12237 0-12238 0-12239 0-12240 0-12241 0-12242 0-12243 0-12244 0-12245} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-18:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1173 LOC {20 1.0 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-12204 {}} {258 0 0 0-12203 {}} {258 0 0 0-12202 {}} {130 0 0 0-12201 {}} {130 0 0 0-12200 {}} {130 0 0 0-12199 {}} {130 0 0 0-12198 {}} {64 0 0 0-12197 {}} {64 0 0 0-11104 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-12204 {}} {131 0 0 0-12246 {}} {130 0 0 0-12247 {}} {130 0 0 0-12248 {}} {130 0 0 0-12249 {}} {130 0 0 0-12250 {}} {130 0 0 0-12251 {}} {130 0 0 0-12252 {}} {130 0 0 0-12253 {}} {130 0 0 0-12254 {}} {130 0 0 0-12255 {}} {64 0 0 0-11106 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12246) {AREA_SCORE {} NAME COMP_LOOP-19:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1174 LOC {20 1.0 21 0.86125 21 0.86125 21 0.86125} PREDS {{131 0 0 0-11105 {}}} SUCCS {{259 0 0 0-12247 {}} {130 0 0 0-12255 {}}} CYCLES {}}
set a(0-12247) {AREA_SCORE {} NAME COMP_LOOP-19:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1175 LOC {20 1.0 21 0.86125 21 0.86125 21 0.86125} PREDS {{259 0 0 0-12246 {}} {130 0 0 0-11105 {}}} SUCCS {{259 0 0 0-12248 {}} {130 0 0 0-12255 {}}} CYCLES {}}
set a(0-12248) {AREA_SCORE {} NAME COMP_LOOP-19:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1176 LOC {20 1.0 21 0.86125 21 0.86125 21 0.86125} PREDS {{259 0 0 0-12247 {}} {130 0 0 0-11105 {}}} SUCCS {{258 0 0 0-12252 {}} {130 0 0 0-12255 {}}} CYCLES {}}
set a(0-12249) {AREA_SCORE {} NAME COMP_LOOP:k:asn#71 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1177 LOC {20 1.0 21 0.0 21 0.0 21 0.0 21 0.86125} PREDS {{130 0 0 0-11105 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12250 {}} {130 0 0 0-12255 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12250) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#72 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1178 LOC {20 1.0 21 0.0 21 0.0 21 0.86125} PREDS {{259 0 0 0-12249 {}} {130 0 0 0-11105 {}}} SUCCS {{259 0 0 0-12251 {}} {130 0 0 0-12255 {}}} CYCLES {}}
set a(0-12251) {AREA_SCORE {} NAME COMP_LOOP:conc#54 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1179 LOC {20 1.0 21 0.86125 21 0.86125 21 0.86125} PREDS {{259 0 0 0-12250 {}} {130 0 0 0-11105 {}}} SUCCS {{259 0 0 0-12252 {}} {130 0 0 0-12255 {}}} CYCLES {}}
set a(0-12252) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-19:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1180 LOC {21 0.0 21 0.86125 21 0.86125 21 0.999999875 21 0.999999875} PREDS {{259 0 0 0-12251 {}} {258 0 0 0-12248 {}} {130 0 0 0-11105 {}}} SUCCS {{259 0 0 0-12253 {}} {130 0 0 0-12255 {}}} CYCLES {}}
set a(0-12253) {AREA_SCORE {} NAME COMP_LOOP-19:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1181 LOC {21 0.13874999999999998 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-12252 {}} {130 0 0 0-11105 {}}} SUCCS {{259 0 0 0-12254 {}} {130 0 0 0-12255 {}}} CYCLES {}}
set a(0-12254) {AREA_SCORE {} NAME COMP_LOOP-19:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1182 LOC {21 0.13874999999999998 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-12253 {}} {130 0 0 0-11105 {}}} SUCCS {{259 0 0 0-12255 {}}} CYCLES {}}
set a(0-12255) {AREA_SCORE {} NAME COMP_LOOP-19:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1183 LOC {21 0.13874999999999998 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-12254 {}} {130 0 0 0-12253 {}} {130 0 0 0-12252 {}} {130 0 0 0-12251 {}} {130 0 0 0-12250 {}} {130 0 0 0-12249 {}} {130 0 0 0-12248 {}} {130 0 0 0-12247 {}} {130 0 0 0-12246 {}} {130 0 0 0-11105 {}}} SUCCS {{128 0 0 0-12264 {}} {64 0 0 0-11106 {}}} CYCLES {}}
set a(0-12256) {AREA_SCORE {} NAME COMP_LOOP:k:asn#72 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1184 LOC {0 1.0 18 0.0 18 0.0 18 0.0 19 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12257 {}} {130 0 0 0-11106 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12257) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#73 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1185 LOC {0 1.0 18 0.0 18 0.0 19 0.51615785} PREDS {{259 0 0 0-12256 {}}} SUCCS {{259 0 0 0-12258 {}} {130 0 0 0-11106 {}}} CYCLES {}}
set a(0-12258) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#18 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1186 LOC {0 1.0 18 0.51615785 18 0.51615785 19 0.51615785} PREDS {{259 0 0 0-12257 {}}} SUCCS {{259 0 0 0-12259 {}} {130 0 0 0-11106 {}}} CYCLES {}}
set a(0-12259) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-19:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1187 LOC {1 0.18687499999999999 18 0.51615785 18 0.51615785 18 0.9999998935000001 19 0.9999998935000001} PREDS {{259 0 0 0-12258 {}} {258 0 0 0-11260 {}}} SUCCS {{259 0 0 0-12260 {}} {258 0 0 0-12262 {}} {130 0 0 0-11106 {}}} CYCLES {}}
set a(0-12260) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#71 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1188 LOC {1 0.67071715 20 0.46875 20 0.46875 20 0.46875} PREDS {{259 0 0 0-12259 {}}} SUCCS {{259 0 3.750 0-12261 {}} {130 0 0 0-11106 {}}} CYCLES {}}
set a(0-12261) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1189 LOC {2 1.0 20 0.95 20 1.0 21 0.2999998749999999 21 0.2999998749999999} PREDS {{259 0 3.750 0-12260 {}}} SUCCS {{258 0 0 0-11106 {}}} CYCLES {}}
set a(0-12262) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#9 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1190 LOC {1 0.67071715 20 0.46875 20 0.46875 20 0.46875} PREDS {{258 0 0 0-12259 {}}} SUCCS {{259 0 3.750 0-12263 {}} {130 0 0 0-11106 {}}} CYCLES {}}
set a(0-12263) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1191 LOC {2 1.0 20 0.95 20 1.0 21 0.2999998749999999 21 0.2999998749999999} PREDS {{259 0 3.750 0-12262 {}}} SUCCS {{258 0 0 0-11106 {}}} CYCLES {}}
set a(0-12264) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1192 LOC {21 0.0 21 1.0 21 1.0 21 1.0 21 1.0} PREDS {{128 0 0 0-12255 {}} {772 0 0 0-11106 {}}} SUCCS {{259 0 0 0-11106 {}}} CYCLES {}}
set a(0-12265) {AREA_SCORE {} NAME VEC_LOOP:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1193 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {{774 0 0 0-12311 {}}} SUCCS {{259 0 0 0-12266 {}} {130 0 0 0-12310 {}} {256 0 0 0-12311 {}}} CYCLES {}}
set a(0-12266) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#19)(13-1) TYPE READSLICE PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1194 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-12265 {}}} SUCCS {{258 0 0 0-12270 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12267) {AREA_SCORE {} NAME COMP_LOOP:k:asn#73 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1195 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {} SUCCS {{259 0 0 0-12268 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12268) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#74 TYPE READSLICE PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1196 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-12267 {}}} SUCCS {{259 0 0 0-12269 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12269) {AREA_SCORE {} NAME VEC_LOOP:conc#36 TYPE CONCATENATE PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1197 LOC {0 1.0 1 0.8650000499999999 1 0.8650000499999999 2 0.2400001} PREDS {{259 0 0 0-12268 {}}} SUCCS {{259 0 0 0-12270 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12270) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#19 TYPE ACCU DELAY {1.08 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1198 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 2 0.374999975} PREDS {{259 0 0 0-12269 {}} {258 0 0 0-12266 {}}} SUCCS {{258 0 0 0-12273 {}} {258 0 0 0-12291 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12271) {AREA_SCORE {} NAME VEC_LOOP:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1199 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-12311 {}}} SUCCS {{259 0 0 0-12272 {}} {130 0 0 0-12310 {}} {256 0 0 0-12311 {}}} CYCLES {}}
set a(0-12272) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#19)(0)#1 TYPE READSLICE PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1200 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-12271 {}}} SUCCS {{259 0 0 0-12273 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12273) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1201 LOC {1 0.13499995 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-12272 {}} {258 0 0 0-12270 {}}} SUCCS {{259 0 4.500 0-12274 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12274) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#36 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1202 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12273 {}} {774 0 4.500 0-12305 {}} {774 0 4.500 0-12292 {}}} SUCCS {{258 0 0 0-12284 {}} {256 0 0 0-12292 {}} {258 0 0 0-12294 {}} {256 0 0 0-12305 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12275) {AREA_SCORE {} NAME COMP_LOOP:k:asn#74 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1203 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12276 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12276) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#75 TYPE READSLICE PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1204 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-12275 {}}} SUCCS {{259 0 0 0-12277 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12277) {AREA_SCORE {} NAME VEC_LOOP:conc#37 TYPE CONCATENATE PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1205 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-12276 {}}} SUCCS {{258 0 0 0-12279 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12278) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1206 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12279 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12279) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#44 TYPE ACCU DELAY {1.09 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1207 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-12278 {}} {258 0 0 0-12277 {}}} SUCCS {{258 0 0 0-12282 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12280) {AREA_SCORE {} NAME VEC_LOOP:j:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1208 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12311 {}}} SUCCS {{259 0 0 0-12281 {}} {130 0 0 0-12310 {}} {256 0 0 0-12311 {}}} CYCLES {}}
set a(0-12281) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1209 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12280 {}}} SUCCS {{259 0 0 0-12282 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12282) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-19:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1210 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-12281 {}} {258 0 0 0-12279 {}}} SUCCS {{259 0 4.500 0-12283 {}} {258 0 4.500 0-12305 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12283) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#37 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1211 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12282 {}} {774 0 4.500 0-12305 {}} {774 0 4.500 0-12292 {}}} SUCCS {{259 0 0 0-12284 {}} {256 0 0 0-12292 {}} {258 0 0 0-12293 {}} {256 0 0 0-12305 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12284) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-19:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1212 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-12283 {}} {258 0 0 0-12274 {}}} SUCCS {{259 0 0 0-12285 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12285) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.base TYPE {C-CORE PORT} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1213 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-12284 {}} {128 0 0 0-12287 {}}} SUCCS {{258 0 0 0-12287 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12286) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.m TYPE {C-CORE PORT} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1214 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-12287 {}}} SUCCS {{259 0 0 0-12287 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12287) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-19:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1215 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-12286 {}} {258 0 0 0-12285 {}}} SUCCS {{128 0 0 0-12285 {}} {128 0 0 0-12286 {}} {259 0 0 0-12288 {}}} CYCLES {}}
set a(0-12288) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.return TYPE {C-CORE PORT} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1216 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12287 {}}} SUCCS {{258 0 4.500 0-12292 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12289) {AREA_SCORE {} NAME VEC_LOOP:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1217 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-12311 {}}} SUCCS {{259 0 0 0-12290 {}} {130 0 0 0-12310 {}} {256 0 0 0-12311 {}}} CYCLES {}}
set a(0-12290) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#19)(0) TYPE READSLICE PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1218 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-12289 {}}} SUCCS {{259 0 0 0-12291 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12291) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1219 LOC {1 0.13499995 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12290 {}} {258 0 0 0-12270 {}}} SUCCS {{259 0 4.500 0-12292 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12292) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#36 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1220 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-12292 {}} {259 0 4.500 0-12291 {}} {258 0 4.500 0-12288 {}} {256 0 0 0-12283 {}} {256 0 0 0-12274 {}} {774 0 0 0-12305 {}}} SUCCS {{774 0 4.500 0-12274 {}} {774 0 4.500 0-12283 {}} {774 0 0 0-12292 {}} {258 0 0 0-12305 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12293) {AREA_SCORE {} NAME COMP_LOOP-19:factor2:not TYPE NOT PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1221 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-12283 {}}} SUCCS {{259 0 0 0-12294 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12294) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-19:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1222 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-12293 {}} {258 0 0 0-12274 {}}} SUCCS {{259 0 0 0-12295 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12295) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1223 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-12294 {}} {128 0 0 0-12297 {}}} SUCCS {{258 0 0 0-12297 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12296) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1224 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-12297 {}}} SUCCS {{259 0 0 0-12297 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12297) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-19:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1225 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-12296 {}} {258 0 0 0-12295 {}}} SUCCS {{128 0 0 0-12295 {}} {128 0 0 0-12296 {}} {259 0 0 0-12298 {}}} CYCLES {}}
set a(0-12298) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1226 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12297 {}}} SUCCS {{259 0 0 0-12299 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12299) {AREA_SCORE {} NAME COMP_LOOP-19:mult.x TYPE {C-CORE PORT} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1227 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12298 {}} {128 0 0 0-12303 {}}} SUCCS {{258 0 0 0-12303 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12300) {AREA_SCORE {} NAME COMP_LOOP-19:mult.y TYPE {C-CORE PORT} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1228 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12303 {}}} SUCCS {{258 0 0 0-12303 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12301) {AREA_SCORE {} NAME COMP_LOOP-19:mult.y_ TYPE {C-CORE PORT} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1229 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12303 {}}} SUCCS {{258 0 0 0-12303 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12302) {AREA_SCORE {} NAME COMP_LOOP-19:mult.p TYPE {C-CORE PORT} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1230 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12303 {}}} SUCCS {{259 0 0 0-12303 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12303) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-19:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1231 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12302 {}} {258 0 0 0-12301 {}} {258 0 0 0-12300 {}} {258 0 0 0-12299 {}}} SUCCS {{128 0 0 0-12299 {}} {128 0 0 0-12300 {}} {128 0 0 0-12301 {}} {128 0 0 0-12302 {}} {259 0 0 0-12304 {}}} CYCLES {}}
set a(0-12304) {AREA_SCORE {} NAME COMP_LOOP-19:mult.return TYPE {C-CORE PORT} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1232 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-12303 {}}} SUCCS {{259 0 4.500 0-12305 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12305) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#37 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1233 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12305 {}} {259 0 4.500 0-12304 {}} {258 0 0 0-12292 {}} {256 0 0 0-12283 {}} {258 0 4.500 0-12282 {}} {256 0 0 0-12274 {}}} SUCCS {{774 0 4.500 0-12274 {}} {774 0 4.500 0-12283 {}} {774 0 0 0-12292 {}} {774 0 0 0-12305 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12306) {AREA_SCORE {} NAME VEC_LOOP:j:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1234 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-12311 {}}} SUCCS {{259 0 0 0-12307 {}} {130 0 0 0-12310 {}} {256 0 0 0-12311 {}}} CYCLES {}}
set a(0-12307) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1235 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-12306 {}}} SUCCS {{259 0 0 0-12308 {}} {130 0 0 0-12310 {}}} CYCLES {}}
set a(0-12308) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-19:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1236 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-12307 {}}} SUCCS {{259 0 0 0-12309 {}} {130 0 0 0-12310 {}} {258 0 0 0-12311 {}}} CYCLES {}}
set a(0-12309) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1237 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12308 {}}} SUCCS {{259 0 0 0-12310 {}}} CYCLES {}}
set a(0-12310) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11106 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1238 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12309 {}} {130 0 0 0-12308 {}} {130 0 0 0-12307 {}} {130 0 0 0-12306 {}} {130 0 0 0-12305 {}} {130 0 0 0-12304 {}} {130 0 0 0-12302 {}} {130 0 0 0-12301 {}} {130 0 0 0-12300 {}} {130 0 0 0-12299 {}} {130 0 0 0-12298 {}} {130 0 0 0-12296 {}} {130 0 0 0-12295 {}} {130 0 0 0-12294 {}} {130 0 0 0-12293 {}} {130 0 0 0-12292 {}} {130 0 0 0-12291 {}} {130 0 0 0-12290 {}} {130 0 0 0-12289 {}} {130 0 0 0-12288 {}} {130 0 0 0-12286 {}} {130 0 0 0-12285 {}} {130 0 0 0-12284 {}} {130 0 0 0-12283 {}} {130 0 0 0-12282 {}} {130 0 0 0-12281 {}} {130 0 0 0-12280 {}} {130 0 0 0-12279 {}} {130 0 0 0-12278 {}} {130 0 0 0-12277 {}} {130 0 0 0-12276 {}} {130 0 0 0-12275 {}} {130 0 0 0-12274 {}} {130 0 0 0-12273 {}} {130 0 0 0-12272 {}} {130 0 0 0-12271 {}} {130 0 0 0-12270 {}} {130 0 0 0-12269 {}} {130 0 0 0-12268 {}} {130 0 0 0-12267 {}} {130 0 0 0-12266 {}} {130 0 0 0-12265 {}}} SUCCS {{129 0 0 0-12311 {}}} CYCLES {}}
set a(0-12311) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#19.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11106 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-12311 {}} {129 0 0 0-12310 {}} {258 0 0 0-12308 {}} {256 0 0 0-12306 {}} {256 0 0 0-12289 {}} {256 0 0 0-12280 {}} {256 0 0 0-12271 {}} {256 0 0 0-12265 {}}} SUCCS {{774 0 0 0-12265 {}} {774 0 0 0-12271 {}} {774 0 0 0-12280 {}} {774 0 0 0-12289 {}} {774 0 0 0-12306 {}} {772 0 0 0-12311 {}}} CYCLES {}}
set a(0-11106) {CHI {0-12265 0-12266 0-12267 0-12268 0-12269 0-12270 0-12271 0-12272 0-12273 0-12274 0-12275 0-12276 0-12277 0-12278 0-12279 0-12280 0-12281 0-12282 0-12283 0-12284 0-12285 0-12286 0-12287 0-12288 0-12289 0-12290 0-12291 0-12292 0-12293 0-12294 0-12295 0-12296 0-12297 0-12298 0-12299 0-12300 0-12301 0-12302 0-12303 0-12304 0-12305 0-12306 0-12307 0-12308 0-12309 0-12310 0-12311} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-19:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1239 LOC {21 1.0 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-12264 {}} {258 0 0 0-12263 {}} {130 0 0 0-12262 {}} {258 0 0 0-12261 {}} {130 0 0 0-12260 {}} {130 0 0 0-12259 {}} {130 0 0 0-12258 {}} {130 0 0 0-12257 {}} {130 0 0 0-12256 {}} {64 0 0 0-12255 {}} {64 0 0 0-11105 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-12264 {}} {131 0 0 0-12312 {}} {130 0 0 0-12313 {}} {130 0 0 0-12314 {}} {130 0 0 0-12315 {}} {130 0 0 0-12316 {}} {130 0 0 0-12317 {}} {130 0 0 0-12318 {}} {130 0 0 0-12319 {}} {130 0 0 0-12320 {}} {130 0 0 0-12321 {}} {64 0 0 0-11107 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12312) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-3)#2 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1240 LOC {21 1.0 22 0.8650000499999999 22 0.8650000499999999 22 0.8650000499999999} PREDS {{131 0 0 0-11106 {}}} SUCCS {{259 0 0 0-12313 {}} {130 0 0 0-12321 {}}} CYCLES {}}
set a(0-12313) {AREA_SCORE {} NAME COMP_LOOP-20:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1241 LOC {21 1.0 22 0.8650000499999999 22 0.8650000499999999 22 0.8650000499999999} PREDS {{259 0 0 0-12312 {}} {130 0 0 0-11106 {}}} SUCCS {{259 0 0 0-12314 {}} {130 0 0 0-12321 {}}} CYCLES {}}
set a(0-12314) {AREA_SCORE {} NAME COMP_LOOP-20:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1242 LOC {21 1.0 22 0.8650000499999999 22 0.8650000499999999 22 0.8650000499999999} PREDS {{259 0 0 0-12313 {}} {130 0 0 0-11106 {}}} SUCCS {{258 0 0 0-12318 {}} {130 0 0 0-12321 {}}} CYCLES {}}
set a(0-12315) {AREA_SCORE {} NAME COMP_LOOP:k:asn#75 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1243 LOC {21 1.0 22 0.0 22 0.0 22 0.0 22 0.8650000499999999} PREDS {{130 0 0 0-11106 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12316 {}} {130 0 0 0-12321 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12316) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#76 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1244 LOC {21 1.0 22 0.0 22 0.0 22 0.8650000499999999} PREDS {{259 0 0 0-12315 {}} {130 0 0 0-11106 {}}} SUCCS {{259 0 0 0-12317 {}} {130 0 0 0-12321 {}}} CYCLES {}}
set a(0-12317) {AREA_SCORE {} NAME COMP_LOOP:conc#57 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1245 LOC {21 1.0 22 0.8650000499999999 22 0.8650000499999999 22 0.8650000499999999} PREDS {{259 0 0 0-12316 {}} {130 0 0 0-11106 {}}} SUCCS {{259 0 0 0-12318 {}} {130 0 0 0-12321 {}}} CYCLES {}}
set a(0-12318) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME COMP_LOOP:acc#5 TYPE ACCU DELAY {1.08 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1246 LOC {22 0.0 22 0.8650000499999999 22 0.8650000499999999 22 0.9999999249999999 22 0.9999999249999999} PREDS {{259 0 0 0-12317 {}} {258 0 0 0-12314 {}} {130 0 0 0-11106 {}}} SUCCS {{259 0 0 0-12319 {}} {130 0 0 0-12321 {}}} CYCLES {}}
set a(0-12319) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#5)(12) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1247 LOC {22 0.13499995 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-12318 {}} {130 0 0 0-11106 {}}} SUCCS {{259 0 0 0-12320 {}} {130 0 0 0-12321 {}}} CYCLES {}}
set a(0-12320) {AREA_SCORE {} NAME COMP_LOOP-20:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1248 LOC {22 0.13499995 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-12319 {}} {130 0 0 0-11106 {}}} SUCCS {{259 0 0 0-12321 {}}} CYCLES {}}
set a(0-12321) {AREA_SCORE {} NAME COMP_LOOP-20:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1249 LOC {22 0.13499995 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-12320 {}} {130 0 0 0-12319 {}} {130 0 0 0-12318 {}} {130 0 0 0-12317 {}} {130 0 0 0-12316 {}} {130 0 0 0-12315 {}} {130 0 0 0-12314 {}} {130 0 0 0-12313 {}} {130 0 0 0-12312 {}} {130 0 0 0-11106 {}}} SUCCS {{128 0 0 0-12328 {}} {64 0 0 0-11107 {}}} CYCLES {}}
set a(0-12322) {AREA_SCORE {} NAME COMP_LOOP:k:asn#76 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1250 LOC {0 1.0 19 0.0 19 0.0 19 0.0 20 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12323 {}} {130 0 0 0-11107 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12323) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#77 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1251 LOC {0 1.0 19 0.0 19 0.0 20 0.51615785} PREDS {{259 0 0 0-12322 {}}} SUCCS {{259 0 0 0-12324 {}} {130 0 0 0-11107 {}}} CYCLES {}}
set a(0-12324) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#19 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1252 LOC {0 1.0 19 0.51615785 19 0.51615785 20 0.51615785} PREDS {{259 0 0 0-12323 {}}} SUCCS {{259 0 0 0-12325 {}} {130 0 0 0-11107 {}}} CYCLES {}}
set a(0-12325) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-20:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1253 LOC {1 0.18687499999999999 19 0.51615785 19 0.51615785 19 0.9999998935000001 20 0.9999998935000001} PREDS {{259 0 0 0-12324 {}} {258 0 0 0-11201 {}}} SUCCS {{259 0 3.750 0-12326 {}} {258 0 3.750 0-12327 {}} {130 0 0 0-11107 {}}} CYCLES {}}
set a(0-12326) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1254 LOC {2 1.0 21 0.95 21 1.0 22 0.2999998749999999 22 0.2999998749999999} PREDS {{259 0 3.750 0-12325 {}}} SUCCS {{258 0 0 0-11107 {}}} CYCLES {}}
set a(0-12327) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1255 LOC {2 1.0 21 0.95 21 1.0 22 0.2999998749999999 22 0.2999998749999999} PREDS {{258 0 3.750 0-12325 {}}} SUCCS {{258 0 0 0-11107 {}}} CYCLES {}}
set a(0-12328) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1256 LOC {22 0.0 22 1.0 22 1.0 22 1.0 22 1.0} PREDS {{128 0 0 0-12321 {}} {772 0 0 0-11107 {}}} SUCCS {{259 0 0 0-11107 {}}} CYCLES {}}
set a(0-12329) {AREA_SCORE {} NAME VEC_LOOP:j:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1257 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12369 {}}} SUCCS {{259 0 0 0-12330 {}} {130 0 0 0-12368 {}} {256 0 0 0-12369 {}}} CYCLES {}}
set a(0-12330) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1258 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12329 {}}} SUCCS {{258 0 0 0-12334 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12331) {AREA_SCORE {} NAME COMP_LOOP:k:asn#77 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1259 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-12332 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12332) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#78 TYPE READSLICE PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1260 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12331 {}}} SUCCS {{259 0 0 0-12333 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12333) {AREA_SCORE {} NAME VEC_LOOP:conc#38 TYPE CONCATENATE PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1261 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-12332 {}}} SUCCS {{259 0 0 0-12334 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12334) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-20:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1262 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-12333 {}} {258 0 0 0-12330 {}}} SUCCS {{259 0 4.500 0-12335 {}} {258 0 4.500 0-12350 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12335) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#38 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1263 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12334 {}} {774 0 4.500 0-12363 {}} {774 0 4.500 0-12350 {}}} SUCCS {{258 0 0 0-12345 {}} {256 0 0 0-12350 {}} {258 0 0 0-12352 {}} {256 0 0 0-12363 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12336) {AREA_SCORE {} NAME COMP_LOOP:k:asn#78 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1264 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12337 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12337) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#79 TYPE READSLICE PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1265 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-12336 {}}} SUCCS {{259 0 0 0-12338 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12338) {AREA_SCORE {} NAME VEC_LOOP:conc#39 TYPE CONCATENATE PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1266 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-12337 {}}} SUCCS {{258 0 0 0-12340 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12339) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1267 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12340 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12340) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#45 TYPE ACCU DELAY {1.09 ns} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1268 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-12339 {}} {258 0 0 0-12338 {}}} SUCCS {{258 0 0 0-12343 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12341) {AREA_SCORE {} NAME VEC_LOOP:j:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1269 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12369 {}}} SUCCS {{259 0 0 0-12342 {}} {130 0 0 0-12368 {}} {256 0 0 0-12369 {}}} CYCLES {}}
set a(0-12342) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1270 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12341 {}}} SUCCS {{259 0 0 0-12343 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12343) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-20:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1271 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-12342 {}} {258 0 0 0-12340 {}}} SUCCS {{259 0 4.500 0-12344 {}} {258 0 4.500 0-12363 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12344) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#39 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1272 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12343 {}} {774 0 4.500 0-12363 {}} {774 0 4.500 0-12350 {}}} SUCCS {{259 0 0 0-12345 {}} {256 0 0 0-12350 {}} {258 0 0 0-12351 {}} {256 0 0 0-12363 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12345) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-20:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1273 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-12344 {}} {258 0 0 0-12335 {}}} SUCCS {{259 0 0 0-12346 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12346) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.base TYPE {C-CORE PORT} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1274 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-12345 {}} {128 0 0 0-12348 {}}} SUCCS {{258 0 0 0-12348 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12347) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.m TYPE {C-CORE PORT} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1275 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-12348 {}}} SUCCS {{259 0 0 0-12348 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12348) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-20:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1276 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-12347 {}} {258 0 0 0-12346 {}}} SUCCS {{128 0 0 0-12346 {}} {128 0 0 0-12347 {}} {259 0 0 0-12349 {}}} CYCLES {}}
set a(0-12349) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.return TYPE {C-CORE PORT} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1277 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12348 {}}} SUCCS {{259 0 4.500 0-12350 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12350) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#38 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1278 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-12350 {}} {259 0 4.500 0-12349 {}} {256 0 0 0-12344 {}} {256 0 0 0-12335 {}} {258 0 4.500 0-12334 {}} {774 0 0 0-12363 {}}} SUCCS {{774 0 4.500 0-12335 {}} {774 0 4.500 0-12344 {}} {774 0 0 0-12350 {}} {258 0 0 0-12363 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12351) {AREA_SCORE {} NAME COMP_LOOP-20:factor2:not TYPE NOT PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1279 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-12344 {}}} SUCCS {{259 0 0 0-12352 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12352) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-20:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1280 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-12351 {}} {258 0 0 0-12335 {}}} SUCCS {{259 0 0 0-12353 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12353) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1281 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-12352 {}} {128 0 0 0-12355 {}}} SUCCS {{258 0 0 0-12355 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12354) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1282 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-12355 {}}} SUCCS {{259 0 0 0-12355 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12355) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-20:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1283 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-12354 {}} {258 0 0 0-12353 {}}} SUCCS {{128 0 0 0-12353 {}} {128 0 0 0-12354 {}} {259 0 0 0-12356 {}}} CYCLES {}}
set a(0-12356) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1284 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12355 {}}} SUCCS {{259 0 0 0-12357 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12357) {AREA_SCORE {} NAME COMP_LOOP-20:mult.x TYPE {C-CORE PORT} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1285 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12356 {}} {128 0 0 0-12361 {}}} SUCCS {{258 0 0 0-12361 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12358) {AREA_SCORE {} NAME COMP_LOOP-20:mult.y TYPE {C-CORE PORT} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1286 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12361 {}}} SUCCS {{258 0 0 0-12361 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12359) {AREA_SCORE {} NAME COMP_LOOP-20:mult.y_ TYPE {C-CORE PORT} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1287 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12361 {}}} SUCCS {{258 0 0 0-12361 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12360) {AREA_SCORE {} NAME COMP_LOOP-20:mult.p TYPE {C-CORE PORT} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1288 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12361 {}}} SUCCS {{259 0 0 0-12361 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12361) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-20:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1289 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12360 {}} {258 0 0 0-12359 {}} {258 0 0 0-12358 {}} {258 0 0 0-12357 {}}} SUCCS {{128 0 0 0-12357 {}} {128 0 0 0-12358 {}} {128 0 0 0-12359 {}} {128 0 0 0-12360 {}} {259 0 0 0-12362 {}}} CYCLES {}}
set a(0-12362) {AREA_SCORE {} NAME COMP_LOOP-20:mult.return TYPE {C-CORE PORT} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1290 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-12361 {}}} SUCCS {{259 0 4.500 0-12363 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12363) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#39 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1291 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12363 {}} {259 0 4.500 0-12362 {}} {258 0 0 0-12350 {}} {256 0 0 0-12344 {}} {258 0 4.500 0-12343 {}} {256 0 0 0-12335 {}}} SUCCS {{774 0 4.500 0-12335 {}} {774 0 4.500 0-12344 {}} {774 0 0 0-12350 {}} {774 0 0 0-12363 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12364) {AREA_SCORE {} NAME VEC_LOOP:j:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1292 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-12369 {}}} SUCCS {{259 0 0 0-12365 {}} {130 0 0 0-12368 {}} {256 0 0 0-12369 {}}} CYCLES {}}
set a(0-12365) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1293 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-12364 {}}} SUCCS {{259 0 0 0-12366 {}} {130 0 0 0-12368 {}}} CYCLES {}}
set a(0-12366) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-20:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1294 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-12365 {}}} SUCCS {{259 0 0 0-12367 {}} {130 0 0 0-12368 {}} {258 0 0 0-12369 {}}} CYCLES {}}
set a(0-12367) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1295 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12366 {}}} SUCCS {{259 0 0 0-12368 {}}} CYCLES {}}
set a(0-12368) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11107 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1296 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12367 {}} {130 0 0 0-12366 {}} {130 0 0 0-12365 {}} {130 0 0 0-12364 {}} {130 0 0 0-12363 {}} {130 0 0 0-12362 {}} {130 0 0 0-12360 {}} {130 0 0 0-12359 {}} {130 0 0 0-12358 {}} {130 0 0 0-12357 {}} {130 0 0 0-12356 {}} {130 0 0 0-12354 {}} {130 0 0 0-12353 {}} {130 0 0 0-12352 {}} {130 0 0 0-12351 {}} {130 0 0 0-12350 {}} {130 0 0 0-12349 {}} {130 0 0 0-12347 {}} {130 0 0 0-12346 {}} {130 0 0 0-12345 {}} {130 0 0 0-12344 {}} {130 0 0 0-12343 {}} {130 0 0 0-12342 {}} {130 0 0 0-12341 {}} {130 0 0 0-12340 {}} {130 0 0 0-12339 {}} {130 0 0 0-12338 {}} {130 0 0 0-12337 {}} {130 0 0 0-12336 {}} {130 0 0 0-12335 {}} {130 0 0 0-12334 {}} {130 0 0 0-12333 {}} {130 0 0 0-12332 {}} {130 0 0 0-12331 {}} {130 0 0 0-12330 {}} {130 0 0 0-12329 {}}} SUCCS {{129 0 0 0-12369 {}}} CYCLES {}}
set a(0-12369) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#20.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11107 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-12369 {}} {129 0 0 0-12368 {}} {258 0 0 0-12366 {}} {256 0 0 0-12364 {}} {256 0 0 0-12341 {}} {256 0 0 0-12329 {}}} SUCCS {{774 0 0 0-12329 {}} {774 0 0 0-12341 {}} {774 0 0 0-12364 {}} {772 0 0 0-12369 {}}} CYCLES {}}
set a(0-11107) {CHI {0-12329 0-12330 0-12331 0-12332 0-12333 0-12334 0-12335 0-12336 0-12337 0-12338 0-12339 0-12340 0-12341 0-12342 0-12343 0-12344 0-12345 0-12346 0-12347 0-12348 0-12349 0-12350 0-12351 0-12352 0-12353 0-12354 0-12355 0-12356 0-12357 0-12358 0-12359 0-12360 0-12361 0-12362 0-12363 0-12364 0-12365 0-12366 0-12367 0-12368 0-12369} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-20:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1297 LOC {22 1.0 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-12328 {}} {258 0 0 0-12327 {}} {258 0 0 0-12326 {}} {130 0 0 0-12325 {}} {130 0 0 0-12324 {}} {130 0 0 0-12323 {}} {130 0 0 0-12322 {}} {64 0 0 0-12321 {}} {64 0 0 0-11106 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-12328 {}} {131 0 0 0-12370 {}} {130 0 0 0-12371 {}} {130 0 0 0-12372 {}} {130 0 0 0-12373 {}} {130 0 0 0-12374 {}} {130 0 0 0-12375 {}} {130 0 0 0-12376 {}} {130 0 0 0-12377 {}} {130 0 0 0-12378 {}} {130 0 0 0-12379 {}} {64 0 0 0-11108 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12370) {AREA_SCORE {} NAME COMP_LOOP-21:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1298 LOC {22 1.0 23 0.86125 23 0.86125 23 0.86125} PREDS {{131 0 0 0-11107 {}}} SUCCS {{259 0 0 0-12371 {}} {130 0 0 0-12379 {}}} CYCLES {}}
set a(0-12371) {AREA_SCORE {} NAME COMP_LOOP-21:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1299 LOC {22 1.0 23 0.86125 23 0.86125 23 0.86125} PREDS {{259 0 0 0-12370 {}} {130 0 0 0-11107 {}}} SUCCS {{259 0 0 0-12372 {}} {130 0 0 0-12379 {}}} CYCLES {}}
set a(0-12372) {AREA_SCORE {} NAME COMP_LOOP-21:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1300 LOC {22 1.0 23 0.86125 23 0.86125 23 0.86125} PREDS {{259 0 0 0-12371 {}} {130 0 0 0-11107 {}}} SUCCS {{258 0 0 0-12376 {}} {130 0 0 0-12379 {}}} CYCLES {}}
set a(0-12373) {AREA_SCORE {} NAME COMP_LOOP:k:asn#79 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1301 LOC {22 1.0 23 0.0 23 0.0 23 0.0 23 0.86125} PREDS {{130 0 0 0-11107 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12374 {}} {130 0 0 0-12379 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12374) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#80 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1302 LOC {22 1.0 23 0.0 23 0.0 23 0.86125} PREDS {{259 0 0 0-12373 {}} {130 0 0 0-11107 {}}} SUCCS {{259 0 0 0-12375 {}} {130 0 0 0-12379 {}}} CYCLES {}}
set a(0-12375) {AREA_SCORE {} NAME COMP_LOOP:conc#60 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1303 LOC {22 1.0 23 0.86125 23 0.86125 23 0.86125} PREDS {{259 0 0 0-12374 {}} {130 0 0 0-11107 {}}} SUCCS {{259 0 0 0-12376 {}} {130 0 0 0-12379 {}}} CYCLES {}}
set a(0-12376) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-21:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1304 LOC {23 0.0 23 0.86125 23 0.86125 23 0.999999875 23 0.999999875} PREDS {{259 0 0 0-12375 {}} {258 0 0 0-12372 {}} {130 0 0 0-11107 {}}} SUCCS {{259 0 0 0-12377 {}} {130 0 0 0-12379 {}}} CYCLES {}}
set a(0-12377) {AREA_SCORE {} NAME COMP_LOOP-21:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1305 LOC {23 0.13874999999999998 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-12376 {}} {130 0 0 0-11107 {}}} SUCCS {{259 0 0 0-12378 {}} {130 0 0 0-12379 {}}} CYCLES {}}
set a(0-12378) {AREA_SCORE {} NAME COMP_LOOP-21:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1306 LOC {23 0.13874999999999998 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-12377 {}} {130 0 0 0-11107 {}}} SUCCS {{259 0 0 0-12379 {}}} CYCLES {}}
set a(0-12379) {AREA_SCORE {} NAME COMP_LOOP-21:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1307 LOC {23 0.13874999999999998 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-12378 {}} {130 0 0 0-12377 {}} {130 0 0 0-12376 {}} {130 0 0 0-12375 {}} {130 0 0 0-12374 {}} {130 0 0 0-12373 {}} {130 0 0 0-12372 {}} {130 0 0 0-12371 {}} {130 0 0 0-12370 {}} {130 0 0 0-11107 {}}} SUCCS {{128 0 0 0-12388 {}} {64 0 0 0-11108 {}}} CYCLES {}}
set a(0-12380) {AREA_SCORE {} NAME COMP_LOOP:k:asn#80 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1308 LOC {0 1.0 20 0.0 20 0.0 20 0.0 21 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12381 {}} {130 0 0 0-11108 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12381) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#81 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1309 LOC {0 1.0 20 0.0 20 0.0 21 0.51615785} PREDS {{259 0 0 0-12380 {}}} SUCCS {{259 0 0 0-12382 {}} {130 0 0 0-11108 {}}} CYCLES {}}
set a(0-12382) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#20 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1310 LOC {0 1.0 20 0.51615785 20 0.51615785 21 0.51615785} PREDS {{259 0 0 0-12381 {}}} SUCCS {{259 0 0 0-12383 {}} {130 0 0 0-11108 {}}} CYCLES {}}
set a(0-12383) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-21:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1311 LOC {1 0.18687499999999999 20 0.51615785 20 0.51615785 20 0.9999998935000001 21 0.9999998935000001} PREDS {{259 0 0 0-12382 {}} {258 0 0 0-11385 {}}} SUCCS {{259 0 0 0-12384 {}} {258 0 0 0-12386 {}} {130 0 0 0-11108 {}}} CYCLES {}}
set a(0-12384) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#72 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1312 LOC {1 0.67071715 22 0.46875 22 0.46875 22 0.46875} PREDS {{259 0 0 0-12383 {}}} SUCCS {{259 0 3.750 0-12385 {}} {130 0 0 0-11108 {}}} CYCLES {}}
set a(0-12385) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1313 LOC {2 1.0 22 0.95 22 1.0 23 0.2999998749999999 23 0.2999998749999999} PREDS {{259 0 3.750 0-12384 {}}} SUCCS {{258 0 0 0-11108 {}}} CYCLES {}}
set a(0-12386) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#10 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1314 LOC {1 0.67071715 22 0.46875 22 0.46875 22 0.46875} PREDS {{258 0 0 0-12383 {}}} SUCCS {{259 0 3.750 0-12387 {}} {130 0 0 0-11108 {}}} CYCLES {}}
set a(0-12387) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1315 LOC {2 1.0 22 0.95 22 1.0 23 0.2999998749999999 23 0.2999998749999999} PREDS {{259 0 3.750 0-12386 {}}} SUCCS {{258 0 0 0-11108 {}}} CYCLES {}}
set a(0-12388) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1316 LOC {23 0.0 23 1.0 23 1.0 23 1.0 23 1.0} PREDS {{128 0 0 0-12379 {}} {772 0 0 0-11108 {}}} SUCCS {{259 0 0 0-11108 {}}} CYCLES {}}
set a(0-12389) {AREA_SCORE {} NAME VEC_LOOP:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1317 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{774 0 0 0-12435 {}}} SUCCS {{259 0 0 0-12390 {}} {130 0 0 0-12434 {}} {256 0 0 0-12435 {}}} CYCLES {}}
set a(0-12390) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#21)(13-2) TYPE READSLICE PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1318 LOC {0 1.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{259 0 0 0-12389 {}}} SUCCS {{258 0 0 0-12394 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12391) {AREA_SCORE {} NAME COMP_LOOP:k:asn#81 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1319 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {} SUCCS {{259 0 0 0-12392 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12392) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#82 TYPE READSLICE PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1320 LOC {0 1.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{259 0 0 0-12391 {}}} SUCCS {{259 0 0 0-12393 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12393) {AREA_SCORE {} NAME VEC_LOOP:conc#40 TYPE CONCATENATE PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1321 LOC {0 1.0 1 0.866875 1 0.866875 2 0.24187504999999998} PREDS {{259 0 0 0-12392 {}}} SUCCS {{259 0 0 0-12394 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12394) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 2 NAME VEC_LOOP:acc#20 TYPE ACCU DELAY {1.07 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1322 LOC {1 0.0 1 0.866875 1 0.866875 1 0.999999875 2 0.374999925} PREDS {{259 0 0 0-12393 {}} {258 0 0 0-12390 {}}} SUCCS {{258 0 0 0-12397 {}} {258 0 0 0-12415 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12395) {AREA_SCORE {} NAME VEC_LOOP:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1323 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-12435 {}}} SUCCS {{259 0 0 0-12396 {}} {130 0 0 0-12434 {}} {256 0 0 0-12435 {}}} CYCLES {}}
set a(0-12396) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#21)(1-0)#1 TYPE READSLICE PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1324 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-12395 {}}} SUCCS {{259 0 0 0-12397 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12397) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1325 LOC {1 0.133125 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-12396 {}} {258 0 0 0-12394 {}}} SUCCS {{259 0 4.500 0-12398 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12398) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#40 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1326 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12397 {}} {774 0 4.500 0-12429 {}} {774 0 4.500 0-12416 {}}} SUCCS {{258 0 0 0-12408 {}} {256 0 0 0-12416 {}} {258 0 0 0-12418 {}} {256 0 0 0-12429 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12399) {AREA_SCORE {} NAME COMP_LOOP:k:asn#82 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1327 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12400 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12400) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#83 TYPE READSLICE PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1328 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-12399 {}}} SUCCS {{259 0 0 0-12401 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12401) {AREA_SCORE {} NAME VEC_LOOP:conc#41 TYPE CONCATENATE PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1329 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-12400 {}}} SUCCS {{258 0 0 0-12403 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12402) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1330 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12403 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12403) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#46 TYPE ACCU DELAY {1.09 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1331 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-12402 {}} {258 0 0 0-12401 {}}} SUCCS {{258 0 0 0-12406 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12404) {AREA_SCORE {} NAME VEC_LOOP:j:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1332 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12435 {}}} SUCCS {{259 0 0 0-12405 {}} {130 0 0 0-12434 {}} {256 0 0 0-12435 {}}} CYCLES {}}
set a(0-12405) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1333 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12404 {}}} SUCCS {{259 0 0 0-12406 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12406) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-21:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1334 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-12405 {}} {258 0 0 0-12403 {}}} SUCCS {{259 0 4.500 0-12407 {}} {258 0 4.500 0-12429 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12407) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#41 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1335 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12406 {}} {774 0 4.500 0-12429 {}} {774 0 4.500 0-12416 {}}} SUCCS {{259 0 0 0-12408 {}} {256 0 0 0-12416 {}} {258 0 0 0-12417 {}} {256 0 0 0-12429 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12408) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-21:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1336 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-12407 {}} {258 0 0 0-12398 {}}} SUCCS {{259 0 0 0-12409 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12409) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.base TYPE {C-CORE PORT} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1337 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-12408 {}} {128 0 0 0-12411 {}}} SUCCS {{258 0 0 0-12411 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12410) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.m TYPE {C-CORE PORT} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1338 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-12411 {}}} SUCCS {{259 0 0 0-12411 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12411) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-21:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1339 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-12410 {}} {258 0 0 0-12409 {}}} SUCCS {{128 0 0 0-12409 {}} {128 0 0 0-12410 {}} {259 0 0 0-12412 {}}} CYCLES {}}
set a(0-12412) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.return TYPE {C-CORE PORT} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1340 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12411 {}}} SUCCS {{258 0 4.500 0-12416 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12413) {AREA_SCORE {} NAME VEC_LOOP:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1341 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-12435 {}}} SUCCS {{259 0 0 0-12414 {}} {130 0 0 0-12434 {}} {256 0 0 0-12435 {}}} CYCLES {}}
set a(0-12414) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#21)(1-0) TYPE READSLICE PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1342 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-12413 {}}} SUCCS {{259 0 0 0-12415 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12415) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1343 LOC {1 0.133125 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12414 {}} {258 0 0 0-12394 {}}} SUCCS {{259 0 4.500 0-12416 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12416) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#40 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1344 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-12416 {}} {259 0 4.500 0-12415 {}} {258 0 4.500 0-12412 {}} {256 0 0 0-12407 {}} {256 0 0 0-12398 {}} {774 0 0 0-12429 {}}} SUCCS {{774 0 4.500 0-12398 {}} {774 0 4.500 0-12407 {}} {774 0 0 0-12416 {}} {258 0 0 0-12429 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12417) {AREA_SCORE {} NAME COMP_LOOP-21:factor2:not TYPE NOT PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1345 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-12407 {}}} SUCCS {{259 0 0 0-12418 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12418) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-21:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1346 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-12417 {}} {258 0 0 0-12398 {}}} SUCCS {{259 0 0 0-12419 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12419) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1347 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-12418 {}} {128 0 0 0-12421 {}}} SUCCS {{258 0 0 0-12421 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12420) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1348 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-12421 {}}} SUCCS {{259 0 0 0-12421 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12421) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-21:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1349 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-12420 {}} {258 0 0 0-12419 {}}} SUCCS {{128 0 0 0-12419 {}} {128 0 0 0-12420 {}} {259 0 0 0-12422 {}}} CYCLES {}}
set a(0-12422) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1350 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12421 {}}} SUCCS {{259 0 0 0-12423 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12423) {AREA_SCORE {} NAME COMP_LOOP-21:mult.x TYPE {C-CORE PORT} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1351 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12422 {}} {128 0 0 0-12427 {}}} SUCCS {{258 0 0 0-12427 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12424) {AREA_SCORE {} NAME COMP_LOOP-21:mult.y TYPE {C-CORE PORT} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1352 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12427 {}}} SUCCS {{258 0 0 0-12427 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12425) {AREA_SCORE {} NAME COMP_LOOP-21:mult.y_ TYPE {C-CORE PORT} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1353 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12427 {}}} SUCCS {{258 0 0 0-12427 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12426) {AREA_SCORE {} NAME COMP_LOOP-21:mult.p TYPE {C-CORE PORT} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1354 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12427 {}}} SUCCS {{259 0 0 0-12427 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12427) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-21:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1355 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12426 {}} {258 0 0 0-12425 {}} {258 0 0 0-12424 {}} {258 0 0 0-12423 {}}} SUCCS {{128 0 0 0-12423 {}} {128 0 0 0-12424 {}} {128 0 0 0-12425 {}} {128 0 0 0-12426 {}} {259 0 0 0-12428 {}}} CYCLES {}}
set a(0-12428) {AREA_SCORE {} NAME COMP_LOOP-21:mult.return TYPE {C-CORE PORT} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1356 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-12427 {}}} SUCCS {{259 0 4.500 0-12429 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12429) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#41 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1357 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12429 {}} {259 0 4.500 0-12428 {}} {258 0 0 0-12416 {}} {256 0 0 0-12407 {}} {258 0 4.500 0-12406 {}} {256 0 0 0-12398 {}}} SUCCS {{774 0 4.500 0-12398 {}} {774 0 4.500 0-12407 {}} {774 0 0 0-12416 {}} {774 0 0 0-12429 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12430) {AREA_SCORE {} NAME VEC_LOOP:j:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1358 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-12435 {}}} SUCCS {{259 0 0 0-12431 {}} {130 0 0 0-12434 {}} {256 0 0 0-12435 {}}} CYCLES {}}
set a(0-12431) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1359 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-12430 {}}} SUCCS {{259 0 0 0-12432 {}} {130 0 0 0-12434 {}}} CYCLES {}}
set a(0-12432) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-21:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1360 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-12431 {}}} SUCCS {{259 0 0 0-12433 {}} {130 0 0 0-12434 {}} {258 0 0 0-12435 {}}} CYCLES {}}
set a(0-12433) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1361 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12432 {}}} SUCCS {{259 0 0 0-12434 {}}} CYCLES {}}
set a(0-12434) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11108 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1362 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12433 {}} {130 0 0 0-12432 {}} {130 0 0 0-12431 {}} {130 0 0 0-12430 {}} {130 0 0 0-12429 {}} {130 0 0 0-12428 {}} {130 0 0 0-12426 {}} {130 0 0 0-12425 {}} {130 0 0 0-12424 {}} {130 0 0 0-12423 {}} {130 0 0 0-12422 {}} {130 0 0 0-12420 {}} {130 0 0 0-12419 {}} {130 0 0 0-12418 {}} {130 0 0 0-12417 {}} {130 0 0 0-12416 {}} {130 0 0 0-12415 {}} {130 0 0 0-12414 {}} {130 0 0 0-12413 {}} {130 0 0 0-12412 {}} {130 0 0 0-12410 {}} {130 0 0 0-12409 {}} {130 0 0 0-12408 {}} {130 0 0 0-12407 {}} {130 0 0 0-12406 {}} {130 0 0 0-12405 {}} {130 0 0 0-12404 {}} {130 0 0 0-12403 {}} {130 0 0 0-12402 {}} {130 0 0 0-12401 {}} {130 0 0 0-12400 {}} {130 0 0 0-12399 {}} {130 0 0 0-12398 {}} {130 0 0 0-12397 {}} {130 0 0 0-12396 {}} {130 0 0 0-12395 {}} {130 0 0 0-12394 {}} {130 0 0 0-12393 {}} {130 0 0 0-12392 {}} {130 0 0 0-12391 {}} {130 0 0 0-12390 {}} {130 0 0 0-12389 {}}} SUCCS {{129 0 0 0-12435 {}}} CYCLES {}}
set a(0-12435) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#21.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11108 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-12435 {}} {129 0 0 0-12434 {}} {258 0 0 0-12432 {}} {256 0 0 0-12430 {}} {256 0 0 0-12413 {}} {256 0 0 0-12404 {}} {256 0 0 0-12395 {}} {256 0 0 0-12389 {}}} SUCCS {{774 0 0 0-12389 {}} {774 0 0 0-12395 {}} {774 0 0 0-12404 {}} {774 0 0 0-12413 {}} {774 0 0 0-12430 {}} {772 0 0 0-12435 {}}} CYCLES {}}
set a(0-11108) {CHI {0-12389 0-12390 0-12391 0-12392 0-12393 0-12394 0-12395 0-12396 0-12397 0-12398 0-12399 0-12400 0-12401 0-12402 0-12403 0-12404 0-12405 0-12406 0-12407 0-12408 0-12409 0-12410 0-12411 0-12412 0-12413 0-12414 0-12415 0-12416 0-12417 0-12418 0-12419 0-12420 0-12421 0-12422 0-12423 0-12424 0-12425 0-12426 0-12427 0-12428 0-12429 0-12430 0-12431 0-12432 0-12433 0-12434 0-12435} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-21:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1363 LOC {23 1.0 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-12388 {}} {258 0 0 0-12387 {}} {130 0 0 0-12386 {}} {258 0 0 0-12385 {}} {130 0 0 0-12384 {}} {130 0 0 0-12383 {}} {130 0 0 0-12382 {}} {130 0 0 0-12381 {}} {130 0 0 0-12380 {}} {64 0 0 0-12379 {}} {64 0 0 0-11107 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-12388 {}} {131 0 0 0-12436 {}} {130 0 0 0-12437 {}} {130 0 0 0-12438 {}} {130 0 0 0-12439 {}} {130 0 0 0-12440 {}} {130 0 0 0-12441 {}} {130 0 0 0-12442 {}} {130 0 0 0-12443 {}} {130 0 0 0-12444 {}} {130 0 0 0-12445 {}} {64 0 0 0-11109 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12436) {AREA_SCORE {} NAME COMP_LOOP-22:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1364 LOC {23 1.0 24 0.86125 24 0.86125 24 0.86125} PREDS {{131 0 0 0-11108 {}}} SUCCS {{259 0 0 0-12437 {}} {130 0 0 0-12445 {}}} CYCLES {}}
set a(0-12437) {AREA_SCORE {} NAME COMP_LOOP-22:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1365 LOC {23 1.0 24 0.86125 24 0.86125 24 0.86125} PREDS {{259 0 0 0-12436 {}} {130 0 0 0-11108 {}}} SUCCS {{259 0 0 0-12438 {}} {130 0 0 0-12445 {}}} CYCLES {}}
set a(0-12438) {AREA_SCORE {} NAME COMP_LOOP-22:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1366 LOC {23 1.0 24 0.86125 24 0.86125 24 0.86125} PREDS {{259 0 0 0-12437 {}} {130 0 0 0-11108 {}}} SUCCS {{258 0 0 0-12442 {}} {130 0 0 0-12445 {}}} CYCLES {}}
set a(0-12439) {AREA_SCORE {} NAME COMP_LOOP:k:asn#83 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1367 LOC {23 1.0 24 0.0 24 0.0 24 0.0 24 0.86125} PREDS {{130 0 0 0-11108 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12440 {}} {130 0 0 0-12445 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12440) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#84 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1368 LOC {23 1.0 24 0.0 24 0.0 24 0.86125} PREDS {{259 0 0 0-12439 {}} {130 0 0 0-11108 {}}} SUCCS {{259 0 0 0-12441 {}} {130 0 0 0-12445 {}}} CYCLES {}}
set a(0-12441) {AREA_SCORE {} NAME COMP_LOOP:conc#63 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1369 LOC {23 1.0 24 0.86125 24 0.86125 24 0.86125} PREDS {{259 0 0 0-12440 {}} {130 0 0 0-11108 {}}} SUCCS {{259 0 0 0-12442 {}} {130 0 0 0-12445 {}}} CYCLES {}}
set a(0-12442) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-22:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1370 LOC {24 0.0 24 0.86125 24 0.86125 24 0.999999875 24 0.999999875} PREDS {{259 0 0 0-12441 {}} {258 0 0 0-12438 {}} {130 0 0 0-11108 {}}} SUCCS {{259 0 0 0-12443 {}} {130 0 0 0-12445 {}}} CYCLES {}}
set a(0-12443) {AREA_SCORE {} NAME COMP_LOOP-22:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1371 LOC {24 0.13874999999999998 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-12442 {}} {130 0 0 0-11108 {}}} SUCCS {{259 0 0 0-12444 {}} {130 0 0 0-12445 {}}} CYCLES {}}
set a(0-12444) {AREA_SCORE {} NAME COMP_LOOP-22:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1372 LOC {24 0.13874999999999998 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-12443 {}} {130 0 0 0-11108 {}}} SUCCS {{259 0 0 0-12445 {}}} CYCLES {}}
set a(0-12445) {AREA_SCORE {} NAME COMP_LOOP-22:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1373 LOC {24 0.13874999999999998 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-12444 {}} {130 0 0 0-12443 {}} {130 0 0 0-12442 {}} {130 0 0 0-12441 {}} {130 0 0 0-12440 {}} {130 0 0 0-12439 {}} {130 0 0 0-12438 {}} {130 0 0 0-12437 {}} {130 0 0 0-12436 {}} {130 0 0 0-11108 {}}} SUCCS {{128 0 0 0-12452 {}} {64 0 0 0-11109 {}}} CYCLES {}}
set a(0-12446) {AREA_SCORE {} NAME COMP_LOOP:k:asn#84 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1374 LOC {0 1.0 21 0.0 21 0.0 21 0.0 22 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12447 {}} {130 0 0 0-11109 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12447) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#85 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1375 LOC {0 1.0 21 0.0 21 0.0 22 0.51615785} PREDS {{259 0 0 0-12446 {}}} SUCCS {{259 0 0 0-12448 {}} {130 0 0 0-11109 {}}} CYCLES {}}
set a(0-12448) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#21 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1376 LOC {0 1.0 21 0.51615785 21 0.51615785 22 0.51615785} PREDS {{259 0 0 0-12447 {}}} SUCCS {{259 0 0 0-12449 {}} {130 0 0 0-11109 {}}} CYCLES {}}
set a(0-12449) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-22:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1377 LOC {1 0.18687499999999999 21 0.51615785 21 0.51615785 21 0.9999998935000001 22 0.9999998935000001} PREDS {{259 0 0 0-12448 {}} {258 0 0 0-11201 {}}} SUCCS {{259 0 3.750 0-12450 {}} {258 0 3.750 0-12451 {}} {130 0 0 0-11109 {}}} CYCLES {}}
set a(0-12450) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1378 LOC {2 1.0 23 0.95 23 1.0 24 0.2999998749999999 24 0.2999998749999999} PREDS {{259 0 3.750 0-12449 {}}} SUCCS {{258 0 0 0-11109 {}}} CYCLES {}}
set a(0-12451) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1379 LOC {2 1.0 23 0.95 23 1.0 24 0.2999998749999999 24 0.2999998749999999} PREDS {{258 0 3.750 0-12449 {}}} SUCCS {{258 0 0 0-11109 {}}} CYCLES {}}
set a(0-12452) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1380 LOC {24 0.0 24 1.0 24 1.0 24 1.0 24 1.0} PREDS {{128 0 0 0-12445 {}} {772 0 0 0-11109 {}}} SUCCS {{259 0 0 0-11109 {}}} CYCLES {}}
set a(0-12453) {AREA_SCORE {} NAME VEC_LOOP:j:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1381 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12493 {}}} SUCCS {{259 0 0 0-12454 {}} {130 0 0 0-12492 {}} {256 0 0 0-12493 {}}} CYCLES {}}
set a(0-12454) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1382 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12453 {}}} SUCCS {{258 0 0 0-12458 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12455) {AREA_SCORE {} NAME COMP_LOOP:k:asn#85 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1383 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-12456 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12456) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#86 TYPE READSLICE PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1384 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12455 {}}} SUCCS {{259 0 0 0-12457 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12457) {AREA_SCORE {} NAME VEC_LOOP:conc#42 TYPE CONCATENATE PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1385 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-12456 {}}} SUCCS {{259 0 0 0-12458 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12458) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-22:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1386 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-12457 {}} {258 0 0 0-12454 {}}} SUCCS {{259 0 4.500 0-12459 {}} {258 0 4.500 0-12474 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12459) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#42 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1387 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12458 {}} {774 0 4.500 0-12487 {}} {774 0 4.500 0-12474 {}}} SUCCS {{258 0 0 0-12469 {}} {256 0 0 0-12474 {}} {258 0 0 0-12476 {}} {256 0 0 0-12487 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12460) {AREA_SCORE {} NAME COMP_LOOP:k:asn#86 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1388 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12461 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12461) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#87 TYPE READSLICE PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1389 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-12460 {}}} SUCCS {{259 0 0 0-12462 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12462) {AREA_SCORE {} NAME VEC_LOOP:conc#43 TYPE CONCATENATE PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1390 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-12461 {}}} SUCCS {{258 0 0 0-12464 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12463) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1391 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12464 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12464) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#47 TYPE ACCU DELAY {1.09 ns} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1392 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-12463 {}} {258 0 0 0-12462 {}}} SUCCS {{258 0 0 0-12467 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12465) {AREA_SCORE {} NAME VEC_LOOP:j:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1393 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12493 {}}} SUCCS {{259 0 0 0-12466 {}} {130 0 0 0-12492 {}} {256 0 0 0-12493 {}}} CYCLES {}}
set a(0-12466) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1394 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12465 {}}} SUCCS {{259 0 0 0-12467 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12467) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-22:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1395 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-12466 {}} {258 0 0 0-12464 {}}} SUCCS {{259 0 4.500 0-12468 {}} {258 0 4.500 0-12487 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12468) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#43 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1396 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12467 {}} {774 0 4.500 0-12487 {}} {774 0 4.500 0-12474 {}}} SUCCS {{259 0 0 0-12469 {}} {256 0 0 0-12474 {}} {258 0 0 0-12475 {}} {256 0 0 0-12487 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12469) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-22:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1397 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-12468 {}} {258 0 0 0-12459 {}}} SUCCS {{259 0 0 0-12470 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12470) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.base TYPE {C-CORE PORT} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1398 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-12469 {}} {128 0 0 0-12472 {}}} SUCCS {{258 0 0 0-12472 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12471) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.m TYPE {C-CORE PORT} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1399 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-12472 {}}} SUCCS {{259 0 0 0-12472 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12472) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-22:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1400 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-12471 {}} {258 0 0 0-12470 {}}} SUCCS {{128 0 0 0-12470 {}} {128 0 0 0-12471 {}} {259 0 0 0-12473 {}}} CYCLES {}}
set a(0-12473) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.return TYPE {C-CORE PORT} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1401 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12472 {}}} SUCCS {{259 0 4.500 0-12474 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12474) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#42 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1402 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-12474 {}} {259 0 4.500 0-12473 {}} {256 0 0 0-12468 {}} {256 0 0 0-12459 {}} {258 0 4.500 0-12458 {}} {774 0 0 0-12487 {}}} SUCCS {{774 0 4.500 0-12459 {}} {774 0 4.500 0-12468 {}} {774 0 0 0-12474 {}} {258 0 0 0-12487 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12475) {AREA_SCORE {} NAME COMP_LOOP-22:factor2:not TYPE NOT PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1403 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-12468 {}}} SUCCS {{259 0 0 0-12476 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12476) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-22:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1404 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-12475 {}} {258 0 0 0-12459 {}}} SUCCS {{259 0 0 0-12477 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12477) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1405 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-12476 {}} {128 0 0 0-12479 {}}} SUCCS {{258 0 0 0-12479 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12478) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1406 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-12479 {}}} SUCCS {{259 0 0 0-12479 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12479) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-22:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1407 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-12478 {}} {258 0 0 0-12477 {}}} SUCCS {{128 0 0 0-12477 {}} {128 0 0 0-12478 {}} {259 0 0 0-12480 {}}} CYCLES {}}
set a(0-12480) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1408 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12479 {}}} SUCCS {{259 0 0 0-12481 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12481) {AREA_SCORE {} NAME COMP_LOOP-22:mult.x TYPE {C-CORE PORT} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1409 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12480 {}} {128 0 0 0-12485 {}}} SUCCS {{258 0 0 0-12485 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12482) {AREA_SCORE {} NAME COMP_LOOP-22:mult.y TYPE {C-CORE PORT} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1410 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12485 {}}} SUCCS {{258 0 0 0-12485 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12483) {AREA_SCORE {} NAME COMP_LOOP-22:mult.y_ TYPE {C-CORE PORT} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1411 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12485 {}}} SUCCS {{258 0 0 0-12485 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12484) {AREA_SCORE {} NAME COMP_LOOP-22:mult.p TYPE {C-CORE PORT} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1412 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12485 {}}} SUCCS {{259 0 0 0-12485 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12485) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-22:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1413 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12484 {}} {258 0 0 0-12483 {}} {258 0 0 0-12482 {}} {258 0 0 0-12481 {}}} SUCCS {{128 0 0 0-12481 {}} {128 0 0 0-12482 {}} {128 0 0 0-12483 {}} {128 0 0 0-12484 {}} {259 0 0 0-12486 {}}} CYCLES {}}
set a(0-12486) {AREA_SCORE {} NAME COMP_LOOP-22:mult.return TYPE {C-CORE PORT} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1414 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-12485 {}}} SUCCS {{259 0 4.500 0-12487 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12487) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#43 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1415 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12487 {}} {259 0 4.500 0-12486 {}} {258 0 0 0-12474 {}} {256 0 0 0-12468 {}} {258 0 4.500 0-12467 {}} {256 0 0 0-12459 {}}} SUCCS {{774 0 4.500 0-12459 {}} {774 0 4.500 0-12468 {}} {774 0 0 0-12474 {}} {774 0 0 0-12487 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12488) {AREA_SCORE {} NAME VEC_LOOP:j:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1416 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-12493 {}}} SUCCS {{259 0 0 0-12489 {}} {130 0 0 0-12492 {}} {256 0 0 0-12493 {}}} CYCLES {}}
set a(0-12489) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1417 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-12488 {}}} SUCCS {{259 0 0 0-12490 {}} {130 0 0 0-12492 {}}} CYCLES {}}
set a(0-12490) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-22:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1418 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-12489 {}}} SUCCS {{259 0 0 0-12491 {}} {130 0 0 0-12492 {}} {258 0 0 0-12493 {}}} CYCLES {}}
set a(0-12491) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1419 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12490 {}}} SUCCS {{259 0 0 0-12492 {}}} CYCLES {}}
set a(0-12492) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11109 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1420 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12491 {}} {130 0 0 0-12490 {}} {130 0 0 0-12489 {}} {130 0 0 0-12488 {}} {130 0 0 0-12487 {}} {130 0 0 0-12486 {}} {130 0 0 0-12484 {}} {130 0 0 0-12483 {}} {130 0 0 0-12482 {}} {130 0 0 0-12481 {}} {130 0 0 0-12480 {}} {130 0 0 0-12478 {}} {130 0 0 0-12477 {}} {130 0 0 0-12476 {}} {130 0 0 0-12475 {}} {130 0 0 0-12474 {}} {130 0 0 0-12473 {}} {130 0 0 0-12471 {}} {130 0 0 0-12470 {}} {130 0 0 0-12469 {}} {130 0 0 0-12468 {}} {130 0 0 0-12467 {}} {130 0 0 0-12466 {}} {130 0 0 0-12465 {}} {130 0 0 0-12464 {}} {130 0 0 0-12463 {}} {130 0 0 0-12462 {}} {130 0 0 0-12461 {}} {130 0 0 0-12460 {}} {130 0 0 0-12459 {}} {130 0 0 0-12458 {}} {130 0 0 0-12457 {}} {130 0 0 0-12456 {}} {130 0 0 0-12455 {}} {130 0 0 0-12454 {}} {130 0 0 0-12453 {}}} SUCCS {{129 0 0 0-12493 {}}} CYCLES {}}
set a(0-12493) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#22.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11109 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-12493 {}} {129 0 0 0-12492 {}} {258 0 0 0-12490 {}} {256 0 0 0-12488 {}} {256 0 0 0-12465 {}} {256 0 0 0-12453 {}}} SUCCS {{774 0 0 0-12453 {}} {774 0 0 0-12465 {}} {774 0 0 0-12488 {}} {772 0 0 0-12493 {}}} CYCLES {}}
set a(0-11109) {CHI {0-12453 0-12454 0-12455 0-12456 0-12457 0-12458 0-12459 0-12460 0-12461 0-12462 0-12463 0-12464 0-12465 0-12466 0-12467 0-12468 0-12469 0-12470 0-12471 0-12472 0-12473 0-12474 0-12475 0-12476 0-12477 0-12478 0-12479 0-12480 0-12481 0-12482 0-12483 0-12484 0-12485 0-12486 0-12487 0-12488 0-12489 0-12490 0-12491 0-12492 0-12493} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-22:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1421 LOC {24 1.0 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-12452 {}} {258 0 0 0-12451 {}} {258 0 0 0-12450 {}} {130 0 0 0-12449 {}} {130 0 0 0-12448 {}} {130 0 0 0-12447 {}} {130 0 0 0-12446 {}} {64 0 0 0-12445 {}} {64 0 0 0-11108 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-12452 {}} {131 0 0 0-12494 {}} {130 0 0 0-12495 {}} {130 0 0 0-12496 {}} {130 0 0 0-12497 {}} {130 0 0 0-12498 {}} {130 0 0 0-12499 {}} {130 0 0 0-12500 {}} {130 0 0 0-12501 {}} {130 0 0 0-12502 {}} {130 0 0 0-12503 {}} {64 0 0 0-11110 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12494) {AREA_SCORE {} NAME COMP_LOOP-23:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1422 LOC {24 1.0 25 0.86125 25 0.86125 25 0.86125} PREDS {{131 0 0 0-11109 {}}} SUCCS {{259 0 0 0-12495 {}} {130 0 0 0-12503 {}}} CYCLES {}}
set a(0-12495) {AREA_SCORE {} NAME COMP_LOOP-23:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1423 LOC {24 1.0 25 0.86125 25 0.86125 25 0.86125} PREDS {{259 0 0 0-12494 {}} {130 0 0 0-11109 {}}} SUCCS {{259 0 0 0-12496 {}} {130 0 0 0-12503 {}}} CYCLES {}}
set a(0-12496) {AREA_SCORE {} NAME COMP_LOOP-23:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1424 LOC {24 1.0 25 0.86125 25 0.86125 25 0.86125} PREDS {{259 0 0 0-12495 {}} {130 0 0 0-11109 {}}} SUCCS {{258 0 0 0-12500 {}} {130 0 0 0-12503 {}}} CYCLES {}}
set a(0-12497) {AREA_SCORE {} NAME COMP_LOOP:k:asn#87 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1425 LOC {24 1.0 25 0.0 25 0.0 25 0.0 25 0.86125} PREDS {{130 0 0 0-11109 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12498 {}} {130 0 0 0-12503 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12498) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#89 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1426 LOC {24 1.0 25 0.0 25 0.0 25 0.86125} PREDS {{259 0 0 0-12497 {}} {130 0 0 0-11109 {}}} SUCCS {{259 0 0 0-12499 {}} {130 0 0 0-12503 {}}} CYCLES {}}
set a(0-12499) {AREA_SCORE {} NAME COMP_LOOP:conc#66 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1427 LOC {24 1.0 25 0.86125 25 0.86125 25 0.86125} PREDS {{259 0 0 0-12498 {}} {130 0 0 0-11109 {}}} SUCCS {{259 0 0 0-12500 {}} {130 0 0 0-12503 {}}} CYCLES {}}
set a(0-12500) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-23:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1428 LOC {25 0.0 25 0.86125 25 0.86125 25 0.999999875 25 0.999999875} PREDS {{259 0 0 0-12499 {}} {258 0 0 0-12496 {}} {130 0 0 0-11109 {}}} SUCCS {{259 0 0 0-12501 {}} {130 0 0 0-12503 {}}} CYCLES {}}
set a(0-12501) {AREA_SCORE {} NAME COMP_LOOP-23:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1429 LOC {25 0.13874999999999998 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-12500 {}} {130 0 0 0-11109 {}}} SUCCS {{259 0 0 0-12502 {}} {130 0 0 0-12503 {}}} CYCLES {}}
set a(0-12502) {AREA_SCORE {} NAME COMP_LOOP-23:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1430 LOC {25 0.13874999999999998 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-12501 {}} {130 0 0 0-11109 {}}} SUCCS {{259 0 0 0-12503 {}}} CYCLES {}}
set a(0-12503) {AREA_SCORE {} NAME COMP_LOOP-23:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1431 LOC {25 0.13874999999999998 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-12502 {}} {130 0 0 0-12501 {}} {130 0 0 0-12500 {}} {130 0 0 0-12499 {}} {130 0 0 0-12498 {}} {130 0 0 0-12497 {}} {130 0 0 0-12496 {}} {130 0 0 0-12495 {}} {130 0 0 0-12494 {}} {130 0 0 0-11109 {}}} SUCCS {{128 0 0 0-12512 {}} {64 0 0 0-11110 {}}} CYCLES {}}
set a(0-12504) {AREA_SCORE {} NAME COMP_LOOP:k:asn#88 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1432 LOC {0 1.0 22 0.0 22 0.0 22 0.0 23 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12505 {}} {130 0 0 0-11110 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12505) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#44 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1433 LOC {0 1.0 22 0.0 22 0.0 23 0.51615785} PREDS {{259 0 0 0-12504 {}}} SUCCS {{259 0 0 0-12506 {}} {130 0 0 0-11110 {}}} CYCLES {}}
set a(0-12506) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#22 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1434 LOC {0 1.0 22 0.51615785 22 0.51615785 23 0.51615785} PREDS {{259 0 0 0-12505 {}}} SUCCS {{259 0 0 0-12507 {}} {130 0 0 0-11110 {}}} CYCLES {}}
set a(0-12507) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-23:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1435 LOC {1 0.18687499999999999 22 0.51615785 22 0.51615785 22 0.9999998935000001 23 0.9999998935000001} PREDS {{259 0 0 0-12506 {}} {258 0 0 0-11260 {}}} SUCCS {{259 0 0 0-12508 {}} {258 0 0 0-12510 {}} {130 0 0 0-11110 {}}} CYCLES {}}
set a(0-12508) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#73 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1436 LOC {1 0.67071715 24 0.46875 24 0.46875 24 0.46875} PREDS {{259 0 0 0-12507 {}}} SUCCS {{259 0 3.750 0-12509 {}} {130 0 0 0-11110 {}}} CYCLES {}}
set a(0-12509) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1437 LOC {2 1.0 24 0.95 24 1.0 25 0.2999998749999999 25 0.2999998749999999} PREDS {{259 0 3.750 0-12508 {}}} SUCCS {{258 0 0 0-11110 {}}} CYCLES {}}
set a(0-12510) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#11 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1438 LOC {1 0.67071715 24 0.46875 24 0.46875 24 0.46875} PREDS {{258 0 0 0-12507 {}}} SUCCS {{259 0 3.750 0-12511 {}} {130 0 0 0-11110 {}}} CYCLES {}}
set a(0-12511) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1439 LOC {2 1.0 24 0.95 24 1.0 25 0.2999998749999999 25 0.2999998749999999} PREDS {{259 0 3.750 0-12510 {}}} SUCCS {{258 0 0 0-11110 {}}} CYCLES {}}
set a(0-12512) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1440 LOC {25 0.0 25 1.0 25 1.0 25 1.0 25 1.0} PREDS {{128 0 0 0-12503 {}} {772 0 0 0-11110 {}}} SUCCS {{259 0 0 0-11110 {}}} CYCLES {}}
set a(0-12513) {AREA_SCORE {} NAME VEC_LOOP:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1441 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {{774 0 0 0-12559 {}}} SUCCS {{259 0 0 0-12514 {}} {130 0 0 0-12558 {}} {256 0 0 0-12559 {}}} CYCLES {}}
set a(0-12514) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#23)(13-1) TYPE READSLICE PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1442 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-12513 {}}} SUCCS {{258 0 0 0-12518 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12515) {AREA_SCORE {} NAME COMP_LOOP:k:asn#89 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1443 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {} SUCCS {{259 0 0 0-12516 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12516) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#90 TYPE READSLICE PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1444 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-12515 {}}} SUCCS {{259 0 0 0-12517 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12517) {AREA_SCORE {} NAME VEC_LOOP:conc#44 TYPE CONCATENATE PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1445 LOC {0 1.0 1 0.8650000499999999 1 0.8650000499999999 2 0.2400001} PREDS {{259 0 0 0-12516 {}}} SUCCS {{259 0 0 0-12518 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12518) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#21 TYPE ACCU DELAY {1.08 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1446 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 2 0.374999975} PREDS {{259 0 0 0-12517 {}} {258 0 0 0-12514 {}}} SUCCS {{258 0 0 0-12521 {}} {258 0 0 0-12539 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12519) {AREA_SCORE {} NAME VEC_LOOP:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1447 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-12559 {}}} SUCCS {{259 0 0 0-12520 {}} {130 0 0 0-12558 {}} {256 0 0 0-12559 {}}} CYCLES {}}
set a(0-12520) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#23)(0)#1 TYPE READSLICE PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1448 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-12519 {}}} SUCCS {{259 0 0 0-12521 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12521) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1449 LOC {1 0.13499995 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-12520 {}} {258 0 0 0-12518 {}}} SUCCS {{259 0 4.500 0-12522 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12522) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#44 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1450 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12521 {}} {774 0 4.500 0-12553 {}} {774 0 4.500 0-12540 {}}} SUCCS {{258 0 0 0-12532 {}} {256 0 0 0-12540 {}} {258 0 0 0-12542 {}} {256 0 0 0-12553 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12523) {AREA_SCORE {} NAME COMP_LOOP:k:asn#90 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1451 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12524 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12524) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#91 TYPE READSLICE PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1452 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-12523 {}}} SUCCS {{259 0 0 0-12525 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12525) {AREA_SCORE {} NAME VEC_LOOP:conc#45 TYPE CONCATENATE PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1453 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-12524 {}}} SUCCS {{258 0 0 0-12527 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12526) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1454 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12527 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12527) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#48 TYPE ACCU DELAY {1.09 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1455 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-12526 {}} {258 0 0 0-12525 {}}} SUCCS {{258 0 0 0-12530 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12528) {AREA_SCORE {} NAME VEC_LOOP:j:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1456 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12559 {}}} SUCCS {{259 0 0 0-12529 {}} {130 0 0 0-12558 {}} {256 0 0 0-12559 {}}} CYCLES {}}
set a(0-12529) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1457 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12528 {}}} SUCCS {{259 0 0 0-12530 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12530) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-23:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1458 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-12529 {}} {258 0 0 0-12527 {}}} SUCCS {{259 0 4.500 0-12531 {}} {258 0 4.500 0-12553 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12531) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#45 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1459 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12530 {}} {774 0 4.500 0-12553 {}} {774 0 4.500 0-12540 {}}} SUCCS {{259 0 0 0-12532 {}} {256 0 0 0-12540 {}} {258 0 0 0-12541 {}} {256 0 0 0-12553 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12532) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-23:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1460 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-12531 {}} {258 0 0 0-12522 {}}} SUCCS {{259 0 0 0-12533 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12533) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.base TYPE {C-CORE PORT} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1461 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-12532 {}} {128 0 0 0-12535 {}}} SUCCS {{258 0 0 0-12535 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12534) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.m TYPE {C-CORE PORT} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1462 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-12535 {}}} SUCCS {{259 0 0 0-12535 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12535) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-23:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1463 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-12534 {}} {258 0 0 0-12533 {}}} SUCCS {{128 0 0 0-12533 {}} {128 0 0 0-12534 {}} {259 0 0 0-12536 {}}} CYCLES {}}
set a(0-12536) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.return TYPE {C-CORE PORT} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1464 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12535 {}}} SUCCS {{258 0 4.500 0-12540 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12537) {AREA_SCORE {} NAME VEC_LOOP:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1465 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-12559 {}}} SUCCS {{259 0 0 0-12538 {}} {130 0 0 0-12558 {}} {256 0 0 0-12559 {}}} CYCLES {}}
set a(0-12538) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#23)(0) TYPE READSLICE PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1466 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-12537 {}}} SUCCS {{259 0 0 0-12539 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12539) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1467 LOC {1 0.13499995 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12538 {}} {258 0 0 0-12518 {}}} SUCCS {{259 0 4.500 0-12540 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12540) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#44 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1468 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-12540 {}} {259 0 4.500 0-12539 {}} {258 0 4.500 0-12536 {}} {256 0 0 0-12531 {}} {256 0 0 0-12522 {}} {774 0 0 0-12553 {}}} SUCCS {{774 0 4.500 0-12522 {}} {774 0 4.500 0-12531 {}} {774 0 0 0-12540 {}} {258 0 0 0-12553 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12541) {AREA_SCORE {} NAME COMP_LOOP-23:factor2:not TYPE NOT PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1469 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-12531 {}}} SUCCS {{259 0 0 0-12542 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12542) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-23:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1470 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-12541 {}} {258 0 0 0-12522 {}}} SUCCS {{259 0 0 0-12543 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12543) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1471 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-12542 {}} {128 0 0 0-12545 {}}} SUCCS {{258 0 0 0-12545 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12544) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1472 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-12545 {}}} SUCCS {{259 0 0 0-12545 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12545) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-23:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1473 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-12544 {}} {258 0 0 0-12543 {}}} SUCCS {{128 0 0 0-12543 {}} {128 0 0 0-12544 {}} {259 0 0 0-12546 {}}} CYCLES {}}
set a(0-12546) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1474 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12545 {}}} SUCCS {{259 0 0 0-12547 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12547) {AREA_SCORE {} NAME COMP_LOOP-23:mult.x TYPE {C-CORE PORT} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1475 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12546 {}} {128 0 0 0-12551 {}}} SUCCS {{258 0 0 0-12551 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12548) {AREA_SCORE {} NAME COMP_LOOP-23:mult.y TYPE {C-CORE PORT} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1476 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12551 {}}} SUCCS {{258 0 0 0-12551 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12549) {AREA_SCORE {} NAME COMP_LOOP-23:mult.y_ TYPE {C-CORE PORT} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1477 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12551 {}}} SUCCS {{258 0 0 0-12551 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12550) {AREA_SCORE {} NAME COMP_LOOP-23:mult.p TYPE {C-CORE PORT} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1478 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12551 {}}} SUCCS {{259 0 0 0-12551 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12551) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-23:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1479 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12550 {}} {258 0 0 0-12549 {}} {258 0 0 0-12548 {}} {258 0 0 0-12547 {}}} SUCCS {{128 0 0 0-12547 {}} {128 0 0 0-12548 {}} {128 0 0 0-12549 {}} {128 0 0 0-12550 {}} {259 0 0 0-12552 {}}} CYCLES {}}
set a(0-12552) {AREA_SCORE {} NAME COMP_LOOP-23:mult.return TYPE {C-CORE PORT} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1480 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-12551 {}}} SUCCS {{259 0 4.500 0-12553 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12553) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#45 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1481 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12553 {}} {259 0 4.500 0-12552 {}} {258 0 0 0-12540 {}} {256 0 0 0-12531 {}} {258 0 4.500 0-12530 {}} {256 0 0 0-12522 {}}} SUCCS {{774 0 4.500 0-12522 {}} {774 0 4.500 0-12531 {}} {774 0 0 0-12540 {}} {774 0 0 0-12553 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12554) {AREA_SCORE {} NAME VEC_LOOP:j:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1482 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-12559 {}}} SUCCS {{259 0 0 0-12555 {}} {130 0 0 0-12558 {}} {256 0 0 0-12559 {}}} CYCLES {}}
set a(0-12555) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1483 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-12554 {}}} SUCCS {{259 0 0 0-12556 {}} {130 0 0 0-12558 {}}} CYCLES {}}
set a(0-12556) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-23:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1484 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-12555 {}}} SUCCS {{259 0 0 0-12557 {}} {130 0 0 0-12558 {}} {258 0 0 0-12559 {}}} CYCLES {}}
set a(0-12557) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1485 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12556 {}}} SUCCS {{259 0 0 0-12558 {}}} CYCLES {}}
set a(0-12558) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11110 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1486 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12557 {}} {130 0 0 0-12556 {}} {130 0 0 0-12555 {}} {130 0 0 0-12554 {}} {130 0 0 0-12553 {}} {130 0 0 0-12552 {}} {130 0 0 0-12550 {}} {130 0 0 0-12549 {}} {130 0 0 0-12548 {}} {130 0 0 0-12547 {}} {130 0 0 0-12546 {}} {130 0 0 0-12544 {}} {130 0 0 0-12543 {}} {130 0 0 0-12542 {}} {130 0 0 0-12541 {}} {130 0 0 0-12540 {}} {130 0 0 0-12539 {}} {130 0 0 0-12538 {}} {130 0 0 0-12537 {}} {130 0 0 0-12536 {}} {130 0 0 0-12534 {}} {130 0 0 0-12533 {}} {130 0 0 0-12532 {}} {130 0 0 0-12531 {}} {130 0 0 0-12530 {}} {130 0 0 0-12529 {}} {130 0 0 0-12528 {}} {130 0 0 0-12527 {}} {130 0 0 0-12526 {}} {130 0 0 0-12525 {}} {130 0 0 0-12524 {}} {130 0 0 0-12523 {}} {130 0 0 0-12522 {}} {130 0 0 0-12521 {}} {130 0 0 0-12520 {}} {130 0 0 0-12519 {}} {130 0 0 0-12518 {}} {130 0 0 0-12517 {}} {130 0 0 0-12516 {}} {130 0 0 0-12515 {}} {130 0 0 0-12514 {}} {130 0 0 0-12513 {}}} SUCCS {{129 0 0 0-12559 {}}} CYCLES {}}
set a(0-12559) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#23.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11110 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-12559 {}} {129 0 0 0-12558 {}} {258 0 0 0-12556 {}} {256 0 0 0-12554 {}} {256 0 0 0-12537 {}} {256 0 0 0-12528 {}} {256 0 0 0-12519 {}} {256 0 0 0-12513 {}}} SUCCS {{774 0 0 0-12513 {}} {774 0 0 0-12519 {}} {774 0 0 0-12528 {}} {774 0 0 0-12537 {}} {774 0 0 0-12554 {}} {772 0 0 0-12559 {}}} CYCLES {}}
set a(0-11110) {CHI {0-12513 0-12514 0-12515 0-12516 0-12517 0-12518 0-12519 0-12520 0-12521 0-12522 0-12523 0-12524 0-12525 0-12526 0-12527 0-12528 0-12529 0-12530 0-12531 0-12532 0-12533 0-12534 0-12535 0-12536 0-12537 0-12538 0-12539 0-12540 0-12541 0-12542 0-12543 0-12544 0-12545 0-12546 0-12547 0-12548 0-12549 0-12550 0-12551 0-12552 0-12553 0-12554 0-12555 0-12556 0-12557 0-12558 0-12559} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-23:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1487 LOC {25 1.0 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-12512 {}} {258 0 0 0-12511 {}} {130 0 0 0-12510 {}} {258 0 0 0-12509 {}} {130 0 0 0-12508 {}} {130 0 0 0-12507 {}} {130 0 0 0-12506 {}} {130 0 0 0-12505 {}} {130 0 0 0-12504 {}} {64 0 0 0-12503 {}} {64 0 0 0-11109 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-12512 {}} {131 0 0 0-12560 {}} {130 0 0 0-12561 {}} {130 0 0 0-12562 {}} {130 0 0 0-12563 {}} {130 0 0 0-12564 {}} {130 0 0 0-12565 {}} {130 0 0 0-12566 {}} {130 0 0 0-12567 {}} {130 0 0 0-12568 {}} {130 0 0 0-12569 {}} {64 0 0 0-11111 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12560) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-4)#1 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1488 LOC {25 1.0 26 0.866875 26 0.866875 26 0.866875} PREDS {{131 0 0 0-11110 {}}} SUCCS {{259 0 0 0-12561 {}} {130 0 0 0-12569 {}}} CYCLES {}}
set a(0-12561) {AREA_SCORE {} NAME COMP_LOOP-24:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1489 LOC {25 1.0 26 0.866875 26 0.866875 26 0.866875} PREDS {{259 0 0 0-12560 {}} {130 0 0 0-11110 {}}} SUCCS {{259 0 0 0-12562 {}} {130 0 0 0-12569 {}}} CYCLES {}}
set a(0-12562) {AREA_SCORE {} NAME COMP_LOOP-24:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1490 LOC {25 1.0 26 0.866875 26 0.866875 26 0.866875} PREDS {{259 0 0 0-12561 {}} {130 0 0 0-11110 {}}} SUCCS {{258 0 0 0-12566 {}} {130 0 0 0-12569 {}}} CYCLES {}}
set a(0-12563) {AREA_SCORE {} NAME COMP_LOOP:k:asn#91 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1491 LOC {25 1.0 26 0.0 26 0.0 26 0.0 26 0.866875} PREDS {{130 0 0 0-11110 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12564 {}} {130 0 0 0-12569 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12564) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#92 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1492 LOC {25 1.0 26 0.0 26 0.0 26 0.866875} PREDS {{259 0 0 0-12563 {}} {130 0 0 0-11110 {}}} SUCCS {{259 0 0 0-12565 {}} {130 0 0 0-12569 {}}} CYCLES {}}
set a(0-12565) {AREA_SCORE {} NAME COMP_LOOP:conc#69 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1493 LOC {25 1.0 26 0.866875 26 0.866875 26 0.866875} PREDS {{259 0 0 0-12564 {}} {130 0 0 0-11110 {}}} SUCCS {{259 0 0 0-12566 {}} {130 0 0 0-12569 {}}} CYCLES {}}
set a(0-12566) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 2 NAME COMP_LOOP:acc#6 TYPE ACCU DELAY {1.07 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1494 LOC {26 0.0 26 0.866875 26 0.866875 26 0.999999875 26 0.999999875} PREDS {{259 0 0 0-12565 {}} {258 0 0 0-12562 {}} {130 0 0 0-11110 {}}} SUCCS {{259 0 0 0-12567 {}} {130 0 0 0-12569 {}}} CYCLES {}}
set a(0-12567) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#6)(11) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1495 LOC {26 0.133125 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-12566 {}} {130 0 0 0-11110 {}}} SUCCS {{259 0 0 0-12568 {}} {130 0 0 0-12569 {}}} CYCLES {}}
set a(0-12568) {AREA_SCORE {} NAME COMP_LOOP-24:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1496 LOC {26 0.133125 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-12567 {}} {130 0 0 0-11110 {}}} SUCCS {{259 0 0 0-12569 {}}} CYCLES {}}
set a(0-12569) {AREA_SCORE {} NAME COMP_LOOP-24:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1497 LOC {26 0.133125 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-12568 {}} {130 0 0 0-12567 {}} {130 0 0 0-12566 {}} {130 0 0 0-12565 {}} {130 0 0 0-12564 {}} {130 0 0 0-12563 {}} {130 0 0 0-12562 {}} {130 0 0 0-12561 {}} {130 0 0 0-12560 {}} {130 0 0 0-11110 {}}} SUCCS {{128 0 0 0-12576 {}} {64 0 0 0-11111 {}}} CYCLES {}}
set a(0-12570) {AREA_SCORE {} NAME COMP_LOOP:k:asn#92 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1498 LOC {0 1.0 23 0.0 23 0.0 23 0.0 24 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12571 {}} {130 0 0 0-11111 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12571) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#93 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1499 LOC {0 1.0 23 0.0 23 0.0 24 0.51615785} PREDS {{259 0 0 0-12570 {}}} SUCCS {{259 0 0 0-12572 {}} {130 0 0 0-11111 {}}} CYCLES {}}
set a(0-12572) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#23 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1500 LOC {0 1.0 23 0.51615785 23 0.51615785 24 0.51615785} PREDS {{259 0 0 0-12571 {}}} SUCCS {{259 0 0 0-12573 {}} {130 0 0 0-11111 {}}} CYCLES {}}
set a(0-12573) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-24:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1501 LOC {1 0.18687499999999999 23 0.51615785 23 0.51615785 23 0.9999998935000001 24 0.9999998935000001} PREDS {{259 0 0 0-12572 {}} {258 0 0 0-11201 {}}} SUCCS {{259 0 3.750 0-12574 {}} {258 0 3.750 0-12575 {}} {130 0 0 0-11111 {}}} CYCLES {}}
set a(0-12574) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1502 LOC {2 1.0 25 0.95 25 1.0 26 0.2999998749999999 26 0.2999998749999999} PREDS {{259 0 3.750 0-12573 {}}} SUCCS {{258 0 0 0-11111 {}}} CYCLES {}}
set a(0-12575) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1503 LOC {2 1.0 25 0.95 25 1.0 26 0.2999998749999999 26 0.2999998749999999} PREDS {{258 0 3.750 0-12573 {}}} SUCCS {{258 0 0 0-11111 {}}} CYCLES {}}
set a(0-12576) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1504 LOC {26 0.0 26 1.0 26 1.0 26 1.0 26 1.0} PREDS {{128 0 0 0-12569 {}} {772 0 0 0-11111 {}}} SUCCS {{259 0 0 0-11111 {}}} CYCLES {}}
set a(0-12577) {AREA_SCORE {} NAME VEC_LOOP:j:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1505 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12617 {}}} SUCCS {{259 0 0 0-12578 {}} {130 0 0 0-12616 {}} {256 0 0 0-12617 {}}} CYCLES {}}
set a(0-12578) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1506 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12577 {}}} SUCCS {{258 0 0 0-12582 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12579) {AREA_SCORE {} NAME COMP_LOOP:k:asn#93 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1507 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-12580 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12580) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#94 TYPE READSLICE PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1508 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12579 {}}} SUCCS {{259 0 0 0-12581 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12581) {AREA_SCORE {} NAME VEC_LOOP:conc#46 TYPE CONCATENATE PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1509 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-12580 {}}} SUCCS {{259 0 0 0-12582 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12582) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-24:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1510 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-12581 {}} {258 0 0 0-12578 {}}} SUCCS {{259 0 4.500 0-12583 {}} {258 0 4.500 0-12598 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12583) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#46 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1511 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12582 {}} {774 0 4.500 0-12611 {}} {774 0 4.500 0-12598 {}}} SUCCS {{258 0 0 0-12593 {}} {256 0 0 0-12598 {}} {258 0 0 0-12600 {}} {256 0 0 0-12611 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12584) {AREA_SCORE {} NAME COMP_LOOP:k:asn#94 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1512 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12585 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12585) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#95 TYPE READSLICE PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1513 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-12584 {}}} SUCCS {{259 0 0 0-12586 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12586) {AREA_SCORE {} NAME VEC_LOOP:conc#47 TYPE CONCATENATE PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1514 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-12585 {}}} SUCCS {{258 0 0 0-12588 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12587) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1515 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12588 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12588) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#49 TYPE ACCU DELAY {1.09 ns} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1516 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-12587 {}} {258 0 0 0-12586 {}}} SUCCS {{258 0 0 0-12591 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12589) {AREA_SCORE {} NAME VEC_LOOP:j:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1517 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12617 {}}} SUCCS {{259 0 0 0-12590 {}} {130 0 0 0-12616 {}} {256 0 0 0-12617 {}}} CYCLES {}}
set a(0-12590) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1518 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12589 {}}} SUCCS {{259 0 0 0-12591 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12591) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-24:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1519 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-12590 {}} {258 0 0 0-12588 {}}} SUCCS {{259 0 4.500 0-12592 {}} {258 0 4.500 0-12611 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12592) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#47 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1520 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12591 {}} {774 0 4.500 0-12611 {}} {774 0 4.500 0-12598 {}}} SUCCS {{259 0 0 0-12593 {}} {256 0 0 0-12598 {}} {258 0 0 0-12599 {}} {256 0 0 0-12611 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12593) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-24:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1521 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-12592 {}} {258 0 0 0-12583 {}}} SUCCS {{259 0 0 0-12594 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12594) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.base TYPE {C-CORE PORT} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1522 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-12593 {}} {128 0 0 0-12596 {}}} SUCCS {{258 0 0 0-12596 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12595) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.m TYPE {C-CORE PORT} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1523 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-12596 {}}} SUCCS {{259 0 0 0-12596 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12596) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-24:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1524 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-12595 {}} {258 0 0 0-12594 {}}} SUCCS {{128 0 0 0-12594 {}} {128 0 0 0-12595 {}} {259 0 0 0-12597 {}}} CYCLES {}}
set a(0-12597) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.return TYPE {C-CORE PORT} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1525 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12596 {}}} SUCCS {{259 0 4.500 0-12598 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12598) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#46 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1526 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-12598 {}} {259 0 4.500 0-12597 {}} {256 0 0 0-12592 {}} {256 0 0 0-12583 {}} {258 0 4.500 0-12582 {}} {774 0 0 0-12611 {}}} SUCCS {{774 0 4.500 0-12583 {}} {774 0 4.500 0-12592 {}} {774 0 0 0-12598 {}} {258 0 0 0-12611 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12599) {AREA_SCORE {} NAME COMP_LOOP-24:factor2:not TYPE NOT PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1527 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-12592 {}}} SUCCS {{259 0 0 0-12600 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12600) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-24:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1528 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-12599 {}} {258 0 0 0-12583 {}}} SUCCS {{259 0 0 0-12601 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12601) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1529 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-12600 {}} {128 0 0 0-12603 {}}} SUCCS {{258 0 0 0-12603 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12602) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1530 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-12603 {}}} SUCCS {{259 0 0 0-12603 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12603) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-24:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1531 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-12602 {}} {258 0 0 0-12601 {}}} SUCCS {{128 0 0 0-12601 {}} {128 0 0 0-12602 {}} {259 0 0 0-12604 {}}} CYCLES {}}
set a(0-12604) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1532 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12603 {}}} SUCCS {{259 0 0 0-12605 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12605) {AREA_SCORE {} NAME COMP_LOOP-24:mult.x TYPE {C-CORE PORT} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1533 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12604 {}} {128 0 0 0-12609 {}}} SUCCS {{258 0 0 0-12609 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12606) {AREA_SCORE {} NAME COMP_LOOP-24:mult.y TYPE {C-CORE PORT} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1534 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12609 {}}} SUCCS {{258 0 0 0-12609 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12607) {AREA_SCORE {} NAME COMP_LOOP-24:mult.y_ TYPE {C-CORE PORT} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1535 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12609 {}}} SUCCS {{258 0 0 0-12609 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12608) {AREA_SCORE {} NAME COMP_LOOP-24:mult.p TYPE {C-CORE PORT} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1536 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12609 {}}} SUCCS {{259 0 0 0-12609 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12609) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-24:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1537 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12608 {}} {258 0 0 0-12607 {}} {258 0 0 0-12606 {}} {258 0 0 0-12605 {}}} SUCCS {{128 0 0 0-12605 {}} {128 0 0 0-12606 {}} {128 0 0 0-12607 {}} {128 0 0 0-12608 {}} {259 0 0 0-12610 {}}} CYCLES {}}
set a(0-12610) {AREA_SCORE {} NAME COMP_LOOP-24:mult.return TYPE {C-CORE PORT} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1538 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-12609 {}}} SUCCS {{259 0 4.500 0-12611 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12611) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#47 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1539 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12611 {}} {259 0 4.500 0-12610 {}} {258 0 0 0-12598 {}} {256 0 0 0-12592 {}} {258 0 4.500 0-12591 {}} {256 0 0 0-12583 {}}} SUCCS {{774 0 4.500 0-12583 {}} {774 0 4.500 0-12592 {}} {774 0 0 0-12598 {}} {774 0 0 0-12611 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12612) {AREA_SCORE {} NAME VEC_LOOP:j:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1540 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-12617 {}}} SUCCS {{259 0 0 0-12613 {}} {130 0 0 0-12616 {}} {256 0 0 0-12617 {}}} CYCLES {}}
set a(0-12613) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1541 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-12612 {}}} SUCCS {{259 0 0 0-12614 {}} {130 0 0 0-12616 {}}} CYCLES {}}
set a(0-12614) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-24:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1542 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-12613 {}}} SUCCS {{259 0 0 0-12615 {}} {130 0 0 0-12616 {}} {258 0 0 0-12617 {}}} CYCLES {}}
set a(0-12615) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1543 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12614 {}}} SUCCS {{259 0 0 0-12616 {}}} CYCLES {}}
set a(0-12616) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11111 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1544 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12615 {}} {130 0 0 0-12614 {}} {130 0 0 0-12613 {}} {130 0 0 0-12612 {}} {130 0 0 0-12611 {}} {130 0 0 0-12610 {}} {130 0 0 0-12608 {}} {130 0 0 0-12607 {}} {130 0 0 0-12606 {}} {130 0 0 0-12605 {}} {130 0 0 0-12604 {}} {130 0 0 0-12602 {}} {130 0 0 0-12601 {}} {130 0 0 0-12600 {}} {130 0 0 0-12599 {}} {130 0 0 0-12598 {}} {130 0 0 0-12597 {}} {130 0 0 0-12595 {}} {130 0 0 0-12594 {}} {130 0 0 0-12593 {}} {130 0 0 0-12592 {}} {130 0 0 0-12591 {}} {130 0 0 0-12590 {}} {130 0 0 0-12589 {}} {130 0 0 0-12588 {}} {130 0 0 0-12587 {}} {130 0 0 0-12586 {}} {130 0 0 0-12585 {}} {130 0 0 0-12584 {}} {130 0 0 0-12583 {}} {130 0 0 0-12582 {}} {130 0 0 0-12581 {}} {130 0 0 0-12580 {}} {130 0 0 0-12579 {}} {130 0 0 0-12578 {}} {130 0 0 0-12577 {}}} SUCCS {{129 0 0 0-12617 {}}} CYCLES {}}
set a(0-12617) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#24.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11111 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-12617 {}} {129 0 0 0-12616 {}} {258 0 0 0-12614 {}} {256 0 0 0-12612 {}} {256 0 0 0-12589 {}} {256 0 0 0-12577 {}}} SUCCS {{774 0 0 0-12577 {}} {774 0 0 0-12589 {}} {774 0 0 0-12612 {}} {772 0 0 0-12617 {}}} CYCLES {}}
set a(0-11111) {CHI {0-12577 0-12578 0-12579 0-12580 0-12581 0-12582 0-12583 0-12584 0-12585 0-12586 0-12587 0-12588 0-12589 0-12590 0-12591 0-12592 0-12593 0-12594 0-12595 0-12596 0-12597 0-12598 0-12599 0-12600 0-12601 0-12602 0-12603 0-12604 0-12605 0-12606 0-12607 0-12608 0-12609 0-12610 0-12611 0-12612 0-12613 0-12614 0-12615 0-12616 0-12617} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-24:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1545 LOC {26 1.0 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-12576 {}} {258 0 0 0-12575 {}} {258 0 0 0-12574 {}} {130 0 0 0-12573 {}} {130 0 0 0-12572 {}} {130 0 0 0-12571 {}} {130 0 0 0-12570 {}} {64 0 0 0-12569 {}} {64 0 0 0-11110 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-12576 {}} {131 0 0 0-12618 {}} {130 0 0 0-12619 {}} {130 0 0 0-12620 {}} {130 0 0 0-12621 {}} {130 0 0 0-12622 {}} {130 0 0 0-12623 {}} {130 0 0 0-12624 {}} {130 0 0 0-12625 {}} {130 0 0 0-12626 {}} {130 0 0 0-12627 {}} {64 0 0 0-11112 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12618) {AREA_SCORE {} NAME COMP_LOOP-25:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1546 LOC {26 1.0 27 0.86125 27 0.86125 27 0.86125} PREDS {{131 0 0 0-11111 {}}} SUCCS {{259 0 0 0-12619 {}} {130 0 0 0-12627 {}}} CYCLES {}}
set a(0-12619) {AREA_SCORE {} NAME COMP_LOOP-25:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1547 LOC {26 1.0 27 0.86125 27 0.86125 27 0.86125} PREDS {{259 0 0 0-12618 {}} {130 0 0 0-11111 {}}} SUCCS {{259 0 0 0-12620 {}} {130 0 0 0-12627 {}}} CYCLES {}}
set a(0-12620) {AREA_SCORE {} NAME COMP_LOOP-25:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1548 LOC {26 1.0 27 0.86125 27 0.86125 27 0.86125} PREDS {{259 0 0 0-12619 {}} {130 0 0 0-11111 {}}} SUCCS {{258 0 0 0-12624 {}} {130 0 0 0-12627 {}}} CYCLES {}}
set a(0-12621) {AREA_SCORE {} NAME COMP_LOOP:k:asn#95 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1549 LOC {26 1.0 27 0.0 27 0.0 27 0.0 27 0.86125} PREDS {{130 0 0 0-11111 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12622 {}} {130 0 0 0-12627 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12622) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#96 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1550 LOC {26 1.0 27 0.0 27 0.0 27 0.86125} PREDS {{259 0 0 0-12621 {}} {130 0 0 0-11111 {}}} SUCCS {{259 0 0 0-12623 {}} {130 0 0 0-12627 {}}} CYCLES {}}
set a(0-12623) {AREA_SCORE {} NAME COMP_LOOP:conc#72 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1551 LOC {26 1.0 27 0.86125 27 0.86125 27 0.86125} PREDS {{259 0 0 0-12622 {}} {130 0 0 0-11111 {}}} SUCCS {{259 0 0 0-12624 {}} {130 0 0 0-12627 {}}} CYCLES {}}
set a(0-12624) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-25:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1552 LOC {27 0.0 27 0.86125 27 0.86125 27 0.999999875 27 0.999999875} PREDS {{259 0 0 0-12623 {}} {258 0 0 0-12620 {}} {130 0 0 0-11111 {}}} SUCCS {{259 0 0 0-12625 {}} {130 0 0 0-12627 {}}} CYCLES {}}
set a(0-12625) {AREA_SCORE {} NAME COMP_LOOP-25:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1553 LOC {27 0.13874999999999998 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-12624 {}} {130 0 0 0-11111 {}}} SUCCS {{259 0 0 0-12626 {}} {130 0 0 0-12627 {}}} CYCLES {}}
set a(0-12626) {AREA_SCORE {} NAME COMP_LOOP-25:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1554 LOC {27 0.13874999999999998 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-12625 {}} {130 0 0 0-11111 {}}} SUCCS {{259 0 0 0-12627 {}}} CYCLES {}}
set a(0-12627) {AREA_SCORE {} NAME COMP_LOOP-25:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1555 LOC {27 0.13874999999999998 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-12626 {}} {130 0 0 0-12625 {}} {130 0 0 0-12624 {}} {130 0 0 0-12623 {}} {130 0 0 0-12622 {}} {130 0 0 0-12621 {}} {130 0 0 0-12620 {}} {130 0 0 0-12619 {}} {130 0 0 0-12618 {}} {130 0 0 0-11111 {}}} SUCCS {{128 0 0 0-12636 {}} {64 0 0 0-11112 {}}} CYCLES {}}
set a(0-12628) {AREA_SCORE {} NAME COMP_LOOP:k:asn#96 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1556 LOC {0 1.0 24 0.0 24 0.0 24 0.0 25 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12629 {}} {130 0 0 0-11112 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12629) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#97 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1557 LOC {0 1.0 24 0.0 24 0.0 25 0.51615785} PREDS {{259 0 0 0-12628 {}}} SUCCS {{259 0 0 0-12630 {}} {130 0 0 0-11112 {}}} CYCLES {}}
set a(0-12630) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#24 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1558 LOC {0 1.0 24 0.51615785 24 0.51615785 25 0.51615785} PREDS {{259 0 0 0-12629 {}}} SUCCS {{259 0 0 0-12631 {}} {130 0 0 0-11112 {}}} CYCLES {}}
set a(0-12631) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-25:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1559 LOC {1 0.18687499999999999 24 0.51615785 24 0.51615785 24 0.9999998935000001 25 0.9999998935000001} PREDS {{259 0 0 0-12630 {}} {258 0 0 0-11634 {}}} SUCCS {{259 0 0 0-12632 {}} {258 0 0 0-12634 {}} {130 0 0 0-11112 {}}} CYCLES {}}
set a(0-12632) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#74 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1560 LOC {1 0.67071715 26 0.46875 26 0.46875 26 0.46875} PREDS {{259 0 0 0-12631 {}}} SUCCS {{259 0 3.750 0-12633 {}} {130 0 0 0-11112 {}}} CYCLES {}}
set a(0-12633) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1561 LOC {2 1.0 26 0.95 26 1.0 27 0.2999998749999999 27 0.2999998749999999} PREDS {{259 0 3.750 0-12632 {}}} SUCCS {{258 0 0 0-11112 {}}} CYCLES {}}
set a(0-12634) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#12 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1562 LOC {1 0.67071715 26 0.46875 26 0.46875 26 0.46875} PREDS {{258 0 0 0-12631 {}}} SUCCS {{259 0 3.750 0-12635 {}} {130 0 0 0-11112 {}}} CYCLES {}}
set a(0-12635) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1563 LOC {2 1.0 26 0.95 26 1.0 27 0.2999998749999999 27 0.2999998749999999} PREDS {{259 0 3.750 0-12634 {}}} SUCCS {{258 0 0 0-11112 {}}} CYCLES {}}
set a(0-12636) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1564 LOC {27 0.0 27 1.0 27 1.0 27 1.0 27 1.0} PREDS {{128 0 0 0-12627 {}} {772 0 0 0-11112 {}}} SUCCS {{259 0 0 0-11112 {}}} CYCLES {}}
set a(0-12637) {AREA_SCORE {} NAME VEC_LOOP:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1565 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24375005} PREDS {{774 0 0 0-12683 {}}} SUCCS {{259 0 0 0-12638 {}} {130 0 0 0-12682 {}} {256 0 0 0-12683 {}}} CYCLES {}}
set a(0-12638) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#25)(13-3) TYPE READSLICE PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1566 LOC {0 1.0 1 0.0 1 0.0 2 0.24375005} PREDS {{259 0 0 0-12637 {}}} SUCCS {{258 0 0 0-12642 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12639) {AREA_SCORE {} NAME COMP_LOOP:k:asn#97 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1567 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24375005} PREDS {} SUCCS {{259 0 0 0-12640 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12640) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#98 TYPE READSLICE PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1568 LOC {0 1.0 1 0.0 1 0.0 2 0.24375005} PREDS {{259 0 0 0-12639 {}}} SUCCS {{259 0 0 0-12641 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12641) {AREA_SCORE {} NAME VEC_LOOP:conc#48 TYPE CONCATENATE PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1569 LOC {0 1.0 1 0.8687499999999999 1 0.8687499999999999 2 0.24375005} PREDS {{259 0 0 0-12640 {}}} SUCCS {{259 0 0 0-12642 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12642) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME VEC_LOOP:acc#22 TYPE ACCU DELAY {1.05 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1570 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-12641 {}} {258 0 0 0-12638 {}}} SUCCS {{258 0 0 0-12645 {}} {258 0 0 0-12663 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12643) {AREA_SCORE {} NAME VEC_LOOP:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1571 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-12683 {}}} SUCCS {{259 0 0 0-12644 {}} {130 0 0 0-12682 {}} {256 0 0 0-12683 {}}} CYCLES {}}
set a(0-12644) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#25)(2-0)#1 TYPE READSLICE PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1572 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-12643 {}}} SUCCS {{259 0 0 0-12645 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12645) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1573 LOC {1 0.13125 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-12644 {}} {258 0 0 0-12642 {}}} SUCCS {{259 0 4.500 0-12646 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12646) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#48 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1574 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12645 {}} {774 0 4.500 0-12677 {}} {774 0 4.500 0-12664 {}}} SUCCS {{258 0 0 0-12656 {}} {256 0 0 0-12664 {}} {258 0 0 0-12666 {}} {256 0 0 0-12677 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12647) {AREA_SCORE {} NAME COMP_LOOP:k:asn#98 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1575 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12648 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12648) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#99 TYPE READSLICE PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1576 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-12647 {}}} SUCCS {{259 0 0 0-12649 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12649) {AREA_SCORE {} NAME VEC_LOOP:conc#49 TYPE CONCATENATE PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1577 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-12648 {}}} SUCCS {{258 0 0 0-12651 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12650) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1578 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12651 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12651) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#50 TYPE ACCU DELAY {1.09 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1579 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-12650 {}} {258 0 0 0-12649 {}}} SUCCS {{258 0 0 0-12654 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12652) {AREA_SCORE {} NAME VEC_LOOP:j:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1580 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12683 {}}} SUCCS {{259 0 0 0-12653 {}} {130 0 0 0-12682 {}} {256 0 0 0-12683 {}}} CYCLES {}}
set a(0-12653) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1581 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12652 {}}} SUCCS {{259 0 0 0-12654 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12654) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-25:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1582 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-12653 {}} {258 0 0 0-12651 {}}} SUCCS {{259 0 4.500 0-12655 {}} {258 0 4.500 0-12677 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12655) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#49 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1583 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12654 {}} {774 0 4.500 0-12677 {}} {774 0 4.500 0-12664 {}}} SUCCS {{259 0 0 0-12656 {}} {256 0 0 0-12664 {}} {258 0 0 0-12665 {}} {256 0 0 0-12677 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12656) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-25:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1584 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-12655 {}} {258 0 0 0-12646 {}}} SUCCS {{259 0 0 0-12657 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12657) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.base TYPE {C-CORE PORT} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1585 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-12656 {}} {128 0 0 0-12659 {}}} SUCCS {{258 0 0 0-12659 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12658) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.m TYPE {C-CORE PORT} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1586 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-12659 {}}} SUCCS {{259 0 0 0-12659 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12659) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-25:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1587 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-12658 {}} {258 0 0 0-12657 {}}} SUCCS {{128 0 0 0-12657 {}} {128 0 0 0-12658 {}} {259 0 0 0-12660 {}}} CYCLES {}}
set a(0-12660) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.return TYPE {C-CORE PORT} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1588 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12659 {}}} SUCCS {{258 0 4.500 0-12664 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12661) {AREA_SCORE {} NAME VEC_LOOP:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1589 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-12683 {}}} SUCCS {{259 0 0 0-12662 {}} {130 0 0 0-12682 {}} {256 0 0 0-12683 {}}} CYCLES {}}
set a(0-12662) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#25)(2-0) TYPE READSLICE PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1590 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-12661 {}}} SUCCS {{259 0 0 0-12663 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12663) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1591 LOC {1 0.13125 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12662 {}} {258 0 0 0-12642 {}}} SUCCS {{259 0 4.500 0-12664 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12664) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#48 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1592 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-12664 {}} {259 0 4.500 0-12663 {}} {258 0 4.500 0-12660 {}} {256 0 0 0-12655 {}} {256 0 0 0-12646 {}} {774 0 0 0-12677 {}}} SUCCS {{774 0 4.500 0-12646 {}} {774 0 4.500 0-12655 {}} {774 0 0 0-12664 {}} {258 0 0 0-12677 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12665) {AREA_SCORE {} NAME COMP_LOOP-25:factor2:not TYPE NOT PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1593 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-12655 {}}} SUCCS {{259 0 0 0-12666 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12666) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-25:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1594 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-12665 {}} {258 0 0 0-12646 {}}} SUCCS {{259 0 0 0-12667 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12667) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1595 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-12666 {}} {128 0 0 0-12669 {}}} SUCCS {{258 0 0 0-12669 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12668) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1596 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-12669 {}}} SUCCS {{259 0 0 0-12669 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12669) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-25:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1597 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-12668 {}} {258 0 0 0-12667 {}}} SUCCS {{128 0 0 0-12667 {}} {128 0 0 0-12668 {}} {259 0 0 0-12670 {}}} CYCLES {}}
set a(0-12670) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1598 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12669 {}}} SUCCS {{259 0 0 0-12671 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12671) {AREA_SCORE {} NAME COMP_LOOP-25:mult.x TYPE {C-CORE PORT} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1599 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12670 {}} {128 0 0 0-12675 {}}} SUCCS {{258 0 0 0-12675 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12672) {AREA_SCORE {} NAME COMP_LOOP-25:mult.y TYPE {C-CORE PORT} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1600 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12675 {}}} SUCCS {{258 0 0 0-12675 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12673) {AREA_SCORE {} NAME COMP_LOOP-25:mult.y_ TYPE {C-CORE PORT} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1601 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12675 {}}} SUCCS {{258 0 0 0-12675 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12674) {AREA_SCORE {} NAME COMP_LOOP-25:mult.p TYPE {C-CORE PORT} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1602 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12675 {}}} SUCCS {{259 0 0 0-12675 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12675) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-25:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1603 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12674 {}} {258 0 0 0-12673 {}} {258 0 0 0-12672 {}} {258 0 0 0-12671 {}}} SUCCS {{128 0 0 0-12671 {}} {128 0 0 0-12672 {}} {128 0 0 0-12673 {}} {128 0 0 0-12674 {}} {259 0 0 0-12676 {}}} CYCLES {}}
set a(0-12676) {AREA_SCORE {} NAME COMP_LOOP-25:mult.return TYPE {C-CORE PORT} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1604 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-12675 {}}} SUCCS {{259 0 4.500 0-12677 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12677) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#49 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1605 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12677 {}} {259 0 4.500 0-12676 {}} {258 0 0 0-12664 {}} {256 0 0 0-12655 {}} {258 0 4.500 0-12654 {}} {256 0 0 0-12646 {}}} SUCCS {{774 0 4.500 0-12646 {}} {774 0 4.500 0-12655 {}} {774 0 0 0-12664 {}} {774 0 0 0-12677 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12678) {AREA_SCORE {} NAME VEC_LOOP:j:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1606 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-12683 {}}} SUCCS {{259 0 0 0-12679 {}} {130 0 0 0-12682 {}} {256 0 0 0-12683 {}}} CYCLES {}}
set a(0-12679) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1607 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-12678 {}}} SUCCS {{259 0 0 0-12680 {}} {130 0 0 0-12682 {}}} CYCLES {}}
set a(0-12680) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-25:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1608 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-12679 {}}} SUCCS {{259 0 0 0-12681 {}} {130 0 0 0-12682 {}} {258 0 0 0-12683 {}}} CYCLES {}}
set a(0-12681) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1609 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12680 {}}} SUCCS {{259 0 0 0-12682 {}}} CYCLES {}}
set a(0-12682) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11112 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1610 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12681 {}} {130 0 0 0-12680 {}} {130 0 0 0-12679 {}} {130 0 0 0-12678 {}} {130 0 0 0-12677 {}} {130 0 0 0-12676 {}} {130 0 0 0-12674 {}} {130 0 0 0-12673 {}} {130 0 0 0-12672 {}} {130 0 0 0-12671 {}} {130 0 0 0-12670 {}} {130 0 0 0-12668 {}} {130 0 0 0-12667 {}} {130 0 0 0-12666 {}} {130 0 0 0-12665 {}} {130 0 0 0-12664 {}} {130 0 0 0-12663 {}} {130 0 0 0-12662 {}} {130 0 0 0-12661 {}} {130 0 0 0-12660 {}} {130 0 0 0-12658 {}} {130 0 0 0-12657 {}} {130 0 0 0-12656 {}} {130 0 0 0-12655 {}} {130 0 0 0-12654 {}} {130 0 0 0-12653 {}} {130 0 0 0-12652 {}} {130 0 0 0-12651 {}} {130 0 0 0-12650 {}} {130 0 0 0-12649 {}} {130 0 0 0-12648 {}} {130 0 0 0-12647 {}} {130 0 0 0-12646 {}} {130 0 0 0-12645 {}} {130 0 0 0-12644 {}} {130 0 0 0-12643 {}} {130 0 0 0-12642 {}} {130 0 0 0-12641 {}} {130 0 0 0-12640 {}} {130 0 0 0-12639 {}} {130 0 0 0-12638 {}} {130 0 0 0-12637 {}}} SUCCS {{129 0 0 0-12683 {}}} CYCLES {}}
set a(0-12683) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#25.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11112 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-12683 {}} {129 0 0 0-12682 {}} {258 0 0 0-12680 {}} {256 0 0 0-12678 {}} {256 0 0 0-12661 {}} {256 0 0 0-12652 {}} {256 0 0 0-12643 {}} {256 0 0 0-12637 {}}} SUCCS {{774 0 0 0-12637 {}} {774 0 0 0-12643 {}} {774 0 0 0-12652 {}} {774 0 0 0-12661 {}} {774 0 0 0-12678 {}} {772 0 0 0-12683 {}}} CYCLES {}}
set a(0-11112) {CHI {0-12637 0-12638 0-12639 0-12640 0-12641 0-12642 0-12643 0-12644 0-12645 0-12646 0-12647 0-12648 0-12649 0-12650 0-12651 0-12652 0-12653 0-12654 0-12655 0-12656 0-12657 0-12658 0-12659 0-12660 0-12661 0-12662 0-12663 0-12664 0-12665 0-12666 0-12667 0-12668 0-12669 0-12670 0-12671 0-12672 0-12673 0-12674 0-12675 0-12676 0-12677 0-12678 0-12679 0-12680 0-12681 0-12682 0-12683} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-25:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1611 LOC {27 1.0 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-12636 {}} {258 0 0 0-12635 {}} {130 0 0 0-12634 {}} {258 0 0 0-12633 {}} {130 0 0 0-12632 {}} {130 0 0 0-12631 {}} {130 0 0 0-12630 {}} {130 0 0 0-12629 {}} {130 0 0 0-12628 {}} {64 0 0 0-12627 {}} {64 0 0 0-11111 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-12636 {}} {131 0 0 0-12684 {}} {130 0 0 0-12685 {}} {130 0 0 0-12686 {}} {130 0 0 0-12687 {}} {130 0 0 0-12688 {}} {130 0 0 0-12689 {}} {130 0 0 0-12690 {}} {130 0 0 0-12691 {}} {130 0 0 0-12692 {}} {130 0 0 0-12693 {}} {64 0 0 0-11113 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12684) {AREA_SCORE {} NAME COMP_LOOP-26:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1612 LOC {27 1.0 28 0.86125 28 0.86125 28 0.86125} PREDS {{131 0 0 0-11112 {}}} SUCCS {{259 0 0 0-12685 {}} {130 0 0 0-12693 {}}} CYCLES {}}
set a(0-12685) {AREA_SCORE {} NAME COMP_LOOP-26:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1613 LOC {27 1.0 28 0.86125 28 0.86125 28 0.86125} PREDS {{259 0 0 0-12684 {}} {130 0 0 0-11112 {}}} SUCCS {{259 0 0 0-12686 {}} {130 0 0 0-12693 {}}} CYCLES {}}
set a(0-12686) {AREA_SCORE {} NAME COMP_LOOP-26:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1614 LOC {27 1.0 28 0.86125 28 0.86125 28 0.86125} PREDS {{259 0 0 0-12685 {}} {130 0 0 0-11112 {}}} SUCCS {{258 0 0 0-12690 {}} {130 0 0 0-12693 {}}} CYCLES {}}
set a(0-12687) {AREA_SCORE {} NAME COMP_LOOP:k:asn#99 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1615 LOC {27 1.0 28 0.0 28 0.0 28 0.0 28 0.86125} PREDS {{130 0 0 0-11112 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12688 {}} {130 0 0 0-12693 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12688) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#100 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1616 LOC {27 1.0 28 0.0 28 0.0 28 0.86125} PREDS {{259 0 0 0-12687 {}} {130 0 0 0-11112 {}}} SUCCS {{259 0 0 0-12689 {}} {130 0 0 0-12693 {}}} CYCLES {}}
set a(0-12689) {AREA_SCORE {} NAME COMP_LOOP:conc#75 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1617 LOC {27 1.0 28 0.86125 28 0.86125 28 0.86125} PREDS {{259 0 0 0-12688 {}} {130 0 0 0-11112 {}}} SUCCS {{259 0 0 0-12690 {}} {130 0 0 0-12693 {}}} CYCLES {}}
set a(0-12690) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-26:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1618 LOC {28 0.0 28 0.86125 28 0.86125 28 0.999999875 28 0.999999875} PREDS {{259 0 0 0-12689 {}} {258 0 0 0-12686 {}} {130 0 0 0-11112 {}}} SUCCS {{259 0 0 0-12691 {}} {130 0 0 0-12693 {}}} CYCLES {}}
set a(0-12691) {AREA_SCORE {} NAME COMP_LOOP-26:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1619 LOC {28 0.13874999999999998 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-12690 {}} {130 0 0 0-11112 {}}} SUCCS {{259 0 0 0-12692 {}} {130 0 0 0-12693 {}}} CYCLES {}}
set a(0-12692) {AREA_SCORE {} NAME COMP_LOOP-26:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1620 LOC {28 0.13874999999999998 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-12691 {}} {130 0 0 0-11112 {}}} SUCCS {{259 0 0 0-12693 {}}} CYCLES {}}
set a(0-12693) {AREA_SCORE {} NAME COMP_LOOP-26:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1621 LOC {28 0.13874999999999998 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-12692 {}} {130 0 0 0-12691 {}} {130 0 0 0-12690 {}} {130 0 0 0-12689 {}} {130 0 0 0-12688 {}} {130 0 0 0-12687 {}} {130 0 0 0-12686 {}} {130 0 0 0-12685 {}} {130 0 0 0-12684 {}} {130 0 0 0-11112 {}}} SUCCS {{128 0 0 0-12700 {}} {64 0 0 0-11113 {}}} CYCLES {}}
set a(0-12694) {AREA_SCORE {} NAME COMP_LOOP:k:asn#100 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1622 LOC {0 1.0 25 0.0 25 0.0 25 0.0 26 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12695 {}} {130 0 0 0-11113 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12695) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#101 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1623 LOC {0 1.0 25 0.0 25 0.0 26 0.51615785} PREDS {{259 0 0 0-12694 {}}} SUCCS {{259 0 0 0-12696 {}} {130 0 0 0-11113 {}}} CYCLES {}}
set a(0-12696) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#25 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1624 LOC {0 1.0 25 0.51615785 25 0.51615785 26 0.51615785} PREDS {{259 0 0 0-12695 {}}} SUCCS {{259 0 0 0-12697 {}} {130 0 0 0-11113 {}}} CYCLES {}}
set a(0-12697) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-26:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1625 LOC {1 0.18687499999999999 25 0.51615785 25 0.51615785 25 0.9999998935000001 26 0.9999998935000001} PREDS {{259 0 0 0-12696 {}} {258 0 0 0-11201 {}}} SUCCS {{259 0 3.750 0-12698 {}} {258 0 3.750 0-12699 {}} {130 0 0 0-11113 {}}} CYCLES {}}
set a(0-12698) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1626 LOC {2 1.0 27 0.95 27 1.0 28 0.2999998749999999 28 0.2999998749999999} PREDS {{259 0 3.750 0-12697 {}}} SUCCS {{258 0 0 0-11113 {}}} CYCLES {}}
set a(0-12699) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1627 LOC {2 1.0 27 0.95 27 1.0 28 0.2999998749999999 28 0.2999998749999999} PREDS {{258 0 3.750 0-12697 {}}} SUCCS {{258 0 0 0-11113 {}}} CYCLES {}}
set a(0-12700) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1628 LOC {28 0.0 28 1.0 28 1.0 28 1.0 28 1.0} PREDS {{128 0 0 0-12693 {}} {772 0 0 0-11113 {}}} SUCCS {{259 0 0 0-11113 {}}} CYCLES {}}
set a(0-12701) {AREA_SCORE {} NAME VEC_LOOP:j:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1629 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12741 {}}} SUCCS {{259 0 0 0-12702 {}} {130 0 0 0-12740 {}} {256 0 0 0-12741 {}}} CYCLES {}}
set a(0-12702) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1630 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12701 {}}} SUCCS {{258 0 0 0-12706 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12703) {AREA_SCORE {} NAME COMP_LOOP:k:asn#101 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1631 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-12704 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12704) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#102 TYPE READSLICE PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1632 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12703 {}}} SUCCS {{259 0 0 0-12705 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12705) {AREA_SCORE {} NAME VEC_LOOP:conc#50 TYPE CONCATENATE PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1633 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-12704 {}}} SUCCS {{259 0 0 0-12706 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12706) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-26:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1634 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-12705 {}} {258 0 0 0-12702 {}}} SUCCS {{259 0 4.500 0-12707 {}} {258 0 4.500 0-12722 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12707) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#50 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1635 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12706 {}} {774 0 4.500 0-12735 {}} {774 0 4.500 0-12722 {}}} SUCCS {{258 0 0 0-12717 {}} {256 0 0 0-12722 {}} {258 0 0 0-12724 {}} {256 0 0 0-12735 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12708) {AREA_SCORE {} NAME COMP_LOOP:k:asn#102 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1636 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12709 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12709) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#103 TYPE READSLICE PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1637 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-12708 {}}} SUCCS {{259 0 0 0-12710 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12710) {AREA_SCORE {} NAME VEC_LOOP:conc#51 TYPE CONCATENATE PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1638 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-12709 {}}} SUCCS {{258 0 0 0-12712 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12711) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1639 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12712 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12712) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#51 TYPE ACCU DELAY {1.09 ns} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1640 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-12711 {}} {258 0 0 0-12710 {}}} SUCCS {{258 0 0 0-12715 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12713) {AREA_SCORE {} NAME VEC_LOOP:j:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1641 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12741 {}}} SUCCS {{259 0 0 0-12714 {}} {130 0 0 0-12740 {}} {256 0 0 0-12741 {}}} CYCLES {}}
set a(0-12714) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1642 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12713 {}}} SUCCS {{259 0 0 0-12715 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12715) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-26:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1643 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-12714 {}} {258 0 0 0-12712 {}}} SUCCS {{259 0 4.500 0-12716 {}} {258 0 4.500 0-12735 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12716) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#51 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1644 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12715 {}} {774 0 4.500 0-12735 {}} {774 0 4.500 0-12722 {}}} SUCCS {{259 0 0 0-12717 {}} {256 0 0 0-12722 {}} {258 0 0 0-12723 {}} {256 0 0 0-12735 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12717) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-26:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1645 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-12716 {}} {258 0 0 0-12707 {}}} SUCCS {{259 0 0 0-12718 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12718) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.base TYPE {C-CORE PORT} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1646 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-12717 {}} {128 0 0 0-12720 {}}} SUCCS {{258 0 0 0-12720 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12719) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.m TYPE {C-CORE PORT} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1647 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-12720 {}}} SUCCS {{259 0 0 0-12720 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12720) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-26:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1648 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-12719 {}} {258 0 0 0-12718 {}}} SUCCS {{128 0 0 0-12718 {}} {128 0 0 0-12719 {}} {259 0 0 0-12721 {}}} CYCLES {}}
set a(0-12721) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.return TYPE {C-CORE PORT} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1649 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12720 {}}} SUCCS {{259 0 4.500 0-12722 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12722) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#50 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1650 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-12722 {}} {259 0 4.500 0-12721 {}} {256 0 0 0-12716 {}} {256 0 0 0-12707 {}} {258 0 4.500 0-12706 {}} {774 0 0 0-12735 {}}} SUCCS {{774 0 4.500 0-12707 {}} {774 0 4.500 0-12716 {}} {774 0 0 0-12722 {}} {258 0 0 0-12735 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12723) {AREA_SCORE {} NAME COMP_LOOP-26:factor2:not TYPE NOT PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1651 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-12716 {}}} SUCCS {{259 0 0 0-12724 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12724) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-26:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1652 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-12723 {}} {258 0 0 0-12707 {}}} SUCCS {{259 0 0 0-12725 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12725) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1653 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-12724 {}} {128 0 0 0-12727 {}}} SUCCS {{258 0 0 0-12727 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12726) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1654 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-12727 {}}} SUCCS {{259 0 0 0-12727 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12727) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-26:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1655 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-12726 {}} {258 0 0 0-12725 {}}} SUCCS {{128 0 0 0-12725 {}} {128 0 0 0-12726 {}} {259 0 0 0-12728 {}}} CYCLES {}}
set a(0-12728) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1656 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12727 {}}} SUCCS {{259 0 0 0-12729 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12729) {AREA_SCORE {} NAME COMP_LOOP-26:mult.x TYPE {C-CORE PORT} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1657 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12728 {}} {128 0 0 0-12733 {}}} SUCCS {{258 0 0 0-12733 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12730) {AREA_SCORE {} NAME COMP_LOOP-26:mult.y TYPE {C-CORE PORT} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1658 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12733 {}}} SUCCS {{258 0 0 0-12733 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12731) {AREA_SCORE {} NAME COMP_LOOP-26:mult.y_ TYPE {C-CORE PORT} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1659 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12733 {}}} SUCCS {{258 0 0 0-12733 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12732) {AREA_SCORE {} NAME COMP_LOOP-26:mult.p TYPE {C-CORE PORT} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1660 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12733 {}}} SUCCS {{259 0 0 0-12733 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12733) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-26:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1661 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12732 {}} {258 0 0 0-12731 {}} {258 0 0 0-12730 {}} {258 0 0 0-12729 {}}} SUCCS {{128 0 0 0-12729 {}} {128 0 0 0-12730 {}} {128 0 0 0-12731 {}} {128 0 0 0-12732 {}} {259 0 0 0-12734 {}}} CYCLES {}}
set a(0-12734) {AREA_SCORE {} NAME COMP_LOOP-26:mult.return TYPE {C-CORE PORT} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1662 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-12733 {}}} SUCCS {{259 0 4.500 0-12735 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12735) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#51 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1663 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12735 {}} {259 0 4.500 0-12734 {}} {258 0 0 0-12722 {}} {256 0 0 0-12716 {}} {258 0 4.500 0-12715 {}} {256 0 0 0-12707 {}}} SUCCS {{774 0 4.500 0-12707 {}} {774 0 4.500 0-12716 {}} {774 0 0 0-12722 {}} {774 0 0 0-12735 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12736) {AREA_SCORE {} NAME VEC_LOOP:j:asn#64 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1664 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-12741 {}}} SUCCS {{259 0 0 0-12737 {}} {130 0 0 0-12740 {}} {256 0 0 0-12741 {}}} CYCLES {}}
set a(0-12737) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1665 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-12736 {}}} SUCCS {{259 0 0 0-12738 {}} {130 0 0 0-12740 {}}} CYCLES {}}
set a(0-12738) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-26:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1666 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-12737 {}}} SUCCS {{259 0 0 0-12739 {}} {130 0 0 0-12740 {}} {258 0 0 0-12741 {}}} CYCLES {}}
set a(0-12739) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1667 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12738 {}}} SUCCS {{259 0 0 0-12740 {}}} CYCLES {}}
set a(0-12740) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11113 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1668 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12739 {}} {130 0 0 0-12738 {}} {130 0 0 0-12737 {}} {130 0 0 0-12736 {}} {130 0 0 0-12735 {}} {130 0 0 0-12734 {}} {130 0 0 0-12732 {}} {130 0 0 0-12731 {}} {130 0 0 0-12730 {}} {130 0 0 0-12729 {}} {130 0 0 0-12728 {}} {130 0 0 0-12726 {}} {130 0 0 0-12725 {}} {130 0 0 0-12724 {}} {130 0 0 0-12723 {}} {130 0 0 0-12722 {}} {130 0 0 0-12721 {}} {130 0 0 0-12719 {}} {130 0 0 0-12718 {}} {130 0 0 0-12717 {}} {130 0 0 0-12716 {}} {130 0 0 0-12715 {}} {130 0 0 0-12714 {}} {130 0 0 0-12713 {}} {130 0 0 0-12712 {}} {130 0 0 0-12711 {}} {130 0 0 0-12710 {}} {130 0 0 0-12709 {}} {130 0 0 0-12708 {}} {130 0 0 0-12707 {}} {130 0 0 0-12706 {}} {130 0 0 0-12705 {}} {130 0 0 0-12704 {}} {130 0 0 0-12703 {}} {130 0 0 0-12702 {}} {130 0 0 0-12701 {}}} SUCCS {{129 0 0 0-12741 {}}} CYCLES {}}
set a(0-12741) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#26.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11113 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-12741 {}} {129 0 0 0-12740 {}} {258 0 0 0-12738 {}} {256 0 0 0-12736 {}} {256 0 0 0-12713 {}} {256 0 0 0-12701 {}}} SUCCS {{774 0 0 0-12701 {}} {774 0 0 0-12713 {}} {774 0 0 0-12736 {}} {772 0 0 0-12741 {}}} CYCLES {}}
set a(0-11113) {CHI {0-12701 0-12702 0-12703 0-12704 0-12705 0-12706 0-12707 0-12708 0-12709 0-12710 0-12711 0-12712 0-12713 0-12714 0-12715 0-12716 0-12717 0-12718 0-12719 0-12720 0-12721 0-12722 0-12723 0-12724 0-12725 0-12726 0-12727 0-12728 0-12729 0-12730 0-12731 0-12732 0-12733 0-12734 0-12735 0-12736 0-12737 0-12738 0-12739 0-12740 0-12741} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-26:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1669 LOC {28 1.0 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-12700 {}} {258 0 0 0-12699 {}} {258 0 0 0-12698 {}} {130 0 0 0-12697 {}} {130 0 0 0-12696 {}} {130 0 0 0-12695 {}} {130 0 0 0-12694 {}} {64 0 0 0-12693 {}} {64 0 0 0-11112 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-12700 {}} {131 0 0 0-12742 {}} {130 0 0 0-12743 {}} {130 0 0 0-12744 {}} {130 0 0 0-12745 {}} {130 0 0 0-12746 {}} {130 0 0 0-12747 {}} {130 0 0 0-12748 {}} {130 0 0 0-12749 {}} {130 0 0 0-12750 {}} {130 0 0 0-12751 {}} {64 0 0 0-11114 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12742) {AREA_SCORE {} NAME COMP_LOOP-27:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1670 LOC {28 1.0 29 0.86125 29 0.86125 29 0.86125} PREDS {{131 0 0 0-11113 {}}} SUCCS {{259 0 0 0-12743 {}} {130 0 0 0-12751 {}}} CYCLES {}}
set a(0-12743) {AREA_SCORE {} NAME COMP_LOOP-27:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1671 LOC {28 1.0 29 0.86125 29 0.86125 29 0.86125} PREDS {{259 0 0 0-12742 {}} {130 0 0 0-11113 {}}} SUCCS {{259 0 0 0-12744 {}} {130 0 0 0-12751 {}}} CYCLES {}}
set a(0-12744) {AREA_SCORE {} NAME COMP_LOOP-27:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1672 LOC {28 1.0 29 0.86125 29 0.86125 29 0.86125} PREDS {{259 0 0 0-12743 {}} {130 0 0 0-11113 {}}} SUCCS {{258 0 0 0-12748 {}} {130 0 0 0-12751 {}}} CYCLES {}}
set a(0-12745) {AREA_SCORE {} NAME COMP_LOOP:k:asn#103 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1673 LOC {28 1.0 29 0.0 29 0.0 29 0.0 29 0.86125} PREDS {{130 0 0 0-11113 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12746 {}} {130 0 0 0-12751 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12746) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#104 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1674 LOC {28 1.0 29 0.0 29 0.0 29 0.86125} PREDS {{259 0 0 0-12745 {}} {130 0 0 0-11113 {}}} SUCCS {{259 0 0 0-12747 {}} {130 0 0 0-12751 {}}} CYCLES {}}
set a(0-12747) {AREA_SCORE {} NAME COMP_LOOP:conc#78 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1675 LOC {28 1.0 29 0.86125 29 0.86125 29 0.86125} PREDS {{259 0 0 0-12746 {}} {130 0 0 0-11113 {}}} SUCCS {{259 0 0 0-12748 {}} {130 0 0 0-12751 {}}} CYCLES {}}
set a(0-12748) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-27:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1676 LOC {29 0.0 29 0.86125 29 0.86125 29 0.999999875 29 0.999999875} PREDS {{259 0 0 0-12747 {}} {258 0 0 0-12744 {}} {130 0 0 0-11113 {}}} SUCCS {{259 0 0 0-12749 {}} {130 0 0 0-12751 {}}} CYCLES {}}
set a(0-12749) {AREA_SCORE {} NAME COMP_LOOP-27:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1677 LOC {29 0.13874999999999998 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-12748 {}} {130 0 0 0-11113 {}}} SUCCS {{259 0 0 0-12750 {}} {130 0 0 0-12751 {}}} CYCLES {}}
set a(0-12750) {AREA_SCORE {} NAME COMP_LOOP-27:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1678 LOC {29 0.13874999999999998 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-12749 {}} {130 0 0 0-11113 {}}} SUCCS {{259 0 0 0-12751 {}}} CYCLES {}}
set a(0-12751) {AREA_SCORE {} NAME COMP_LOOP-27:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1679 LOC {29 0.13874999999999998 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-12750 {}} {130 0 0 0-12749 {}} {130 0 0 0-12748 {}} {130 0 0 0-12747 {}} {130 0 0 0-12746 {}} {130 0 0 0-12745 {}} {130 0 0 0-12744 {}} {130 0 0 0-12743 {}} {130 0 0 0-12742 {}} {130 0 0 0-11113 {}}} SUCCS {{128 0 0 0-12760 {}} {64 0 0 0-11114 {}}} CYCLES {}}
set a(0-12752) {AREA_SCORE {} NAME COMP_LOOP:k:asn#104 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1680 LOC {0 1.0 26 0.0 26 0.0 26 0.0 27 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12753 {}} {130 0 0 0-11114 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12753) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#105 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1681 LOC {0 1.0 26 0.0 26 0.0 27 0.51615785} PREDS {{259 0 0 0-12752 {}}} SUCCS {{259 0 0 0-12754 {}} {130 0 0 0-11114 {}}} CYCLES {}}
set a(0-12754) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#26 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1682 LOC {0 1.0 26 0.51615785 26 0.51615785 27 0.51615785} PREDS {{259 0 0 0-12753 {}}} SUCCS {{259 0 0 0-12755 {}} {130 0 0 0-11114 {}}} CYCLES {}}
set a(0-12755) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-27:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1683 LOC {1 0.18687499999999999 26 0.51615785 26 0.51615785 26 0.9999998935000001 27 0.9999998935000001} PREDS {{259 0 0 0-12754 {}} {258 0 0 0-11260 {}}} SUCCS {{259 0 0 0-12756 {}} {258 0 0 0-12758 {}} {130 0 0 0-11114 {}}} CYCLES {}}
set a(0-12756) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#75 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1684 LOC {1 0.67071715 28 0.46875 28 0.46875 28 0.46875} PREDS {{259 0 0 0-12755 {}}} SUCCS {{259 0 3.750 0-12757 {}} {130 0 0 0-11114 {}}} CYCLES {}}
set a(0-12757) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1685 LOC {2 1.0 28 0.95 28 1.0 29 0.2999998749999999 29 0.2999998749999999} PREDS {{259 0 3.750 0-12756 {}}} SUCCS {{258 0 0 0-11114 {}}} CYCLES {}}
set a(0-12758) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#13 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1686 LOC {1 0.67071715 28 0.46875 28 0.46875 28 0.46875} PREDS {{258 0 0 0-12755 {}}} SUCCS {{259 0 3.750 0-12759 {}} {130 0 0 0-11114 {}}} CYCLES {}}
set a(0-12759) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1687 LOC {2 1.0 28 0.95 28 1.0 29 0.2999998749999999 29 0.2999998749999999} PREDS {{259 0 3.750 0-12758 {}}} SUCCS {{258 0 0 0-11114 {}}} CYCLES {}}
set a(0-12760) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1688 LOC {29 0.0 29 1.0 29 1.0 29 1.0 29 1.0} PREDS {{128 0 0 0-12751 {}} {772 0 0 0-11114 {}}} SUCCS {{259 0 0 0-11114 {}}} CYCLES {}}
set a(0-12761) {AREA_SCORE {} NAME VEC_LOOP:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1689 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {{774 0 0 0-12807 {}}} SUCCS {{259 0 0 0-12762 {}} {130 0 0 0-12806 {}} {256 0 0 0-12807 {}}} CYCLES {}}
set a(0-12762) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#27)(13-1) TYPE READSLICE PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1690 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-12761 {}}} SUCCS {{258 0 0 0-12766 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12763) {AREA_SCORE {} NAME COMP_LOOP:k:asn#105 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1691 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {} SUCCS {{259 0 0 0-12764 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12764) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#106 TYPE READSLICE PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1692 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-12763 {}}} SUCCS {{259 0 0 0-12765 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12765) {AREA_SCORE {} NAME VEC_LOOP:conc#52 TYPE CONCATENATE PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1693 LOC {0 1.0 1 0.8650000499999999 1 0.8650000499999999 2 0.2400001} PREDS {{259 0 0 0-12764 {}}} SUCCS {{259 0 0 0-12766 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12766) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#23 TYPE ACCU DELAY {1.08 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1694 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 2 0.374999975} PREDS {{259 0 0 0-12765 {}} {258 0 0 0-12762 {}}} SUCCS {{258 0 0 0-12769 {}} {258 0 0 0-12787 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12767) {AREA_SCORE {} NAME VEC_LOOP:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1695 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-12807 {}}} SUCCS {{259 0 0 0-12768 {}} {130 0 0 0-12806 {}} {256 0 0 0-12807 {}}} CYCLES {}}
set a(0-12768) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#27)(0)#1 TYPE READSLICE PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1696 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-12767 {}}} SUCCS {{259 0 0 0-12769 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12769) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1697 LOC {1 0.13499995 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-12768 {}} {258 0 0 0-12766 {}}} SUCCS {{259 0 4.500 0-12770 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12770) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#52 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1698 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12769 {}} {774 0 4.500 0-12801 {}} {774 0 4.500 0-12788 {}}} SUCCS {{258 0 0 0-12780 {}} {256 0 0 0-12788 {}} {258 0 0 0-12790 {}} {256 0 0 0-12801 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12771) {AREA_SCORE {} NAME COMP_LOOP:k:asn#106 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1699 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12772 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12772) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#107 TYPE READSLICE PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1700 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-12771 {}}} SUCCS {{259 0 0 0-12773 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12773) {AREA_SCORE {} NAME VEC_LOOP:conc#53 TYPE CONCATENATE PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1701 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-12772 {}}} SUCCS {{258 0 0 0-12775 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12774) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1702 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12775 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12775) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#52 TYPE ACCU DELAY {1.09 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1703 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-12774 {}} {258 0 0 0-12773 {}}} SUCCS {{258 0 0 0-12778 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12776) {AREA_SCORE {} NAME VEC_LOOP:j:asn#65 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1704 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12807 {}}} SUCCS {{259 0 0 0-12777 {}} {130 0 0 0-12806 {}} {256 0 0 0-12807 {}}} CYCLES {}}
set a(0-12777) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1705 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12776 {}}} SUCCS {{259 0 0 0-12778 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12778) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-27:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1706 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-12777 {}} {258 0 0 0-12775 {}}} SUCCS {{259 0 4.500 0-12779 {}} {258 0 4.500 0-12801 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12779) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#53 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1707 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12778 {}} {774 0 4.500 0-12801 {}} {774 0 4.500 0-12788 {}}} SUCCS {{259 0 0 0-12780 {}} {256 0 0 0-12788 {}} {258 0 0 0-12789 {}} {256 0 0 0-12801 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12780) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-27:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1708 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-12779 {}} {258 0 0 0-12770 {}}} SUCCS {{259 0 0 0-12781 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12781) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.base TYPE {C-CORE PORT} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1709 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-12780 {}} {128 0 0 0-12783 {}}} SUCCS {{258 0 0 0-12783 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12782) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.m TYPE {C-CORE PORT} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1710 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-12783 {}}} SUCCS {{259 0 0 0-12783 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12783) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-27:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1711 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-12782 {}} {258 0 0 0-12781 {}}} SUCCS {{128 0 0 0-12781 {}} {128 0 0 0-12782 {}} {259 0 0 0-12784 {}}} CYCLES {}}
set a(0-12784) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.return TYPE {C-CORE PORT} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1712 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12783 {}}} SUCCS {{258 0 4.500 0-12788 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12785) {AREA_SCORE {} NAME VEC_LOOP:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1713 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-12807 {}}} SUCCS {{259 0 0 0-12786 {}} {130 0 0 0-12806 {}} {256 0 0 0-12807 {}}} CYCLES {}}
set a(0-12786) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#27)(0) TYPE READSLICE PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1714 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-12785 {}}} SUCCS {{259 0 0 0-12787 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12787) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1715 LOC {1 0.13499995 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12786 {}} {258 0 0 0-12766 {}}} SUCCS {{259 0 4.500 0-12788 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12788) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#52 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1716 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-12788 {}} {259 0 4.500 0-12787 {}} {258 0 4.500 0-12784 {}} {256 0 0 0-12779 {}} {256 0 0 0-12770 {}} {774 0 0 0-12801 {}}} SUCCS {{774 0 4.500 0-12770 {}} {774 0 4.500 0-12779 {}} {774 0 0 0-12788 {}} {258 0 0 0-12801 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12789) {AREA_SCORE {} NAME COMP_LOOP-27:factor2:not TYPE NOT PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1717 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-12779 {}}} SUCCS {{259 0 0 0-12790 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12790) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-27:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1718 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-12789 {}} {258 0 0 0-12770 {}}} SUCCS {{259 0 0 0-12791 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12791) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1719 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-12790 {}} {128 0 0 0-12793 {}}} SUCCS {{258 0 0 0-12793 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12792) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1720 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-12793 {}}} SUCCS {{259 0 0 0-12793 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12793) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-27:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1721 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-12792 {}} {258 0 0 0-12791 {}}} SUCCS {{128 0 0 0-12791 {}} {128 0 0 0-12792 {}} {259 0 0 0-12794 {}}} CYCLES {}}
set a(0-12794) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1722 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12793 {}}} SUCCS {{259 0 0 0-12795 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12795) {AREA_SCORE {} NAME COMP_LOOP-27:mult.x TYPE {C-CORE PORT} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1723 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12794 {}} {128 0 0 0-12799 {}}} SUCCS {{258 0 0 0-12799 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12796) {AREA_SCORE {} NAME COMP_LOOP-27:mult.y TYPE {C-CORE PORT} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1724 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12799 {}}} SUCCS {{258 0 0 0-12799 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12797) {AREA_SCORE {} NAME COMP_LOOP-27:mult.y_ TYPE {C-CORE PORT} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1725 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12799 {}}} SUCCS {{258 0 0 0-12799 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12798) {AREA_SCORE {} NAME COMP_LOOP-27:mult.p TYPE {C-CORE PORT} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1726 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12799 {}}} SUCCS {{259 0 0 0-12799 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12799) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-27:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1727 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12798 {}} {258 0 0 0-12797 {}} {258 0 0 0-12796 {}} {258 0 0 0-12795 {}}} SUCCS {{128 0 0 0-12795 {}} {128 0 0 0-12796 {}} {128 0 0 0-12797 {}} {128 0 0 0-12798 {}} {259 0 0 0-12800 {}}} CYCLES {}}
set a(0-12800) {AREA_SCORE {} NAME COMP_LOOP-27:mult.return TYPE {C-CORE PORT} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1728 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-12799 {}}} SUCCS {{259 0 4.500 0-12801 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12801) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#53 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1729 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12801 {}} {259 0 4.500 0-12800 {}} {258 0 0 0-12788 {}} {256 0 0 0-12779 {}} {258 0 4.500 0-12778 {}} {256 0 0 0-12770 {}}} SUCCS {{774 0 4.500 0-12770 {}} {774 0 4.500 0-12779 {}} {774 0 0 0-12788 {}} {774 0 0 0-12801 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12802) {AREA_SCORE {} NAME VEC_LOOP:j:asn#66 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1730 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-12807 {}}} SUCCS {{259 0 0 0-12803 {}} {130 0 0 0-12806 {}} {256 0 0 0-12807 {}}} CYCLES {}}
set a(0-12803) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1731 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-12802 {}}} SUCCS {{259 0 0 0-12804 {}} {130 0 0 0-12806 {}}} CYCLES {}}
set a(0-12804) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-27:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1732 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-12803 {}}} SUCCS {{259 0 0 0-12805 {}} {130 0 0 0-12806 {}} {258 0 0 0-12807 {}}} CYCLES {}}
set a(0-12805) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1733 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12804 {}}} SUCCS {{259 0 0 0-12806 {}}} CYCLES {}}
set a(0-12806) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11114 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1734 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12805 {}} {130 0 0 0-12804 {}} {130 0 0 0-12803 {}} {130 0 0 0-12802 {}} {130 0 0 0-12801 {}} {130 0 0 0-12800 {}} {130 0 0 0-12798 {}} {130 0 0 0-12797 {}} {130 0 0 0-12796 {}} {130 0 0 0-12795 {}} {130 0 0 0-12794 {}} {130 0 0 0-12792 {}} {130 0 0 0-12791 {}} {130 0 0 0-12790 {}} {130 0 0 0-12789 {}} {130 0 0 0-12788 {}} {130 0 0 0-12787 {}} {130 0 0 0-12786 {}} {130 0 0 0-12785 {}} {130 0 0 0-12784 {}} {130 0 0 0-12782 {}} {130 0 0 0-12781 {}} {130 0 0 0-12780 {}} {130 0 0 0-12779 {}} {130 0 0 0-12778 {}} {130 0 0 0-12777 {}} {130 0 0 0-12776 {}} {130 0 0 0-12775 {}} {130 0 0 0-12774 {}} {130 0 0 0-12773 {}} {130 0 0 0-12772 {}} {130 0 0 0-12771 {}} {130 0 0 0-12770 {}} {130 0 0 0-12769 {}} {130 0 0 0-12768 {}} {130 0 0 0-12767 {}} {130 0 0 0-12766 {}} {130 0 0 0-12765 {}} {130 0 0 0-12764 {}} {130 0 0 0-12763 {}} {130 0 0 0-12762 {}} {130 0 0 0-12761 {}}} SUCCS {{129 0 0 0-12807 {}}} CYCLES {}}
set a(0-12807) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#27.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11114 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-12807 {}} {129 0 0 0-12806 {}} {258 0 0 0-12804 {}} {256 0 0 0-12802 {}} {256 0 0 0-12785 {}} {256 0 0 0-12776 {}} {256 0 0 0-12767 {}} {256 0 0 0-12761 {}}} SUCCS {{774 0 0 0-12761 {}} {774 0 0 0-12767 {}} {774 0 0 0-12776 {}} {774 0 0 0-12785 {}} {774 0 0 0-12802 {}} {772 0 0 0-12807 {}}} CYCLES {}}
set a(0-11114) {CHI {0-12761 0-12762 0-12763 0-12764 0-12765 0-12766 0-12767 0-12768 0-12769 0-12770 0-12771 0-12772 0-12773 0-12774 0-12775 0-12776 0-12777 0-12778 0-12779 0-12780 0-12781 0-12782 0-12783 0-12784 0-12785 0-12786 0-12787 0-12788 0-12789 0-12790 0-12791 0-12792 0-12793 0-12794 0-12795 0-12796 0-12797 0-12798 0-12799 0-12800 0-12801 0-12802 0-12803 0-12804 0-12805 0-12806 0-12807} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-27:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1735 LOC {29 1.0 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-12760 {}} {258 0 0 0-12759 {}} {130 0 0 0-12758 {}} {258 0 0 0-12757 {}} {130 0 0 0-12756 {}} {130 0 0 0-12755 {}} {130 0 0 0-12754 {}} {130 0 0 0-12753 {}} {130 0 0 0-12752 {}} {64 0 0 0-12751 {}} {64 0 0 0-11113 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-12760 {}} {131 0 0 0-12808 {}} {130 0 0 0-12809 {}} {130 0 0 0-12810 {}} {130 0 0 0-12811 {}} {130 0 0 0-12812 {}} {130 0 0 0-12813 {}} {130 0 0 0-12814 {}} {130 0 0 0-12815 {}} {130 0 0 0-12816 {}} {130 0 0 0-12817 {}} {64 0 0 0-11115 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12808) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-3)#3 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1736 LOC {29 1.0 30 0.8650000499999999 30 0.8650000499999999 30 0.8650000499999999} PREDS {{131 0 0 0-11114 {}}} SUCCS {{259 0 0 0-12809 {}} {130 0 0 0-12817 {}}} CYCLES {}}
set a(0-12809) {AREA_SCORE {} NAME COMP_LOOP-28:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1737 LOC {29 1.0 30 0.8650000499999999 30 0.8650000499999999 30 0.8650000499999999} PREDS {{259 0 0 0-12808 {}} {130 0 0 0-11114 {}}} SUCCS {{259 0 0 0-12810 {}} {130 0 0 0-12817 {}}} CYCLES {}}
set a(0-12810) {AREA_SCORE {} NAME COMP_LOOP-28:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1738 LOC {29 1.0 30 0.8650000499999999 30 0.8650000499999999 30 0.8650000499999999} PREDS {{259 0 0 0-12809 {}} {130 0 0 0-11114 {}}} SUCCS {{258 0 0 0-12814 {}} {130 0 0 0-12817 {}}} CYCLES {}}
set a(0-12811) {AREA_SCORE {} NAME COMP_LOOP:k:asn#107 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1739 LOC {29 1.0 30 0.0 30 0.0 30 0.0 30 0.8650000499999999} PREDS {{130 0 0 0-11114 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12812 {}} {130 0 0 0-12817 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12812) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#108 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1740 LOC {29 1.0 30 0.0 30 0.0 30 0.8650000499999999} PREDS {{259 0 0 0-12811 {}} {130 0 0 0-11114 {}}} SUCCS {{259 0 0 0-12813 {}} {130 0 0 0-12817 {}}} CYCLES {}}
set a(0-12813) {AREA_SCORE {} NAME COMP_LOOP:conc#81 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1741 LOC {29 1.0 30 0.8650000499999999 30 0.8650000499999999 30 0.8650000499999999} PREDS {{259 0 0 0-12812 {}} {130 0 0 0-11114 {}}} SUCCS {{259 0 0 0-12814 {}} {130 0 0 0-12817 {}}} CYCLES {}}
set a(0-12814) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME COMP_LOOP:acc#7 TYPE ACCU DELAY {1.08 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1742 LOC {30 0.0 30 0.8650000499999999 30 0.8650000499999999 30 0.9999999249999999 30 0.9999999249999999} PREDS {{259 0 0 0-12813 {}} {258 0 0 0-12810 {}} {130 0 0 0-11114 {}}} SUCCS {{259 0 0 0-12815 {}} {130 0 0 0-12817 {}}} CYCLES {}}
set a(0-12815) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#7)(12) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1743 LOC {30 0.13499995 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-12814 {}} {130 0 0 0-11114 {}}} SUCCS {{259 0 0 0-12816 {}} {130 0 0 0-12817 {}}} CYCLES {}}
set a(0-12816) {AREA_SCORE {} NAME COMP_LOOP-28:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1744 LOC {30 0.13499995 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-12815 {}} {130 0 0 0-11114 {}}} SUCCS {{259 0 0 0-12817 {}}} CYCLES {}}
set a(0-12817) {AREA_SCORE {} NAME COMP_LOOP-28:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1745 LOC {30 0.13499995 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-12816 {}} {130 0 0 0-12815 {}} {130 0 0 0-12814 {}} {130 0 0 0-12813 {}} {130 0 0 0-12812 {}} {130 0 0 0-12811 {}} {130 0 0 0-12810 {}} {130 0 0 0-12809 {}} {130 0 0 0-12808 {}} {130 0 0 0-11114 {}}} SUCCS {{128 0 0 0-12824 {}} {64 0 0 0-11115 {}}} CYCLES {}}
set a(0-12818) {AREA_SCORE {} NAME COMP_LOOP:k:asn#108 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1746 LOC {0 1.0 27 0.0 27 0.0 27 0.0 28 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12819 {}} {130 0 0 0-11115 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12819) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#109 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1747 LOC {0 1.0 27 0.0 27 0.0 28 0.51615785} PREDS {{259 0 0 0-12818 {}}} SUCCS {{259 0 0 0-12820 {}} {130 0 0 0-11115 {}}} CYCLES {}}
set a(0-12820) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#27 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1748 LOC {0 1.0 27 0.51615785 27 0.51615785 28 0.51615785} PREDS {{259 0 0 0-12819 {}}} SUCCS {{259 0 0 0-12821 {}} {130 0 0 0-11115 {}}} CYCLES {}}
set a(0-12821) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-28:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1749 LOC {1 0.18687499999999999 27 0.51615785 27 0.51615785 27 0.9999998935000001 28 0.9999998935000001} PREDS {{259 0 0 0-12820 {}} {258 0 0 0-11201 {}}} SUCCS {{259 0 3.750 0-12822 {}} {258 0 3.750 0-12823 {}} {130 0 0 0-11115 {}}} CYCLES {}}
set a(0-12822) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1750 LOC {2 1.0 29 0.95 29 1.0 30 0.2999998749999999 30 0.2999998749999999} PREDS {{259 0 3.750 0-12821 {}}} SUCCS {{258 0 0 0-11115 {}}} CYCLES {}}
set a(0-12823) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1751 LOC {2 1.0 29 0.95 29 1.0 30 0.2999998749999999 30 0.2999998749999999} PREDS {{258 0 3.750 0-12821 {}}} SUCCS {{258 0 0 0-11115 {}}} CYCLES {}}
set a(0-12824) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1752 LOC {30 0.0 30 1.0 30 1.0 30 1.0 30 1.0} PREDS {{128 0 0 0-12817 {}} {772 0 0 0-11115 {}}} SUCCS {{259 0 0 0-11115 {}}} CYCLES {}}
set a(0-12825) {AREA_SCORE {} NAME VEC_LOOP:j:asn#67 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1753 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12865 {}}} SUCCS {{259 0 0 0-12826 {}} {130 0 0 0-12864 {}} {256 0 0 0-12865 {}}} CYCLES {}}
set a(0-12826) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1754 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12825 {}}} SUCCS {{258 0 0 0-12830 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12827) {AREA_SCORE {} NAME COMP_LOOP:k:asn#109 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1755 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-12828 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12828) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#110 TYPE READSLICE PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1756 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12827 {}}} SUCCS {{259 0 0 0-12829 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12829) {AREA_SCORE {} NAME VEC_LOOP:conc#54 TYPE CONCATENATE PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1757 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-12828 {}}} SUCCS {{259 0 0 0-12830 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12830) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-28:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1758 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-12829 {}} {258 0 0 0-12826 {}}} SUCCS {{259 0 4.500 0-12831 {}} {258 0 4.500 0-12846 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12831) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#54 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1759 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12830 {}} {774 0 4.500 0-12859 {}} {774 0 4.500 0-12846 {}}} SUCCS {{258 0 0 0-12841 {}} {256 0 0 0-12846 {}} {258 0 0 0-12848 {}} {256 0 0 0-12859 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12832) {AREA_SCORE {} NAME COMP_LOOP:k:asn#110 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1760 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12833 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12833) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#111 TYPE READSLICE PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1761 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-12832 {}}} SUCCS {{259 0 0 0-12834 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12834) {AREA_SCORE {} NAME VEC_LOOP:conc#55 TYPE CONCATENATE PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1762 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-12833 {}}} SUCCS {{258 0 0 0-12836 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12835) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1763 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12836 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12836) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#53 TYPE ACCU DELAY {1.09 ns} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1764 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-12835 {}} {258 0 0 0-12834 {}}} SUCCS {{258 0 0 0-12839 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12837) {AREA_SCORE {} NAME VEC_LOOP:j:asn#68 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1765 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12865 {}}} SUCCS {{259 0 0 0-12838 {}} {130 0 0 0-12864 {}} {256 0 0 0-12865 {}}} CYCLES {}}
set a(0-12838) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1766 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12837 {}}} SUCCS {{259 0 0 0-12839 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12839) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-28:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1767 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-12838 {}} {258 0 0 0-12836 {}}} SUCCS {{259 0 4.500 0-12840 {}} {258 0 4.500 0-12859 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12840) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#55 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1768 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12839 {}} {774 0 4.500 0-12859 {}} {774 0 4.500 0-12846 {}}} SUCCS {{259 0 0 0-12841 {}} {256 0 0 0-12846 {}} {258 0 0 0-12847 {}} {256 0 0 0-12859 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12841) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-28:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1769 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-12840 {}} {258 0 0 0-12831 {}}} SUCCS {{259 0 0 0-12842 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12842) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.base TYPE {C-CORE PORT} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1770 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-12841 {}} {128 0 0 0-12844 {}}} SUCCS {{258 0 0 0-12844 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12843) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.m TYPE {C-CORE PORT} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1771 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-12844 {}}} SUCCS {{259 0 0 0-12844 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12844) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-28:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1772 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-12843 {}} {258 0 0 0-12842 {}}} SUCCS {{128 0 0 0-12842 {}} {128 0 0 0-12843 {}} {259 0 0 0-12845 {}}} CYCLES {}}
set a(0-12845) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.return TYPE {C-CORE PORT} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1773 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12844 {}}} SUCCS {{259 0 4.500 0-12846 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12846) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#54 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1774 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-12846 {}} {259 0 4.500 0-12845 {}} {256 0 0 0-12840 {}} {256 0 0 0-12831 {}} {258 0 4.500 0-12830 {}} {774 0 0 0-12859 {}}} SUCCS {{774 0 4.500 0-12831 {}} {774 0 4.500 0-12840 {}} {774 0 0 0-12846 {}} {258 0 0 0-12859 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12847) {AREA_SCORE {} NAME COMP_LOOP-28:factor2:not TYPE NOT PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1775 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-12840 {}}} SUCCS {{259 0 0 0-12848 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12848) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-28:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1776 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-12847 {}} {258 0 0 0-12831 {}}} SUCCS {{259 0 0 0-12849 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12849) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1777 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-12848 {}} {128 0 0 0-12851 {}}} SUCCS {{258 0 0 0-12851 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12850) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1778 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-12851 {}}} SUCCS {{259 0 0 0-12851 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12851) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-28:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1779 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-12850 {}} {258 0 0 0-12849 {}}} SUCCS {{128 0 0 0-12849 {}} {128 0 0 0-12850 {}} {259 0 0 0-12852 {}}} CYCLES {}}
set a(0-12852) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1780 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12851 {}}} SUCCS {{259 0 0 0-12853 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12853) {AREA_SCORE {} NAME COMP_LOOP-28:mult.x TYPE {C-CORE PORT} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1781 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12852 {}} {128 0 0 0-12857 {}}} SUCCS {{258 0 0 0-12857 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12854) {AREA_SCORE {} NAME COMP_LOOP-28:mult.y TYPE {C-CORE PORT} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1782 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12857 {}}} SUCCS {{258 0 0 0-12857 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12855) {AREA_SCORE {} NAME COMP_LOOP-28:mult.y_ TYPE {C-CORE PORT} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1783 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12857 {}}} SUCCS {{258 0 0 0-12857 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12856) {AREA_SCORE {} NAME COMP_LOOP-28:mult.p TYPE {C-CORE PORT} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1784 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12857 {}}} SUCCS {{259 0 0 0-12857 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12857) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-28:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1785 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12856 {}} {258 0 0 0-12855 {}} {258 0 0 0-12854 {}} {258 0 0 0-12853 {}}} SUCCS {{128 0 0 0-12853 {}} {128 0 0 0-12854 {}} {128 0 0 0-12855 {}} {128 0 0 0-12856 {}} {259 0 0 0-12858 {}}} CYCLES {}}
set a(0-12858) {AREA_SCORE {} NAME COMP_LOOP-28:mult.return TYPE {C-CORE PORT} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1786 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-12857 {}}} SUCCS {{259 0 4.500 0-12859 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12859) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#55 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1787 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12859 {}} {259 0 4.500 0-12858 {}} {258 0 0 0-12846 {}} {256 0 0 0-12840 {}} {258 0 4.500 0-12839 {}} {256 0 0 0-12831 {}}} SUCCS {{774 0 4.500 0-12831 {}} {774 0 4.500 0-12840 {}} {774 0 0 0-12846 {}} {774 0 0 0-12859 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12860) {AREA_SCORE {} NAME VEC_LOOP:j:asn#69 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1788 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-12865 {}}} SUCCS {{259 0 0 0-12861 {}} {130 0 0 0-12864 {}} {256 0 0 0-12865 {}}} CYCLES {}}
set a(0-12861) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1789 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-12860 {}}} SUCCS {{259 0 0 0-12862 {}} {130 0 0 0-12864 {}}} CYCLES {}}
set a(0-12862) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-28:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1790 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-12861 {}}} SUCCS {{259 0 0 0-12863 {}} {130 0 0 0-12864 {}} {258 0 0 0-12865 {}}} CYCLES {}}
set a(0-12863) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1791 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12862 {}}} SUCCS {{259 0 0 0-12864 {}}} CYCLES {}}
set a(0-12864) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11115 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1792 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12863 {}} {130 0 0 0-12862 {}} {130 0 0 0-12861 {}} {130 0 0 0-12860 {}} {130 0 0 0-12859 {}} {130 0 0 0-12858 {}} {130 0 0 0-12856 {}} {130 0 0 0-12855 {}} {130 0 0 0-12854 {}} {130 0 0 0-12853 {}} {130 0 0 0-12852 {}} {130 0 0 0-12850 {}} {130 0 0 0-12849 {}} {130 0 0 0-12848 {}} {130 0 0 0-12847 {}} {130 0 0 0-12846 {}} {130 0 0 0-12845 {}} {130 0 0 0-12843 {}} {130 0 0 0-12842 {}} {130 0 0 0-12841 {}} {130 0 0 0-12840 {}} {130 0 0 0-12839 {}} {130 0 0 0-12838 {}} {130 0 0 0-12837 {}} {130 0 0 0-12836 {}} {130 0 0 0-12835 {}} {130 0 0 0-12834 {}} {130 0 0 0-12833 {}} {130 0 0 0-12832 {}} {130 0 0 0-12831 {}} {130 0 0 0-12830 {}} {130 0 0 0-12829 {}} {130 0 0 0-12828 {}} {130 0 0 0-12827 {}} {130 0 0 0-12826 {}} {130 0 0 0-12825 {}}} SUCCS {{129 0 0 0-12865 {}}} CYCLES {}}
set a(0-12865) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#28.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11115 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-12865 {}} {129 0 0 0-12864 {}} {258 0 0 0-12862 {}} {256 0 0 0-12860 {}} {256 0 0 0-12837 {}} {256 0 0 0-12825 {}}} SUCCS {{774 0 0 0-12825 {}} {774 0 0 0-12837 {}} {774 0 0 0-12860 {}} {772 0 0 0-12865 {}}} CYCLES {}}
set a(0-11115) {CHI {0-12825 0-12826 0-12827 0-12828 0-12829 0-12830 0-12831 0-12832 0-12833 0-12834 0-12835 0-12836 0-12837 0-12838 0-12839 0-12840 0-12841 0-12842 0-12843 0-12844 0-12845 0-12846 0-12847 0-12848 0-12849 0-12850 0-12851 0-12852 0-12853 0-12854 0-12855 0-12856 0-12857 0-12858 0-12859 0-12860 0-12861 0-12862 0-12863 0-12864 0-12865} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-28:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1793 LOC {30 1.0 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-12824 {}} {258 0 0 0-12823 {}} {258 0 0 0-12822 {}} {130 0 0 0-12821 {}} {130 0 0 0-12820 {}} {130 0 0 0-12819 {}} {130 0 0 0-12818 {}} {64 0 0 0-12817 {}} {64 0 0 0-11114 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-12824 {}} {131 0 0 0-12866 {}} {130 0 0 0-12867 {}} {130 0 0 0-12868 {}} {130 0 0 0-12869 {}} {130 0 0 0-12870 {}} {130 0 0 0-12871 {}} {130 0 0 0-12872 {}} {130 0 0 0-12873 {}} {130 0 0 0-12874 {}} {130 0 0 0-12875 {}} {64 0 0 0-11116 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12866) {AREA_SCORE {} NAME COMP_LOOP-29:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1794 LOC {30 1.0 31 0.86125 31 0.86125 31 0.86125} PREDS {{131 0 0 0-11115 {}}} SUCCS {{259 0 0 0-12867 {}} {130 0 0 0-12875 {}}} CYCLES {}}
set a(0-12867) {AREA_SCORE {} NAME COMP_LOOP-29:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1795 LOC {30 1.0 31 0.86125 31 0.86125 31 0.86125} PREDS {{259 0 0 0-12866 {}} {130 0 0 0-11115 {}}} SUCCS {{259 0 0 0-12868 {}} {130 0 0 0-12875 {}}} CYCLES {}}
set a(0-12868) {AREA_SCORE {} NAME COMP_LOOP-29:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1796 LOC {30 1.0 31 0.86125 31 0.86125 31 0.86125} PREDS {{259 0 0 0-12867 {}} {130 0 0 0-11115 {}}} SUCCS {{258 0 0 0-12872 {}} {130 0 0 0-12875 {}}} CYCLES {}}
set a(0-12869) {AREA_SCORE {} NAME COMP_LOOP:k:asn#111 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1797 LOC {30 1.0 31 0.0 31 0.0 31 0.0 31 0.86125} PREDS {{130 0 0 0-11115 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12870 {}} {130 0 0 0-12875 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12870) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#112 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1798 LOC {30 1.0 31 0.0 31 0.0 31 0.86125} PREDS {{259 0 0 0-12869 {}} {130 0 0 0-11115 {}}} SUCCS {{259 0 0 0-12871 {}} {130 0 0 0-12875 {}}} CYCLES {}}
set a(0-12871) {AREA_SCORE {} NAME COMP_LOOP:conc#84 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1799 LOC {30 1.0 31 0.86125 31 0.86125 31 0.86125} PREDS {{259 0 0 0-12870 {}} {130 0 0 0-11115 {}}} SUCCS {{259 0 0 0-12872 {}} {130 0 0 0-12875 {}}} CYCLES {}}
set a(0-12872) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-29:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1800 LOC {31 0.0 31 0.86125 31 0.86125 31 0.999999875 31 0.999999875} PREDS {{259 0 0 0-12871 {}} {258 0 0 0-12868 {}} {130 0 0 0-11115 {}}} SUCCS {{259 0 0 0-12873 {}} {130 0 0 0-12875 {}}} CYCLES {}}
set a(0-12873) {AREA_SCORE {} NAME COMP_LOOP-29:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1801 LOC {31 0.13874999999999998 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-12872 {}} {130 0 0 0-11115 {}}} SUCCS {{259 0 0 0-12874 {}} {130 0 0 0-12875 {}}} CYCLES {}}
set a(0-12874) {AREA_SCORE {} NAME COMP_LOOP-29:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1802 LOC {31 0.13874999999999998 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-12873 {}} {130 0 0 0-11115 {}}} SUCCS {{259 0 0 0-12875 {}}} CYCLES {}}
set a(0-12875) {AREA_SCORE {} NAME COMP_LOOP-29:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1803 LOC {31 0.13874999999999998 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-12874 {}} {130 0 0 0-12873 {}} {130 0 0 0-12872 {}} {130 0 0 0-12871 {}} {130 0 0 0-12870 {}} {130 0 0 0-12869 {}} {130 0 0 0-12868 {}} {130 0 0 0-12867 {}} {130 0 0 0-12866 {}} {130 0 0 0-11115 {}}} SUCCS {{128 0 0 0-12884 {}} {64 0 0 0-11116 {}}} CYCLES {}}
set a(0-12876) {AREA_SCORE {} NAME COMP_LOOP:k:asn#112 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1804 LOC {0 1.0 28 0.0 28 0.0 28 0.0 29 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12877 {}} {130 0 0 0-11116 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12877) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#113 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1805 LOC {0 1.0 28 0.0 28 0.0 29 0.51615785} PREDS {{259 0 0 0-12876 {}}} SUCCS {{259 0 0 0-12878 {}} {130 0 0 0-11116 {}}} CYCLES {}}
set a(0-12878) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#28 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1806 LOC {0 1.0 28 0.51615785 28 0.51615785 29 0.51615785} PREDS {{259 0 0 0-12877 {}}} SUCCS {{259 0 0 0-12879 {}} {130 0 0 0-11116 {}}} CYCLES {}}
set a(0-12879) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-29:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1807 LOC {1 0.18687499999999999 28 0.51615785 28 0.51615785 28 0.9999998935000001 29 0.9999998935000001} PREDS {{259 0 0 0-12878 {}} {258 0 0 0-11385 {}}} SUCCS {{259 0 0 0-12880 {}} {258 0 0 0-12882 {}} {130 0 0 0-11116 {}}} CYCLES {}}
set a(0-12880) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#76 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1808 LOC {1 0.67071715 30 0.46875 30 0.46875 30 0.46875} PREDS {{259 0 0 0-12879 {}}} SUCCS {{259 0 3.750 0-12881 {}} {130 0 0 0-11116 {}}} CYCLES {}}
set a(0-12881) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1809 LOC {2 1.0 30 0.95 30 1.0 31 0.2999998749999999 31 0.2999998749999999} PREDS {{259 0 3.750 0-12880 {}}} SUCCS {{258 0 0 0-11116 {}}} CYCLES {}}
set a(0-12882) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#14 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1810 LOC {1 0.67071715 30 0.46875 30 0.46875 30 0.46875} PREDS {{258 0 0 0-12879 {}}} SUCCS {{259 0 3.750 0-12883 {}} {130 0 0 0-11116 {}}} CYCLES {}}
set a(0-12883) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1811 LOC {2 1.0 30 0.95 30 1.0 31 0.2999998749999999 31 0.2999998749999999} PREDS {{259 0 3.750 0-12882 {}}} SUCCS {{258 0 0 0-11116 {}}} CYCLES {}}
set a(0-12884) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1812 LOC {31 0.0 31 1.0 31 1.0 31 1.0 31 1.0} PREDS {{128 0 0 0-12875 {}} {772 0 0 0-11116 {}}} SUCCS {{259 0 0 0-11116 {}}} CYCLES {}}
set a(0-12885) {AREA_SCORE {} NAME VEC_LOOP:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1813 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{774 0 0 0-12931 {}}} SUCCS {{259 0 0 0-12886 {}} {130 0 0 0-12930 {}} {256 0 0 0-12931 {}}} CYCLES {}}
set a(0-12886) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#29)(13-2) TYPE READSLICE PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1814 LOC {0 1.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{259 0 0 0-12885 {}}} SUCCS {{258 0 0 0-12890 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12887) {AREA_SCORE {} NAME COMP_LOOP:k:asn#113 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1815 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {} SUCCS {{259 0 0 0-12888 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12888) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#114 TYPE READSLICE PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1816 LOC {0 1.0 1 0.0 1 0.0 2 0.24187504999999998} PREDS {{259 0 0 0-12887 {}}} SUCCS {{259 0 0 0-12889 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12889) {AREA_SCORE {} NAME VEC_LOOP:conc#56 TYPE CONCATENATE PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1817 LOC {0 1.0 1 0.866875 1 0.866875 2 0.24187504999999998} PREDS {{259 0 0 0-12888 {}}} SUCCS {{259 0 0 0-12890 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12890) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 2 NAME VEC_LOOP:acc#24 TYPE ACCU DELAY {1.07 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1818 LOC {1 0.0 1 0.866875 1 0.866875 1 0.999999875 2 0.374999925} PREDS {{259 0 0 0-12889 {}} {258 0 0 0-12886 {}}} SUCCS {{258 0 0 0-12893 {}} {258 0 0 0-12911 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12891) {AREA_SCORE {} NAME VEC_LOOP:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1819 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-12931 {}}} SUCCS {{259 0 0 0-12892 {}} {130 0 0 0-12930 {}} {256 0 0 0-12931 {}}} CYCLES {}}
set a(0-12892) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#29)(1-0)#1 TYPE READSLICE PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1820 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-12891 {}}} SUCCS {{259 0 0 0-12893 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12893) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1821 LOC {1 0.133125 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-12892 {}} {258 0 0 0-12890 {}}} SUCCS {{259 0 4.500 0-12894 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12894) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#56 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1822 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12893 {}} {774 0 4.500 0-12925 {}} {774 0 4.500 0-12912 {}}} SUCCS {{258 0 0 0-12904 {}} {256 0 0 0-12912 {}} {258 0 0 0-12914 {}} {256 0 0 0-12925 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12895) {AREA_SCORE {} NAME COMP_LOOP:k:asn#114 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1823 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12896 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12896) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#115 TYPE READSLICE PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1824 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-12895 {}}} SUCCS {{259 0 0 0-12897 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12897) {AREA_SCORE {} NAME VEC_LOOP:conc#57 TYPE CONCATENATE PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1825 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-12896 {}}} SUCCS {{258 0 0 0-12899 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12898) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1826 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12899 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12899) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#54 TYPE ACCU DELAY {1.09 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1827 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-12898 {}} {258 0 0 0-12897 {}}} SUCCS {{258 0 0 0-12902 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12900) {AREA_SCORE {} NAME VEC_LOOP:j:asn#70 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1828 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12931 {}}} SUCCS {{259 0 0 0-12901 {}} {130 0 0 0-12930 {}} {256 0 0 0-12931 {}}} CYCLES {}}
set a(0-12901) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1829 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12900 {}}} SUCCS {{259 0 0 0-12902 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12902) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-29:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1830 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-12901 {}} {258 0 0 0-12899 {}}} SUCCS {{259 0 4.500 0-12903 {}} {258 0 4.500 0-12925 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12903) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#57 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1831 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12902 {}} {774 0 4.500 0-12925 {}} {774 0 4.500 0-12912 {}}} SUCCS {{259 0 0 0-12904 {}} {256 0 0 0-12912 {}} {258 0 0 0-12913 {}} {256 0 0 0-12925 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12904) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-29:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1832 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-12903 {}} {258 0 0 0-12894 {}}} SUCCS {{259 0 0 0-12905 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12905) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.base TYPE {C-CORE PORT} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1833 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-12904 {}} {128 0 0 0-12907 {}}} SUCCS {{258 0 0 0-12907 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12906) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.m TYPE {C-CORE PORT} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1834 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-12907 {}}} SUCCS {{259 0 0 0-12907 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12907) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-29:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1835 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-12906 {}} {258 0 0 0-12905 {}}} SUCCS {{128 0 0 0-12905 {}} {128 0 0 0-12906 {}} {259 0 0 0-12908 {}}} CYCLES {}}
set a(0-12908) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.return TYPE {C-CORE PORT} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1836 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12907 {}}} SUCCS {{258 0 4.500 0-12912 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12909) {AREA_SCORE {} NAME VEC_LOOP:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1837 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-12931 {}}} SUCCS {{259 0 0 0-12910 {}} {130 0 0 0-12930 {}} {256 0 0 0-12931 {}}} CYCLES {}}
set a(0-12910) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#29)(1-0) TYPE READSLICE PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1838 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-12909 {}}} SUCCS {{259 0 0 0-12911 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12911) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1839 LOC {1 0.133125 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12910 {}} {258 0 0 0-12890 {}}} SUCCS {{259 0 4.500 0-12912 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12912) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#56 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1840 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-12912 {}} {259 0 4.500 0-12911 {}} {258 0 4.500 0-12908 {}} {256 0 0 0-12903 {}} {256 0 0 0-12894 {}} {774 0 0 0-12925 {}}} SUCCS {{774 0 4.500 0-12894 {}} {774 0 4.500 0-12903 {}} {774 0 0 0-12912 {}} {258 0 0 0-12925 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12913) {AREA_SCORE {} NAME COMP_LOOP-29:factor2:not TYPE NOT PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1841 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-12903 {}}} SUCCS {{259 0 0 0-12914 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12914) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-29:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1842 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-12913 {}} {258 0 0 0-12894 {}}} SUCCS {{259 0 0 0-12915 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12915) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1843 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-12914 {}} {128 0 0 0-12917 {}}} SUCCS {{258 0 0 0-12917 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12916) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1844 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-12917 {}}} SUCCS {{259 0 0 0-12917 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12917) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-29:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1845 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-12916 {}} {258 0 0 0-12915 {}}} SUCCS {{128 0 0 0-12915 {}} {128 0 0 0-12916 {}} {259 0 0 0-12918 {}}} CYCLES {}}
set a(0-12918) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1846 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12917 {}}} SUCCS {{259 0 0 0-12919 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12919) {AREA_SCORE {} NAME COMP_LOOP-29:mult.x TYPE {C-CORE PORT} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1847 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12918 {}} {128 0 0 0-12923 {}}} SUCCS {{258 0 0 0-12923 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12920) {AREA_SCORE {} NAME COMP_LOOP-29:mult.y TYPE {C-CORE PORT} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1848 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12923 {}}} SUCCS {{258 0 0 0-12923 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12921) {AREA_SCORE {} NAME COMP_LOOP-29:mult.y_ TYPE {C-CORE PORT} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1849 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12923 {}}} SUCCS {{258 0 0 0-12923 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12922) {AREA_SCORE {} NAME COMP_LOOP-29:mult.p TYPE {C-CORE PORT} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1850 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12923 {}}} SUCCS {{259 0 0 0-12923 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12923) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-29:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1851 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12922 {}} {258 0 0 0-12921 {}} {258 0 0 0-12920 {}} {258 0 0 0-12919 {}}} SUCCS {{128 0 0 0-12919 {}} {128 0 0 0-12920 {}} {128 0 0 0-12921 {}} {128 0 0 0-12922 {}} {259 0 0 0-12924 {}}} CYCLES {}}
set a(0-12924) {AREA_SCORE {} NAME COMP_LOOP-29:mult.return TYPE {C-CORE PORT} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1852 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-12923 {}}} SUCCS {{259 0 4.500 0-12925 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12925) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#57 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1853 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12925 {}} {259 0 4.500 0-12924 {}} {258 0 0 0-12912 {}} {256 0 0 0-12903 {}} {258 0 4.500 0-12902 {}} {256 0 0 0-12894 {}}} SUCCS {{774 0 4.500 0-12894 {}} {774 0 4.500 0-12903 {}} {774 0 0 0-12912 {}} {774 0 0 0-12925 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12926) {AREA_SCORE {} NAME VEC_LOOP:j:asn#71 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1854 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-12931 {}}} SUCCS {{259 0 0 0-12927 {}} {130 0 0 0-12930 {}} {256 0 0 0-12931 {}}} CYCLES {}}
set a(0-12927) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1855 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-12926 {}}} SUCCS {{259 0 0 0-12928 {}} {130 0 0 0-12930 {}}} CYCLES {}}
set a(0-12928) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-29:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1856 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-12927 {}}} SUCCS {{259 0 0 0-12929 {}} {130 0 0 0-12930 {}} {258 0 0 0-12931 {}}} CYCLES {}}
set a(0-12929) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1857 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12928 {}}} SUCCS {{259 0 0 0-12930 {}}} CYCLES {}}
set a(0-12930) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11116 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1858 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12929 {}} {130 0 0 0-12928 {}} {130 0 0 0-12927 {}} {130 0 0 0-12926 {}} {130 0 0 0-12925 {}} {130 0 0 0-12924 {}} {130 0 0 0-12922 {}} {130 0 0 0-12921 {}} {130 0 0 0-12920 {}} {130 0 0 0-12919 {}} {130 0 0 0-12918 {}} {130 0 0 0-12916 {}} {130 0 0 0-12915 {}} {130 0 0 0-12914 {}} {130 0 0 0-12913 {}} {130 0 0 0-12912 {}} {130 0 0 0-12911 {}} {130 0 0 0-12910 {}} {130 0 0 0-12909 {}} {130 0 0 0-12908 {}} {130 0 0 0-12906 {}} {130 0 0 0-12905 {}} {130 0 0 0-12904 {}} {130 0 0 0-12903 {}} {130 0 0 0-12902 {}} {130 0 0 0-12901 {}} {130 0 0 0-12900 {}} {130 0 0 0-12899 {}} {130 0 0 0-12898 {}} {130 0 0 0-12897 {}} {130 0 0 0-12896 {}} {130 0 0 0-12895 {}} {130 0 0 0-12894 {}} {130 0 0 0-12893 {}} {130 0 0 0-12892 {}} {130 0 0 0-12891 {}} {130 0 0 0-12890 {}} {130 0 0 0-12889 {}} {130 0 0 0-12888 {}} {130 0 0 0-12887 {}} {130 0 0 0-12886 {}} {130 0 0 0-12885 {}}} SUCCS {{129 0 0 0-12931 {}}} CYCLES {}}
set a(0-12931) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#29.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11116 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-12931 {}} {129 0 0 0-12930 {}} {258 0 0 0-12928 {}} {256 0 0 0-12926 {}} {256 0 0 0-12909 {}} {256 0 0 0-12900 {}} {256 0 0 0-12891 {}} {256 0 0 0-12885 {}}} SUCCS {{774 0 0 0-12885 {}} {774 0 0 0-12891 {}} {774 0 0 0-12900 {}} {774 0 0 0-12909 {}} {774 0 0 0-12926 {}} {772 0 0 0-12931 {}}} CYCLES {}}
set a(0-11116) {CHI {0-12885 0-12886 0-12887 0-12888 0-12889 0-12890 0-12891 0-12892 0-12893 0-12894 0-12895 0-12896 0-12897 0-12898 0-12899 0-12900 0-12901 0-12902 0-12903 0-12904 0-12905 0-12906 0-12907 0-12908 0-12909 0-12910 0-12911 0-12912 0-12913 0-12914 0-12915 0-12916 0-12917 0-12918 0-12919 0-12920 0-12921 0-12922 0-12923 0-12924 0-12925 0-12926 0-12927 0-12928 0-12929 0-12930 0-12931} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-29:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1859 LOC {31 1.0 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-12884 {}} {258 0 0 0-12883 {}} {130 0 0 0-12882 {}} {258 0 0 0-12881 {}} {130 0 0 0-12880 {}} {130 0 0 0-12879 {}} {130 0 0 0-12878 {}} {130 0 0 0-12877 {}} {130 0 0 0-12876 {}} {64 0 0 0-12875 {}} {64 0 0 0-11115 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-12884 {}} {131 0 0 0-12932 {}} {130 0 0 0-12933 {}} {130 0 0 0-12934 {}} {130 0 0 0-12935 {}} {130 0 0 0-12936 {}} {130 0 0 0-12937 {}} {130 0 0 0-12938 {}} {130 0 0 0-12939 {}} {130 0 0 0-12940 {}} {130 0 0 0-12941 {}} {64 0 0 0-11117 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12932) {AREA_SCORE {} NAME COMP_LOOP-30:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1860 LOC {31 1.0 32 0.86125 32 0.86125 32 0.86125} PREDS {{131 0 0 0-11116 {}}} SUCCS {{259 0 0 0-12933 {}} {130 0 0 0-12941 {}}} CYCLES {}}
set a(0-12933) {AREA_SCORE {} NAME COMP_LOOP-30:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1861 LOC {31 1.0 32 0.86125 32 0.86125 32 0.86125} PREDS {{259 0 0 0-12932 {}} {130 0 0 0-11116 {}}} SUCCS {{259 0 0 0-12934 {}} {130 0 0 0-12941 {}}} CYCLES {}}
set a(0-12934) {AREA_SCORE {} NAME COMP_LOOP-30:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1862 LOC {31 1.0 32 0.86125 32 0.86125 32 0.86125} PREDS {{259 0 0 0-12933 {}} {130 0 0 0-11116 {}}} SUCCS {{258 0 0 0-12938 {}} {130 0 0 0-12941 {}}} CYCLES {}}
set a(0-12935) {AREA_SCORE {} NAME COMP_LOOP:k:asn#115 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1863 LOC {31 1.0 32 0.0 32 0.0 32 0.0 32 0.86125} PREDS {{130 0 0 0-11116 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12936 {}} {130 0 0 0-12941 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12936) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#116 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1864 LOC {31 1.0 32 0.0 32 0.0 32 0.86125} PREDS {{259 0 0 0-12935 {}} {130 0 0 0-11116 {}}} SUCCS {{259 0 0 0-12937 {}} {130 0 0 0-12941 {}}} CYCLES {}}
set a(0-12937) {AREA_SCORE {} NAME COMP_LOOP:conc#87 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1865 LOC {31 1.0 32 0.86125 32 0.86125 32 0.86125} PREDS {{259 0 0 0-12936 {}} {130 0 0 0-11116 {}}} SUCCS {{259 0 0 0-12938 {}} {130 0 0 0-12941 {}}} CYCLES {}}
set a(0-12938) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-30:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1866 LOC {32 0.0 32 0.86125 32 0.86125 32 0.999999875 32 0.999999875} PREDS {{259 0 0 0-12937 {}} {258 0 0 0-12934 {}} {130 0 0 0-11116 {}}} SUCCS {{259 0 0 0-12939 {}} {130 0 0 0-12941 {}}} CYCLES {}}
set a(0-12939) {AREA_SCORE {} NAME COMP_LOOP-30:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1867 LOC {32 0.13874999999999998 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-12938 {}} {130 0 0 0-11116 {}}} SUCCS {{259 0 0 0-12940 {}} {130 0 0 0-12941 {}}} CYCLES {}}
set a(0-12940) {AREA_SCORE {} NAME COMP_LOOP-30:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1868 LOC {32 0.13874999999999998 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-12939 {}} {130 0 0 0-11116 {}}} SUCCS {{259 0 0 0-12941 {}}} CYCLES {}}
set a(0-12941) {AREA_SCORE {} NAME COMP_LOOP-30:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1869 LOC {32 0.13874999999999998 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-12940 {}} {130 0 0 0-12939 {}} {130 0 0 0-12938 {}} {130 0 0 0-12937 {}} {130 0 0 0-12936 {}} {130 0 0 0-12935 {}} {130 0 0 0-12934 {}} {130 0 0 0-12933 {}} {130 0 0 0-12932 {}} {130 0 0 0-11116 {}}} SUCCS {{128 0 0 0-12948 {}} {64 0 0 0-11117 {}}} CYCLES {}}
set a(0-12942) {AREA_SCORE {} NAME COMP_LOOP:k:asn#116 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1870 LOC {0 1.0 29 0.0 29 0.0 29 0.0 30 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12943 {}} {130 0 0 0-11117 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12943) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#117 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1871 LOC {0 1.0 29 0.0 29 0.0 30 0.51615785} PREDS {{259 0 0 0-12942 {}}} SUCCS {{259 0 0 0-12944 {}} {130 0 0 0-11117 {}}} CYCLES {}}
set a(0-12944) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#29 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1872 LOC {0 1.0 29 0.51615785 29 0.51615785 30 0.51615785} PREDS {{259 0 0 0-12943 {}}} SUCCS {{259 0 0 0-12945 {}} {130 0 0 0-11117 {}}} CYCLES {}}
set a(0-12945) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-30:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1873 LOC {1 0.18687499999999999 29 0.51615785 29 0.51615785 29 0.9999998935000001 30 0.9999998935000001} PREDS {{259 0 0 0-12944 {}} {258 0 0 0-11201 {}}} SUCCS {{259 0 3.750 0-12946 {}} {258 0 3.750 0-12947 {}} {130 0 0 0-11117 {}}} CYCLES {}}
set a(0-12946) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1874 LOC {2 1.0 31 0.95 31 1.0 32 0.2999998749999999 32 0.2999998749999999} PREDS {{259 0 3.750 0-12945 {}}} SUCCS {{258 0 0 0-11117 {}}} CYCLES {}}
set a(0-12947) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1875 LOC {2 1.0 31 0.95 31 1.0 32 0.2999998749999999 32 0.2999998749999999} PREDS {{258 0 3.750 0-12945 {}}} SUCCS {{258 0 0 0-11117 {}}} CYCLES {}}
set a(0-12948) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1876 LOC {32 0.0 32 1.0 32 1.0 32 1.0 32 1.0} PREDS {{128 0 0 0-12941 {}} {772 0 0 0-11117 {}}} SUCCS {{259 0 0 0-11117 {}}} CYCLES {}}
set a(0-12949) {AREA_SCORE {} NAME VEC_LOOP:j:asn#72 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1877 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12989 {}}} SUCCS {{259 0 0 0-12950 {}} {130 0 0 0-12988 {}} {256 0 0 0-12989 {}}} CYCLES {}}
set a(0-12950) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1878 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12949 {}}} SUCCS {{258 0 0 0-12954 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12951) {AREA_SCORE {} NAME COMP_LOOP:k:asn#117 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1879 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-12952 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12952) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#118 TYPE READSLICE PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1880 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12951 {}}} SUCCS {{259 0 0 0-12953 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12953) {AREA_SCORE {} NAME VEC_LOOP:conc#58 TYPE CONCATENATE PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1881 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-12952 {}}} SUCCS {{259 0 0 0-12954 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12954) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-30:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1882 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-12953 {}} {258 0 0 0-12950 {}}} SUCCS {{259 0 4.500 0-12955 {}} {258 0 4.500 0-12970 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12955) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#58 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1883 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12954 {}} {774 0 4.500 0-12983 {}} {774 0 4.500 0-12970 {}}} SUCCS {{258 0 0 0-12965 {}} {256 0 0 0-12970 {}} {258 0 0 0-12972 {}} {256 0 0 0-12983 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12956) {AREA_SCORE {} NAME COMP_LOOP:k:asn#118 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1884 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12957 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12957) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#119 TYPE READSLICE PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1885 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-12956 {}}} SUCCS {{259 0 0 0-12958 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12958) {AREA_SCORE {} NAME VEC_LOOP:conc#59 TYPE CONCATENATE PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1886 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-12957 {}}} SUCCS {{258 0 0 0-12960 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12959) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1887 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-12960 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12960) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#55 TYPE ACCU DELAY {1.09 ns} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1888 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-12959 {}} {258 0 0 0-12958 {}}} SUCCS {{258 0 0 0-12963 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12961) {AREA_SCORE {} NAME VEC_LOOP:j:asn#73 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1889 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-12989 {}}} SUCCS {{259 0 0 0-12962 {}} {130 0 0 0-12988 {}} {256 0 0 0-12989 {}}} CYCLES {}}
set a(0-12962) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1890 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-12961 {}}} SUCCS {{259 0 0 0-12963 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12963) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-30:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1891 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-12962 {}} {258 0 0 0-12960 {}}} SUCCS {{259 0 4.500 0-12964 {}} {258 0 4.500 0-12983 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12964) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#59 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1892 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-12963 {}} {774 0 4.500 0-12983 {}} {774 0 4.500 0-12970 {}}} SUCCS {{259 0 0 0-12965 {}} {256 0 0 0-12970 {}} {258 0 0 0-12971 {}} {256 0 0 0-12983 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12965) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-30:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1893 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-12964 {}} {258 0 0 0-12955 {}}} SUCCS {{259 0 0 0-12966 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12966) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.base TYPE {C-CORE PORT} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1894 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-12965 {}} {128 0 0 0-12968 {}}} SUCCS {{258 0 0 0-12968 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12967) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.m TYPE {C-CORE PORT} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1895 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-12968 {}}} SUCCS {{259 0 0 0-12968 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12968) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-30:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1896 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-12967 {}} {258 0 0 0-12966 {}}} SUCCS {{128 0 0 0-12966 {}} {128 0 0 0-12967 {}} {259 0 0 0-12969 {}}} CYCLES {}}
set a(0-12969) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.return TYPE {C-CORE PORT} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1897 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-12968 {}}} SUCCS {{259 0 4.500 0-12970 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12970) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#58 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1898 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-12970 {}} {259 0 4.500 0-12969 {}} {256 0 0 0-12964 {}} {256 0 0 0-12955 {}} {258 0 4.500 0-12954 {}} {774 0 0 0-12983 {}}} SUCCS {{774 0 4.500 0-12955 {}} {774 0 4.500 0-12964 {}} {774 0 0 0-12970 {}} {258 0 0 0-12983 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12971) {AREA_SCORE {} NAME COMP_LOOP-30:factor2:not TYPE NOT PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1899 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-12964 {}}} SUCCS {{259 0 0 0-12972 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12972) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-30:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1900 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-12971 {}} {258 0 0 0-12955 {}}} SUCCS {{259 0 0 0-12973 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12973) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1901 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-12972 {}} {128 0 0 0-12975 {}}} SUCCS {{258 0 0 0-12975 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12974) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1902 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-12975 {}}} SUCCS {{259 0 0 0-12975 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12975) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-30:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1903 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-12974 {}} {258 0 0 0-12973 {}}} SUCCS {{128 0 0 0-12973 {}} {128 0 0 0-12974 {}} {259 0 0 0-12976 {}}} CYCLES {}}
set a(0-12976) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1904 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12975 {}}} SUCCS {{259 0 0 0-12977 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12977) {AREA_SCORE {} NAME COMP_LOOP-30:mult.x TYPE {C-CORE PORT} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1905 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-12976 {}} {128 0 0 0-12981 {}}} SUCCS {{258 0 0 0-12981 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12978) {AREA_SCORE {} NAME COMP_LOOP-30:mult.y TYPE {C-CORE PORT} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1906 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12981 {}}} SUCCS {{258 0 0 0-12981 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12979) {AREA_SCORE {} NAME COMP_LOOP-30:mult.y_ TYPE {C-CORE PORT} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1907 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12981 {}}} SUCCS {{258 0 0 0-12981 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12980) {AREA_SCORE {} NAME COMP_LOOP-30:mult.p TYPE {C-CORE PORT} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1908 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-12981 {}}} SUCCS {{259 0 0 0-12981 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12981) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-30:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1909 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-12980 {}} {258 0 0 0-12979 {}} {258 0 0 0-12978 {}} {258 0 0 0-12977 {}}} SUCCS {{128 0 0 0-12977 {}} {128 0 0 0-12978 {}} {128 0 0 0-12979 {}} {128 0 0 0-12980 {}} {259 0 0 0-12982 {}}} CYCLES {}}
set a(0-12982) {AREA_SCORE {} NAME COMP_LOOP-30:mult.return TYPE {C-CORE PORT} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1910 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-12981 {}}} SUCCS {{259 0 4.500 0-12983 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12983) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#59 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1911 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-12983 {}} {259 0 4.500 0-12982 {}} {258 0 0 0-12970 {}} {256 0 0 0-12964 {}} {258 0 4.500 0-12963 {}} {256 0 0 0-12955 {}}} SUCCS {{774 0 4.500 0-12955 {}} {774 0 4.500 0-12964 {}} {774 0 0 0-12970 {}} {774 0 0 0-12983 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12984) {AREA_SCORE {} NAME VEC_LOOP:j:asn#74 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1912 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-12989 {}}} SUCCS {{259 0 0 0-12985 {}} {130 0 0 0-12988 {}} {256 0 0 0-12989 {}}} CYCLES {}}
set a(0-12985) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1913 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-12984 {}}} SUCCS {{259 0 0 0-12986 {}} {130 0 0 0-12988 {}}} CYCLES {}}
set a(0-12986) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-30:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1914 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-12985 {}}} SUCCS {{259 0 0 0-12987 {}} {130 0 0 0-12988 {}} {258 0 0 0-12989 {}}} CYCLES {}}
set a(0-12987) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1915 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12986 {}}} SUCCS {{259 0 0 0-12988 {}}} CYCLES {}}
set a(0-12988) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11117 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1916 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-12987 {}} {130 0 0 0-12986 {}} {130 0 0 0-12985 {}} {130 0 0 0-12984 {}} {130 0 0 0-12983 {}} {130 0 0 0-12982 {}} {130 0 0 0-12980 {}} {130 0 0 0-12979 {}} {130 0 0 0-12978 {}} {130 0 0 0-12977 {}} {130 0 0 0-12976 {}} {130 0 0 0-12974 {}} {130 0 0 0-12973 {}} {130 0 0 0-12972 {}} {130 0 0 0-12971 {}} {130 0 0 0-12970 {}} {130 0 0 0-12969 {}} {130 0 0 0-12967 {}} {130 0 0 0-12966 {}} {130 0 0 0-12965 {}} {130 0 0 0-12964 {}} {130 0 0 0-12963 {}} {130 0 0 0-12962 {}} {130 0 0 0-12961 {}} {130 0 0 0-12960 {}} {130 0 0 0-12959 {}} {130 0 0 0-12958 {}} {130 0 0 0-12957 {}} {130 0 0 0-12956 {}} {130 0 0 0-12955 {}} {130 0 0 0-12954 {}} {130 0 0 0-12953 {}} {130 0 0 0-12952 {}} {130 0 0 0-12951 {}} {130 0 0 0-12950 {}} {130 0 0 0-12949 {}}} SUCCS {{129 0 0 0-12989 {}}} CYCLES {}}
set a(0-12989) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#30.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11117 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-12989 {}} {129 0 0 0-12988 {}} {258 0 0 0-12986 {}} {256 0 0 0-12984 {}} {256 0 0 0-12961 {}} {256 0 0 0-12949 {}}} SUCCS {{774 0 0 0-12949 {}} {774 0 0 0-12961 {}} {774 0 0 0-12984 {}} {772 0 0 0-12989 {}}} CYCLES {}}
set a(0-11117) {CHI {0-12949 0-12950 0-12951 0-12952 0-12953 0-12954 0-12955 0-12956 0-12957 0-12958 0-12959 0-12960 0-12961 0-12962 0-12963 0-12964 0-12965 0-12966 0-12967 0-12968 0-12969 0-12970 0-12971 0-12972 0-12973 0-12974 0-12975 0-12976 0-12977 0-12978 0-12979 0-12980 0-12981 0-12982 0-12983 0-12984 0-12985 0-12986 0-12987 0-12988 0-12989} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-30:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1917 LOC {32 1.0 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-12948 {}} {258 0 0 0-12947 {}} {258 0 0 0-12946 {}} {130 0 0 0-12945 {}} {130 0 0 0-12944 {}} {130 0 0 0-12943 {}} {130 0 0 0-12942 {}} {64 0 0 0-12941 {}} {64 0 0 0-11116 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-12948 {}} {131 0 0 0-12990 {}} {130 0 0 0-12991 {}} {130 0 0 0-12992 {}} {130 0 0 0-12993 {}} {130 0 0 0-12994 {}} {130 0 0 0-12995 {}} {130 0 0 0-12996 {}} {130 0 0 0-12997 {}} {130 0 0 0-12998 {}} {130 0 0 0-12999 {}} {64 0 0 0-11118 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12990) {AREA_SCORE {} NAME COMP_LOOP-31:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1918 LOC {32 1.0 33 0.86125 33 0.86125 33 0.86125} PREDS {{131 0 0 0-11117 {}}} SUCCS {{259 0 0 0-12991 {}} {130 0 0 0-12999 {}}} CYCLES {}}
set a(0-12991) {AREA_SCORE {} NAME COMP_LOOP-31:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1919 LOC {32 1.0 33 0.86125 33 0.86125 33 0.86125} PREDS {{259 0 0 0-12990 {}} {130 0 0 0-11117 {}}} SUCCS {{259 0 0 0-12992 {}} {130 0 0 0-12999 {}}} CYCLES {}}
set a(0-12992) {AREA_SCORE {} NAME COMP_LOOP-31:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1920 LOC {32 1.0 33 0.86125 33 0.86125 33 0.86125} PREDS {{259 0 0 0-12991 {}} {130 0 0 0-11117 {}}} SUCCS {{258 0 0 0-12996 {}} {130 0 0 0-12999 {}}} CYCLES {}}
set a(0-12993) {AREA_SCORE {} NAME COMP_LOOP:k:asn#119 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1921 LOC {32 1.0 33 0.0 33 0.0 33 0.0 33 0.86125} PREDS {{130 0 0 0-11117 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-12994 {}} {130 0 0 0-12999 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-12994) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#120 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1922 LOC {32 1.0 33 0.0 33 0.0 33 0.86125} PREDS {{259 0 0 0-12993 {}} {130 0 0 0-11117 {}}} SUCCS {{259 0 0 0-12995 {}} {130 0 0 0-12999 {}}} CYCLES {}}
set a(0-12995) {AREA_SCORE {} NAME COMP_LOOP:conc#90 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1923 LOC {32 1.0 33 0.86125 33 0.86125 33 0.86125} PREDS {{259 0 0 0-12994 {}} {130 0 0 0-11117 {}}} SUCCS {{259 0 0 0-12996 {}} {130 0 0 0-12999 {}}} CYCLES {}}
set a(0-12996) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-31:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1924 LOC {33 0.0 33 0.86125 33 0.86125 33 0.999999875 33 0.999999875} PREDS {{259 0 0 0-12995 {}} {258 0 0 0-12992 {}} {130 0 0 0-11117 {}}} SUCCS {{259 0 0 0-12997 {}} {130 0 0 0-12999 {}}} CYCLES {}}
set a(0-12997) {AREA_SCORE {} NAME COMP_LOOP-31:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1925 LOC {33 0.13874999999999998 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-12996 {}} {130 0 0 0-11117 {}}} SUCCS {{259 0 0 0-12998 {}} {130 0 0 0-12999 {}}} CYCLES {}}
set a(0-12998) {AREA_SCORE {} NAME COMP_LOOP-31:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1926 LOC {33 0.13874999999999998 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-12997 {}} {130 0 0 0-11117 {}}} SUCCS {{259 0 0 0-12999 {}}} CYCLES {}}
set a(0-12999) {AREA_SCORE {} NAME COMP_LOOP-31:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1927 LOC {33 0.13874999999999998 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-12998 {}} {130 0 0 0-12997 {}} {130 0 0 0-12996 {}} {130 0 0 0-12995 {}} {130 0 0 0-12994 {}} {130 0 0 0-12993 {}} {130 0 0 0-12992 {}} {130 0 0 0-12991 {}} {130 0 0 0-12990 {}} {130 0 0 0-11117 {}}} SUCCS {{128 0 0 0-13008 {}} {64 0 0 0-11118 {}}} CYCLES {}}
set a(0-13000) {AREA_SCORE {} NAME COMP_LOOP:k:asn#120 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1928 LOC {0 1.0 30 0.0 30 0.0 30 0.0 31 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-13001 {}} {130 0 0 0-11118 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-13001) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#121 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1929 LOC {0 1.0 30 0.0 30 0.0 31 0.51615785} PREDS {{259 0 0 0-13000 {}}} SUCCS {{259 0 0 0-13002 {}} {130 0 0 0-11118 {}}} CYCLES {}}
set a(0-13002) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#30 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1930 LOC {0 1.0 30 0.51615785 30 0.51615785 31 0.51615785} PREDS {{259 0 0 0-13001 {}}} SUCCS {{259 0 0 0-13003 {}} {130 0 0 0-11118 {}}} CYCLES {}}
set a(0-13003) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-31:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1931 LOC {1 0.18687499999999999 30 0.51615785 30 0.51615785 30 0.9999998935000001 31 0.9999998935000001} PREDS {{259 0 0 0-13002 {}} {258 0 0 0-11260 {}}} SUCCS {{259 0 0 0-13004 {}} {258 0 0 0-13006 {}} {130 0 0 0-11118 {}}} CYCLES {}}
set a(0-13004) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#77 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1932 LOC {1 0.67071715 32 0.46875 32 0.46875 32 0.46875} PREDS {{259 0 0 0-13003 {}}} SUCCS {{259 0 3.750 0-13005 {}} {130 0 0 0-11118 {}}} CYCLES {}}
set a(0-13005) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1933 LOC {2 1.0 32 0.95 32 1.0 33 0.2999998749999999 33 0.2999998749999999} PREDS {{259 0 3.750 0-13004 {}}} SUCCS {{258 0 0 0-11118 {}}} CYCLES {}}
set a(0-13006) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#15 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1934 LOC {1 0.67071715 32 0.46875 32 0.46875 32 0.46875} PREDS {{258 0 0 0-13003 {}}} SUCCS {{259 0 3.750 0-13007 {}} {130 0 0 0-11118 {}}} CYCLES {}}
set a(0-13007) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1935 LOC {2 1.0 32 0.95 32 1.0 33 0.2999998749999999 33 0.2999998749999999} PREDS {{259 0 3.750 0-13006 {}}} SUCCS {{258 0 0 0-11118 {}}} CYCLES {}}
set a(0-13008) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1936 LOC {33 0.0 33 1.0 33 1.0 33 1.0 33 1.0} PREDS {{128 0 0 0-12999 {}} {772 0 0 0-11118 {}}} SUCCS {{259 0 0 0-11118 {}}} CYCLES {}}
set a(0-13009) {AREA_SCORE {} NAME VEC_LOOP:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1937 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {{774 0 0 0-13055 {}}} SUCCS {{259 0 0 0-13010 {}} {130 0 0 0-13054 {}} {256 0 0 0-13055 {}}} CYCLES {}}
set a(0-13010) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#31)(13-1) TYPE READSLICE PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1938 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-13009 {}}} SUCCS {{258 0 0 0-13014 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13011) {AREA_SCORE {} NAME COMP_LOOP:k:asn#121 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1939 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.2400001} PREDS {} SUCCS {{259 0 0 0-13012 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13012) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#122 TYPE READSLICE PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1940 LOC {0 1.0 1 0.0 1 0.0 2 0.2400001} PREDS {{259 0 0 0-13011 {}}} SUCCS {{259 0 0 0-13013 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13013) {AREA_SCORE {} NAME VEC_LOOP:conc#60 TYPE CONCATENATE PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1941 LOC {0 1.0 1 0.8650000499999999 1 0.8650000499999999 2 0.2400001} PREDS {{259 0 0 0-13012 {}}} SUCCS {{259 0 0 0-13014 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13014) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 4 NAME VEC_LOOP:acc#25 TYPE ACCU DELAY {1.08 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1942 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 2 0.374999975} PREDS {{259 0 0 0-13013 {}} {258 0 0 0-13010 {}}} SUCCS {{258 0 0 0-13017 {}} {258 0 0 0-13035 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13015) {AREA_SCORE {} NAME VEC_LOOP:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1943 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.37500005} PREDS {{774 0 0 0-13055 {}}} SUCCS {{259 0 0 0-13016 {}} {130 0 0 0-13054 {}} {256 0 0 0-13055 {}}} CYCLES {}}
set a(0-13016) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#31)(0)#1 TYPE READSLICE PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1944 LOC {0 1.0 1 0.0 1 0.0 2 0.37500005} PREDS {{259 0 0 0-13015 {}}} SUCCS {{259 0 0 0-13017 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13017) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1945 LOC {1 0.13499995 2 0.37500005 2 0.37500005 2 0.37500005} PREDS {{259 0 0 0-13016 {}} {258 0 0 0-13014 {}}} SUCCS {{259 0 4.500 0-13018 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13018) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#60 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1946 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-13017 {}} {774 0 4.500 0-13049 {}} {774 0 4.500 0-13036 {}}} SUCCS {{258 0 0 0-13028 {}} {256 0 0 0-13036 {}} {258 0 0 0-13038 {}} {256 0 0 0-13049 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13019) {AREA_SCORE {} NAME COMP_LOOP:k:asn#122 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1947 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-13020 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13020) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#123 TYPE READSLICE PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1948 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-13019 {}}} SUCCS {{259 0 0 0-13021 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13021) {AREA_SCORE {} NAME VEC_LOOP:conc#61 TYPE CONCATENATE PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1949 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-13020 {}}} SUCCS {{258 0 0 0-13023 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13022) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1950 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-13023 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13023) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#56 TYPE ACCU DELAY {1.09 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1951 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-13022 {}} {258 0 0 0-13021 {}}} SUCCS {{258 0 0 0-13026 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13024) {AREA_SCORE {} NAME VEC_LOOP:j:asn#75 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1952 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-13055 {}}} SUCCS {{259 0 0 0-13025 {}} {130 0 0 0-13054 {}} {256 0 0 0-13055 {}}} CYCLES {}}
set a(0-13025) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1953 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-13024 {}}} SUCCS {{259 0 0 0-13026 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13026) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-31:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1954 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-13025 {}} {258 0 0 0-13023 {}}} SUCCS {{259 0 4.500 0-13027 {}} {258 0 4.500 0-13049 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13027) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#61 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1955 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-13026 {}} {774 0 4.500 0-13049 {}} {774 0 4.500 0-13036 {}}} SUCCS {{259 0 0 0-13028 {}} {256 0 0 0-13036 {}} {258 0 0 0-13037 {}} {256 0 0 0-13049 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13028) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-31:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1956 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-13027 {}} {258 0 0 0-13018 {}}} SUCCS {{259 0 0 0-13029 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13029) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.base TYPE {C-CORE PORT} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1957 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-13028 {}} {128 0 0 0-13031 {}}} SUCCS {{258 0 0 0-13031 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13030) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.m TYPE {C-CORE PORT} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1958 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-13031 {}}} SUCCS {{259 0 0 0-13031 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13031) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-31:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1959 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-13030 {}} {258 0 0 0-13029 {}}} SUCCS {{128 0 0 0-13029 {}} {128 0 0 0-13030 {}} {259 0 0 0-13032 {}}} CYCLES {}}
set a(0-13032) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.return TYPE {C-CORE PORT} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1960 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-13031 {}}} SUCCS {{258 0 4.500 0-13036 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13033) {AREA_SCORE {} NAME VEC_LOOP:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1961 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.37500005} PREDS {{774 0 0 0-13055 {}}} SUCCS {{259 0 0 0-13034 {}} {130 0 0 0-13054 {}} {256 0 0 0-13055 {}}} CYCLES {}}
set a(0-13034) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#31)(0) TYPE READSLICE PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1962 LOC {0 1.0 1 0.0 1 0.0 6 0.37500005} PREDS {{259 0 0 0-13033 {}}} SUCCS {{259 0 0 0-13035 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13035) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1963 LOC {1 0.13499995 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-13034 {}} {258 0 0 0-13014 {}}} SUCCS {{259 0 4.500 0-13036 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13036) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#60 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1964 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-13036 {}} {259 0 4.500 0-13035 {}} {258 0 4.500 0-13032 {}} {256 0 0 0-13027 {}} {256 0 0 0-13018 {}} {774 0 0 0-13049 {}}} SUCCS {{774 0 4.500 0-13018 {}} {774 0 4.500 0-13027 {}} {774 0 0 0-13036 {}} {258 0 0 0-13049 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13037) {AREA_SCORE {} NAME COMP_LOOP-31:factor2:not TYPE NOT PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1965 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-13027 {}}} SUCCS {{259 0 0 0-13038 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13038) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-31:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1966 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-13037 {}} {258 0 0 0-13018 {}}} SUCCS {{259 0 0 0-13039 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13039) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1967 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-13038 {}} {128 0 0 0-13041 {}}} SUCCS {{258 0 0 0-13041 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13040) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1968 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-13041 {}}} SUCCS {{259 0 0 0-13041 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13041) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-31:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1969 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-13040 {}} {258 0 0 0-13039 {}}} SUCCS {{128 0 0 0-13039 {}} {128 0 0 0-13040 {}} {259 0 0 0-13042 {}}} CYCLES {}}
set a(0-13042) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1970 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-13041 {}}} SUCCS {{259 0 0 0-13043 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13043) {AREA_SCORE {} NAME COMP_LOOP-31:mult.x TYPE {C-CORE PORT} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1971 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-13042 {}} {128 0 0 0-13047 {}}} SUCCS {{258 0 0 0-13047 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13044) {AREA_SCORE {} NAME COMP_LOOP-31:mult.y TYPE {C-CORE PORT} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1972 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-13047 {}}} SUCCS {{258 0 0 0-13047 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13045) {AREA_SCORE {} NAME COMP_LOOP-31:mult.y_ TYPE {C-CORE PORT} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1973 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-13047 {}}} SUCCS {{258 0 0 0-13047 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13046) {AREA_SCORE {} NAME COMP_LOOP-31:mult.p TYPE {C-CORE PORT} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1974 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-13047 {}}} SUCCS {{259 0 0 0-13047 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13047) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-31:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1975 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-13046 {}} {258 0 0 0-13045 {}} {258 0 0 0-13044 {}} {258 0 0 0-13043 {}}} SUCCS {{128 0 0 0-13043 {}} {128 0 0 0-13044 {}} {128 0 0 0-13045 {}} {128 0 0 0-13046 {}} {259 0 0 0-13048 {}}} CYCLES {}}
set a(0-13048) {AREA_SCORE {} NAME COMP_LOOP-31:mult.return TYPE {C-CORE PORT} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1976 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-13047 {}}} SUCCS {{259 0 4.500 0-13049 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13049) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#61 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1977 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-13049 {}} {259 0 4.500 0-13048 {}} {258 0 0 0-13036 {}} {256 0 0 0-13027 {}} {258 0 4.500 0-13026 {}} {256 0 0 0-13018 {}}} SUCCS {{774 0 4.500 0-13018 {}} {774 0 4.500 0-13027 {}} {774 0 0 0-13036 {}} {774 0 0 0-13049 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13050) {AREA_SCORE {} NAME VEC_LOOP:j:asn#76 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1978 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-13055 {}}} SUCCS {{259 0 0 0-13051 {}} {130 0 0 0-13054 {}} {256 0 0 0-13055 {}}} CYCLES {}}
set a(0-13051) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1979 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-13050 {}}} SUCCS {{259 0 0 0-13052 {}} {130 0 0 0-13054 {}}} CYCLES {}}
set a(0-13052) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-31:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1980 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-13051 {}}} SUCCS {{259 0 0 0-13053 {}} {130 0 0 0-13054 {}} {258 0 0 0-13055 {}}} CYCLES {}}
set a(0-13053) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1981 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-13052 {}}} SUCCS {{259 0 0 0-13054 {}}} CYCLES {}}
set a(0-13054) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11118 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1982 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-13053 {}} {130 0 0 0-13052 {}} {130 0 0 0-13051 {}} {130 0 0 0-13050 {}} {130 0 0 0-13049 {}} {130 0 0 0-13048 {}} {130 0 0 0-13046 {}} {130 0 0 0-13045 {}} {130 0 0 0-13044 {}} {130 0 0 0-13043 {}} {130 0 0 0-13042 {}} {130 0 0 0-13040 {}} {130 0 0 0-13039 {}} {130 0 0 0-13038 {}} {130 0 0 0-13037 {}} {130 0 0 0-13036 {}} {130 0 0 0-13035 {}} {130 0 0 0-13034 {}} {130 0 0 0-13033 {}} {130 0 0 0-13032 {}} {130 0 0 0-13030 {}} {130 0 0 0-13029 {}} {130 0 0 0-13028 {}} {130 0 0 0-13027 {}} {130 0 0 0-13026 {}} {130 0 0 0-13025 {}} {130 0 0 0-13024 {}} {130 0 0 0-13023 {}} {130 0 0 0-13022 {}} {130 0 0 0-13021 {}} {130 0 0 0-13020 {}} {130 0 0 0-13019 {}} {130 0 0 0-13018 {}} {130 0 0 0-13017 {}} {130 0 0 0-13016 {}} {130 0 0 0-13015 {}} {130 0 0 0-13014 {}} {130 0 0 0-13013 {}} {130 0 0 0-13012 {}} {130 0 0 0-13011 {}} {130 0 0 0-13010 {}} {130 0 0 0-13009 {}}} SUCCS {{129 0 0 0-13055 {}}} CYCLES {}}
set a(0-13055) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#31.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11118 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-13055 {}} {129 0 0 0-13054 {}} {258 0 0 0-13052 {}} {256 0 0 0-13050 {}} {256 0 0 0-13033 {}} {256 0 0 0-13024 {}} {256 0 0 0-13015 {}} {256 0 0 0-13009 {}}} SUCCS {{774 0 0 0-13009 {}} {774 0 0 0-13015 {}} {774 0 0 0-13024 {}} {774 0 0 0-13033 {}} {774 0 0 0-13050 {}} {772 0 0 0-13055 {}}} CYCLES {}}
set a(0-11118) {CHI {0-13009 0-13010 0-13011 0-13012 0-13013 0-13014 0-13015 0-13016 0-13017 0-13018 0-13019 0-13020 0-13021 0-13022 0-13023 0-13024 0-13025 0-13026 0-13027 0-13028 0-13029 0-13030 0-13031 0-13032 0-13033 0-13034 0-13035 0-13036 0-13037 0-13038 0-13039 0-13040 0-13041 0-13042 0-13043 0-13044 0-13045 0-13046 0-13047 0-13048 0-13049 0-13050 0-13051 0-13052 0-13053 0-13054 0-13055} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-31:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1983 LOC {33 1.0 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-13008 {}} {258 0 0 0-13007 {}} {130 0 0 0-13006 {}} {258 0 0 0-13005 {}} {130 0 0 0-13004 {}} {130 0 0 0-13003 {}} {130 0 0 0-13002 {}} {130 0 0 0-13001 {}} {130 0 0 0-13000 {}} {64 0 0 0-12999 {}} {64 0 0 0-11117 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-13008 {}} {131 0 0 0-13056 {}} {130 0 0 0-13057 {}} {130 0 0 0-13058 {}} {130 0 0 0-13059 {}} {130 0 0 0-13060 {}} {130 0 0 0-13061 {}} {130 0 0 0-13062 {}} {130 0 0 0-13063 {}} {130 0 0 0-13064 {}} {64 0 0 0-11119 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-13056) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-6) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1984 LOC {33 1.0 34 0.870625 34 0.870625 34 0.870625} PREDS {{131 0 0 0-11118 {}}} SUCCS {{259 0 0 0-13057 {}} {130 0 0 0-13064 {}}} CYCLES {}}
set a(0-13057) {AREA_SCORE {} NAME COMP_LOOP-32:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1985 LOC {33 1.0 34 0.870625 34 0.870625 34 0.870625} PREDS {{259 0 0 0-13056 {}} {130 0 0 0-11118 {}}} SUCCS {{259 0 0 0-13058 {}} {130 0 0 0-13064 {}}} CYCLES {}}
set a(0-13058) {AREA_SCORE {} NAME COMP_LOOP-32:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1986 LOC {33 1.0 34 0.870625 34 0.870625 34 0.870625} PREDS {{259 0 0 0-13057 {}} {130 0 0 0-11118 {}}} SUCCS {{258 0 0 0-13061 {}} {130 0 0 0-13064 {}}} CYCLES {}}
set a(0-13059) {AREA_SCORE {} NAME COMP_LOOP:k:asn#123 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1987 LOC {33 1.0 34 0.0 34 0.0 34 0.0 34 0.870625} PREDS {{130 0 0 0-11118 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-13060 {}} {130 0 0 0-13064 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-13060) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#124 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1988 LOC {33 1.0 34 0.0 34 0.0 34 0.870625} PREDS {{259 0 0 0-13059 {}} {130 0 0 0-11118 {}}} SUCCS {{259 0 0 0-13061 {}} {130 0 0 0-13064 {}}} CYCLES {}}
set a(0-13061) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP:acc#8 TYPE ACCU DELAY {1.03 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1989 LOC {34 0.0 34 0.870625 34 0.870625 34 0.999999875 34 0.999999875} PREDS {{259 0 0 0-13060 {}} {258 0 0 0-13058 {}} {130 0 0 0-11118 {}}} SUCCS {{259 0 0 0-13062 {}} {130 0 0 0-13064 {}}} CYCLES {}}
set a(0-13062) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#8)(9) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1990 LOC {34 0.129375 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-13061 {}} {130 0 0 0-11118 {}}} SUCCS {{259 0 0 0-13063 {}} {130 0 0 0-13064 {}}} CYCLES {}}
set a(0-13063) {AREA_SCORE {} NAME COMP_LOOP-32:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1991 LOC {34 0.129375 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-13062 {}} {130 0 0 0-11118 {}}} SUCCS {{259 0 0 0-13064 {}}} CYCLES {}}
set a(0-13064) {AREA_SCORE {} NAME COMP_LOOP-32:break(COMP_LOOP) TYPE TERMINATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1992 LOC {34 0.129375 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-13063 {}} {130 0 0 0-13062 {}} {130 0 0 0-13061 {}} {130 0 0 0-13060 {}} {130 0 0 0-13059 {}} {130 0 0 0-13058 {}} {130 0 0 0-13057 {}} {130 0 0 0-13056 {}} {130 0 0 0-11118 {}}} SUCCS {{128 0 0 0-13071 {}} {64 0 0 0-11119 {}}} CYCLES {}}
set a(0-13065) {AREA_SCORE {} NAME COMP_LOOP:k:asn#124 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1993 LOC {0 1.0 31 0.0 31 0.0 31 0.0 32 0.51615785} PREDS {{774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-13066 {}} {130 0 0 0-11119 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-13066) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#125 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1994 LOC {0 1.0 31 0.0 31 0.0 32 0.51615785} PREDS {{259 0 0 0-13065 {}}} SUCCS {{259 0 0 0-13067 {}} {130 0 0 0-11119 {}}} CYCLES {}}
set a(0-13067) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#31 TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1995 LOC {0 1.0 31 0.51615785 31 0.51615785 32 0.51615785} PREDS {{259 0 0 0-13066 {}}} SUCCS {{259 0 0 0-13068 {}} {130 0 0 0-11119 {}}} CYCLES {}}
set a(0-13068) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-32:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1996 LOC {1 0.18687499999999999 31 0.51615785 31 0.51615785 31 0.9999998935000001 32 0.9999998935000001} PREDS {{259 0 0 0-13067 {}} {258 0 0 0-11201 {}}} SUCCS {{259 0 3.750 0-13069 {}} {258 0 3.750 0-13070 {}} {130 0 0 0-11119 {}}} CYCLES {}}
set a(0-13069) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1997 LOC {2 1.0 33 0.95 33 1.0 34 0.2999998749999999 34 0.2999998749999999} PREDS {{259 0 3.750 0-13068 {}}} SUCCS {{258 0 0 0-11119 {}}} CYCLES {}}
set a(0-13070) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1998 LOC {2 1.0 33 0.95 33 1.0 34 0.2999998749999999 34 0.2999998749999999} PREDS {{258 0 3.750 0-13068 {}}} SUCCS {{258 0 0 0-11119 {}}} CYCLES {}}
set a(0-13071) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-1999 LOC {34 0.0 34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{128 0 0 0-13064 {}} {772 0 0 0-11119 {}}} SUCCS {{259 0 0 0-11119 {}}} CYCLES {}}
set a(0-13072) {AREA_SCORE {} NAME VEC_LOOP:j:asn#77 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2000 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-13112 {}}} SUCCS {{259 0 0 0-13073 {}} {130 0 0 0-13111 {}} {256 0 0 0-13112 {}}} CYCLES {}}
set a(0-13073) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2001 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-13072 {}}} SUCCS {{258 0 0 0-13077 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13074) {AREA_SCORE {} NAME COMP_LOOP:k:asn#125 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2002 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {} SUCCS {{259 0 0 0-13075 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13075) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#126 TYPE READSLICE PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2003 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-13074 {}}} SUCCS {{259 0 0 0-13076 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13076) {AREA_SCORE {} NAME VEC_LOOP:conc#62 TYPE CONCATENATE PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2004 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 2 0.23812504999999998} PREDS {{259 0 0 0-13075 {}}} SUCCS {{259 0 0 0-13077 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13077) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-32:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2005 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.374999925} PREDS {{259 0 0 0-13076 {}} {258 0 0 0-13073 {}}} SUCCS {{259 0 4.500 0-13078 {}} {258 0 4.500 0-13093 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13078) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#62 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2006 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-13077 {}} {774 0 4.500 0-13106 {}} {774 0 4.500 0-13093 {}}} SUCCS {{258 0 0 0-13088 {}} {256 0 0 0-13093 {}} {258 0 0 0-13095 {}} {256 0 0 0-13106 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13079) {AREA_SCORE {} NAME COMP_LOOP:k:asn#126 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2007 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-13080 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13080) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#127 TYPE READSLICE PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2008 LOC {0 1.0 1 0.0 1 0.0 2 0.10125005} PREDS {{259 0 0 0-13079 {}}} SUCCS {{259 0 0 0-13081 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13081) {AREA_SCORE {} NAME VEC_LOOP:conc#63 TYPE CONCATENATE PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2009 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {{259 0 0 0-13080 {}}} SUCCS {{258 0 0 0-13083 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13082) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2010 LOC {0 1.0 1 0.10125005 1 0.10125005 2 0.10125005} PREDS {} SUCCS {{259 0 0 0-13083 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13083) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#57 TYPE ACCU DELAY {1.09 ns} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2011 LOC {1 0.0 1 0.10125005 1 0.10125005 1 0.238124925 2 0.238124925} PREDS {{259 0 0 0-13082 {}} {258 0 0 0-13081 {}}} SUCCS {{258 0 0 0-13086 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13084) {AREA_SCORE {} NAME VEC_LOOP:j:asn#78 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2012 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{774 0 0 0-13112 {}}} SUCCS {{259 0 0 0-13085 {}} {130 0 0 0-13111 {}} {256 0 0 0-13112 {}}} CYCLES {}}
set a(0-13085) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2013 LOC {0 1.0 1 0.0 1 0.0 2 0.23812504999999998} PREDS {{259 0 0 0-13084 {}}} SUCCS {{259 0 0 0-13086 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13086) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-32:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2014 LOC {1 0.136875 1 0.23812504999999998 1 0.23812504999999998 1 0.374999925 2 0.374999925} PREDS {{259 0 0 0-13085 {}} {258 0 0 0-13083 {}}} SUCCS {{259 0 4.500 0-13087 {}} {258 0 4.500 0-13106 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13087) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#63 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2015 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 4.500 0-13086 {}} {774 0 4.500 0-13106 {}} {774 0 4.500 0-13093 {}}} SUCCS {{259 0 0 0-13088 {}} {256 0 0 0-13093 {}} {258 0 0 0-13094 {}} {256 0 0 0-13106 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13088) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-32:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2016 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 5 0.819374875} PREDS {{259 0 0 0-13087 {}} {258 0 0 0-13078 {}}} SUCCS {{259 0 0 0-13089 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13089) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.base TYPE {C-CORE PORT} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2017 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 5 0.819375} PREDS {{259 0 0 0-13088 {}} {128 0 0 0-13091 {}}} SUCCS {{258 0 0 0-13091 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13090) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.m TYPE {C-CORE PORT} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2018 LOC {2 0.0 3 0.819375 3 0.819375 5 0.819375} PREDS {{128 0 0 0-13091 {}}} SUCCS {{259 0 0 0-13091 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13091) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-32:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2019 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-13090 {}} {258 0 0 0-13089 {}}} SUCCS {{128 0 0 0-13089 {}} {128 0 0 0-13090 {}} {259 0 0 0-13092 {}}} CYCLES {}}
set a(0-13092) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.return TYPE {C-CORE PORT} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2020 LOC {3 0.04 4 0.37500005 4 0.37500005 6 0.37500005} PREDS {{259 0 0 0-13091 {}}} SUCCS {{259 0 4.500 0-13093 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13093) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#62 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2021 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-13093 {}} {259 0 4.500 0-13092 {}} {256 0 0 0-13087 {}} {256 0 0 0-13078 {}} {258 0 4.500 0-13077 {}} {774 0 0 0-13106 {}}} SUCCS {{774 0 4.500 0-13078 {}} {774 0 4.500 0-13087 {}} {774 0 0 0-13093 {}} {258 0 0 0-13106 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13094) {AREA_SCORE {} NAME COMP_LOOP-32:factor2:not TYPE NOT PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2022 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.6487499999999999} PREDS {{258 0 0 0-13087 {}}} SUCCS {{259 0 0 0-13095 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13095) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-32:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2023 LOC {2 0.3 3 0.6487499999999999 3 0.6487499999999999 3 0.819374875 3 0.819374875} PREDS {{259 0 0 0-13094 {}} {258 0 0 0-13078 {}}} SUCCS {{259 0 0 0-13096 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13096) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.base TYPE {C-CORE PORT} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2024 LOC {2 0.47062499999999996 3 0.819375 3 0.819375 3 0.819375} PREDS {{259 0 0 0-13095 {}} {128 0 0 0-13098 {}}} SUCCS {{258 0 0 0-13098 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13097) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.m TYPE {C-CORE PORT} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2025 LOC {2 0.0 3 0.819375 3 0.819375 3 0.819375} PREDS {{128 0 0 0-13098 {}}} SUCCS {{259 0 0 0-13098 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13098) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-32:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2026 LOC {2 1.0 3 0.855 3 1.0 4 0.03999987499999991 4 0.03999987499999991} PREDS {{259 0 0 0-13097 {}} {258 0 0 0-13096 {}}} SUCCS {{128 0 0 0-13096 {}} {128 0 0 0-13097 {}} {259 0 0 0-13099 {}}} CYCLES {}}
set a(0-13099) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.return TYPE {C-CORE PORT} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2027 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-13098 {}}} SUCCS {{259 0 0 0-13100 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13100) {AREA_SCORE {} NAME COMP_LOOP-32:mult.x TYPE {C-CORE PORT} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2028 LOC {3 0.04 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{259 0 0 0-13099 {}} {128 0 0 0-13104 {}}} SUCCS {{258 0 0 0-13104 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13101) {AREA_SCORE {} NAME COMP_LOOP-32:mult.y TYPE {C-CORE PORT} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2029 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-13104 {}}} SUCCS {{258 0 0 0-13104 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13102) {AREA_SCORE {} NAME COMP_LOOP-32:mult.y_ TYPE {C-CORE PORT} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2030 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-13104 {}}} SUCCS {{258 0 0 0-13104 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13103) {AREA_SCORE {} NAME COMP_LOOP-32:mult.p TYPE {C-CORE PORT} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2031 LOC {3 0.0 4 0.23804999999999998 4 0.23804999999999998 4 0.23804999999999998} PREDS {{128 0 0 0-13104 {}}} SUCCS {{259 0 0 0-13104 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13104) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-32:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2032 LOC {3 1.0 4 0.39 4 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-13103 {}} {258 0 0 0-13102 {}} {258 0 0 0-13101 {}} {258 0 0 0-13100 {}}} SUCCS {{128 0 0 0-13100 {}} {128 0 0 0-13101 {}} {128 0 0 0-13102 {}} {128 0 0 0-13103 {}} {259 0 0 0-13105 {}}} CYCLES {}}
set a(0-13105) {AREA_SCORE {} NAME COMP_LOOP-32:mult.return TYPE {C-CORE PORT} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2033 LOC {6 0.04 7 0.37500005 7 0.37500005 7 0.37500005} PREDS {{259 0 0 0-13104 {}}} SUCCS {{259 0 4.500 0-13106 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13106) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#63 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2034 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-13106 {}} {259 0 4.500 0-13105 {}} {258 0 0 0-13093 {}} {256 0 0 0-13087 {}} {258 0 4.500 0-13086 {}} {256 0 0 0-13078 {}}} SUCCS {{774 0 4.500 0-13078 {}} {774 0 4.500 0-13087 {}} {774 0 0 0-13093 {}} {774 0 0 0-13106 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13107) {AREA_SCORE {} NAME VEC_LOOP:j:asn#79 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2035 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.86125} PREDS {{774 0 0 0-13112 {}}} SUCCS {{259 0 0 0-13108 {}} {130 0 0 0-13111 {}} {256 0 0 0-13112 {}}} CYCLES {}}
set a(0-13108) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2036 LOC {0 1.0 1 0.0 1 0.0 8 0.86125} PREDS {{259 0 0 0-13107 {}}} SUCCS {{259 0 0 0-13109 {}} {130 0 0 0-13111 {}}} CYCLES {}}
set a(0-13109) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 23 NAME COMP_LOOP-32:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2037 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 8 0.999999875} PREDS {{259 0 0 0-13108 {}}} SUCCS {{259 0 0 0-13110 {}} {130 0 0 0-13111 {}} {258 0 0 0-13112 {}}} CYCLES {}}
set a(0-13110) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2038 LOC {1 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-13109 {}}} SUCCS {{259 0 0 0-13111 {}}} CYCLES {}}
set a(0-13111) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-11119 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2039 LOC {7 0.012499999999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-13110 {}} {130 0 0 0-13109 {}} {130 0 0 0-13108 {}} {130 0 0 0-13107 {}} {130 0 0 0-13106 {}} {130 0 0 0-13105 {}} {130 0 0 0-13103 {}} {130 0 0 0-13102 {}} {130 0 0 0-13101 {}} {130 0 0 0-13100 {}} {130 0 0 0-13099 {}} {130 0 0 0-13097 {}} {130 0 0 0-13096 {}} {130 0 0 0-13095 {}} {130 0 0 0-13094 {}} {130 0 0 0-13093 {}} {130 0 0 0-13092 {}} {130 0 0 0-13090 {}} {130 0 0 0-13089 {}} {130 0 0 0-13088 {}} {130 0 0 0-13087 {}} {130 0 0 0-13086 {}} {130 0 0 0-13085 {}} {130 0 0 0-13084 {}} {130 0 0 0-13083 {}} {130 0 0 0-13082 {}} {130 0 0 0-13081 {}} {130 0 0 0-13080 {}} {130 0 0 0-13079 {}} {130 0 0 0-13078 {}} {130 0 0 0-13077 {}} {130 0 0 0-13076 {}} {130 0 0 0-13075 {}} {130 0 0 0-13074 {}} {130 0 0 0-13073 {}} {130 0 0 0-13072 {}}} SUCCS {{129 0 0 0-13112 {}}} CYCLES {}}
set a(0-13112) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11119 LOC {7 0.0 8 0.0 8 0.0 8 0.0 8 1.0} PREDS {{772 0 0 0-13112 {}} {129 0 0 0-13111 {}} {258 0 0 0-13109 {}} {256 0 0 0-13107 {}} {256 0 0 0-13084 {}} {256 0 0 0-13072 {}}} SUCCS {{774 0 0 0-13072 {}} {774 0 0 0-13084 {}} {774 0 0 0-13107 {}} {772 0 0 0-13112 {}}} CYCLES {}}
set a(0-11119) {CHI {0-13072 0-13073 0-13074 0-13075 0-13076 0-13077 0-13078 0-13079 0-13080 0-13081 0-13082 0-13083 0-13084 0-13085 0-13086 0-13087 0-13088 0-13089 0-13090 0-13091 0-13092 0-13093 0-13094 0-13095 0-13096 0-13097 0-13098 0-13099 0-13100 0-13101 0-13102 0-13103 0-13104 0-13105 0-13106 0-13107 0-13108 0-13109 0-13110 0-13111 0-13112} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {57456 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 57456 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 57456 NAME COMP_LOOP-32:VEC_LOOP TYPE LOOP DELAY {574570.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2040 LOC {34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-13071 {}} {258 0 0 0-13070 {}} {258 0 0 0-13069 {}} {130 0 0 0-13068 {}} {130 0 0 0-13067 {}} {130 0 0 0-13066 {}} {130 0 0 0-13065 {}} {64 0 0 0-13064 {}} {64 0 0 0-11118 {}} {774 0 0 0-13116 {}}} SUCCS {{772 0 0 0-13071 {}} {131 0 0 0-13113 {}} {130 0 0 0-13114 {}} {130 0 0 0-13115 {}} {130 0 0 0-13116 {}} {130 0 0 0-13117 {}} {130 0 0 0-13118 {}} {130 0 0 0-13119 {}} {130 0 0 0-13120 {}} {130 0 0 0-13121 {}} {130 0 0 0-13122 {}} {130 0 0 0-13123 {}} {130 0 0 0-13124 {}}} CYCLES {}}
set a(0-13113) {AREA_SCORE {} NAME COMP_LOOP:k:asn#127 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2041 LOC {34 1.0 34 1.0 34 1.0 34 1.0 35 0.73375} PREDS {{131 0 0 0-11119 {}} {774 0 0 0-13116 {}}} SUCCS {{259 0 0 0-13114 {}} {256 0 0 0-13116 {}}} CYCLES {}}
set a(0-13114) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:5))(8-0)#88 TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2042 LOC {34 1.0 34 1.0 34 1.0 35 0.73375} PREDS {{259 0 0 0-13113 {}} {130 0 0 0-11119 {}}} SUCCS {{259 0 0 0-13115 {}}} CYCLES {}}
set a(0-13115) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,2,1,10) QUANTITY 1 NAME COMP_LOOP:acc#9 TYPE ACCU DELAY {1.02 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2043 LOC {35 0.0 35 0.73375 35 0.73375 35 0.861249875 35 0.861249875} PREDS {{259 0 0 0-13114 {}} {130 0 0 0-11119 {}}} SUCCS {{259 0 0 0-13116 {}} {258 0 0 0-13117 {}}} CYCLES {}}
set a(0-13116) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(14:5).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2044 LOC {35 0.1275 35 0.86125 35 0.86125 35 0.86125 35 1.0} PREDS {{772 0 0 0-13116 {}} {259 0 0 0-13115 {}} {256 0 0 0-13113 {}} {130 0 0 0-11119 {}} {256 0 0 0-13065 {}} {256 0 0 0-13059 {}} {256 0 0 0-11118 {}} {256 0 0 0-13000 {}} {256 0 0 0-12993 {}} {256 0 0 0-11117 {}} {256 0 0 0-12942 {}} {256 0 0 0-12935 {}} {256 0 0 0-11116 {}} {256 0 0 0-12876 {}} {256 0 0 0-12869 {}} {256 0 0 0-11115 {}} {256 0 0 0-12818 {}} {256 0 0 0-12811 {}} {256 0 0 0-11114 {}} {256 0 0 0-12752 {}} {256 0 0 0-12745 {}} {256 0 0 0-11113 {}} {256 0 0 0-12694 {}} {256 0 0 0-12687 {}} {256 0 0 0-11112 {}} {256 0 0 0-12628 {}} {256 0 0 0-12621 {}} {256 0 0 0-11111 {}} {256 0 0 0-12570 {}} {256 0 0 0-12563 {}} {256 0 0 0-11110 {}} {256 0 0 0-12504 {}} {256 0 0 0-12497 {}} {256 0 0 0-11109 {}} {256 0 0 0-12446 {}} {256 0 0 0-12439 {}} {256 0 0 0-11108 {}} {256 0 0 0-12380 {}} {256 0 0 0-12373 {}} {256 0 0 0-11107 {}} {256 0 0 0-12322 {}} {256 0 0 0-12315 {}} {256 0 0 0-11106 {}} {256 0 0 0-12256 {}} {256 0 0 0-12249 {}} {256 0 0 0-11105 {}} {256 0 0 0-12198 {}} {256 0 0 0-12191 {}} {256 0 0 0-11104 {}} {256 0 0 0-12132 {}} {256 0 0 0-12124 {}} {256 0 0 0-11103 {}} {256 0 0 0-12073 {}} {256 0 0 0-12066 {}} {256 0 0 0-11102 {}} {256 0 0 0-12007 {}} {256 0 0 0-12000 {}} {256 0 0 0-11101 {}} {256 0 0 0-11949 {}} {256 0 0 0-11942 {}} {256 0 0 0-11100 {}} {256 0 0 0-11883 {}} {256 0 0 0-11876 {}} {256 0 0 0-11099 {}} {256 0 0 0-11825 {}} {256 0 0 0-11818 {}} {256 0 0 0-11098 {}} {256 0 0 0-11759 {}} {256 0 0 0-11752 {}} {256 0 0 0-11097 {}} {256 0 0 0-11701 {}} {256 0 0 0-11694 {}} {256 0 0 0-11096 {}} {256 0 0 0-11635 {}} {256 0 0 0-11627 {}} {256 0 0 0-11095 {}} {256 0 0 0-11576 {}} {256 0 0 0-11569 {}} {256 0 0 0-11094 {}} {256 0 0 0-11510 {}} {256 0 0 0-11503 {}} {256 0 0 0-11093 {}} {256 0 0 0-11452 {}} {256 0 0 0-11445 {}} {256 0 0 0-11092 {}} {256 0 0 0-11386 {}} {256 0 0 0-11378 {}} {256 0 0 0-11091 {}} {256 0 0 0-11327 {}} {256 0 0 0-11320 {}} {256 0 0 0-11090 {}} {256 0 0 0-11261 {}} {256 0 0 0-11253 {}} {256 0 0 0-11089 {}} {256 0 0 0-11202 {}} {256 0 0 0-11194 {}} {256 0 0 0-11088 {}} {256 0 0 0-11137 {}}} SUCCS {{774 0 0 0-11137 {}} {774 0 0 0-11088 {}} {774 0 0 0-11194 {}} {774 0 0 0-11202 {}} {774 0 0 0-11089 {}} {774 0 0 0-11253 {}} {774 0 0 0-11261 {}} {774 0 0 0-11090 {}} {774 0 0 0-11320 {}} {774 0 0 0-11327 {}} {774 0 0 0-11091 {}} {774 0 0 0-11378 {}} {774 0 0 0-11386 {}} {774 0 0 0-11092 {}} {774 0 0 0-11445 {}} {774 0 0 0-11452 {}} {774 0 0 0-11093 {}} {774 0 0 0-11503 {}} {774 0 0 0-11510 {}} {774 0 0 0-11094 {}} {774 0 0 0-11569 {}} {774 0 0 0-11576 {}} {774 0 0 0-11095 {}} {774 0 0 0-11627 {}} {774 0 0 0-11635 {}} {774 0 0 0-11096 {}} {774 0 0 0-11694 {}} {774 0 0 0-11701 {}} {774 0 0 0-11097 {}} {774 0 0 0-11752 {}} {774 0 0 0-11759 {}} {774 0 0 0-11098 {}} {774 0 0 0-11818 {}} {774 0 0 0-11825 {}} {774 0 0 0-11099 {}} {774 0 0 0-11876 {}} {774 0 0 0-11883 {}} {774 0 0 0-11100 {}} {774 0 0 0-11942 {}} {774 0 0 0-11949 {}} {774 0 0 0-11101 {}} {774 0 0 0-12000 {}} {774 0 0 0-12007 {}} {774 0 0 0-11102 {}} {774 0 0 0-12066 {}} {774 0 0 0-12073 {}} {774 0 0 0-11103 {}} {774 0 0 0-12124 {}} {774 0 0 0-12132 {}} {774 0 0 0-11104 {}} {774 0 0 0-12191 {}} {774 0 0 0-12198 {}} {774 0 0 0-11105 {}} {774 0 0 0-12249 {}} {774 0 0 0-12256 {}} {774 0 0 0-11106 {}} {774 0 0 0-12315 {}} {774 0 0 0-12322 {}} {774 0 0 0-11107 {}} {774 0 0 0-12373 {}} {774 0 0 0-12380 {}} {774 0 0 0-11108 {}} {774 0 0 0-12439 {}} {774 0 0 0-12446 {}} {774 0 0 0-11109 {}} {774 0 0 0-12497 {}} {774 0 0 0-12504 {}} {774 0 0 0-11110 {}} {774 0 0 0-12563 {}} {774 0 0 0-12570 {}} {774 0 0 0-11111 {}} {774 0 0 0-12621 {}} {774 0 0 0-12628 {}} {774 0 0 0-11112 {}} {774 0 0 0-12687 {}} {774 0 0 0-12694 {}} {774 0 0 0-11113 {}} {774 0 0 0-12745 {}} {774 0 0 0-12752 {}} {774 0 0 0-11114 {}} {774 0 0 0-12811 {}} {774 0 0 0-12818 {}} {774 0 0 0-11115 {}} {774 0 0 0-12869 {}} {774 0 0 0-12876 {}} {774 0 0 0-11116 {}} {774 0 0 0-12935 {}} {774 0 0 0-12942 {}} {774 0 0 0-11117 {}} {774 0 0 0-12993 {}} {774 0 0 0-13000 {}} {774 0 0 0-11118 {}} {774 0 0 0-13059 {}} {774 0 0 0-13065 {}} {774 0 0 0-11119 {}} {774 0 0 0-13113 {}} {772 0 0 0-13116 {}}} CYCLES {}}
set a(0-13117) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2045 LOC {35 0.1275 35 0.86125 35 0.86125 35 0.86125} PREDS {{258 0 0 0-13115 {}} {130 0 0 0-11119 {}}} SUCCS {{258 0 0 0-13121 {}}} CYCLES {}}
set a(0-13118) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2046 LOC {34 1.0 35 0.86125 35 0.86125 35 0.86125} PREDS {{130 0 0 0-11119 {}}} SUCCS {{259 0 0 0-13119 {}}} CYCLES {}}
set a(0-13119) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2047 LOC {34 1.0 35 0.86125 35 0.86125 35 0.86125} PREDS {{259 0 0 0-13118 {}} {130 0 0 0-11119 {}}} SUCCS {{259 0 0 0-13120 {}}} CYCLES {}}
set a(0-13120) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2048 LOC {34 1.0 35 0.86125 35 0.86125 35 0.86125} PREDS {{259 0 0 0-13119 {}} {130 0 0 0-11119 {}}} SUCCS {{259 0 0 0-13121 {}}} CYCLES {}}
set a(0-13121) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,15,0,15) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.11 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2049 LOC {35 0.1275 35 0.86125 35 0.86125 35 0.999999875 35 0.999999875} PREDS {{259 0 0 0-13120 {}} {258 0 0 0-13117 {}} {130 0 0 0-11119 {}}} SUCCS {{259 0 0 0-13122 {}}} CYCLES {}}
set a(0-13122) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2050 LOC {35 0.26625 35 1.0 35 1.0 35 1.0} PREDS {{259 0 0 0-13121 {}} {130 0 0 0-11119 {}}} SUCCS {{259 0 0 0-13123 {}}} CYCLES {}}
set a(0-13123) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2051 LOC {35 0.26625 35 1.0 35 1.0 35 1.0} PREDS {{259 0 0 0-13122 {}} {130 0 0 0-11119 {}}} SUCCS {{259 0 0 0-13124 {}}} CYCLES {}}
set a(0-13124) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11087 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2052 LOC {35 0.26625 35 1.0 35 1.0 35 1.0 35 1.0} PREDS {{772 0 0 0-13124 {}} {259 0 0 0-13123 {}} {130 0 0 0-11119 {}} {256 0 0 0-11131 {}}} SUCCS {{774 0 0 0-11131 {}} {772 0 0 0-13124 {}}} CYCLES {}}
set a(0-11087) {CHI {0-11131 0-11132 0-11133 0-11134 0-11135 0-11136 0-11137 0-11138 0-11139 0-11140 0-11141 0-11142 0-11143 0-11144 0-11088 0-11191 0-11192 0-11193 0-11194 0-11195 0-11196 0-11197 0-11198 0-11199 0-11200 0-11201 0-11202 0-11203 0-11204 0-11205 0-11206 0-11207 0-11208 0-11089 0-11250 0-11251 0-11252 0-11253 0-11254 0-11255 0-11256 0-11257 0-11258 0-11259 0-11260 0-11261 0-11262 0-11263 0-11264 0-11265 0-11266 0-11267 0-11268 0-11269 0-11090 0-11317 0-11318 0-11319 0-11320 0-11321 0-11322 0-11323 0-11324 0-11325 0-11326 0-11327 0-11328 0-11329 0-11330 0-11331 0-11332 0-11333 0-11091 0-11375 0-11376 0-11377 0-11378 0-11379 0-11380 0-11381 0-11382 0-11383 0-11384 0-11385 0-11386 0-11387 0-11388 0-11389 0-11390 0-11391 0-11392 0-11393 0-11394 0-11092 0-11442 0-11443 0-11444 0-11445 0-11446 0-11447 0-11448 0-11449 0-11450 0-11451 0-11452 0-11453 0-11454 0-11455 0-11456 0-11457 0-11458 0-11093 0-11500 0-11501 0-11502 0-11503 0-11504 0-11505 0-11506 0-11507 0-11508 0-11509 0-11510 0-11511 0-11512 0-11513 0-11514 0-11515 0-11516 0-11517 0-11518 0-11094 0-11566 0-11567 0-11568 0-11569 0-11570 0-11571 0-11572 0-11573 0-11574 0-11575 0-11576 0-11577 0-11578 0-11579 0-11580 0-11581 0-11582 0-11095 0-11624 0-11625 0-11626 0-11627 0-11628 0-11629 0-11630 0-11631 0-11632 0-11633 0-11634 0-11635 0-11636 0-11637 0-11638 0-11639 0-11640 0-11641 0-11642 0-11643 0-11096 0-11691 0-11692 0-11693 0-11694 0-11695 0-11696 0-11697 0-11698 0-11699 0-11700 0-11701 0-11702 0-11703 0-11704 0-11705 0-11706 0-11707 0-11097 0-11749 0-11750 0-11751 0-11752 0-11753 0-11754 0-11755 0-11756 0-11757 0-11758 0-11759 0-11760 0-11761 0-11762 0-11763 0-11764 0-11765 0-11766 0-11767 0-11098 0-11815 0-11816 0-11817 0-11818 0-11819 0-11820 0-11821 0-11822 0-11823 0-11824 0-11825 0-11826 0-11827 0-11828 0-11829 0-11830 0-11831 0-11099 0-11873 0-11874 0-11875 0-11876 0-11877 0-11878 0-11879 0-11880 0-11881 0-11882 0-11883 0-11884 0-11885 0-11886 0-11887 0-11888 0-11889 0-11890 0-11891 0-11100 0-11939 0-11940 0-11941 0-11942 0-11943 0-11944 0-11945 0-11946 0-11947 0-11948 0-11949 0-11950 0-11951 0-11952 0-11953 0-11954 0-11955 0-11101 0-11997 0-11998 0-11999 0-12000 0-12001 0-12002 0-12003 0-12004 0-12005 0-12006 0-12007 0-12008 0-12009 0-12010 0-12011 0-12012 0-12013 0-12014 0-12015 0-11102 0-12063 0-12064 0-12065 0-12066 0-12067 0-12068 0-12069 0-12070 0-12071 0-12072 0-12073 0-12074 0-12075 0-12076 0-12077 0-12078 0-12079 0-11103 0-12121 0-12122 0-12123 0-12124 0-12125 0-12126 0-12127 0-12128 0-12129 0-12130 0-12131 0-12132 0-12133 0-12134 0-12135 0-12136 0-12137 0-12138 0-12139 0-12140 0-11104 0-12188 0-12189 0-12190 0-12191 0-12192 0-12193 0-12194 0-12195 0-12196 0-12197 0-12198 0-12199 0-12200 0-12201 0-12202 0-12203 0-12204 0-11105 0-12246 0-12247 0-12248 0-12249 0-12250 0-12251 0-12252 0-12253 0-12254 0-12255 0-12256 0-12257 0-12258 0-12259 0-12260 0-12261 0-12262 0-12263 0-12264 0-11106 0-12312 0-12313 0-12314 0-12315 0-12316 0-12317 0-12318 0-12319 0-12320 0-12321 0-12322 0-12323 0-12324 0-12325 0-12326 0-12327 0-12328 0-11107 0-12370 0-12371 0-12372 0-12373 0-12374 0-12375 0-12376 0-12377 0-12378 0-12379 0-12380 0-12381 0-12382 0-12383 0-12384 0-12385 0-12386 0-12387 0-12388 0-11108 0-12436 0-12437 0-12438 0-12439 0-12440 0-12441 0-12442 0-12443 0-12444 0-12445 0-12446 0-12447 0-12448 0-12449 0-12450 0-12451 0-12452 0-11109 0-12494 0-12495 0-12496 0-12497 0-12498 0-12499 0-12500 0-12501 0-12502 0-12503 0-12504 0-12505 0-12506 0-12507 0-12508 0-12509 0-12510 0-12511 0-12512 0-11110 0-12560 0-12561 0-12562 0-12563 0-12564 0-12565 0-12566 0-12567 0-12568 0-12569 0-12570 0-12571 0-12572 0-12573 0-12574 0-12575 0-12576 0-11111 0-12618 0-12619 0-12620 0-12621 0-12622 0-12623 0-12624 0-12625 0-12626 0-12627 0-12628 0-12629 0-12630 0-12631 0-12632 0-12633 0-12634 0-12635 0-12636 0-11112 0-12684 0-12685 0-12686 0-12687 0-12688 0-12689 0-12690 0-12691 0-12692 0-12693 0-12694 0-12695 0-12696 0-12697 0-12698 0-12699 0-12700 0-11113 0-12742 0-12743 0-12744 0-12745 0-12746 0-12747 0-12748 0-12749 0-12750 0-12751 0-12752 0-12753 0-12754 0-12755 0-12756 0-12757 0-12758 0-12759 0-12760 0-11114 0-12808 0-12809 0-12810 0-12811 0-12812 0-12813 0-12814 0-12815 0-12816 0-12817 0-12818 0-12819 0-12820 0-12821 0-12822 0-12823 0-12824 0-11115 0-12866 0-12867 0-12868 0-12869 0-12870 0-12871 0-12872 0-12873 0-12874 0-12875 0-12876 0-12877 0-12878 0-12879 0-12880 0-12881 0-12882 0-12883 0-12884 0-11116 0-12932 0-12933 0-12934 0-12935 0-12936 0-12937 0-12938 0-12939 0-12940 0-12941 0-12942 0-12943 0-12944 0-12945 0-12946 0-12947 0-12948 0-11117 0-12990 0-12991 0-12992 0-12993 0-12994 0-12995 0-12996 0-12997 0-12998 0-12999 0-13000 0-13001 0-13002 0-13003 0-13004 0-13005 0-13006 0-13007 0-13008 0-11118 0-13056 0-13057 0-13058 0-13059 0-13060 0-13061 0-13062 0-13063 0-13064 0-13065 0-13066 0-13067 0-13068 0-13069 0-13070 0-13071 0-11119 0-13113 0-13114 0-13115 0-13116 0-13117 0-13118 0-13119 0-13120 0-13121 0-13122 0-13123 0-13124} ITERATIONS 513 RESET_LATENCY {0 ?} CSTEPS 35 UNROLL 32 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2089962 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 17955 TOTAL_CYCLES_IN 251370 TOTAL_CYCLES_UNDER 1838592 TOTAL_CYCLES 2089962 NAME COMP_LOOP TYPE LOOP DELAY {20899630.00 ns} PAR 0-11086 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2053 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-11130 {}} {258 0 0 0-11129 {}} {258 0 0 0-11128 {}} {130 0 0 0-11127 {}} {774 0 0 0-13133 {}}} SUCCS {{772 0 0 0-11129 {}} {772 0 0 0-11130 {}} {131 0 0 0-13125 {}} {130 0 0 0-13126 {}} {130 0 0 0-13127 {}} {130 0 0 0-13128 {}} {130 0 0 0-13129 {}} {130 0 0 0-13130 {}} {130 0 0 0-13131 {}} {130 0 0 0-13132 {}} {256 0 0 0-13133 {}}} CYCLES {}}
set a(0-13125) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-11086 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2054 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-11087 {}} {774 0 0 0-13133 {}}} SUCCS {{259 0 0 0-13126 {}} {130 0 0 0-13132 {}} {256 0 0 0-13133 {}}} CYCLES {}}
set a(0-13126) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-11086 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2055 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-13125 {}} {130 0 0 0-11087 {}}} SUCCS {{259 0 0 0-13127 {}} {130 0 0 0-13132 {}} {258 0 0 0-13133 {}}} CYCLES {}}
set a(0-13127) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-11086 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2056 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-13126 {}} {130 0 0 0-11087 {}}} SUCCS {{259 0 0 0-13128 {}} {130 0 0 0-13132 {}}} CYCLES {}}
set a(0-13128) {AREA_SCORE {} NAME STAGE_LOOP:i:conc TYPE CONCATENATE PAR 0-11086 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2057 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-13127 {}} {130 0 0 0-11087 {}}} SUCCS {{259 0 0 0-13129 {}} {130 0 0 0-13132 {}}} CYCLES {}}
set a(0-13129) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-11086 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2058 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-13128 {}} {130 0 0 0-11087 {}}} SUCCS {{259 0 0 0-13130 {}} {130 0 0 0-13132 {}}} CYCLES {}}
set a(0-13130) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-11086 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2059 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-13129 {}} {130 0 0 0-11087 {}}} SUCCS {{259 0 0 0-13131 {}} {130 0 0 0-13132 {}}} CYCLES {}}
set a(0-13131) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-11086 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2060 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-13130 {}} {130 0 0 0-11087 {}}} SUCCS {{259 0 0 0-13132 {}}} CYCLES {}}
set a(0-13132) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-11086 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2061 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-13131 {}} {130 0 0 0-13130 {}} {130 0 0 0-13129 {}} {130 0 0 0-13128 {}} {130 0 0 0-13127 {}} {130 0 0 0-13126 {}} {130 0 0 0-13125 {}} {130 0 0 0-11087 {}}} SUCCS {{129 0 0 0-13133 {}}} CYCLES {}}
set a(0-13133) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-11086 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-13133 {}} {129 0 0 0-13132 {}} {258 0 0 0-13126 {}} {256 0 0 0-13125 {}} {256 0 0 0-11087 {}} {256 0 0 0-11127 {}}} SUCCS {{774 0 0 0-11127 {}} {774 0 0 0-11087 {}} {774 0 0 0-13125 {}} {772 0 0 0-13133 {}}} CYCLES {}}
set a(0-11086) {CHI {0-11127 0-11128 0-11129 0-11130 0-11087 0-13125 0-13126 0-13127 0-13128 0-13129 0-13130 0-13131 0-13132 0-13133} ITERATIONS 14 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2089990 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 28 TOTAL_CYCLES_IN 28 TOTAL_CYCLES_UNDER 2089962 TOTAL_CYCLES 2089990 NAME STAGE_LOOP TYPE LOOP DELAY {20899910.00 ns} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2062 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-11126 {}} {130 0 0 0-11125 {}} {130 0 0 0-11124 {}} {130 0 0 0-11122 {}} {130 0 0 0-11121 {}} {258 0 0 0-11120 {}}} SUCCS {{772 0 0 0-11126 {}} {131 0 0 0-13134 {}} {130 0 0 0-13135 {}} {130 0 0 0-13136 {}} {130 0 0 0-13137 {}} {130 0 0 0-13138 {}} {130 0 0 0-13139 {}} {130 0 0 0-13140 {}} {130 0 0 0-13141 {}} {130 0 0 0-13142 {}} {130 0 0 0-13143 {}} {130 0 0 0-13144 {}} {130 0 0 0-13145 {}} {130 0 0 0-13146 {}} {130 0 0 0-13147 {}} {130 0 0 0-13148 {}} {130 0 0 0-13149 {}} {130 0 0 0-13150 {}} {130 0 0 0-13151 {}}} CYCLES {}}
set a(0-13134) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2063 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-11086 {}} {130 0 0 0-11125 {}}} SUCCS {} CYCLES {}}
set a(0-13135) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2064 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-11086 {}} {130 0 0 0-11125 {}}} SUCCS {{66 0 0 0-13138 {}} {66 0 0 0-13141 {}} {66 0 0 0-13144 {}} {66 0 0 0-13147 {}} {66 0 0 0-13150 {}}} CYCLES {}}
set a(0-13136) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2065 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-11086 {}} {146 0 0 0-11125 {}}} SUCCS {} CYCLES {}}
set a(0-13137) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2066 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-11086 {}} {128 0 0 0-13138 {}}} SUCCS {{259 0 0 0-13138 {}}} CYCLES {}}
set a(0-13138) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2067 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-13138 {}} {259 0 0 0-13137 {}} {66 0 0 0-13135 {}} {130 0 0 0-11086 {}} {66 0 0 0-11123 {}}} SUCCS {{128 0 0 0-13137 {}} {772 0 0 0-13138 {}} {259 0 0 0-13139 {}}} CYCLES {}}
set a(0-13139) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2068 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-13138 {}} {130 0 0 0-11086 {}}} SUCCS {} CYCLES {}}
set a(0-13140) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2069 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-11086 {}} {128 0 0 0-13141 {}}} SUCCS {{259 0 0 0-13141 {}}} CYCLES {}}
set a(0-13141) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2070 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-13141 {}} {259 0 0 0-13140 {}} {66 0 0 0-13135 {}} {130 0 0 0-11086 {}} {66 0 0 0-11123 {}}} SUCCS {{128 0 0 0-13140 {}} {772 0 0 0-13141 {}} {259 0 0 0-13142 {}}} CYCLES {}}
set a(0-13142) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2071 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-13141 {}} {130 0 0 0-11086 {}}} SUCCS {} CYCLES {}}
set a(0-13143) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2072 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-11086 {}} {128 0 0 0-13144 {}}} SUCCS {{259 0 0 0-13144 {}}} CYCLES {}}
set a(0-13144) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2073 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-13144 {}} {259 0 0 0-13143 {}} {66 0 0 0-13135 {}} {130 0 0 0-11086 {}} {66 0 0 0-11123 {}} {256 0 0 0-11121 {}}} SUCCS {{774 0 0 0-11121 {}} {128 0 0 0-13143 {}} {772 0 0 0-13144 {}} {259 0 0 0-13145 {}}} CYCLES {}}
set a(0-13145) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2074 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-13144 {}} {130 0 0 0-11086 {}}} SUCCS {} CYCLES {}}
set a(0-13146) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2075 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-11086 {}} {128 0 0 0-13147 {}}} SUCCS {{259 0 0 0-13147 {}}} CYCLES {}}
set a(0-13147) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2076 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-13147 {}} {259 0 0 0-13146 {}} {66 0 0 0-13135 {}} {130 0 0 0-11086 {}} {66 0 0 0-11123 {}} {256 0 0 0-11120 {}}} SUCCS {{774 0 0 0-11120 {}} {128 0 0 0-13146 {}} {772 0 0 0-13147 {}} {259 0 0 0-13148 {}}} CYCLES {}}
set a(0-13148) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2077 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-13147 {}} {130 0 0 0-11086 {}}} SUCCS {} CYCLES {}}
set a(0-13149) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2078 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-11086 {}} {128 0 0 0-13150 {}}} SUCCS {{259 0 0 0-13150 {}}} CYCLES {}}
set a(0-13150) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2079 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-13150 {}} {259 0 0 0-13149 {}} {66 0 0 0-13135 {}} {130 0 0 0-11086 {}} {66 0 0 0-11123 {}}} SUCCS {{128 0 0 0-13149 {}} {772 0 0 0-13150 {}} {259 0 0 0-13151 {}}} CYCLES {}}
set a(0-13151) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-11085 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2080 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-13150 {}} {130 0 0 0-11086 {}}} SUCCS {} CYCLES {}}
set a(0-11085) {CHI {0-11120 0-11121 0-11122 0-11123 0-11124 0-11125 0-11126 0-11086 0-13134 0-13135 0-13136 0-13137 0-13138 0-13139 0-13140 0-13141 0-13142 0-13143 0-13144 0-13145 0-13146 0-13147 0-13148 0-13149 0-13150 0-13151} ITERATIONS Infinite LATENCY {2089987 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2089993 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 2089990 TOTAL_CYCLES 2089993 NAME main TYPE LOOP DELAY {20899940.00 ns} PAR 0-11084 XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2081 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-11084) {CHI 0-11085 ITERATIONS Infinite LATENCY {2089987 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2089993 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 2089993 TOTAL_CYCLES 2089993 NAME core:rlp TYPE LOOP DELAY {20899940.00 ns} PAR {} XREFS 3d36961b-99a9-4779-9916-2db8ad7f8423-2082 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-11084-TOTALCYCLES) {2089993}
set a(0-11084-QMOD) {ccs_in(14,32) 0-11120 ccs_in(15,32) 0-11121 ccs_sync_in_wait(12) 0-11123 mgc_shift_l(1,0,4,15) {0-11128 0-12131} mgc_add(4,0,1,1,4) {0-11135 0-13126} mgc_shift_l(1,0,4,14) {0-11136 0-11201 0-11260 0-11385 0-11634} mgc_mul(10,0,10,0,10) 0-11139 BLOCK_1R1W_RBW_rport(16,14,32,16384,16384,32,1) {0-11141 0-11206 0-11266 0-11331 0-11391 0-11456 0-11515 0-11580 0-11640 0-11705 0-11764 0-11829 0-11888 0-11953 0-12012 0-12077 0-12137 0-12202 0-12261 0-12326 0-12385 0-12450 0-12509 0-12574 0-12633 0-12698 0-12757 0-12822 0-12881 0-12946 0-13005 0-13069} BLOCK_1R1W_RBW_rport(17,14,32,16384,16384,32,1) {0-11143 0-11207 0-11268 0-11332 0-11393 0-11457 0-11517 0-11581 0-11642 0-11706 0-11766 0-11830 0-11890 0-11954 0-12014 0-12078 0-12139 0-12203 0-12263 0-12327 0-12387 0-12451 0-12511 0-12575 0-12635 0-12699 0-12759 0-12823 0-12883 0-12947 0-13007 0-13070} mgc_add(9,0,9,0,9) 0-11149 BLOCK_1R1W_RBW_rwport(13,14,32,16384,16384,32,1) {0-11153 0-11162 0-11171 0-11184 0-11215 0-11224 0-11230 0-11243 0-11279 0-11288 0-11297 0-11310 0-11340 0-11349 0-11355 0-11368 0-11404 0-11413 0-11422 0-11435 0-11465 0-11474 0-11480 0-11493 0-11528 0-11537 0-11546 0-11559 0-11589 0-11598 0-11604 0-11617 0-11653 0-11662 0-11671 0-11684 0-11714 0-11723 0-11729 0-11742 0-11777 0-11786 0-11795 0-11808 0-11838 0-11847 0-11853 0-11866 0-11901 0-11910 0-11919 0-11932 0-11962 0-11971 0-11977 0-11990 0-12025 0-12034 0-12043 0-12056 0-12086 0-12095 0-12101 0-12114 0-12150 0-12159 0-12168 0-12181 0-12211 0-12220 0-12226 0-12239 0-12274 0-12283 0-12292 0-12305 0-12335 0-12344 0-12350 0-12363 0-12398 0-12407 0-12416 0-12429 0-12459 0-12468 0-12474 0-12487 0-12522 0-12531 0-12540 0-12553 0-12583 0-12592 0-12598 0-12611 0-12646 0-12655 0-12664 0-12677 0-12707 0-12716 0-12722 0-12735 0-12770 0-12779 0-12788 0-12801 0-12831 0-12840 0-12846 0-12859 0-12894 0-12903 0-12912 0-12925 0-12955 0-12964 0-12970 0-12983 0-13018 0-13027 0-13036 0-13049 0-13078 0-13087 0-13093 0-13106} mgc_add(14,0,14,0,14) {0-11158 0-11161 0-11214 0-11220 0-11223 0-11284 0-11287 0-11339 0-11345 0-11348 0-11409 0-11412 0-11464 0-11470 0-11473 0-11533 0-11536 0-11588 0-11594 0-11597 0-11658 0-11661 0-11713 0-11719 0-11722 0-11782 0-11785 0-11837 0-11843 0-11846 0-11906 0-11909 0-11961 0-11967 0-11970 0-12030 0-12033 0-12085 0-12091 0-12094 0-12155 0-12158 0-12210 0-12216 0-12219 0-12279 0-12282 0-12334 0-12340 0-12343 0-12403 0-12406 0-12458 0-12464 0-12467 0-12527 0-12530 0-12582 0-12588 0-12591 0-12651 0-12654 0-12706 0-12712 0-12715 0-12775 0-12778 0-12830 0-12836 0-12839 0-12899 0-12902 0-12954 0-12960 0-12963 0-13023 0-13026 0-13077 0-13083 0-13086} mgc_add(32,0,32,0,32) {0-11163 0-11173 0-11225 0-11232 0-11289 0-11299 0-11350 0-11357 0-11414 0-11424 0-11475 0-11482 0-11538 0-11548 0-11599 0-11606 0-11663 0-11673 0-11724 0-11731 0-11787 0-11797 0-11848 0-11855 0-11911 0-11921 0-11972 0-11979 0-12035 0-12045 0-12096 0-12103 0-12160 0-12170 0-12221 0-12228 0-12284 0-12294 0-12345 0-12352 0-12408 0-12418 0-12469 0-12476 0-12532 0-12542 0-12593 0-12600 0-12656 0-12666 0-12717 0-12724 0-12780 0-12790 0-12841 0-12848 0-12904 0-12914 0-12965 0-12972 0-13028 0-13038 0-13088 0-13095} modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() {0-11166 0-11228 0-11292 0-11353 0-11417 0-11478 0-11541 0-11602 0-11666 0-11727 0-11790 0-11851 0-11914 0-11975 0-12038 0-12099 0-12163 0-12224 0-12287 0-12348 0-12411 0-12472 0-12535 0-12596 0-12659 0-12720 0-12783 0-12844 0-12907 0-12968 0-13031 0-13091} modulo_sub_221cc38820a0941d4772a0cf032267436375() {0-11176 0-11235 0-11302 0-11360 0-11427 0-11485 0-11551 0-11609 0-11676 0-11734 0-11800 0-11858 0-11924 0-11982 0-12048 0-12106 0-12173 0-12231 0-12297 0-12355 0-12421 0-12479 0-12545 0-12603 0-12669 0-12727 0-12793 0-12851 0-12917 0-12975 0-13041 0-13098} mult_a1e233277d0d5c0cfe721a9995382bef70e4() {0-11182 0-11241 0-11308 0-11366 0-11433 0-11491 0-11557 0-11615 0-11682 0-11740 0-11806 0-11864 0-11930 0-11988 0-12054 0-12112 0-12179 0-12237 0-12303 0-12361 0-12427 0-12485 0-12551 0-12609 0-12675 0-12733 0-12799 0-12857 0-12923 0-12981 0-13047 0-13104} mgc_add(15,0,14,0,15) {0-11187 0-11197 0-11246 0-11256 0-11313 0-11371 0-11381 0-11438 0-11448 0-11496 0-11506 0-11562 0-11620 0-11630 0-11687 0-11697 0-11745 0-11755 0-11811 0-11869 0-11879 0-11935 0-11945 0-11993 0-12003 0-12059 0-12117 0-12127 0-12184 0-12194 0-12242 0-12252 0-12308 0-12366 0-12376 0-12432 0-12442 0-12490 0-12500 0-12556 0-12614 0-12624 0-12680 0-12690 0-12738 0-12748 0-12804 0-12862 0-12872 0-12928 0-12938 0-12986 0-12996 0-13052 0-13109} mgc_mul(14,0,14,0,14) {0-11205 0-11264 0-11330 0-11389 0-11455 0-11513 0-11579 0-11638 0-11704 0-11762 0-11828 0-11886 0-11952 0-12010 0-12076 0-12135 0-12201 0-12259 0-12325 0-12383 0-12449 0-12507 0-12573 0-12631 0-12697 0-12755 0-12821 0-12879 0-12945 0-13003 0-13068} mgc_add(13,0,13,0,13) {0-11275 0-11323 0-11524 0-11773 0-11821 0-12021 0-12270 0-12318 0-12518 0-12766 0-12814 0-13014} mgc_add(12,0,12,0,12) {0-11400 0-11572 0-11897 0-12394 0-12566 0-12890} mgc_add(11,0,11,0,11) {0-11649 0-12069 0-12642} mgc_add(10,0,10,0,10) {0-12146 0-13061} mgc_add(9,0,2,1,10) 0-13115 mgc_add(15,0,15,0,15) 0-13121 mgc_add(5,0,2,1,5) 0-13129 ccs_sync_out_wait(18) 0-13135 mgc_io_sync(0) {0-13138 0-13141 0-13144 0-13147 0-13150}}
set a(0-11084-PROC_NAME) {core}
set a(0-11084-HIER_NAME) {/inPlaceNTT_DIF_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-11084}

