

Implementation tool: Xilinx Vivado v.2024.2
Project:             image_kernel
Solution:            hls
Device target:       xc7z020-clg400-3
Report date:         Wed Feb 26 23:29:14 -0600 2025

#=== Post-Implementation Resource usage ===
SLICE:         5203
LUT:          11365
FF:           14834
DSP:             79
BRAM:            43
URAM:             0
LATCH:            0
SRL:           1365
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      7.958
CP achieved post-implementation: 9.058
Timing met
