2022-06-30T16:24:33.76602100255-16:24:33 **** Incremental Build of configuration Emulation-HW for project matmul_kernels ****
000-make -j8 all 
000-/tools/Xilinx/Vitis/2021.2/bin/v++ --target hw_emu --compile -I"../src" --config matmul-compile.cfg -o"build/matmul.xo" "../src/krnl_matrixmul.cpp"
000/matmul_kernels/Emulation-HW0-1-1v++ 60-1603: The supplied option 'hls.max_memory_ports' is deprecated. The supplied option is replaced by an alternative feature controlled by option ''hls.pre_tcl''. Create a TCL file with a vitis_hls TCL command 'config_interface -m_axi_auto_max_ports=1'. Specify the TCL file using '--hls.pre_tcl'.1-WARNING: [v++ 60-1603] The supplied option 'hls.max_memory_ports' is deprecated. The supplied option is replaced by an alternative feature controlled by option ''hls.pre_tcl''. Create a TCL file with a vitis_hls TCL command 'config_interface -m_axi_auto_max_ports=1'. Specify the TCL file using '--hls.pre_tcl'.
000/matmul_kernels/Emulation-HW0-1-1v++ 60-1603: The supplied option 'hls.memory_port_data_width' is deprecated. The supplied option is replaced by an alternative feature controlled by option ''hls.pre_tcl''. Create a TCL file with vitis_hls TCL commands 'config_interface -m_axi_min_bitwidth <width>'  and 'config_interface -m_axi_max_bitwidth <width>'. Specify the TCL file using '--hls.pre_tcl'.1-WARNING: [v++ 60-1603] The supplied option 'hls.memory_port_data_width' is deprecated. The supplied option is replaced by an alternative feature controlled by option ''hls.pre_tcl''. Create a TCL file with vitis_hls TCL commands 'config_interface -m_axi_min_bitwidth <width>'  and 'config_interface -m_axi_max_bitwidth <width>'. Specify the TCL file using '--hls.pre_tcl'.
000-Option Map File Used: '/tools/Xilinx/Vitis/2021.2/data/vitis/vpp/optMap.xml'
000-
000-****** v++ v2021.2 (64-bit)
000-  **** SW Build 3363252 on 2021-10-14-04:41:01
000-    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
000-
000-INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
000-	Reports: /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/Emulation-HW/build/reports/matmul
000-	Log files: /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/Emulation-HW/build/logs/matmul
000-Running Dispatch Server on port: 37531
000-INFO: [v++ 60-1548] Creating build summary session with primary output /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/Emulation-HW/build/matmul.xo.compile_summary, at Thu Jun 30 16:24:48 2022
000-INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Jun 30 16:24:48 2022
000-INFO: [v++ 60-895]   Target platform: /tools/Xilinx/Vitis/2021.2/platforms/xilinx_zc706_base_202120_1/xilinx_zc706_base_202120_1.xpfm
000-INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/tools/Xilinx/Vitis/2021.2/platforms/xilinx_zc706_base_202120_1/hw/hw.xsa'
000-INFO: [v++ 60-585] Compiling for hardware emulation target
000-INFO: [v++ 60-423]   Target device: xilinx_zc706_base_202120_1
000-INFO: [v++ 60-242] Creating kernel: 'matmul'
000/matmul_kernels/Emulation-HW0-1-1v++ 60-2440: The option 'hls.max_memory_ports' is being deprecated. Please Create a TCL file with vitis_hls TCL command 'config_interface -m_axi_auto_max_ports=1'. Specify the TCL file using '--hls.pre_tcl' option1-WARNING: [v++ 60-2440] The option 'hls.max_memory_ports' is being deprecated. Please Create a TCL file with vitis_hls TCL command 'config_interface -m_axi_auto_max_ports=1'. Specify the TCL file using '--hls.pre_tcl' option
000/matmul_kernels/Emulation-HW0-1-1v++ 60-2440: The option 'hls.memory_port_data_width' is being deprecated. Please Create a TCL file with vitis_hls TCL command 'config_interface -m_axi_min_bitwidth <width>' and 'config_interface -m_axi_max_bitwidth <width>'. Specify the TCL file using '--hls.pre_tcl' option1-WARNING: [v++ 60-2440] The option 'hls.memory_port_data_width' is being deprecated. Please Create a TCL file with vitis_hls TCL command 'config_interface -m_axi_min_bitwidth <width>' and 'config_interface -m_axi_max_bitwidth <width>'. Specify the TCL file using '--hls.pre_tcl' option
000-
000-===>The following messages were generated while  performing high-level synthesis for kernel: matmul Log file: /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/Emulation-HW/build/matmul/matmul/vitis_hls.log :
000-INFO: [v++ 204-61] Pipelining loop 'readA'.
000-INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'readA'
000-INFO: [v++ 204-61] Pipelining loop 'readB'.
000-INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'readB'
000-INFO: [v++ 204-61] Pipelining loop 'nopart1_nopart2'.
000/matmul_kernels/Emulation-HW0-1-1v++ 200-885: The II Violation in module 'matmul_Pipeline_nopart1_nopart2' (loop 'nopart1_nopart2'): Unable to schedule 'load' operation ('B_V_load_16') on array 'B_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'B_V'.1-WARNING: [v++ 200-885] The II Violation in module 'matmul_Pipeline_nopart1_nopart2' (loop 'nopart1_nopart2'): Unable to schedule 'load' operation ('B_V_load_16') on array 'B_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'B_V'.
000-Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
000/matmul_kernels/Emulation-HW0-1-1v++ 200-885] The II Violation in module 'matmul_Pipeline_nopart1_nopart2' (loop 'nopart1_nopart2'): Unable to schedule 'store' operation ('C_V_addr_3_write_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[3: ' on array 'C_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C_V'.1-WARNING: [v++ 200-885] The II Violation in module 'matmul_Pipeline_nopart1_nopart2' (loop 'nopart1_nopart2'): Unable to schedule 'store' operation ('C_V_addr_3_write_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[3]' on array 'C_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C_V'.
000-Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
000/matmul_kernels/Emulation-HW0-1-1v++ 200-885] The II Violation in module 'matmul_Pipeline_nopart1_nopart2' (loop 'nopart1_nopart2'): Unable to schedule 'store' operation ('C_V_addr_5_write_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[5: ' on array 'C_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C_V'.1-WARNING: [v++ 200-885] The II Violation in module 'matmul_Pipeline_nopart1_nopart2' (loop 'nopart1_nopart2'): Unable to schedule 'store' operation ('C_V_addr_5_write_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[5]' on array 'C_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C_V'.
000-Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
000/matmul_kernels/Emulation-HW0-1-1v++ 200-885] The II Violation in module 'matmul_Pipeline_nopart1_nopart2' (loop 'nopart1_nopart2'): Unable to schedule 'store' operation ('C_V_addr_7_write_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[7: ' on array 'C_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'C_V'.1-WARNING: [v++ 200-885] The II Violation in module 'matmul_Pipeline_nopart1_nopart2' (loop 'nopart1_nopart2'): Unable to schedule 'store' operation ('C_V_addr_7_write_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[7]' on array 'C_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'C_V'.
000-Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
000/matmul_kernels/Emulation-HW0-1-1v++ 200-885] The II Violation in module 'matmul_Pipeline_nopart1_nopart2' (loop 'nopart1_nopart2'): Unable to schedule 'store' operation ('C_V_addr_21_write_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[21: ' on array 'C_V' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'C_V'.1-WARNING: [v++ 200-885] The II Violation in module 'matmul_Pipeline_nopart1_nopart2' (loop 'nopart1_nopart2'): Unable to schedule 'store' operation ('C_V_addr_21_write_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[21]' on array 'C_V' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'C_V'.
000-Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
000/matmul_kernels/Emulation-HW0-1-1v++ 200-885] The II Violation in module 'matmul_Pipeline_nopart1_nopart2' (loop 'nopart1_nopart2'): Unable to schedule 'store' operation ('C_V_addr_29_write_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[29: ' on array 'C_V' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'C_V'.1-WARNING: [v++ 200-885] The II Violation in module 'matmul_Pipeline_nopart1_nopart2' (loop 'nopart1_nopart2'): Unable to schedule 'store' operation ('C_V_addr_29_write_ln82', /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[29]' on array 'C_V' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'C_V'.
000-Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html
000-INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 20, loop 'nopart1_nopart2'
000-INFO: [v++ 204-61] Pipelining loop 'writeC'.
000-INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'writeC'
000-INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
000-INFO: [v++ 200-789] **** Estimated Fmax: 136.99 MHz
000-INFO: [v++ 60-594] Finished kernel compilation
000-INFO: [v++ 60-244] Generating system estimate report...
000-INFO: [v++ 60-1092] Generated system estimate report: /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/Emulation-HW/build/reports/matmul/system_estimate_matmul.xtxt
000-INFO: [v++ 60-586] Created build/matmul.xo
000-INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
000-    vitis_analyzer /home/mdu/Desktop/work_repo/work_prj/matmul_kernels/Emulation-HW/build/matmul.xo.compile_summary 
000-INFO: [v++ 60-791] Total elapsed time: 0h 1m 9s
000-INFO: [v++ 60-1653] Closing dispatch client.
00255-
16:25:45 Build Finished (took 1m:12s.92ms)

