###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Sun Mar 19 13:05:31 2023
#  Design:            minimips
#  Command:           ccopt_design
###############################################################
Path 1: MET (2.211 ns) Clock Gating Setup Check with Pin U1_pf_RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U1_pf_RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U1_pf_RC_CG_HIER_INST1/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.203 (P)          0.587 (P)
          Arrival:=          9.660              5.019
 
Clock Gating Setup:-         0.000
    Required Time:=          9.660
     Launch Clock:-          5.019
        Data Path:-          2.431
            Slack:=          2.211
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                                To           
#                                                                                                             Start           
#                                                                                                             Point           
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       3  0.003   0.001       -    4.433  
  clock                                                -      -      -     (net)           3      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   F     BUX16          26  0.005   0.096       -    4.530  
  CTS_50                                               -      -      -     (net)          26      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_cdb_BUF_clock_G0_L2_56/Q  -      A->Q   F     BUX2            2  0.077   0.126       -    4.655  
  U1_pf_RC_CG_HIER_INST1/CTS_9                         -      -      -     (net)           2      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_cdb_BUF_clock_G0_L3_61/Q  -      A->Q   F     BUX1            1  0.086   0.151       -    4.807  
  U1_pf_RC_CG_HIER_INST1/CTS_8                         -      -      -     (net)           1      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_ccd_BUF_clock_G0_L4_57/Q  -      A->Q   F     BUX2            1  0.109   0.212       -    5.019  
  U1_pf_RC_CG_HIER_INST1/CTS_7                         -      -      -     (net)           1      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/enl_reg/Q                     -      D->Q   F     DLLQX1          1  0.214   0.560   1.870    7.450  
  U1_pf_RC_CG_HIER_INST1/enl                           -      -      -     (net)           1      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/g12/B                         -      B      F     AND2X4          1  0.539   0.017       -    7.450  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                              (ns)    (ns)  Given     (ns)  
#                                                                                                               To           
#                                                                                                            Start           
#                                                                                                            Point           
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001      -    9.458  
  clock                                                -      -      -     (net)           3      -       -      -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.088      -    9.546  
  CTS_50                                               -      -      -     (net)          26      -       -      -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_cdb_BUF_clock_G0_L2_56/Q  -      A->Q   R     BUX2            2  0.083   0.114      -    9.660  
  U1_pf_RC_CG_HIER_INST1/CTS_9                         -      -      -     (net)           2      -       -      -        -  
  U1_pf_RC_CG_HIER_INST1/g12/A                         -      A      R     AND2X4          2  0.093   0.001      -    9.660  
#--------------------------------------------------------------------------------------------------------------------------
Path 2: MET (2.429 ns) Clock Gating Setup Check with Pin U2_ei_RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U2_ei_RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST3/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.175 (P)          0.624 (P)
          Arrival:=          9.632              5.056
 
Clock Gating Setup:-         0.000
    Required Time:=          9.632
     Launch Clock:-          5.056
        Data Path:-          2.147
            Slack:=          2.429
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                                To           
#                                                                                                             Start           
#                                                                                                             Point           
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       3  0.003   0.001       -    4.433  
  clock                                                -      -      -     (net)           3      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   F     BUX16          26  0.005   0.099       -    4.532  
  CTS_50                                               -      -      -     (net)          26      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_cdb_BUF_clock_G0_L2_53/Q  -      A->Q   F     BUX6            2  0.077   0.096       -    4.628  
  U2_ei_RC_CG_HIER_INST3/CTS_11                        -      -      -     (net)           2      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_cdb_BUF_clock_G0_L3_59/Q  -      A->Q   F     BUX1            1  0.048   0.104       -    4.732  
  U2_ei_RC_CG_HIER_INST3/CTS_10                        -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_cdb_BUF_clock_G0_L4_53/Q  -      A->Q   F     BUX1            1  0.056   0.112       -    4.844  
  U2_ei_RC_CG_HIER_INST3/CTS_9                         -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_ccd_BUF_clock_G0_L5_5/Q   -      A->Q   F     BUX2            1  0.064   0.212       -    5.056  
  U2_ei_RC_CG_HIER_INST3/CTS_8                         -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/enl_reg/Q                     -      D->Q   F     DLLQX1          1  0.230   0.540   1.606    7.203  
  U2_ei_RC_CG_HIER_INST3/enl                           -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/g12/B                         -      B      F     AND2X4          1  0.508   0.015       -    7.203  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                              (ns)    (ns)  Given     (ns)  
#                                                                                                               To           
#                                                                                                            Start           
#                                                                                                            Point           
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001      -    9.458  
  clock                                                -      -      -     (net)           3      -       -      -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.091      -    9.549  
  CTS_50                                               -      -      -     (net)          26      -       -      -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_cdb_BUF_clock_G0_L2_53/Q  -      A->Q   R     BUX6            2  0.083   0.083      -    9.632  
  U2_ei_RC_CG_HIER_INST3/CTS_11                        -      -      -     (net)           2      -       -      -        -  
  U2_ei_RC_CG_HIER_INST3/g12/A                         -      A      R     AND2X4          2  0.049   0.003      -    9.632  
#--------------------------------------------------------------------------------------------------------------------------
Path 3: MET (2.557 ns) Clock Gating Setup Check with Pin U2_ei_RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U2_ei_RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST2/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.184 (P)          0.652 (P)
          Arrival:=          9.641              5.084
 
Clock Gating Setup:-         0.000
    Required Time:=          9.641
     Launch Clock:-          5.084
        Data Path:-          2.000
            Slack:=          2.557
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                                To           
#                                                                                                             Start           
#                                                                                                             Point           
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       3  0.003   0.001       -    4.433  
  clock                                                -      -      -     (net)           3      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   F     BUX16          26  0.005   0.096       -    4.530  
  CTS_50                                               -      -      -     (net)          26      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_54/Q  -      A->Q   F     BUX1            1  0.077   0.176       -    4.706  
  U2_ei_RC_CG_HIER_INST2/CTS_10                        -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L3_60/Q  -      A->Q   F     BUX0            1  0.152   0.193       -    4.899  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccd_BUF_clock_G0_L4_54/Q  -      A->Q   F     BUX2            1  0.124   0.184       -    5.084  
  U2_ei_RC_CG_HIER_INST2/CTS_8                         -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/enl_reg/Q                     -      D->Q   F     DLLQX1          1  0.160   0.522   1.478    7.083  
  U2_ei_RC_CG_HIER_INST2/enl                           -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/B                         -      B      F     AND2X4          1  0.482   0.013       -    7.083  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                              (ns)    (ns)  Given     (ns)  
#                                                                                                               To           
#                                                                                                            Start           
#                                                                                                            Point           
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001      -    9.458  
  clock                                                -      -      -     (net)           3      -       -      -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.088      -    9.546  
  CTS_50                                               -      -      -     (net)          26      -       -      -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_55/Q  -      A->Q   R     BUX1            1  0.083   0.095      -    9.641  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -      -        -  
  U2_ei_RC_CG_HIER_INST2/g12/A                         -      A      R     AND2X4          1  0.060   0.000      -    9.641  
#--------------------------------------------------------------------------------------------------------------------------
Path 4: MET (3.716 ns) Clock Gating Setup Check with Pin U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.189 (P)          0.661 (P)
          Arrival:=          9.646              5.093
 
Clock Gating Setup:-         0.000
    Required Time:=          9.646
     Launch Clock:-          5.093
        Data Path:-          0.838
            Slack:=          3.716
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock  F     (arrival)       3  0.003   0.001    4.433  
  clock                                                       -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                                 -      A->Q   F     BUX16          26  0.005   0.090    4.524  
  CTS_50                                                      -      -      -     (net)          26      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_cdb_BUF_clock_G0_L2_49/Q  -      A->Q   F     BUX1            1  0.076   0.173    4.697  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_10                        -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_cdb_BUF_clock_G0_L3_57/Q  -      A->Q   F     BUX0            1  0.147   0.190    4.887  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_9                         -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_ccd_BUF_clock_G0_L4_48/Q  -      A->Q   F     BUX2            1  0.123   0.206    5.093  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_8                         -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.196   0.838    5.931  
  U4_ex_U1_alu_RC_CG_HIER_INST6/enl                           -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B                         -      B      R     AND2X4          1  1.111   0.020    5.931  
#--------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                       -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                                 -      A->Q   R     BUX16          26  0.005   0.086    9.544  
  CTS_50                                                      -      -      -     (net)          26      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_cdb_BUF_clock_G0_L2_50/Q  -      A->Q   R     BUX1            1  0.083   0.102    9.646  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_11                        -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A                         -      A      R     AND2X4          1  0.072   0.000    9.646  
#--------------------------------------------------------------------------------------------------------------------------
Path 5: MET (3.883 ns) Clock Gating Setup Check with Pin U9_bus_ctrl_RC_CG_HIER_INST42/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U9_bus_ctrl_RC_CG_HIER_INST42/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.188 (P)          0.661 (P)
          Arrival:=          9.645              5.093
 
Clock Gating Setup:-         0.000
    Required Time:=          9.645
     Launch Clock:-          5.093
        Data Path:-          0.669
            Slack:=          3.883
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock  F     (arrival)       3  0.003   0.001    4.433  
  clock                                                       -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                                 -      A->Q   F     BUX16          26  0.005   0.096    4.530  
  CTS_50                                                      -      -      -     (net)          26      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_cdb_BUF_clock_G0_L2_51/Q  -      A->Q   F     BUX1            1  0.077   0.173    4.703  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_10                        -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_cdb_BUF_clock_G0_L3_58/Q  -      A->Q   F     BUX0            1  0.147   0.171    4.873  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_9                         -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_ccd_BUF_clock_G0_L4_50/Q  -      A->Q   F     BUX1            1  0.094   0.220    5.093  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_8                         -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.220   0.669    5.762  
  U9_bus_ctrl_RC_CG_HIER_INST42/enl                           -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/B                         -      B      R     AND2X4          1  0.785   0.010    5.762  
#--------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                       -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                                 -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                                      -      -      -     (net)          26      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_cdb_BUF_clock_G0_L2_52/Q  -      A->Q   R     BUX1            1  0.083   0.099    9.645  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_11                        -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/A                         -      A      R     AND2X4          1  0.067   0.000    9.645  
#--------------------------------------------------------------------------------------------------------------------------
Path 6: MET (3.887 ns) Clock Gating Setup Check with Pin U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.196 (P)          0.509 (P)
          Arrival:=          9.653              4.941
 
Clock Gating Setup:-         0.000
    Required Time:=          9.653
     Launch Clock:-          4.941
        Data Path:-          0.825
            Slack:=          3.887
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock  F     (arrival)       3  0.003   0.001    4.433  
  clock                                                       -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                                 -      A->Q   F     BUX16          26  0.005   0.096    4.529  
  CTS_50                                                      -      -      -     (net)          26      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_cdb_BUF_clock_G0_L2_47/Q  -      A->Q   F     BUX1            1  0.077   0.188    4.718  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_8                         -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_ccd_BUF_clock_G0_L3_56/Q  -      A->Q   F     BUX2            1  0.174   0.224    4.941  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_7                         -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.207   0.825    5.767  
  U4_ex_U1_alu_RC_CG_HIER_INST7/enl                           -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B                         -      B      R     AND2X4          1  1.084   0.018    5.767  
#--------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                       -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                                 -      A->Q   R     BUX16          26  0.005   0.090    9.548  
  CTS_50                                                      -      -      -     (net)          26      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_cdb_BUF_clock_G0_L2_48/Q  -      A->Q   R     BUX1            1  0.083   0.105    9.653  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_9                         -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A                         -      A      R     AND2X4          1  0.076   0.001    9.653  
#--------------------------------------------------------------------------------------------------------------------------
Path 7: MET (3.924 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST31/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.125 (P)          0.672 (P)
          Arrival:=          9.582              5.104
 
Clock Gating Setup:-         0.000
    Required Time:=          9.582
     Launch Clock:-          5.104
        Data Path:-          0.553
            Slack:=          3.924
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          49  0.041   0.118    4.568  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST31/CTS_cdb_BUF_clock_G0_L2_16/Q  -      A->Q   F     BUX0            1  0.108   0.146    4.713  
  U7_banc_RC_CG_HIER_INST31/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST31/CTS_cdb_BUF_clock_G0_L3_20/Q  -      A->Q   F     BUX0            1  0.074   0.146    4.859  
  U7_banc_RC_CG_HIER_INST31/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST31/CTS_ccd_BUF_clock_G0_L4_14/Q  -      A->Q   F     BUX1            1  0.087   0.245    5.104  
  U7_banc_RC_CG_HIER_INST31/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST31/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.265   0.553    5.658  
  U7_banc_RC_CG_HIER_INST31/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST31/g13/B                         -      B      R     AND2X2          1  0.551   0.005    5.658  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q      -      A->Q   R     BUX16          49  0.041   0.107    9.582  
  CTS_49                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST31/g13/A  -      A      R     AND2X2         49  0.118   0.008    9.582  
#-----------------------------------------------------------------------------------------------
Path 8: MET (3.931 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST26/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.124 (P)          0.664 (P)
          Arrival:=          9.582              5.096
 
Clock Gating Setup:-         0.000
    Required Time:=          9.582
     Launch Clock:-          5.096
        Data Path:-          0.555
            Slack:=          3.931
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          49  0.041   0.116    4.566  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST26/CTS_cdb_BUF_clock_G0_L2_21/Q  -      A->Q   F     BUX1            1  0.107   0.140    4.706  
  U7_banc_RC_CG_HIER_INST26/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST26/CTS_cdb_BUF_clock_G0_L3_30/Q  -      A->Q   F     BUX0            1  0.084   0.155    4.861  
  U7_banc_RC_CG_HIER_INST26/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST26/CTS_ccd_BUF_clock_G0_L4_21/Q  -      A->Q   F     BUX1            1  0.095   0.235    5.096  
  U7_banc_RC_CG_HIER_INST26/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST26/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.244   0.555    5.651  
  U7_banc_RC_CG_HIER_INST26/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST26/g13/B                         -      B      R     AND2X2          1  0.563   0.005    5.651  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q      -      A->Q   R     BUX16          49  0.041   0.107    9.582  
  CTS_49                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST26/g13/A  -      A      R     AND2X2         49  0.118   0.008    9.582  
#-----------------------------------------------------------------------------------------------
Path 9: MET (3.955 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST22/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.133 (P)          0.682 (P)
          Arrival:=          9.590              5.115
 
Clock Gating Setup:-         0.000
    Required Time:=          9.590
     Launch Clock:-          5.115
        Data Path:-          0.521
            Slack:=          3.955
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          49  0.041   0.117    4.566  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST22/CTS_cdb_BUF_clock_G0_L2_25/Q  -      A->Q   F     BUX0            1  0.107   0.235    4.801  
  U7_banc_RC_CG_HIER_INST22/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST22/CTS_cdb_BUF_clock_G0_L3_38/Q  -      A->Q   F     BUX1            1  0.210   0.145    4.946  
  U7_banc_RC_CG_HIER_INST22/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST22/CTS_ccd_BUF_clock_G0_L4_27/Q  -      A->Q   F     BUX2            1  0.060   0.168    5.115  
  U7_banc_RC_CG_HIER_INST22/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST22/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.160   0.521    5.635  
  U7_banc_RC_CG_HIER_INST22/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST22/g13/B                         -      B      R     AND2X2          1  0.538   0.005    5.635  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q      -      A->Q   R     BUX16          49  0.041   0.116    9.590  
  CTS_49                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST22/g13/A  -      A      R     AND2X2         49  0.119   0.016    9.590  
#-----------------------------------------------------------------------------------------------
Path 10: MET (3.961 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST21/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST21/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST21/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.127 (P)          0.610 (P)
          Arrival:=          9.584              5.042
 
Clock Gating Setup:-         0.000
    Required Time:=          9.584
     Launch Clock:-          5.042
        Data Path:-          0.582
            Slack:=          3.961
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          49  0.041   0.127    4.577  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST21/CTS_cdb_BUF_clock_G0_L2_26/Q  -      A->Q   F     BUX1            1  0.110   0.201    4.778  
  U7_banc_RC_CG_HIER_INST21/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST21/CTS_ccd_BUF_clock_G0_L3_40/Q  -      A->Q   F     BUX1            1  0.181   0.264    5.042  
  U7_banc_RC_CG_HIER_INST21/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST21/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.256   0.582    5.623  
  U7_banc_RC_CG_HIER_INST21/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST21/g13/B                         -      B      R     AND2X2          1  0.607   0.006    5.623  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q      -      A->Q   R     BUX16          49  0.041   0.110    9.584  
  CTS_49                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST21/g13/A  -      A      R     AND2X2         49  0.118   0.010    9.584  
#-----------------------------------------------------------------------------------------------
Path 11: MET (3.995 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST32/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST32/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST32/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.135 (P)          0.662 (P)
          Arrival:=          9.592              5.094
 
Clock Gating Setup:-         0.000
    Required Time:=          9.592
     Launch Clock:-          5.094
        Data Path:-          0.504
            Slack:=          3.995
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          49  0.041   0.117    4.567  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST32/CTS_cdb_BUF_clock_G0_L2_15/Q  -      A->Q   F     BUX0            1  0.107   0.172    4.739  
  U7_banc_RC_CG_HIER_INST32/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST32/CTS_cdb_BUF_clock_G0_L3_18/Q  -      A->Q   F     BUX0            1  0.111   0.156    4.895  
  U7_banc_RC_CG_HIER_INST32/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST32/CTS_ccd_BUF_clock_G0_L4_13/Q  -      A->Q   F     BUX1            1  0.087   0.199    5.094  
  U7_banc_RC_CG_HIER_INST32/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST32/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.188   0.504    5.598  
  U7_banc_RC_CG_HIER_INST32/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST32/g13/B                         -      B      R     AND2X1          1  0.494   0.004    5.598  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q      -      A->Q   R     BUX16          49  0.041   0.118    9.592  
  CTS_49                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST32/g13/A  -      A      R     AND2X1         49  0.119   0.018    9.592  
#-----------------------------------------------------------------------------------------------
Path 12: MET (3.999 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST38/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.133 (P)          0.672 (P)
          Arrival:=          9.590              5.104
 
Clock Gating Setup:-         0.000
    Required Time:=          9.590
     Launch Clock:-          5.104
        Data Path:-          0.487
            Slack:=          3.999
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                  -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                            -      A->Q   F     BUX16          49  0.041   0.117    4.566  
  CTS_49                                                 -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST38/CTS_cdb_BUF_clock_G0_L2_7/Q  -      A->Q   F     BUX0            1  0.107   0.167    4.733  
  U7_banc_RC_CG_HIER_INST38/CTS_9                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST38/CTS_cdb_BUF_clock_G0_L3_8/Q  -      A->Q   F     BUX0            1  0.104   0.152    4.885  
  U7_banc_RC_CG_HIER_INST38/CTS_8                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST38/CTS_ccd_BUF_clock_G0_L4_5/Q  -      A->Q   F     BUX1            1  0.084   0.219    5.104  
  U7_banc_RC_CG_HIER_INST38/CTS_7                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST38/enl_reg/Q                    -      GN->Q  R     DLLQX1          1  0.222   0.487    5.591  
  U7_banc_RC_CG_HIER_INST38/enl                          -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST38/g13/B                        -      B      R     AND2X1          1  0.448   0.004    5.591  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q      -      A->Q   R     BUX16          49  0.041   0.116    9.590  
  CTS_49                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST38/g13/A  -      A      R     AND2X1         49  0.119   0.016    9.590  
#-----------------------------------------------------------------------------------------------
Path 13: MET (3.999 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST27/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.135 (P)          0.684 (P)
          Arrival:=          9.592              5.116
 
Clock Gating Setup:-         0.000
    Required Time:=          9.592
     Launch Clock:-          5.116
        Data Path:-          0.476
            Slack:=          3.999
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          49  0.041   0.118    4.568  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST27/CTS_cdb_BUF_clock_G0_L2_20/Q  -      A->Q   F     BUX0            1  0.108   0.190    4.757  
  U7_banc_RC_CG_HIER_INST27/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST27/CTS_cdb_BUF_clock_G0_L3_28/Q  -      A->Q   F     BUX0            1  0.138   0.186    4.944  
  U7_banc_RC_CG_HIER_INST27/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST27/CTS_ccd_BUF_clock_G0_L4_19/Q  -      A->Q   F     BUX2            1  0.120   0.173    5.116  
  U7_banc_RC_CG_HIER_INST27/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST27/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.143   0.476    5.593  
  U7_banc_RC_CG_HIER_INST27/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST27/g13/B                         -      B      R     AND2X2          1  0.464   0.004    5.593  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q      -      A->Q   R     BUX16          49  0.041   0.118    9.592  
  CTS_49                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST27/g13/A  -      A      R     AND2X2         49  0.119   0.018    9.592  
#-----------------------------------------------------------------------------------------------
Path 14: MET (4.004 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST24/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.133 (P)          0.652 (P)
          Arrival:=          9.591              5.084
 
Clock Gating Setup:-         0.000
    Required Time:=          9.591
     Launch Clock:-          5.084
        Data Path:-          0.503
            Slack:=          4.004
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          49  0.041   0.127    4.576  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST24/CTS_cdb_BUF_clock_G0_L2_23/Q  -      A->Q   F     BUX1            1  0.110   0.140    4.716  
  U7_banc_RC_CG_HIER_INST24/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST24/CTS_cdb_BUF_clock_G0_L3_34/Q  -      A->Q   F     BUX0            1  0.083   0.149    4.866  
  U7_banc_RC_CG_HIER_INST24/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST24/CTS_ccd_BUF_clock_G0_L4_24/Q  -      A->Q   F     BUX1            1  0.088   0.218    5.084  
  U7_banc_RC_CG_HIER_INST24/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST24/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.219   0.503    5.587  
  U7_banc_RC_CG_HIER_INST24/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST24/g13/B                         -      B      R     AND2X4          1  0.478   0.004    5.587  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q      -      A->Q   R     BUX16          49  0.041   0.116    9.591  
  CTS_49                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST24/g13/A  -      A      R     AND2X4         49  0.119   0.017    9.591  
#-----------------------------------------------------------------------------------------------
Path 15: MET (4.008 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST25/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST25/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST25/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.133 (P)          0.638 (P)
          Arrival:=          9.590              5.070
 
Clock Gating Setup:-         0.000
    Required Time:=          9.590
     Launch Clock:-          5.070
        Data Path:-          0.513
            Slack:=          4.008
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          49  0.041   0.127    4.577  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST25/CTS_cdb_BUF_clock_G0_L2_22/Q  -      A->Q   F     BUX1            1  0.110   0.140    4.717  
  U7_banc_RC_CG_HIER_INST25/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST25/CTS_cdb_BUF_clock_G0_L3_32/Q  -      A->Q   F     BUX0            1  0.083   0.147    4.864  
  U7_banc_RC_CG_HIER_INST25/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST25/CTS_ccd_BUF_clock_G0_L4_23/Q  -      A->Q   F     BUX1            1  0.085   0.206    5.070  
  U7_banc_RC_CG_HIER_INST25/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST25/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.200   0.513    5.583  
  U7_banc_RC_CG_HIER_INST25/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST25/g13/B                         -      B      R     AND2X2          1  0.504   0.004    5.583  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q      -      A->Q   R     BUX16          49  0.041   0.115    9.590  
  CTS_49                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST25/g13/A  -      A      R     AND2X2         49  0.119   0.016    9.590  
#-----------------------------------------------------------------------------------------------
Path 16: MET (4.033 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST34/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.133 (P)          0.596 (P)
          Arrival:=          9.590              5.028
 
Clock Gating Setup:-         0.000
    Required Time:=          9.590
     Launch Clock:-          5.028
        Data Path:-          0.529
            Slack:=          4.033
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          49  0.041   0.118    4.567  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST34/CTS_cdb_BUF_clock_G0_L2_12/Q  -      A->Q   F     BUX0            1  0.108   0.195    4.763  
  U7_banc_RC_CG_HIER_INST34/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST34/CTS_ccd_BUF_clock_G0_L3_15/Q  -      A->Q   F     BUX1            1  0.146   0.265    5.028  
  U7_banc_RC_CG_HIER_INST34/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST34/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.274   0.529    5.557  
  U7_banc_RC_CG_HIER_INST34/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST34/g13/B                         -      B      R     AND2X4          1  0.503   0.004    5.557  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q      -      A->Q   R     BUX16          49  0.041   0.116    9.590  
  CTS_49                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST34/g13/A  -      A      R     AND2X4         49  0.119   0.016    9.590  
#-----------------------------------------------------------------------------------------------
Path 17: MET (4.034 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST29/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.133 (P)          0.638 (P)
          Arrival:=          9.590              5.070
 
Clock Gating Setup:-         0.000
    Required Time:=          9.590
     Launch Clock:-          5.070
        Data Path:-          0.486
            Slack:=          4.034
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          49  0.041   0.118    4.568  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST29/CTS_cdb_BUF_clock_G0_L2_18/Q  -      A->Q   F     BUX0            1  0.107   0.248    4.816  
  U7_banc_RC_CG_HIER_INST29/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST29/CTS_ccd_BUF_clock_G0_L3_24/Q  -      A->Q   F     BUX1            1  0.232   0.254    5.070  
  U7_banc_RC_CG_HIER_INST29/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST29/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.219   0.486    5.556  
  U7_banc_RC_CG_HIER_INST29/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST29/g13/B                         -      B      R     AND2X2          1  0.449   0.003    5.556  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q      -      A->Q   R     BUX16          49  0.041   0.116    9.590  
  CTS_49                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST29/g13/A  -      A      R     AND2X2         49  0.119   0.016    9.590  
#-----------------------------------------------------------------------------------------------
Path 18: MET (4.036 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST30/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.122 (P)          0.547 (P)
          Arrival:=          9.579              4.979
 
Clock Gating Setup:-         0.000
    Required Time:=          9.579
     Launch Clock:-          4.979
        Data Path:-          0.564
            Slack:=          4.036
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          49  0.041   0.118    4.568  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST30/CTS_cdb_BUF_clock_G0_L2_17/Q  -      A->Q   F     BUX0            1  0.108   0.158    4.726  
  U7_banc_RC_CG_HIER_INST30/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST30/CTS_ccd_BUF_clock_G0_L3_22/Q  -      A->Q   F     BUX1            1  0.091   0.254    4.979  
  U7_banc_RC_CG_HIER_INST30/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST30/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.278   0.565    5.544  
  U7_banc_RC_CG_HIER_INST30/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST30/g13/B                         -      B      R     AND2X1          1  0.567   0.005    5.544  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q      -      A->Q   R     BUX16          49  0.041   0.105    9.579  
  CTS_49                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST30/g13/A  -      A      R     AND2X1         49  0.116   0.005    9.579  
#-----------------------------------------------------------------------------------------------
Path 19: MET (4.042 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST9/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST9/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.127 (P)          0.562 (P)
          Arrival:=          9.584              4.995
 
Clock Gating Setup:-         0.000
    Required Time:=          9.584
     Launch Clock:-          4.995
        Data Path:-          0.548
            Slack:=          4.042
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                 -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                           -      A->Q   F     BUX16          49  0.041   0.118    4.568  
  CTS_49                                                -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST9/CTS_cdb_BUF_clock_G0_L2_4/Q  -      A->Q   F     BUX0            1  0.108   0.183    4.751  
  U7_banc_RC_CG_HIER_INST9/CTS_9                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST9/CTS_ccd_BUF_clock_G0_L3_5/Q  -      A->Q   F     BUX1            1  0.127   0.244    4.995  
  U7_banc_RC_CG_HIER_INST9/CTS_8                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST9/enl_reg/Q                    -      GN->Q  R     DLLQX1          1  0.245   0.548    5.543  
  U7_banc_RC_CG_HIER_INST9/enl                          -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST9/g13/B                        -      B      R     AND2X1          1  0.550   0.005    5.543  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  clock                           -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                           -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q     -      A->Q   R     BUX16          49  0.041   0.110    9.584  
  CTS_49                          -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST9/g13/A  -      A      R     AND2X1         49  0.118   0.010    9.584  
#----------------------------------------------------------------------------------------------
Path 20: MET (4.059 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST12/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.189 (P)          0.709 (P)
          Arrival:=          9.646              5.141
 
Clock Gating Setup:-         0.000
    Required Time:=          9.646
     Launch Clock:-          5.141
        Data Path:-          0.445
            Slack:=          4.059
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.001    4.433  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   F     BUX16          26  0.005   0.096    4.529  
  CTS_50                                                  -      -      -     (net)          26      -       -        -  
  U7_banc_RC_CG_HIER_INST12/CTS_cdb_BUF_clock_G0_L2_43/Q  -      A->Q   F     BUX0            1  0.077   0.237    4.767  
  U7_banc_RC_CG_HIER_INST12/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST12/CTS_cdb_BUF_clock_G0_L3_51/Q  -      A->Q   F     BUX0            1  0.227   0.195    4.962  
  U7_banc_RC_CG_HIER_INST12/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST12/CTS_ccd_BUF_clock_G0_L4_43/Q  -      A->Q   F     BUX1            1  0.098   0.179    5.141  
  U7_banc_RC_CG_HIER_INST12/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST12/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.148   0.445    5.587  
  U7_banc_RC_CG_HIER_INST12/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST12/g13/B                         -      B      R     AND2X2          1  0.406   0.003    5.587  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   R     BUX16          26  0.005   0.087    9.545  
  CTS_50                                                  -      -      -     (net)          26      -       -        -  
  U7_banc_RC_CG_HIER_INST12/CTS_cdb_BUF_clock_G0_L2_44/Q  -      A->Q   R     BUX0            1  0.083   0.101    9.646  
  U7_banc_RC_CG_HIER_INST12/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST12/g13/A                         -      A      R     AND2X2          1  0.081   0.000    9.646  
#----------------------------------------------------------------------------------------------------------------------
Path 21: MET (4.062 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST17/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.215 (P)          0.697 (P)
          Arrival:=          9.672              5.129
 
Clock Gating Setup:-         0.000
    Required Time:=          9.672
     Launch Clock:-          5.129
        Data Path:-          0.481
            Slack:=          4.062
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.001    4.433  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   F     BUX16          26  0.005   0.097    4.530  
  CTS_50                                                  -      -      -     (net)          26      -       -        -  
  U7_banc_RC_CG_HIER_INST17/CTS_cdb_BUF_clock_G0_L2_33/Q  -      A->Q   F     BUX0            1  0.077   0.214    4.744  
  U7_banc_RC_CG_HIER_INST17/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST17/CTS_cdb_BUF_clock_G0_L3_46/Q  -      A->Q   F     BUX0            1  0.189   0.176    4.921  
  U7_banc_RC_CG_HIER_INST17/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST17/CTS_ccd_BUF_clock_G0_L4_33/Q  -      A->Q   F     BUX1            1  0.086   0.208    5.129  
  U7_banc_RC_CG_HIER_INST17/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST17/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.203   0.481    5.610  
  U7_banc_RC_CG_HIER_INST17/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST17/g13/B                         -      B      R     AND2X4          1  0.446   0.004    5.610  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                                  -      -      -     (net)          26      -       -        -  
  U7_banc_RC_CG_HIER_INST17/CTS_cdb_BUF_clock_G0_L2_34/Q  -      A->Q   R     BUX0            1  0.083   0.126    9.672  
  U7_banc_RC_CG_HIER_INST17/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST17/g13/A                         -      A      R     AND2X4          1  0.126   0.000    9.672  
#----------------------------------------------------------------------------------------------------------------------
Path 22: MET (4.064 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST37/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST37/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST37/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.133 (P)          0.621 (P)
          Arrival:=          9.590              5.053
 
Clock Gating Setup:-         0.000
    Required Time:=          9.590
     Launch Clock:-          5.053
        Data Path:-          0.472
            Slack:=          4.064
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          49  0.041   0.127    4.577  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST37/CTS_cdb_BUF_clock_G0_L2_8/Q   -      A->Q   F     BUX0            1  0.110   0.151    4.728  
  U7_banc_RC_CG_HIER_INST37/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST37/CTS_cdb_BUF_clock_G0_L3_10/Q  -      A->Q   F     BUX0            1  0.081   0.143    4.870  
  U7_banc_RC_CG_HIER_INST37/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST37/CTS_ccd_BUF_clock_G0_L4_6/Q   -      A->Q   F     BUX1            1  0.080   0.183    5.053  
  U7_banc_RC_CG_HIER_INST37/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST37/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.161   0.472    5.526  
  U7_banc_RC_CG_HIER_INST37/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST37/g13/B                         -      B      R     AND2X1          1  0.449   0.003    5.526  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q      -      A->Q   R     BUX16          49  0.041   0.115    9.590  
  CTS_49                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST37/g13/A  -      A      R     AND2X1         49  0.119   0.016    9.590  
#-----------------------------------------------------------------------------------------------
Path 23: MET (4.072 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST28/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.133 (P)          0.623 (P)
          Arrival:=          9.590              5.055
 
Clock Gating Setup:-         0.000
    Required Time:=          9.590
     Launch Clock:-          5.055
        Data Path:-          0.463
            Slack:=          4.072
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          49  0.041   0.118    4.568  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST28/CTS_cdb_BUF_clock_G0_L2_19/Q  -      A->Q   F     BUX1            1  0.107   0.138    4.707  
  U7_banc_RC_CG_HIER_INST28/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST28/CTS_cdb_BUF_clock_G0_L3_26/Q  -      A->Q   F     BUX0            1  0.082   0.153    4.860  
  U7_banc_RC_CG_HIER_INST28/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST28/CTS_ccd_BUF_clock_G0_L4_17/Q  -      A->Q   F     BUX1            1  0.094   0.195    5.055  
  U7_banc_RC_CG_HIER_INST28/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST28/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.174   0.463    5.518  
  U7_banc_RC_CG_HIER_INST28/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST28/g13/B                         -      B      R     AND2X2          1  0.427   0.003    5.518  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q      -      A->Q   R     BUX16          49  0.041   0.116    9.590  
  CTS_49                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST28/g13/A  -      A      R     AND2X2         49  0.119   0.016    9.590  
#-----------------------------------------------------------------------------------------------
Path 24: MET (4.076 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST19/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.130 (P)          0.565 (P)
          Arrival:=          9.587              4.997
 
Clock Gating Setup:-         0.000
    Required Time:=          9.587
     Launch Clock:-          4.997
        Data Path:-          0.513
            Slack:=          4.076
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          49  0.041   0.127    4.577  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST19/CTS_cdb_BUF_clock_G0_L2_29/Q  -      A->Q   F     BUX1            1  0.110   0.185    4.762  
  U7_banc_RC_CG_HIER_INST19/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST19/CTS_ccd_BUF_clock_G0_L3_43/Q  -      A->Q   F     BUX1            1  0.151   0.236    4.997  
  U7_banc_RC_CG_HIER_INST19/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST19/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.221   0.513    5.511  
  U7_banc_RC_CG_HIER_INST19/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST19/g13/B                         -      B      R     AND2X1          1  0.497   0.004    5.511  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q      -      A->Q   R     BUX16          49  0.041   0.112    9.587  
  CTS_49                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST19/g13/A  -      A      R     AND2X1         49  0.119   0.013    9.587  
#-----------------------------------------------------------------------------------------------
Path 25: MET (4.081 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST14/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.171 (P)          0.675 (P)
          Arrival:=          9.628              5.107
 
Clock Gating Setup:-         0.000
    Required Time:=          9.628
     Launch Clock:-          5.107
        Data Path:-          0.440
            Slack:=          4.081
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.001    4.433  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   F     BUX16          26  0.005   0.097    4.530  
  CTS_50                                                  -      -      -     (net)          26      -       -        -  
  U7_banc_RC_CG_HIER_INST14/CTS_cdb_BUF_clock_G0_L2_39/Q  -      A->Q   F     BUX0            1  0.077   0.222    4.752  
  U7_banc_RC_CG_HIER_INST14/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST14/CTS_cdb_BUF_clock_G0_L3_49/Q  -      A->Q   F     BUX0            1  0.202   0.198    4.951  
  U7_banc_RC_CG_HIER_INST14/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST14/CTS_ccd_BUF_clock_G0_L4_39/Q  -      A->Q   F     BUX2            1  0.112   0.156    5.107  
  U7_banc_RC_CG_HIER_INST14/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST14/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.119   0.440    5.547  
  U7_banc_RC_CG_HIER_INST14/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST14/g13/B                         -      B      R     AND2X2          1  0.410   0.003    5.547  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                                  -      -      -     (net)          26      -       -        -  
  U7_banc_RC_CG_HIER_INST14/CTS_cdb_BUF_clock_G0_L2_40/Q  -      A->Q   R     BUX2            1  0.083   0.081    9.628  
  U7_banc_RC_CG_HIER_INST14/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST14/g13/A                         -      A      R     AND2X2          1  0.042   0.000    9.628  
#----------------------------------------------------------------------------------------------------------------------
Path 26: MET (4.085 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST23/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.122 (P)          0.603 (P)
          Arrival:=          9.579              5.035
 
Clock Gating Setup:-         0.000
    Required Time:=          9.579
     Launch Clock:-          5.035
        Data Path:-          0.459
            Slack:=          4.085
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          49  0.041   0.128    4.577  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST23/CTS_cdb_BUF_clock_G0_L2_24/Q  -      A->Q   F     BUX1            1  0.110   0.137    4.715  
  U7_banc_RC_CG_HIER_INST23/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST23/CTS_cdb_BUF_clock_G0_L3_36/Q  -      A->Q   F     BUX0            1  0.080   0.146    4.860  
  U7_banc_RC_CG_HIER_INST23/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST23/CTS_ccd_BUF_clock_G0_L4_26/Q  -      A->Q   F     BUX1            1  0.085   0.175    5.035  
  U7_banc_RC_CG_HIER_INST23/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST23/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.147   0.459    5.494  
  U7_banc_RC_CG_HIER_INST23/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST23/g13/B                         -      B      R     AND2X2          1  0.432   0.003    5.494  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q      -      A->Q   R     BUX16          49  0.041   0.104    9.579  
  CTS_49                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST23/g13/A  -      A      R     AND2X2         49  0.116   0.005    9.579  
#-----------------------------------------------------------------------------------------------
Path 27: MET (4.086 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST35/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.123 (P)          0.549 (P)
          Arrival:=          9.580              4.981
 
Clock Gating Setup:-         0.000
    Required Time:=          9.580
     Launch Clock:-          4.981
        Data Path:-          0.513
            Slack:=          4.086
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          49  0.041   0.118    4.568  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST35/CTS_cdb_BUF_clock_G0_L2_11/Q  -      A->Q   F     BUX0            1  0.108   0.156    4.724  
  U7_banc_RC_CG_HIER_INST35/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST35/CTS_ccd_BUF_clock_G0_L3_13/Q  -      A->Q   F     BUX1            1  0.089   0.257    4.981  
  U7_banc_RC_CG_HIER_INST35/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST35/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.284   0.513    5.494  
  U7_banc_RC_CG_HIER_INST35/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST35/g13/B                         -      B      R     AND2X2          1  0.469   0.004    5.494  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q      -      A->Q   R     BUX16          49  0.041   0.105    9.580  
  CTS_49                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST35/g13/A  -      A      R     AND2X2         49  0.116   0.006    9.580  
#-----------------------------------------------------------------------------------------------
Path 28: MET (4.086 ns) Clock Gating Setup Check with Pin U8_syscop_RC_CG_HIER_INST41/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U8_syscop_RC_CG_HIER_INST41/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U8_syscop_RC_CG_HIER_INST41/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.135 (P)          0.633 (P)
          Arrival:=          9.592              5.065
 
Clock Gating Setup:-         0.000
    Required Time:=          9.592
     Launch Clock:-          5.065
        Data Path:-          0.441
            Slack:=          4.086
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                    -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                              -      A->Q   F     BUX16          49  0.041   0.117    4.567  
  CTS_49                                                   -      -      -     (net)          49      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/CTS_cdb_BUF_clock_G0_L2_1/Q  -      A->Q   F     BUX0            1  0.107   0.244    4.811  
  U8_syscop_RC_CG_HIER_INST41/CTS_7                        -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/CTS_ccd_BUF_clock_G0_L3_2/Q  -      A->Q   F     BUX0            1  0.225   0.255    5.065  
  U8_syscop_RC_CG_HIER_INST41/CTS_6                        -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/enl_reg/Q                    -      GN->Q  F     DLLQX1          1  0.189   0.441    5.506  
  U8_syscop_RC_CG_HIER_INST41/enl                          -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/g12/B                        -      B      F     AND2X2          1  0.222   0.002    5.506  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                              -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q        -      A->Q   R     BUX16          49  0.041   0.118    9.592  
  CTS_49                             -      -      -     (net)          49      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/g12/A  -      A      R     AND2X2         49  0.119   0.018    9.592  
#-------------------------------------------------------------------------------------------------
Path 29: MET (4.096 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST33/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.226 (P)          0.646 (P)
          Arrival:=          9.683              5.078
 
Clock Gating Setup:-         0.000
    Required Time:=          9.683
     Launch Clock:-          5.078
        Data Path:-          0.510
            Slack:=          4.096
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          49  0.041   0.116    4.566  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST33/CTS_cdb_BUF_clock_G0_L2_13/Q  -      A->Q   F     BUX0            1  0.107   0.147    4.713  
  U7_banc_RC_CG_HIER_INST33/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST33/CTS_cdb_BUF_clock_G0_L3_16/Q  -      A->Q   F     BUX0            1  0.077   0.144    4.857  
  U7_banc_RC_CG_HIER_INST33/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST33/CTS_ccd_BUF_clock_G0_L4_11/Q  -      A->Q   F     BUX1            1  0.084   0.221    5.078  
  U7_banc_RC_CG_HIER_INST33/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST33/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.225   0.510    5.588  
  U7_banc_RC_CG_HIER_INST33/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST33/g13/B                         -      B      R     AND2X2          1  0.488   0.004    5.588  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          49  0.041   0.116    9.591  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST33/CTS_cdb_BUF_clock_G0_L2_14/Q  -      A->Q   R     BUX1            1  0.119   0.093    9.683  
  U7_banc_RC_CG_HIER_INST33/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST33/g13/A                         -      A      R     AND2X2          1  0.049   0.000    9.683  
#----------------------------------------------------------------------------------------------------------------------
Path 30: MET (4.103 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST20/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.223 (P)          0.649 (P)
          Arrival:=          9.681              5.082
 
Clock Gating Setup:-         0.000
    Required Time:=          9.681
     Launch Clock:-          5.082
        Data Path:-          0.495
            Slack:=          4.103
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          49  0.041   0.118    4.568  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST20/CTS_cdb_BUF_clock_G0_L2_27/Q  -      A->Q   F     BUX1            1  0.108   0.206    4.774  
  U7_banc_RC_CG_HIER_INST20/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST20/CTS_cdb_BUF_clock_G0_L3_41/Q  -      A->Q   F     BUX1            1  0.187   0.131    4.905  
  U7_banc_RC_CG_HIER_INST20/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST20/CTS_ccd_BUF_clock_G0_L4_28/Q  -      A->Q   F     BUX1            1  0.048   0.176    5.082  
  U7_banc_RC_CG_HIER_INST20/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST20/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.163   0.495    5.577  
  U7_banc_RC_CG_HIER_INST20/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST20/g13/B                         -      B      R     AND2X2          1  0.490   0.005    5.577  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          49  0.041   0.115    9.589  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST20/CTS_cdb_BUF_clock_G0_L2_28/Q  -      A->Q   R     BUX1            1  0.119   0.091    9.681  
  U7_banc_RC_CG_HIER_INST20/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST20/g13/A                         -      A      R     AND2X2          1  0.046   0.000    9.681  
#----------------------------------------------------------------------------------------------------------------------
Path 31: MET (4.113 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST18/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.210 (P)          0.676 (P)
          Arrival:=          9.667              5.108
 
Clock Gating Setup:-         0.000
    Required Time:=          9.667
     Launch Clock:-          5.108
        Data Path:-          0.446
            Slack:=          4.113
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.001    4.433  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   F     BUX16          26  0.005   0.097    4.531  
  CTS_50                                                  -      -      -     (net)          26      -       -        -  
  U7_banc_RC_CG_HIER_INST18/CTS_cdb_BUF_clock_G0_L2_31/Q  -      A->Q   F     BUX0            1  0.077   0.214    4.744  
  U7_banc_RC_CG_HIER_INST18/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST18/CTS_cdb_BUF_clock_G0_L3_45/Q  -      A->Q   F     BUX0            1  0.188   0.178    4.922  
  U7_banc_RC_CG_HIER_INST18/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST18/CTS_ccd_BUF_clock_G0_L4_31/Q  -      A->Q   F     BUX1            1  0.089   0.185    5.108  
  U7_banc_RC_CG_HIER_INST18/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST18/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.161   0.446    5.554  
  U7_banc_RC_CG_HIER_INST18/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST18/g13/B                         -      B      F     AND2X2          1  0.236   0.003    5.554  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                                  -      -      -     (net)          26      -       -        -  
  U7_banc_RC_CG_HIER_INST18/CTS_cdb_BUF_clock_G0_L2_32/Q  -      A->Q   R     BUX0            1  0.083   0.121    9.667  
  U7_banc_RC_CG_HIER_INST18/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST18/g13/A                         -      A      R     AND2X2          1  0.116   0.000    9.667  
#----------------------------------------------------------------------------------------------------------------------
Path 32: MET (4.116 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST10/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.252 (P)          0.660 (P)
          Arrival:=          9.709              5.092
 
Clock Gating Setup:-         0.000
    Required Time:=          9.709
     Launch Clock:-          5.092
        Data Path:-          0.502
            Slack:=          4.116
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.001    4.433  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   F     BUX16          26  0.005   0.089    4.522  
  CTS_50                                                  -      -      -     (net)          26      -       -        -  
  U7_banc_RC_CG_HIER_INST10/CTS_cdb_BUF_clock_G0_L2_46/Q  -      A->Q   F     BUX3            2  0.075   0.097    4.619  
  U7_banc_RC_CG_HIER_INST10/CTS_13                        -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST10/CTS_cdb_BUF_clock_G0_L3_54/Q  -      A->Q   F     BUX0            1  0.048   0.136    4.755  
  U7_banc_RC_CG_HIER_INST10/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST10/CTS_cdb_BUF_clock_G0_L4_46/Q  -      A->Q   F     BUX0            1  0.082   0.172    4.927  
  U7_banc_RC_CG_HIER_INST10/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST10/CTS_ccd_BUF_clock_G0_L5_3/Q   -      A->Q   F     BUX2            1  0.120   0.165    5.092  
  U7_banc_RC_CG_HIER_INST10/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST10/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.130   0.502    5.594  
  U7_banc_RC_CG_HIER_INST10/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST10/g13/B                         -      B      R     AND2X4          1  0.517   0.005    5.594  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   R     BUX16          26  0.005   0.081    9.539  
  CTS_50                                                  -      -      -     (net)          26      -       -        -  
  U7_banc_RC_CG_HIER_INST10/CTS_cdb_BUF_clock_G0_L2_46/Q  -      A->Q   R     BUX3            2  0.081   0.080    9.619  
  U7_banc_RC_CG_HIER_INST10/CTS_13                        -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST10/CTS_cdb_BUF_clock_G0_L3_55/Q  -      A->Q   R     BUX1            1  0.047   0.090    9.709  
  U7_banc_RC_CG_HIER_INST10/CTS_12                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST10/g13/A                         -      A      R     AND2X4          1  0.064   0.000    9.709  
#----------------------------------------------------------------------------------------------------------------------
Path 33: MET (4.122 ns) Clock Gating Setup Check with Pin U3_di_RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U3_di_RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U3_di_RC_CG_HIER_INST4/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.114 (P)          0.609 (P)
          Arrival:=          9.572              5.041
 
Clock Gating Setup:-         0.000
    Required Time:=          9.572
     Launch Clock:-          5.041
        Data Path:-          0.409
            Slack:=          4.122
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       3  0.003   0.019    4.452  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q                          -      A->Q   F     BUX2            3  0.041   0.106    4.558  
  CTS_58                                               -      -      -     (net)           3      -       -        -  
  U3_di_RC_CG_HIER_INST4/CTS_cdb_BUF_clock_G0_L2_57/Q  -      A->Q   F     BUX0            1  0.070   0.209    4.766  
  U3_di_RC_CG_HIER_INST4/CTS_6                         -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/CTS_ccd_BUF_clock_G0_L3_65/Q  -      A->Q   F     BUX0            1  0.184   0.275    5.041  
  U3_di_RC_CG_HIER_INST4/CTS_5                         -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.240   0.409    5.450  
  U3_di_RC_CG_HIER_INST4/enl                           -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/g12/B                         -      B      F     AND2X4          1  0.170   0.001    5.450  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                         -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q   -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                        -      -      -     (net)           3      -       -        -  
  U3_di_RC_CG_HIER_INST4/g12/A  -      A      R     AND2X4          3  0.076   0.001    9.572  
#--------------------------------------------------------------------------------------------
Path 34: MET (4.134 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST11/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.249 (P)          0.652 (P)
          Arrival:=          9.707              5.084
 
Clock Gating Setup:-         0.000
    Required Time:=          9.707
     Launch Clock:-          5.084
        Data Path:-          0.488
            Slack:=          4.134
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.001    4.433  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   F     BUX16          26  0.005   0.096    4.529  
  CTS_50                                                  -      -      -     (net)          26      -       -        -  
  U7_banc_RC_CG_HIER_INST11/CTS_cdb_BUF_clock_G0_L2_45/Q  -      A->Q   F     BUX4            2  0.077   0.093    4.622  
  U7_banc_RC_CG_HIER_INST11/CTS_13                        -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST11/CTS_cdb_BUF_clock_G0_L3_52/Q  -      A->Q   F     BUX0            1  0.045   0.156    4.778  
  U7_banc_RC_CG_HIER_INST11/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST11/CTS_cdb_BUF_clock_G0_L4_45/Q  -      A->Q   F     BUX1            1  0.112   0.113    4.891  
  U7_banc_RC_CG_HIER_INST11/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST11/CTS_ccd_BUF_clock_G0_L5_1/Q   -      A->Q   F     BUX1            1  0.047   0.193    5.084  
  U7_banc_RC_CG_HIER_INST11/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST11/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.194   0.488    5.573  
  U7_banc_RC_CG_HIER_INST11/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST11/g13/B                         -      B      R     AND2X4          1  0.463   0.004    5.573  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   R     BUX16          26  0.005   0.087    9.546  
  CTS_50                                                  -      -      -     (net)          26      -       -        -  
  U7_banc_RC_CG_HIER_INST11/CTS_cdb_BUF_clock_G0_L2_45/Q  -      A->Q   R     BUX4            2  0.083   0.082    9.628  
  U7_banc_RC_CG_HIER_INST11/CTS_13                        -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST11/CTS_cdb_BUF_clock_G0_L3_53/Q  -      A->Q   R     BUX2            1  0.048   0.079    9.707  
  U7_banc_RC_CG_HIER_INST11/CTS_12                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST11/g13/A                         -      A      R     AND2X4          1  0.048   0.000    9.707  
#----------------------------------------------------------------------------------------------------------------------
Path 35: MET (4.139 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST13/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.195 (P)          0.610 (P)
          Arrival:=          9.652              5.042
 
Clock Gating Setup:-         0.000
    Required Time:=          9.652
     Launch Clock:-          5.042
        Data Path:-          0.471
            Slack:=          4.139
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.001    4.433  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   F     BUX16          26  0.005   0.099    4.532  
  CTS_50                                                  -      -      -     (net)          26      -       -        -  
  U7_banc_RC_CG_HIER_INST13/CTS_cdb_BUF_clock_G0_L2_41/Q  -      A->Q   F     BUX1            1  0.077   0.171    4.703  
  U7_banc_RC_CG_HIER_INST13/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST13/CTS_cdb_BUF_clock_G0_L3_50/Q  -      A->Q   F     BUX0            1  0.143   0.165    4.868  
  U7_banc_RC_CG_HIER_INST13/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST13/CTS_ccd_BUF_clock_G0_L4_41/Q  -      A->Q   F     BUX1            1  0.088   0.174    5.042  
  U7_banc_RC_CG_HIER_INST13/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST13/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.142   0.472    5.513  
  U7_banc_RC_CG_HIER_INST13/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST13/g13/B                         -      B      R     AND2X2          1  0.456   0.004    5.513  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   R     BUX16          26  0.005   0.086    9.544  
  CTS_50                                                  -      -      -     (net)          26      -       -        -  
  U7_banc_RC_CG_HIER_INST13/CTS_cdb_BUF_clock_G0_L2_42/Q  -      A->Q   R     BUX0            1  0.083   0.108    9.652  
  U7_banc_RC_CG_HIER_INST13/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST13/g13/A                         -      A      R     AND2X2          1  0.094   0.000    9.652  
#----------------------------------------------------------------------------------------------------------------------
Path 36: MET (4.140 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST36/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.235 (P)          0.629 (P)
          Arrival:=          9.692              5.061
 
Clock Gating Setup:-         0.000
    Required Time:=          9.692
     Launch Clock:-          5.061
        Data Path:-          0.491
            Slack:=          4.140
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          49  0.041   0.117    4.567  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST36/CTS_cdb_BUF_clock_G0_L2_9/Q   -      A->Q   F     BUX0            1  0.107   0.151    4.718  
  U7_banc_RC_CG_HIER_INST36/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST36/CTS_cdb_BUF_clock_G0_L3_11/Q  -      A->Q   F     BUX0            1  0.083   0.148    4.866  
  U7_banc_RC_CG_HIER_INST36/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST36/CTS_ccd_BUF_clock_G0_L4_7/Q   -      A->Q   F     BUX1            1  0.087   0.195    5.061  
  U7_banc_RC_CG_HIER_INST36/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST36/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.181   0.491    5.552  
  U7_banc_RC_CG_HIER_INST36/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST36/g13/B                         -      B      R     AND2X2          1  0.473   0.004    5.552  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          49  0.041   0.115    9.590  
  CTS_49                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST36/CTS_cdb_BUF_clock_G0_L2_10/Q  -      A->Q   R     BUX1            1  0.119   0.103    9.692  
  U7_banc_RC_CG_HIER_INST36/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST36/g13/A                         -      A      R     AND2X2          1  0.064   0.000    9.692  
#----------------------------------------------------------------------------------------------------------------------
Path 37: MET (4.142 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST39/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.217 (P)          0.590 (P)
          Arrival:=          9.674              5.022
 
Clock Gating Setup:-         0.000
    Required Time:=          9.674
     Launch Clock:-          5.022
        Data Path:-          0.510
            Slack:=          4.142
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                  -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                            -      A->Q   F     BUX16          49  0.041   0.127    4.577  
  CTS_49                                                 -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST39/CTS_cdb_BUF_clock_G0_L2_5/Q  -      A->Q   F     BUX0            1  0.110   0.233    4.810  
  U7_banc_RC_CG_HIER_INST39/CTS_8                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST39/CTS_ccd_BUF_clock_G0_L3_6/Q  -      A->Q   F     BUX1            1  0.205   0.212    5.022  
  U7_banc_RC_CG_HIER_INST39/CTS_7                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST39/enl_reg/Q                    -      GN->Q  R     DLLQX1          1  0.159   0.510    5.533  
  U7_banc_RC_CG_HIER_INST39/enl                          -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST39/g13/B                        -      B      R     AND2X2          1  0.518   0.004    5.533  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                                                  -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                            -      A->Q   R     BUX16          49  0.041   0.106    9.581  
  CTS_49                                                 -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST39/CTS_cdb_BUF_clock_G0_L2_6/Q  -      A->Q   R     BUX1            1  0.117   0.093    9.674  
  U7_banc_RC_CG_HIER_INST39/CTS_9                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST39/g13/A                        -      A      R     AND2X2          1  0.050   0.000    9.674  
#---------------------------------------------------------------------------------------------------------------------
Path 38: MET (4.159 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST16/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.196 (P)          0.575 (P)
          Arrival:=          9.653              5.007
 
Clock Gating Setup:-         0.000
    Required Time:=          9.653
     Launch Clock:-          5.007
        Data Path:-          0.487
            Slack:=          4.159
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.001    4.433  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   F     BUX16          26  0.005   0.096    4.529  
  CTS_50                                                  -      -      -     (net)          26      -       -        -  
  U7_banc_RC_CG_HIER_INST16/CTS_cdb_BUF_clock_G0_L2_35/Q  -      A->Q   F     BUX1            1  0.077   0.131    4.660  
  U7_banc_RC_CG_HIER_INST16/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST16/CTS_cdb_BUF_clock_G0_L3_47/Q  -      A->Q   F     BUX0            1  0.082   0.147    4.807  
  U7_banc_RC_CG_HIER_INST16/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST16/CTS_ccd_BUF_clock_G0_L4_35/Q  -      A->Q   F     BUX1            1  0.085   0.200    5.007  
  U7_banc_RC_CG_HIER_INST16/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST16/enl_reg/Q                     -      GN->Q  R     DLLQX1          1  0.190   0.487    5.494  
  U7_banc_RC_CG_HIER_INST16/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST16/g13/B                         -      B      R     AND2X4          1  0.463   0.004    5.494  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   R     BUX16          26  0.005   0.089    9.547  
  CTS_50                                                  -      -      -     (net)          26      -       -        -  
  U7_banc_RC_CG_HIER_INST16/CTS_cdb_BUF_clock_G0_L2_36/Q  -      A->Q   R     BUX1            1  0.083   0.106    9.653  
  U7_banc_RC_CG_HIER_INST16/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST16/g13/A                         -      A      R     AND2X4          1  0.077   0.000    9.653  
#----------------------------------------------------------------------------------------------------------------------
Path 39: MET (4.163 ns) Clock Gating Setup Check with Pin U8_syscop_RC_CG_HIER_INST40/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U8_syscop_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U8_syscop_RC_CG_HIER_INST40/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.217 (P)          0.675 (P)
          Arrival:=          9.674              5.107
 
Clock Gating Setup:-         0.000
    Required Time:=          9.674
     Launch Clock:-          5.107
        Data Path:-          0.403
            Slack:=          4.163
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock  F     (arrival)       3  0.003   0.018    4.450  
  clock                                                    -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                              -      A->Q   F     BUX16          49  0.041   0.118    4.568  
  CTS_49                                                   -      -      -     (net)          49      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/CTS_cdb_BUF_clock_G0_L2_2/Q  -      A->Q   F     BUX0            1  0.107   0.165    4.733  
  U8_syscop_RC_CG_HIER_INST40/CTS_10                       -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/CTS_cdb_BUF_clock_G0_L3_3/Q  -      A->Q   F     BUX0            1  0.102   0.143    4.876  
  U8_syscop_RC_CG_HIER_INST40/CTS_9                        -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/CTS_ccd_BUF_clock_G0_L4_1/Q  -      A->Q   F     BUX0            1  0.073   0.231    5.107  
  U8_syscop_RC_CG_HIER_INST40/CTS_8                        -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/enl_reg/Q                    -      GN->Q  F     DLLQX1          1  0.219   0.403    5.511  
  U8_syscop_RC_CG_HIER_INST40/enl                          -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/g12/B                        -      B      F     AND2X2          1  0.169   0.001    5.511  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock  R     (arrival)       3  0.003   0.018    9.475  
  clock                                                    -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                              -      A->Q   R     BUX16          49  0.041   0.108    9.583  
  CTS_49                                                   -      -      -     (net)          49      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/CTS_cdb_BUF_clock_G0_L2_3/Q  -      A->Q   R     BUX1            1  0.118   0.091    9.674  
  U8_syscop_RC_CG_HIER_INST40/CTS_11                       -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/g12/A                        -      A      R     AND2X2          1  0.046   0.000    9.674  
#-----------------------------------------------------------------------------------------------------------------------
Path 40: MET (4.196 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST15/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.187 (P)          0.578 (P)
          Arrival:=          9.644              5.011
 
Clock Gating Setup:-         0.000
    Required Time:=          9.644
     Launch Clock:-          5.011
        Data Path:-          0.438
            Slack:=          4.196
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       3  0.003   0.001    4.433  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   F     BUX16          26  0.005   0.098    4.531  
  CTS_50                                                  -      -      -     (net)          26      -       -        -  
  U7_banc_RC_CG_HIER_INST15/CTS_cdb_BUF_clock_G0_L2_37/Q  -      A->Q   F     BUX1            1  0.077   0.134    4.665  
  U7_banc_RC_CG_HIER_INST15/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST15/CTS_cdb_BUF_clock_G0_L3_48/Q  -      A->Q   F     BUX0            1  0.087   0.156    4.821  
  U7_banc_RC_CG_HIER_INST15/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST15/CTS_ccd_BUF_clock_G0_L4_37/Q  -      A->Q   F     BUX1            1  0.096   0.190    5.011  
  U7_banc_RC_CG_HIER_INST15/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST15/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.165   0.438    5.448  
  U7_banc_RC_CG_HIER_INST15/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST15/g13/B                         -      B      F     AND2X2          1  0.225   0.003    5.448  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                   -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                             -      A->Q   R     BUX16          26  0.005   0.082    9.541  
  CTS_50                                                  -      -      -     (net)          26      -       -        -  
  U7_banc_RC_CG_HIER_INST15/CTS_cdb_BUF_clock_G0_L2_38/Q  -      A->Q   R     BUX1            1  0.082   0.104    9.644  
  U7_banc_RC_CG_HIER_INST15/CTS_11                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST15/g13/A                         -      A      R     AND2X2          1  0.074   0.001    9.644  
#----------------------------------------------------------------------------------------------------------------------
Path 41: MET (4.259 ns) Clock Gating Setup Check with Pin RC_CG_DECLONE_HIER_INST/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_DECLONE_HIER_INST/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) RC_CG_DECLONE_HIER_INST/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.543             -0.568
      Net Latency:+          0.202 (P)          0.585 (P)
          Arrival:=          9.659              5.017
 
Clock Gating Setup:-         0.000
    Required Time:=          9.659
     Launch Clock:-          5.017
        Data Path:-          0.383
            Slack:=          4.259
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock  F     (arrival)       3  0.003   0.019    4.452  
  clock                                                 -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q                           -      A->Q   F     BUX2            3  0.041   0.106    4.558  
  CTS_58                                                -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q                          -      A->Q   F     BUX2            2  0.070   0.098    4.656  
  CTS_57                                                -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/CTS_cdb_BUF_clock_G0_L3_66/Q  -      A->Q   F     BUX0            1  0.050   0.147    4.803  
  RC_CG_DECLONE_HIER_INST/CTS_6                         -      -      -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/CTS_ccd_BUF_clock_G0_L4_61/Q  -      A->Q   F     BUX0            1  0.097   0.214    5.017  
  RC_CG_DECLONE_HIER_INST/CTS_5                         -      -      -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.181   0.383    5.401  
  RC_CG_DECLONE_HIER_INST/enl                           -      -      -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/B                         -      B      F     AND2X4          1  0.156   0.001    5.401  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/A  -      A      R     AND2X4          2  0.053   0.000    9.659  
#---------------------------------------------------------------------------------------------

