0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/nages/verilog_projects/FPGA/FA/FA.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/nages/verilog_projects/FPGA/FA/FA.srcs/sources_1/new/Full_adder.v,1757321590,verilog,,C:/Users/nages/verilog_projects/FPGA/FA/FA.srcs/sources_1/new/RCA_W0_pipelining.v,,Full_adder,,,,,,,,
C:/Users/nages/verilog_projects/FPGA/FA/FA.srcs/sources_1/new/RCA_W0_pipelining.v,1757322180,verilog,,,,RCA_W0_pipelining,,,,,,,,
