<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>fft</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4577</Best-caseLatency>
            <Average-caseLatency>4577</Average-caseLatency>
            <Worst-caseLatency>4577</Worst-caseLatency>
            <Best-caseRealTimeLatency>45.770 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>45.770 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>45.770 us</Worst-caseRealTimeLatency>
            <Interval-min>4578</Interval-min>
            <Interval-max>4578</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>192</BRAM_18K>
            <DSP>96</DSP>
            <FF>40682</FF>
            <LUT>40574</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_AWVALID</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_AWREADY</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_AWADDR</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_AWID</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_AWLEN</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_AWSIZE</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_AWBURST</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_AWLOCK</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_AWCACHE</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_AWPROT</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_AWQOS</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_AWREGION</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_AWUSER</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_WVALID</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_WREADY</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_WDATA</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_WSTRB</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_WLAST</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_WID</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_WUSER</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_ARVALID</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_ARREADY</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_ARADDR</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_ARID</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_ARLEN</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_ARSIZE</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_ARBURST</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_ARLOCK</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_ARCACHE</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_ARPROT</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_ARQOS</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_ARREGION</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_ARUSER</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_RVALID</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_RREADY</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_RDATA</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_RLAST</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_RID</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_RUSER</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_RRESP</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_BVALID</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_BREADY</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_BRESP</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_BID</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_1_BUSER</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_AWVALID</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_AWREADY</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_AWADDR</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_AWID</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_AWLEN</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_AWSIZE</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_AWBURST</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_AWLOCK</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_AWCACHE</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_AWPROT</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_AWQOS</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_AWREGION</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_AWUSER</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_WVALID</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_WREADY</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_WDATA</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_WSTRB</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_WLAST</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_WID</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_WUSER</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_ARVALID</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_ARREADY</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_ARADDR</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_ARID</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_ARLEN</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_ARSIZE</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_ARBURST</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_ARLOCK</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_ARCACHE</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_ARPROT</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_ARQOS</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_ARREGION</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_ARUSER</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_RVALID</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_RREADY</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_RDATA</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_RLAST</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_RID</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_RUSER</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_RRESP</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_BVALID</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_BREADY</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_BRESP</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_BID</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_input_0_BUSER</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_AWVALID</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_AWREADY</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_AWADDR</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_AWID</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_AWLEN</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_AWSIZE</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_AWBURST</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_AWLOCK</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_AWCACHE</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_AWPROT</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_AWQOS</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_AWREGION</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_AWUSER</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_WVALID</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_WREADY</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_WDATA</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_WSTRB</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_WLAST</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_WID</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_WUSER</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_ARVALID</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_ARREADY</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_ARADDR</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_ARID</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_ARLEN</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_ARSIZE</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_ARBURST</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_ARLOCK</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_ARCACHE</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_ARPROT</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_ARQOS</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_ARREGION</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_ARUSER</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_RVALID</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_RREADY</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_RDATA</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_RLAST</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_RID</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_RUSER</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_RRESP</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_BVALID</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_BREADY</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_BRESP</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_BID</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_1_BUSER</name>
            <Object>output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_AWVALID</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_AWREADY</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_AWADDR</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_AWID</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_AWLEN</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_AWSIZE</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_AWBURST</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_AWLOCK</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_AWCACHE</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_AWPROT</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_AWQOS</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_AWREGION</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_AWUSER</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_WVALID</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_WREADY</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_WDATA</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_WSTRB</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_WLAST</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_WID</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_WUSER</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_ARVALID</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_ARREADY</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_ARADDR</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_ARID</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_ARLEN</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_ARSIZE</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_ARBURST</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_ARLOCK</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_ARCACHE</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_ARPROT</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_ARQOS</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_ARREGION</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_ARUSER</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_RVALID</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_RREADY</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_RDATA</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_RLAST</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_RID</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_RUSER</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_RRESP</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_BVALID</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_BREADY</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_BRESP</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_BID</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_output_0_BUSER</name>
            <Object>output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>fft</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_fft_Pipeline_1_fu_186</InstName>
                    <ModuleName>fft_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>186</ID>
                    <BindInstances>empty_51_fu_92_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft_Pipeline_2_fu_194</InstName>
                    <ModuleName>fft_Pipeline_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>194</ID>
                    <BindInstances>empty_49_fu_92_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft_exec_fu_202</InstName>
                    <ModuleName>fft_exec</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>202</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_fft_exec_Pipeline_All_Loop_fu_368</InstName>
                            <ModuleName>fft_exec_Pipeline_All_Loop</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>368</ID>
                            <BindInstances>i_2_fu_216_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_exec_Pipeline_DFT_Loop_fu_392</InstName>
                            <ModuleName>fft_exec_Pipeline_DFT_Loop</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>392</ID>
                            <BindInstances>add_ln109_fu_652_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_exec_Pipeline_DFT_Loop9_fu_412</InstName>
                            <ModuleName>fft_exec_Pipeline_DFT_Loop9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>412</ID>
                            <BindInstances>add_ln115_fu_668_p2 add_ln115_1_fu_744_p2 add_ln116_fu_750_p2 add_ln109_fu_702_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_exec_Pipeline_DFT_Loop10_fu_432</InstName>
                            <ModuleName>fft_exec_Pipeline_DFT_Loop10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>432</ID>
                            <BindInstances>add_ln115_2_fu_682_p2 add_ln116_1_fu_688_p2 add_ln115_3_fu_730_p2 add_ln116_2_fu_736_p2 add_ln115_4_fu_778_p2 add_ln116_3_fu_784_p2 add_ln109_fu_816_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_exec_Pipeline_DFT_Loop11_fu_452</InstName>
                            <ModuleName>fft_exec_Pipeline_DFT_Loop11</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>452</ID>
                            <BindInstances>add_ln115_5_fu_816_p2 add_ln116_4_fu_822_p2 add_ln115_6_fu_884_p2 add_ln116_5_fu_890_p2 add_ln115_7_fu_952_p2 add_ln116_6_fu_958_p2 add_ln115_8_fu_1020_p2 add_ln116_7_fu_1026_p2 add_ln109_fu_1058_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_exec_Pipeline_DFT_Loop12_fu_476</InstName>
                            <ModuleName>fft_exec_Pipeline_DFT_Loop12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>476</ID>
                            <BindInstances>add_ln115_9_fu_816_p2 add_ln116_8_fu_822_p2 add_ln115_10_fu_884_p2 add_ln116_9_fu_890_p2 add_ln115_11_fu_952_p2 add_ln116_10_fu_958_p2 add_ln115_12_fu_1020_p2 add_ln116_11_fu_1026_p2 add_ln109_fu_1058_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_exec_Pipeline_DFT_Loop13_fu_500</InstName>
                            <ModuleName>fft_exec_Pipeline_DFT_Loop13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>500</ID>
                            <BindInstances>add_ln115_fu_816_p2 add_ln116_fu_822_p2 add_ln115_11_fu_884_p2 add_ln116_10_fu_890_p2 add_ln115_12_fu_952_p2 add_ln116_11_fu_958_p2 add_ln115_13_fu_1020_p2 add_ln116_12_fu_1026_p2 add_ln109_fu_1058_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_exec_Pipeline_DFT_Loop14_fu_524</InstName>
                            <ModuleName>fft_exec_Pipeline_DFT_Loop14</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>524</ID>
                            <BindInstances>add_ln115_fu_816_p2 add_ln116_fu_822_p2 add_ln115_8_fu_884_p2 add_ln116_7_fu_890_p2 add_ln115_9_fu_952_p2 add_ln116_8_fu_958_p2 add_ln115_10_fu_1020_p2 add_ln116_9_fu_1026_p2 add_ln109_fu_1058_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_exec_Pipeline_DFT_Loop15_fu_548</InstName>
                            <ModuleName>fft_exec_Pipeline_DFT_Loop15</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>548</ID>
                            <BindInstances>add_ln115_fu_816_p2 add_ln116_fu_822_p2 add_ln115_5_fu_884_p2 add_ln116_4_fu_890_p2 add_ln115_6_fu_952_p2 add_ln116_5_fu_958_p2 add_ln115_7_fu_1020_p2 add_ln116_6_fu_1026_p2 add_ln109_fu_1058_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_exec_Pipeline_DFT_Loop16_fu_572</InstName>
                            <ModuleName>fft_exec_Pipeline_DFT_Loop16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>572</ID>
                            <BindInstances>add_ln115_fu_812_p2 add_ln116_fu_818_p2 add_ln115_2_fu_880_p2 add_ln116_1_fu_886_p2 add_ln115_3_fu_948_p2 add_ln116_2_fu_954_p2 add_ln115_4_fu_1016_p2 add_ln116_3_fu_1022_p2 add_ln109_fu_1054_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fft_exec_Pipeline_DFT_Loop17_fu_596</InstName>
                            <ModuleName>fft_exec_Pipeline_DFT_Loop17</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>596</ID>
                            <BindInstances>add_ln109_fu_856_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>Stage0_R_U Stage0_R_1_U Stage0_R_2_U Stage0_R_3_U Stage0_I_U Stage0_I_1_U Stage0_I_2_U Stage0_I_3_U Stage1_R_U Stage1_R_1_U Stage1_R_2_U Stage1_R_3_U Stage1_I_U Stage1_I_1_U Stage1_I_2_U Stage1_I_3_U Stage2_R_U Stage2_R_1_U Stage2_R_2_U Stage2_R_3_U Stage2_I_U Stage2_I_1_U Stage2_I_2_U Stage2_I_3_U Stage3_R_U Stage3_R_1_U fmul_32ns_32ns_32_4_max_dsp_1_U593 fsub_32ns_32ns_32_5_full_dsp_1_U569 fmul_32ns_32ns_32_4_max_dsp_1_U594 fadd_32ns_32ns_32_5_full_dsp_1_U570 fmul_32ns_32ns_32_4_max_dsp_1_U594 fadd_32ns_32ns_32_5_full_dsp_1_U570 fsub_32ns_32ns_32_5_full_dsp_1_U578 fmul_32ns_32ns_32_4_max_dsp_1_U593 fsub_32ns_32ns_32_5_full_dsp_1_U578 fmul_32ns_32ns_32_4_max_dsp_1_U594 fmul_32ns_32ns_32_4_max_dsp_1_U594 fsub_32ns_32ns_32_5_full_dsp_1_U577 fmul_32ns_32ns_32_4_max_dsp_1_U595 fmul_32ns_32ns_32_4_max_dsp_1_U596 fadd_32ns_32ns_32_5_full_dsp_1_U580 fsub_32ns_32ns_32_5_full_dsp_1_U577 fmul_32ns_32ns_32_4_max_dsp_1_U593 fmul_32ns_32ns_32_4_max_dsp_1_U594 fsub_32ns_32ns_32_5_full_dsp_1_U569 fmul_32ns_32ns_32_4_max_dsp_1_U595 fmul_32ns_32ns_32_4_max_dsp_1_U596 fadd_32ns_32ns_32_5_full_dsp_1_U579 fsub_32ns_32ns_32_5_full_dsp_1_U577 fmul_32ns_32ns_32_4_max_dsp_1_U595 fsub_32ns_32ns_32_5_full_dsp_1_U578 fmul_32ns_32ns_32_4_max_dsp_1_U596 fadd_32ns_32ns_32_5_full_dsp_1_U572 fsub_32ns_32ns_32_5_full_dsp_1_U581 fadd_32ns_32ns_32_5_full_dsp_1_U579 fmul_32ns_32ns_32_4_max_dsp_1_U595 fadd_32ns_32ns_32_5_full_dsp_1_U580 Stage7_R_1_U Stage7_R_2_U fadd_32ns_32ns_32_5_full_dsp_1_U583 fmul_32ns_32ns_32_4_max_dsp_1_U596 fmul_32ns_32ns_32_4_max_dsp_1_U596 fsub_32ns_32ns_32_5_full_dsp_1_U571 fmul_32ns_32ns_32_4_max_dsp_1_U597 fmul_32ns_32ns_32_4_max_dsp_1_U598 fsub_32ns_32ns_32_5_full_dsp_1_U581 fsub_32ns_32ns_32_5_full_dsp_1_U581 fsub_32ns_32ns_32_5_full_dsp_1_U582 fsub_32ns_32ns_32_5_full_dsp_1_U582 Stage8_I_1_U Stage8_I_2_U fmul_32ns_32ns_32_4_max_dsp_1_U597 fmul_32ns_32ns_32_4_max_dsp_1_U598 fadd_32ns_32ns_32_5_full_dsp_1_U584 fmul_32ns_32ns_32_4_max_dsp_1_U599 fmul_32ns_32ns_32_4_max_dsp_1_U600 fadd_32ns_32ns_32_5_full_dsp_1_U572 fsub_32ns_32ns_32_5_full_dsp_1_U581 Stage9_I_2_U fsub_32ns_32ns_32_5_full_dsp_1_U582 W_real_U W_imag_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft_Pipeline_3_fu_220</InstName>
                    <ModuleName>fft_Pipeline_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>220</ID>
                    <BindInstances>empty_46_fu_150_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft_Pipeline_4_fu_231</InstName>
                    <ModuleName>fft_Pipeline_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>231</ID>
                    <BindInstances>empty_43_fu_150_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>X_R_i_U X_I_i_U OUT_R_o_0_U OUT_R_o_1_U OUT_R_o_2_U OUT_R_o_3_U OUT_I_o_0_U OUT_I_o_1_U OUT_I_o_2_U OUT_I_o_3_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fft_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1027</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>1024</TripCount>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>71</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_51_fu_92_p2" SOURCE="" URAM="0" VARIABLE="empty_51"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1027</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>1024</TripCount>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>71</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_49_fu_92_p2" SOURCE="" URAM="0" VARIABLE="empty_49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_exec_Pipeline_All_Loop</Name>
            <Loops>
                <All_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <All_Loop>
                        <Name>All_Loop</Name>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </All_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>62</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="All_Loop" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_216_p2" SOURCE="fft.cpp:90" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_exec_Pipeline_DFT_Loop</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>145</Best-caseLatency>
                    <Average-caseLatency>145</Average-caseLatency>
                    <Worst-caseLatency>145</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.450 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.450 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.450 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>145</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>143</Latency>
                        <AbsoluteTimeLatency>1.430 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2234</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>394</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_652_p2" SOURCE="fft.cpp:109" URAM="0" VARIABLE="add_ln109"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_exec_Pipeline_DFT_Loop9</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>146</Best-caseLatency>
                    <Average-caseLatency>146</Average-caseLatency>
                    <Worst-caseLatency>146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>146</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2661</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>713</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_668_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_1_fu_744_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_750_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_702_p2" SOURCE="fft.cpp:109" URAM="0" VARIABLE="add_ln109"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_exec_Pipeline_DFT_Loop10</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>146</Best-caseLatency>
                    <Average-caseLatency>146</Average-caseLatency>
                    <Worst-caseLatency>146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>146</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3020</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>759</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_2_fu_682_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_1_fu_688_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_3_fu_730_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_2_fu_736_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_4_fu_778_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_3_fu_784_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_816_p2" SOURCE="fft.cpp:109" URAM="0" VARIABLE="add_ln109"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_exec_Pipeline_DFT_Loop11</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>146</Best-caseLatency>
                    <Average-caseLatency>146</Average-caseLatency>
                    <Worst-caseLatency>146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>146</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3213</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>592</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_5_fu_816_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_4_fu_822_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_6_fu_884_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_5_fu_890_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_7_fu_952_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_6_fu_958_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_8_fu_1020_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_7_fu_1026_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_1058_p2" SOURCE="fft.cpp:109" URAM="0" VARIABLE="add_ln109"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_exec_Pipeline_DFT_Loop12</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>146</Best-caseLatency>
                    <Average-caseLatency>146</Average-caseLatency>
                    <Worst-caseLatency>146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>146</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3213</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>595</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_9_fu_816_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_8_fu_822_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_10_fu_884_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_9_fu_890_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_11_fu_952_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_10_fu_958_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_12_fu_1020_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_11_fu_1026_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_1058_p2" SOURCE="fft.cpp:109" URAM="0" VARIABLE="add_ln109"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_exec_Pipeline_DFT_Loop13</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>146</Best-caseLatency>
                    <Average-caseLatency>146</Average-caseLatency>
                    <Worst-caseLatency>146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>146</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3213</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>598</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_816_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_822_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_11_fu_884_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_10_fu_890_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_12_fu_952_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_11_fu_958_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_13_fu_1020_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_12_fu_1026_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_1058_p2" SOURCE="fft.cpp:109" URAM="0" VARIABLE="add_ln109"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_exec_Pipeline_DFT_Loop14</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>146</Best-caseLatency>
                    <Average-caseLatency>146</Average-caseLatency>
                    <Worst-caseLatency>146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>146</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3213</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>601</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_816_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_822_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_8_fu_884_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_7_fu_890_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_9_fu_952_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_8_fu_958_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_10_fu_1020_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_9_fu_1026_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_1058_p2" SOURCE="fft.cpp:109" URAM="0" VARIABLE="add_ln109"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_exec_Pipeline_DFT_Loop15</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>146</Best-caseLatency>
                    <Average-caseLatency>146</Average-caseLatency>
                    <Worst-caseLatency>146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>146</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3213</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>604</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_816_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_822_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_5_fu_884_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_4_fu_890_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_6_fu_952_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_5_fu_958_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_7_fu_1020_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_6_fu_1026_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_1058_p2" SOURCE="fft.cpp:109" URAM="0" VARIABLE="add_ln109"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_exec_Pipeline_DFT_Loop16</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>146</Best-caseLatency>
                    <Average-caseLatency>146</Average-caseLatency>
                    <Worst-caseLatency>146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>146</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3213</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>607</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_812_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_818_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_2_fu_880_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_1_fu_886_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_3_fu_948_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_2_fu_954_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_4_fu_1016_p2" SOURCE="fft.cpp:115" URAM="0" VARIABLE="add_ln115_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_3_fu_1022_p2" SOURCE="fft.cpp:116" URAM="0" VARIABLE="add_ln116_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_1054_p2" SOURCE="fft.cpp:109" URAM="0" VARIABLE="add_ln109"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_exec_Pipeline_DFT_Loop17</Name>
            <Loops>
                <DFT_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>145</Best-caseLatency>
                    <Average-caseLatency>145</Average-caseLatency>
                    <Worst-caseLatency>145</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.450 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.450 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.450 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>145</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DFT_Loop>
                        <Name>DFT_Loop</Name>
                        <TripCount>128</TripCount>
                        <Latency>143</Latency>
                        <AbsoluteTimeLatency>1.430 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </DFT_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2520</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>294</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DFT_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_856_p2" SOURCE="fft.cpp:109" URAM="0" VARIABLE="add_ln109"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_exec</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2505</Best-caseLatency>
                    <Average-caseLatency>2505</Average-caseLatency>
                    <Worst-caseLatency>2505</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.050 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2505</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>172</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>61</UTIL_BRAM>
                    <DSP>96</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>43</UTIL_DSP>
                    <FF>36978</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>34</UTIL_FF>
                    <LUT>33504</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>62</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage0_R_U" SOURCE="fft.cpp:42" URAM="0" VARIABLE="Stage0_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage0_R_1_U" SOURCE="fft.cpp:42" URAM="0" VARIABLE="Stage0_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage0_R_2_U" SOURCE="fft.cpp:42" URAM="0" VARIABLE="Stage0_R_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage0_R_3_U" SOURCE="fft.cpp:42" URAM="0" VARIABLE="Stage0_R_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage0_I_U" SOURCE="fft.cpp:42" URAM="0" VARIABLE="Stage0_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage0_I_1_U" SOURCE="fft.cpp:42" URAM="0" VARIABLE="Stage0_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage0_I_2_U" SOURCE="fft.cpp:42" URAM="0" VARIABLE="Stage0_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage0_I_3_U" SOURCE="fft.cpp:42" URAM="0" VARIABLE="Stage0_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage1_R_U" SOURCE="fft.cpp:43" URAM="0" VARIABLE="Stage1_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage1_R_1_U" SOURCE="fft.cpp:43" URAM="0" VARIABLE="Stage1_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage1_R_2_U" SOURCE="fft.cpp:43" URAM="0" VARIABLE="Stage1_R_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage1_R_3_U" SOURCE="fft.cpp:43" URAM="0" VARIABLE="Stage1_R_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage1_I_U" SOURCE="fft.cpp:43" URAM="0" VARIABLE="Stage1_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage1_I_1_U" SOURCE="fft.cpp:43" URAM="0" VARIABLE="Stage1_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage1_I_2_U" SOURCE="fft.cpp:43" URAM="0" VARIABLE="Stage1_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage1_I_3_U" SOURCE="fft.cpp:43" URAM="0" VARIABLE="Stage1_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage2_R_U" SOURCE="fft.cpp:44" URAM="0" VARIABLE="Stage2_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage2_R_1_U" SOURCE="fft.cpp:44" URAM="0" VARIABLE="Stage2_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage2_R_2_U" SOURCE="fft.cpp:44" URAM="0" VARIABLE="Stage2_R_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage2_R_3_U" SOURCE="fft.cpp:44" URAM="0" VARIABLE="Stage2_R_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage2_I_U" SOURCE="fft.cpp:44" URAM="0" VARIABLE="Stage2_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage2_I_1_U" SOURCE="fft.cpp:44" URAM="0" VARIABLE="Stage2_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage2_I_2_U" SOURCE="fft.cpp:44" URAM="0" VARIABLE="Stage2_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage2_I_3_U" SOURCE="fft.cpp:44" URAM="0" VARIABLE="Stage2_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage3_R_U" SOURCE="fft.cpp:45" URAM="0" VARIABLE="Stage3_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage3_R_1_U" SOURCE="fft.cpp:45" URAM="0" VARIABLE="Stage3_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U593" SOURCE="fft.cpp:45" URAM="0" VARIABLE="Stage3_R_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U569" SOURCE="fft.cpp:45" URAM="0" VARIABLE="Stage3_R_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U594" SOURCE="fft.cpp:45" URAM="0" VARIABLE="Stage3_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U570" SOURCE="fft.cpp:45" URAM="0" VARIABLE="Stage3_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U594" SOURCE="fft.cpp:45" URAM="0" VARIABLE="Stage3_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U570" SOURCE="fft.cpp:45" URAM="0" VARIABLE="Stage3_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U578" SOURCE="fft.cpp:46" URAM="0" VARIABLE="Stage4_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U593" SOURCE="fft.cpp:46" URAM="0" VARIABLE="Stage4_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U578" SOURCE="fft.cpp:46" URAM="0" VARIABLE="Stage4_R_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U594" SOURCE="fft.cpp:46" URAM="0" VARIABLE="Stage4_R_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U594" SOURCE="fft.cpp:46" URAM="0" VARIABLE="Stage4_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U577" SOURCE="fft.cpp:46" URAM="0" VARIABLE="Stage4_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U595" SOURCE="fft.cpp:46" URAM="0" VARIABLE="Stage4_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U596" SOURCE="fft.cpp:46" URAM="0" VARIABLE="Stage4_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U580" SOURCE="fft.cpp:47" URAM="0" VARIABLE="Stage5_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U577" SOURCE="fft.cpp:47" URAM="0" VARIABLE="Stage5_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U593" SOURCE="fft.cpp:47" URAM="0" VARIABLE="Stage5_R_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U594" SOURCE="fft.cpp:47" URAM="0" VARIABLE="Stage5_R_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U569" SOURCE="fft.cpp:47" URAM="0" VARIABLE="Stage5_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U595" SOURCE="fft.cpp:47" URAM="0" VARIABLE="Stage5_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U596" SOURCE="fft.cpp:47" URAM="0" VARIABLE="Stage5_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U579" SOURCE="fft.cpp:47" URAM="0" VARIABLE="Stage5_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U577" SOURCE="fft.cpp:48" URAM="0" VARIABLE="Stage6_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U595" SOURCE="fft.cpp:48" URAM="0" VARIABLE="Stage6_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U578" SOURCE="fft.cpp:48" URAM="0" VARIABLE="Stage6_R_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U596" SOURCE="fft.cpp:48" URAM="0" VARIABLE="Stage6_R_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U572" SOURCE="fft.cpp:48" URAM="0" VARIABLE="Stage6_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U581" SOURCE="fft.cpp:48" URAM="0" VARIABLE="Stage6_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U579" SOURCE="fft.cpp:48" URAM="0" VARIABLE="Stage6_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U595" SOURCE="fft.cpp:48" URAM="0" VARIABLE="Stage6_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U580" SOURCE="fft.cpp:49" URAM="0" VARIABLE="Stage7_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage7_R_1_U" SOURCE="fft.cpp:49" URAM="0" VARIABLE="Stage7_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage7_R_2_U" SOURCE="fft.cpp:49" URAM="0" VARIABLE="Stage7_R_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U583" SOURCE="fft.cpp:49" URAM="0" VARIABLE="Stage7_R_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U596" SOURCE="fft.cpp:49" URAM="0" VARIABLE="Stage7_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U596" SOURCE="fft.cpp:49" URAM="0" VARIABLE="Stage7_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U571" SOURCE="fft.cpp:49" URAM="0" VARIABLE="Stage7_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U597" SOURCE="fft.cpp:49" URAM="0" VARIABLE="Stage7_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U598" SOURCE="fft.cpp:50" URAM="0" VARIABLE="Stage8_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U581" SOURCE="fft.cpp:50" URAM="0" VARIABLE="Stage8_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U581" SOURCE="fft.cpp:50" URAM="0" VARIABLE="Stage8_R_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U582" SOURCE="fft.cpp:50" URAM="0" VARIABLE="Stage8_R_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U582" SOURCE="fft.cpp:50" URAM="0" VARIABLE="Stage8_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage8_I_1_U" SOURCE="fft.cpp:50" URAM="0" VARIABLE="Stage8_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage8_I_2_U" SOURCE="fft.cpp:50" URAM="0" VARIABLE="Stage8_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U597" SOURCE="fft.cpp:50" URAM="0" VARIABLE="Stage8_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U598" SOURCE="fft.cpp:51" URAM="0" VARIABLE="Stage9_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U584" SOURCE="fft.cpp:51" URAM="0" VARIABLE="Stage9_R_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U599" SOURCE="fft.cpp:51" URAM="0" VARIABLE="Stage9_R_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U600" SOURCE="fft.cpp:51" URAM="0" VARIABLE="Stage9_R_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U572" SOURCE="fft.cpp:51" URAM="0" VARIABLE="Stage9_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U581" SOURCE="fft.cpp:51" URAM="0" VARIABLE="Stage9_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage9_I_2_U" SOURCE="fft.cpp:51" URAM="0" VARIABLE="Stage9_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U582" SOURCE="fft.cpp:51" URAM="0" VARIABLE="Stage9_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="W_real_U" SOURCE="" URAM="0" VARIABLE="W_real"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="W_imag_U" SOURCE="" URAM="0" VARIABLE="W_imag"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1027</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>1024</TripCount>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_150_p2" SOURCE="" URAM="0" VARIABLE="empty_46"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_4</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1027</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>1024</TripCount>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_150_p2" SOURCE="" URAM="0" VARIABLE="empty_43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4577</Best-caseLatency>
                    <Average-caseLatency>4577</Average-caseLatency>
                    <Worst-caseLatency>4577</Worst-caseLatency>
                    <Best-caseRealTimeLatency>45.770 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>45.770 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>45.770 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4578</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>192</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>68</UTIL_BRAM>
                    <DSP>96</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>43</UTIL_DSP>
                    <FF>40682</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>38</UTIL_FF>
                    <LUT>40574</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>76</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="X_R_i_U" SOURCE="fft.cpp:30" URAM="0" VARIABLE="X_R_i"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="X_I_i_U" SOURCE="fft.cpp:30" URAM="0" VARIABLE="X_I_i"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="OUT_R_o_0_U" SOURCE="" URAM="0" VARIABLE="OUT_R_o_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="OUT_R_o_1_U" SOURCE="" URAM="0" VARIABLE="OUT_R_o_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="OUT_R_o_2_U" SOURCE="" URAM="0" VARIABLE="OUT_R_o_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="OUT_R_o_3_U" SOURCE="" URAM="0" VARIABLE="OUT_R_o_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="OUT_I_o_0_U" SOURCE="" URAM="0" VARIABLE="OUT_I_o_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="OUT_I_o_1_U" SOURCE="" URAM="0" VARIABLE="OUT_I_o_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="OUT_I_o_2_U" SOURCE="" URAM="0" VARIABLE="OUT_I_o_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="OUT_I_o_3_U" SOURCE="" URAM="0" VARIABLE="OUT_I_o_3"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_array_partition complete_threshold="8"/>
        <config_compile pipeline_loops="1024"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="X_R" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_input_1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="X_R_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="X_R_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_I" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_input_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="X_I_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="X_I_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="OUT_R" index="2" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_output_1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="OUT_R_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="OUT_R_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="OUT_I" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_output_0" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="OUT_I_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="OUT_I_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="X_R_1" access="W" description="Data signal of X_R" range="32">
                    <fields>
                        <field offset="0" width="32" name="X_R" access="W" description="Bit 31 to 0 of X_R"/>
                    </fields>
                </register>
                <register offset="0x14" name="X_R_2" access="W" description="Data signal of X_R" range="32">
                    <fields>
                        <field offset="0" width="32" name="X_R" access="W" description="Bit 63 to 32 of X_R"/>
                    </fields>
                </register>
                <register offset="0x1c" name="X_I_1" access="W" description="Data signal of X_I" range="32">
                    <fields>
                        <field offset="0" width="32" name="X_I" access="W" description="Bit 31 to 0 of X_I"/>
                    </fields>
                </register>
                <register offset="0x20" name="X_I_2" access="W" description="Data signal of X_I" range="32">
                    <fields>
                        <field offset="0" width="32" name="X_I" access="W" description="Bit 63 to 32 of X_I"/>
                    </fields>
                </register>
                <register offset="0x28" name="OUT_R_1" access="W" description="Data signal of OUT_R" range="32">
                    <fields>
                        <field offset="0" width="32" name="OUT_R" access="W" description="Bit 31 to 0 of OUT_R"/>
                    </fields>
                </register>
                <register offset="0x2c" name="OUT_R_2" access="W" description="Data signal of OUT_R" range="32">
                    <fields>
                        <field offset="0" width="32" name="OUT_R" access="W" description="Bit 63 to 32 of OUT_R"/>
                    </fields>
                </register>
                <register offset="0x34" name="OUT_I_1" access="W" description="Data signal of OUT_I" range="32">
                    <fields>
                        <field offset="0" width="32" name="OUT_I" access="W" description="Bit 31 to 0 of OUT_I"/>
                    </fields>
                </register>
                <register offset="0x38" name="OUT_I_2" access="W" description="Data signal of OUT_I" range="32">
                    <fields>
                        <field offset="0" width="32" name="OUT_I" access="W" description="Bit 63 to 32 of OUT_I"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="X_R"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="X_I"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="OUT_R"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_input_1:m_axi_input_0:m_axi_output_1:m_axi_output_0</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_input_1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_input_1_" paramPrefix="C_M_AXI_INPUT_1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_input_1_ARADDR</port>
                <port>m_axi_input_1_ARBURST</port>
                <port>m_axi_input_1_ARCACHE</port>
                <port>m_axi_input_1_ARID</port>
                <port>m_axi_input_1_ARLEN</port>
                <port>m_axi_input_1_ARLOCK</port>
                <port>m_axi_input_1_ARPROT</port>
                <port>m_axi_input_1_ARQOS</port>
                <port>m_axi_input_1_ARREADY</port>
                <port>m_axi_input_1_ARREGION</port>
                <port>m_axi_input_1_ARSIZE</port>
                <port>m_axi_input_1_ARUSER</port>
                <port>m_axi_input_1_ARVALID</port>
                <port>m_axi_input_1_AWADDR</port>
                <port>m_axi_input_1_AWBURST</port>
                <port>m_axi_input_1_AWCACHE</port>
                <port>m_axi_input_1_AWID</port>
                <port>m_axi_input_1_AWLEN</port>
                <port>m_axi_input_1_AWLOCK</port>
                <port>m_axi_input_1_AWPROT</port>
                <port>m_axi_input_1_AWQOS</port>
                <port>m_axi_input_1_AWREADY</port>
                <port>m_axi_input_1_AWREGION</port>
                <port>m_axi_input_1_AWSIZE</port>
                <port>m_axi_input_1_AWUSER</port>
                <port>m_axi_input_1_AWVALID</port>
                <port>m_axi_input_1_BID</port>
                <port>m_axi_input_1_BREADY</port>
                <port>m_axi_input_1_BRESP</port>
                <port>m_axi_input_1_BUSER</port>
                <port>m_axi_input_1_BVALID</port>
                <port>m_axi_input_1_RDATA</port>
                <port>m_axi_input_1_RID</port>
                <port>m_axi_input_1_RLAST</port>
                <port>m_axi_input_1_RREADY</port>
                <port>m_axi_input_1_RRESP</port>
                <port>m_axi_input_1_RUSER</port>
                <port>m_axi_input_1_RVALID</port>
                <port>m_axi_input_1_WDATA</port>
                <port>m_axi_input_1_WID</port>
                <port>m_axi_input_1_WLAST</port>
                <port>m_axi_input_1_WREADY</port>
                <port>m_axi_input_1_WSTRB</port>
                <port>m_axi_input_1_WUSER</port>
                <port>m_axi_input_1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="X_R"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_input_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_input_0_" paramPrefix="C_M_AXI_INPUT_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_input_0_ARADDR</port>
                <port>m_axi_input_0_ARBURST</port>
                <port>m_axi_input_0_ARCACHE</port>
                <port>m_axi_input_0_ARID</port>
                <port>m_axi_input_0_ARLEN</port>
                <port>m_axi_input_0_ARLOCK</port>
                <port>m_axi_input_0_ARPROT</port>
                <port>m_axi_input_0_ARQOS</port>
                <port>m_axi_input_0_ARREADY</port>
                <port>m_axi_input_0_ARREGION</port>
                <port>m_axi_input_0_ARSIZE</port>
                <port>m_axi_input_0_ARUSER</port>
                <port>m_axi_input_0_ARVALID</port>
                <port>m_axi_input_0_AWADDR</port>
                <port>m_axi_input_0_AWBURST</port>
                <port>m_axi_input_0_AWCACHE</port>
                <port>m_axi_input_0_AWID</port>
                <port>m_axi_input_0_AWLEN</port>
                <port>m_axi_input_0_AWLOCK</port>
                <port>m_axi_input_0_AWPROT</port>
                <port>m_axi_input_0_AWQOS</port>
                <port>m_axi_input_0_AWREADY</port>
                <port>m_axi_input_0_AWREGION</port>
                <port>m_axi_input_0_AWSIZE</port>
                <port>m_axi_input_0_AWUSER</port>
                <port>m_axi_input_0_AWVALID</port>
                <port>m_axi_input_0_BID</port>
                <port>m_axi_input_0_BREADY</port>
                <port>m_axi_input_0_BRESP</port>
                <port>m_axi_input_0_BUSER</port>
                <port>m_axi_input_0_BVALID</port>
                <port>m_axi_input_0_RDATA</port>
                <port>m_axi_input_0_RID</port>
                <port>m_axi_input_0_RLAST</port>
                <port>m_axi_input_0_RREADY</port>
                <port>m_axi_input_0_RRESP</port>
                <port>m_axi_input_0_RUSER</port>
                <port>m_axi_input_0_RVALID</port>
                <port>m_axi_input_0_WDATA</port>
                <port>m_axi_input_0_WID</port>
                <port>m_axi_input_0_WLAST</port>
                <port>m_axi_input_0_WREADY</port>
                <port>m_axi_input_0_WSTRB</port>
                <port>m_axi_input_0_WUSER</port>
                <port>m_axi_input_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="X_I"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_output_1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_output_1_" paramPrefix="C_M_AXI_OUTPUT_1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_output_1_ARADDR</port>
                <port>m_axi_output_1_ARBURST</port>
                <port>m_axi_output_1_ARCACHE</port>
                <port>m_axi_output_1_ARID</port>
                <port>m_axi_output_1_ARLEN</port>
                <port>m_axi_output_1_ARLOCK</port>
                <port>m_axi_output_1_ARPROT</port>
                <port>m_axi_output_1_ARQOS</port>
                <port>m_axi_output_1_ARREADY</port>
                <port>m_axi_output_1_ARREGION</port>
                <port>m_axi_output_1_ARSIZE</port>
                <port>m_axi_output_1_ARUSER</port>
                <port>m_axi_output_1_ARVALID</port>
                <port>m_axi_output_1_AWADDR</port>
                <port>m_axi_output_1_AWBURST</port>
                <port>m_axi_output_1_AWCACHE</port>
                <port>m_axi_output_1_AWID</port>
                <port>m_axi_output_1_AWLEN</port>
                <port>m_axi_output_1_AWLOCK</port>
                <port>m_axi_output_1_AWPROT</port>
                <port>m_axi_output_1_AWQOS</port>
                <port>m_axi_output_1_AWREADY</port>
                <port>m_axi_output_1_AWREGION</port>
                <port>m_axi_output_1_AWSIZE</port>
                <port>m_axi_output_1_AWUSER</port>
                <port>m_axi_output_1_AWVALID</port>
                <port>m_axi_output_1_BID</port>
                <port>m_axi_output_1_BREADY</port>
                <port>m_axi_output_1_BRESP</port>
                <port>m_axi_output_1_BUSER</port>
                <port>m_axi_output_1_BVALID</port>
                <port>m_axi_output_1_RDATA</port>
                <port>m_axi_output_1_RID</port>
                <port>m_axi_output_1_RLAST</port>
                <port>m_axi_output_1_RREADY</port>
                <port>m_axi_output_1_RRESP</port>
                <port>m_axi_output_1_RUSER</port>
                <port>m_axi_output_1_RVALID</port>
                <port>m_axi_output_1_WDATA</port>
                <port>m_axi_output_1_WID</port>
                <port>m_axi_output_1_WLAST</port>
                <port>m_axi_output_1_WREADY</port>
                <port>m_axi_output_1_WSTRB</port>
                <port>m_axi_output_1_WUSER</port>
                <port>m_axi_output_1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="OUT_R"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_output_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_output_0_" paramPrefix="C_M_AXI_OUTPUT_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_output_0_ARADDR</port>
                <port>m_axi_output_0_ARBURST</port>
                <port>m_axi_output_0_ARCACHE</port>
                <port>m_axi_output_0_ARID</port>
                <port>m_axi_output_0_ARLEN</port>
                <port>m_axi_output_0_ARLOCK</port>
                <port>m_axi_output_0_ARPROT</port>
                <port>m_axi_output_0_ARQOS</port>
                <port>m_axi_output_0_ARREADY</port>
                <port>m_axi_output_0_ARREGION</port>
                <port>m_axi_output_0_ARSIZE</port>
                <port>m_axi_output_0_ARUSER</port>
                <port>m_axi_output_0_ARVALID</port>
                <port>m_axi_output_0_AWADDR</port>
                <port>m_axi_output_0_AWBURST</port>
                <port>m_axi_output_0_AWCACHE</port>
                <port>m_axi_output_0_AWID</port>
                <port>m_axi_output_0_AWLEN</port>
                <port>m_axi_output_0_AWLOCK</port>
                <port>m_axi_output_0_AWPROT</port>
                <port>m_axi_output_0_AWQOS</port>
                <port>m_axi_output_0_AWREADY</port>
                <port>m_axi_output_0_AWREGION</port>
                <port>m_axi_output_0_AWSIZE</port>
                <port>m_axi_output_0_AWUSER</port>
                <port>m_axi_output_0_AWVALID</port>
                <port>m_axi_output_0_BID</port>
                <port>m_axi_output_0_BREADY</port>
                <port>m_axi_output_0_BRESP</port>
                <port>m_axi_output_0_BUSER</port>
                <port>m_axi_output_0_BVALID</port>
                <port>m_axi_output_0_RDATA</port>
                <port>m_axi_output_0_RID</port>
                <port>m_axi_output_0_RLAST</port>
                <port>m_axi_output_0_RREADY</port>
                <port>m_axi_output_0_RRESP</port>
                <port>m_axi_output_0_RUSER</port>
                <port>m_axi_output_0_RVALID</port>
                <port>m_axi_output_0_WDATA</port>
                <port>m_axi_output_0_WID</port>
                <port>m_axi_output_0_WLAST</port>
                <port>m_axi_output_0_WREADY</port>
                <port>m_axi_output_0_WSTRB</port>
                <port>m_axi_output_0_WUSER</port>
                <port>m_axi_output_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="OUT_I"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="OUT_I"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_input_0">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_input_1">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_output_0">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_output_1">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">X_R_1, 0x10, 32, W, Data signal of X_R, </column>
                    <column name="s_axi_control">X_R_2, 0x14, 32, W, Data signal of X_R, </column>
                    <column name="s_axi_control">X_I_1, 0x1c, 32, W, Data signal of X_I, </column>
                    <column name="s_axi_control">X_I_2, 0x20, 32, W, Data signal of X_I, </column>
                    <column name="s_axi_control">OUT_R_1, 0x28, 32, W, Data signal of OUT_R, </column>
                    <column name="s_axi_control">OUT_R_2, 0x2c, 32, W, Data signal of OUT_R, </column>
                    <column name="s_axi_control">OUT_I_1, 0x34, 32, W, Data signal of OUT_I, </column>
                    <column name="s_axi_control">OUT_I_2, 0x38, 32, W, Data signal of OUT_I, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="X_R">in, float*</column>
                    <column name="X_I">in, float*</column>
                    <column name="OUT_R">out, float*</column>
                    <column name="OUT_I">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="X_R">m_axi_input_1, interface, , </column>
                    <column name="X_R">s_axi_control, register, offset, name=X_R_1 offset=0x10 range=32</column>
                    <column name="X_R">s_axi_control, register, offset, name=X_R_2 offset=0x14 range=32</column>
                    <column name="X_I">m_axi_input_0, interface, , </column>
                    <column name="X_I">s_axi_control, register, offset, name=X_I_1 offset=0x1c range=32</column>
                    <column name="X_I">s_axi_control, register, offset, name=X_I_2 offset=0x20 range=32</column>
                    <column name="OUT_R">m_axi_output_1, interface, , </column>
                    <column name="OUT_R">s_axi_control, register, offset, name=OUT_R_1 offset=0x28 range=32</column>
                    <column name="OUT_R">s_axi_control, register, offset, name=OUT_R_2 offset=0x2c range=32</column>
                    <column name="OUT_I">m_axi_output_0, interface, , </column>
                    <column name="OUT_I">s_axi_control, register, offset, name=OUT_I_1 offset=0x34 range=32</column>
                    <column name="OUT_I">s_axi_control, register, offset, name=OUT_I_2 offset=0x38 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_input_1">anonymous, read, 1024, 32, fft.cpp:33:2</column>
                    <column name="m_axi_input_0">anonymous, read, 1024, 32, fft.cpp:34:2</column>
                    <column name="m_axi_output_1">anonymous, write, 1024, 32, fft.cpp:36:2</column>
                    <column name="m_axi_output_0">anonymous, write, 1024, 32, fft.cpp:37:2</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_output_0">OUT_I, anonymous, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, fft.cpp:37:2</column>
                    <column name="m_axi_output_1">OUT_R, anonymous, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, fft.cpp:36:2</column>
                    <column name="m_axi_input_0">X_I, anonymous, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, fft.cpp:34:2</column>
                    <column name="m_axi_input_1">X_R, anonymous, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, fft.cpp:33:2</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="fft.cpp:20" status="valid" parentFunction="fft" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="interface" location="fft.cpp:21" status="valid" parentFunction="fft" variable="X_I" isDirective="0" options="mode=m_axi bundle=input_0 port=X_I offset=slave"/>
        <Pragma type="interface" location="fft.cpp:22" status="valid" parentFunction="fft" variable="X_R" isDirective="0" options="mode=m_axi bundle=input_1 port=X_R offset=slave"/>
        <Pragma type="interface" location="fft.cpp:23" status="valid" parentFunction="fft" variable="OUT_I" isDirective="0" options="mode=m_axi bundle=output_0 port=OUT_I offset=slave"/>
        <Pragma type="interface" location="fft.cpp:24" status="valid" parentFunction="fft" variable="OUT_R" isDirective="0" options="mode=m_axi bundle=output_1 port=OUT_R offset=slave"/>
        <Pragma type="interface" location="fft.cpp:25" status="valid" parentFunction="fft" variable="X_R" isDirective="0" options="mode=s_axilite port=X_R"/>
        <Pragma type="interface" location="fft.cpp:26" status="valid" parentFunction="fft" variable="X_I" isDirective="0" options="mode=s_axilite port=X_I"/>
        <Pragma type="interface" location="fft.cpp:27" status="valid" parentFunction="fft" variable="OUT_R" isDirective="0" options="mode=s_axilite port=OUT_R"/>
        <Pragma type="interface" location="fft.cpp:28" status="valid" parentFunction="fft" variable="OUT_I" isDirective="0" options="mode=s_axilite port=OUT_I"/>
        <Pragma type="array_partition" location="fft.cpp:52" status="valid" parentFunction="fft_exec" variable="Stage0_R" isDirective="0" options="variable=Stage0_R type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:53" status="valid" parentFunction="fft_exec" variable="Stage0_I" isDirective="0" options="variable=Stage0_I type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:54" status="valid" parentFunction="fft_exec" variable="Stage1_R" isDirective="0" options="variable=Stage1_R type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:55" status="valid" parentFunction="fft_exec" variable="Stage1_I" isDirective="0" options="variable=Stage1_I type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:56" status="valid" parentFunction="fft_exec" variable="Stage2_R" isDirective="0" options="variable=Stage2_R type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:57" status="valid" parentFunction="fft_exec" variable="Stage2_I" isDirective="0" options="variable=Stage2_I type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:58" status="valid" parentFunction="fft_exec" variable="Stage3_R" isDirective="0" options="variable=Stage3_R type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:59" status="valid" parentFunction="fft_exec" variable="Stage3_I" isDirective="0" options="variable=Stage3_I type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:60" status="valid" parentFunction="fft_exec" variable="Stage4_R" isDirective="0" options="variable=Stage4_R type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:61" status="valid" parentFunction="fft_exec" variable="Stage4_I" isDirective="0" options="variable=Stage4_I type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:62" status="valid" parentFunction="fft_exec" variable="Stage5_R" isDirective="0" options="variable=Stage5_R type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:63" status="valid" parentFunction="fft_exec" variable="Stage5_I" isDirective="0" options="variable=Stage5_I type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:64" status="valid" parentFunction="fft_exec" variable="Stage6_R" isDirective="0" options="variable=Stage6_R type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:65" status="valid" parentFunction="fft_exec" variable="Stage6_I" isDirective="0" options="variable=Stage6_I type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:66" status="valid" parentFunction="fft_exec" variable="Stage7_R" isDirective="0" options="variable=Stage7_R type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:67" status="valid" parentFunction="fft_exec" variable="Stage7_I" isDirective="0" options="variable=Stage7_I type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:68" status="valid" parentFunction="fft_exec" variable="Stage8_R" isDirective="0" options="variable=Stage8_R type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:69" status="valid" parentFunction="fft_exec" variable="Stage8_I" isDirective="0" options="variable=Stage8_I type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:70" status="valid" parentFunction="fft_exec" variable="Stage9_R" isDirective="0" options="variable=Stage9_R type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:71" status="valid" parentFunction="fft_exec" variable="Stage9_I" isDirective="0" options="variable=Stage9_I type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:72" status="valid" parentFunction="fft_exec" variable="OUT_R" isDirective="0" options="variable=OUT_R type=cyclic factor=factor"/>
        <Pragma type="array_partition" location="fft.cpp:73" status="valid" parentFunction="fft_exec" variable="OUT_I" isDirective="0" options="variable=OUT_I type=cyclic factor=factor"/>
        <Pragma type="dependence" location="fft.cpp:88" status="valid" parentFunction="bit_reverse" variable="X_I" isDirective="0" options="dependent=false type=inter variable=X_I"/>
        <Pragma type="dependence" location="fft.cpp:89" status="valid" parentFunction="bit_reverse" variable="X_R" isDirective="0" options="dependent=false type=inter variable=X_R"/>
        <Pragma type="dependence" location="fft.cpp:102" status="valid" parentFunction="fft_stage_t" variable="OUT_R" isDirective="0" options="dependent=false type=inter variable=OUT_R"/>
        <Pragma type="dependence" location="fft.cpp:103" status="valid" parentFunction="fft_stage_t" variable="OUT_I" isDirective="0" options="dependent=false type=inter variable=OUT_I"/>
        <Pragma type="unroll" location="fft.cpp:110" status="valid" parentFunction="fft_stage_t" variable="" isDirective="0" options="factor=factor"/>
        <Pragma type="pipeline" location="fft.cpp:111" status="valid" parentFunction="fft_stage_t" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

