

================================================================
== Vivado HLS Report for 'sobel_filter_core'
================================================================
* Date:           Sat Dec  3 16:51:18 2016

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        mysobel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         8|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 8, States = { 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	11  / (exitcond_i)
	7  / (!exitcond_i)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	3  / true
11 --> 
	2  / true
* FSM state operations: 

 <State 1>: 6.89ns
ST_1: buff_C_val_1_0 (27)  [1/1] 0.00ns
entry:0  %buff_C_val_1_0 = alloca i8

ST_1: buff_C_val_0_0_i_i_s (28)  [1/1] 0.00ns
entry:1  %buff_C_val_0_0_i_i_s = alloca i8

ST_1: buff_C_val_0_1_i_i_s (29)  [1/1] 0.00ns
entry:2  %buff_C_val_0_1_i_i_s = alloca i8

ST_1: buff_C_val_0_0 (30)  [1/1] 0.00ns
entry:3  %buff_C_val_0_0 = alloca i8

ST_1: buff_C_val_1_0_i_i_s (31)  [1/1] 0.00ns
entry:4  %buff_C_val_1_0_i_i_s = alloca i8

ST_1: buff_C_val_1_1_i_i_s (32)  [1/1] 0.00ns
entry:5  %buff_C_val_1_1_i_i_s = alloca i8

ST_1: buff_C_val_2_1_i_i_s (33)  [1/1] 0.00ns
entry:6  %buff_C_val_2_1_i_i_s = alloca i8

ST_1: buff_C_val_2_0_i_i_s (34)  [1/1] 0.00ns
entry:7  %buff_C_val_2_0_i_i_s = alloca i8

ST_1: cols_read (35)  [1/1] 0.00ns
entry:8  %cols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols)

ST_1: rows_read (36)  [1/1] 0.00ns
entry:9  %rows_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows)

ST_1: buff_A_val_0 (37)  [1/1] 2.71ns  loc: mysobel/solution1/top.cpp:100->mysobel/solution1/top.cpp:205
entry:10  %buff_A_val_0 = alloca [1920 x i8], align 1

ST_1: buff_A_val_1 (38)  [1/1] 2.71ns  loc: mysobel/solution1/top.cpp:100->mysobel/solution1/top.cpp:205
entry:11  %buff_A_val_1 = alloca [1920 x i8], align 1

ST_1: buff_A_val_2 (39)  [1/1] 2.71ns  loc: mysobel/solution1/top.cpp:100->mysobel/solution1/top.cpp:205
entry:12  %buff_A_val_2 = alloca [1920 x i8], align 1

ST_1: tmp (40)  [1/1] 0.00ns
entry:13  %tmp = trunc i32 %rows_read to i11

ST_1: tmp_1 (41)  [1/1] 0.00ns
entry:14  %tmp_1 = trunc i32 %cols_read to i11

ST_1: StgValue_27 (42)  [1/1] 0.00ns
entry:15  call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_28 (43)  [1/1] 0.00ns
entry:16  call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_29 (44)  [1/1] 0.00ns
entry:17  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_30 (45)  [1/1] 0.00ns
entry:18  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_31 (46)  [1/1] 0.00ns
entry:19  call void (...)* @_ssdm_op_SpecInterface(i32* %c_invert_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_32 (47)  [1/1] 0.00ns
entry:20  call void (...)* @_ssdm_op_SpecInterface(i32* %c_low_thresh_channel_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_33 (48)  [1/1] 0.00ns
entry:21  call void (...)* @_ssdm_op_SpecInterface(i32* %c_high_thresh_channe, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_34 (49)  [1/1] 0.00ns
entry:22  call void (...)* @_ssdm_op_SpecInterface(i32* %C_YR2C1_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_35 (50)  [1/1] 0.00ns
entry:23  call void (...)* @_ssdm_op_SpecInterface(i32* %C_YR2C0_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_36 (51)  [1/1] 0.00ns
entry:24  call void (...)* @_ssdm_op_SpecInterface(i32* %C_YR1C2_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_37 (52)  [1/1] 0.00ns
entry:25  call void (...)* @_ssdm_op_SpecInterface(i32* %C_YR1C1_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_38 (53)  [1/1] 0.00ns
entry:26  call void (...)* @_ssdm_op_SpecInterface(i32* %C_YR1C0_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_39 (54)  [1/1] 0.00ns
entry:27  call void (...)* @_ssdm_op_SpecInterface(i32* %C_YR0C2_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_40 (55)  [1/1] 0.00ns
entry:28  call void (...)* @_ssdm_op_SpecInterface(i32* %C_YR0C1_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_41 (56)  [1/1] 0.00ns
entry:29  call void (...)* @_ssdm_op_SpecInterface(i32* %C_YR0C0_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_42 (57)  [1/1] 0.00ns
entry:30  call void (...)* @_ssdm_op_SpecInterface(i32* %C_XR2C2_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_43 (58)  [1/1] 0.00ns
entry:31  call void (...)* @_ssdm_op_SpecInterface(i32* %C_XR2C1_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_44 (59)  [1/1] 0.00ns
entry:32  call void (...)* @_ssdm_op_SpecInterface(i32* %C_XR2C0_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_45 (60)  [1/1] 0.00ns
entry:33  call void (...)* @_ssdm_op_SpecInterface(i32* %C_XR1C2_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_46 (61)  [1/1] 0.00ns
entry:34  call void (...)* @_ssdm_op_SpecInterface(i32* %C_XR1C1_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_47 (62)  [1/1] 0.00ns
entry:35  call void (...)* @_ssdm_op_SpecInterface(i32* %C_XR1C0_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_48 (63)  [1/1] 0.00ns
entry:36  call void (...)* @_ssdm_op_SpecInterface(i32* %C_XR0C2_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_49 (64)  [1/1] 0.00ns
entry:37  call void (...)* @_ssdm_op_SpecInterface(i32* %C_XR0C1_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_50 (65)  [1/1] 0.00ns
entry:38  call void (...)* @_ssdm_op_SpecInterface(i32* %C_XR0C0_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: C_XR0C0_channel_read (66)  [1/1] 4.38ns
entry:39  %C_XR0C0_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_XR0C0_channel)

ST_1: C_XR0C1_channel_read (67)  [1/1] 4.38ns
entry:40  %C_XR0C1_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_XR0C1_channel)

ST_1: C_XR0C2_channel_read (68)  [1/1] 4.38ns
entry:41  %C_XR0C2_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_XR0C2_channel)

ST_1: C_XR1C0_channel_read (69)  [1/1] 4.38ns
entry:42  %C_XR1C0_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_XR1C0_channel)

ST_1: C_XR1C1_channel_read (70)  [1/1] 4.38ns
entry:43  %C_XR1C1_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_XR1C1_channel)

ST_1: C_XR1C2_channel_read (71)  [1/1] 4.38ns
entry:44  %C_XR1C2_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_XR1C2_channel)

ST_1: C_XR2C0_channel_read (72)  [1/1] 4.38ns
entry:45  %C_XR2C0_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_XR2C0_channel)

ST_1: C_XR2C1_channel_read (73)  [1/1] 4.38ns
entry:46  %C_XR2C1_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_XR2C1_channel)

ST_1: C_XR2C2_channel_read (74)  [1/1] 4.38ns
entry:47  %C_XR2C2_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_XR2C2_channel)

ST_1: C_YR0C0_channel_read (75)  [1/1] 4.38ns
entry:48  %C_YR0C0_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_YR0C0_channel)

ST_1: C_YR0C1_channel_read (76)  [1/1] 4.38ns
entry:49  %C_YR0C1_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_YR0C1_channel)

ST_1: C_YR0C2_channel_read (77)  [1/1] 4.38ns
entry:50  %C_YR0C2_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_YR0C2_channel)

ST_1: C_YR1C0_channel_read (78)  [1/1] 4.38ns
entry:51  %C_YR1C0_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_YR1C0_channel)

ST_1: C_YR1C1_channel_read (79)  [1/1] 4.38ns
entry:52  %C_YR1C1_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_YR1C1_channel)

ST_1: C_YR1C2_channel_read (80)  [1/1] 4.38ns
entry:53  %C_YR1C2_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_YR1C2_channel)

ST_1: C_YR2C0_channel_read (81)  [1/1] 4.38ns
entry:54  %C_YR2C0_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_YR2C0_channel)

ST_1: C_YR2C1_channel_read (82)  [1/1] 4.38ns
entry:55  %C_YR2C1_channel_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_YR2C1_channel)

ST_1: c_high_thresh_channe_1 (83)  [1/1] 4.38ns
entry:56  %c_high_thresh_channe_1 = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %c_high_thresh_channe)

ST_1: c_low_thresh_channel (84)  [1/1] 4.38ns
entry:57  %c_low_thresh_channel = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %c_low_thresh_channel_1)

ST_1: c_invert_channel_rea (85)  [1/1] 4.38ns
entry:58  %c_invert_channel_rea = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %c_invert_channel)

ST_1: rbegin_i_i_i_i (86)  [1/1] 0.00ns
entry:59  %rbegin_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind

ST_1: rend_i_i_i_i (87)  [1/1] 0.00ns
entry:60  %rend_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i_i_i) nounwind

ST_1: rows_cast_i_i_cast_i (88)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:142->mysobel/solution1/top.cpp:205
entry:61  %rows_cast_i_i_cast_i = zext i11 %tmp to i12

ST_1: tmp_31_i_i_i (89)  [1/1] 1.84ns  loc: mysobel/solution1/top.cpp:142->mysobel/solution1/top.cpp:205
entry:62  %tmp_31_i_i_i = add i12 -1, %rows_cast_i_i_cast_i

ST_1: tmp_31_i_i_cast_i (90)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:142->mysobel/solution1/top.cpp:205
entry:63  %tmp_31_i_i_cast_i = sext i12 %tmp_31_i_i_i to i13

ST_1: cols_cast_i_i_cast_i (91)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:142->mysobel/solution1/top.cpp:205
entry:64  %cols_cast_i_i_cast_i = zext i11 %tmp_1 to i12

ST_1: tmp_32_i_i_i (92)  [1/1] 1.84ns  loc: mysobel/solution1/top.cpp:142->mysobel/solution1/top.cpp:205
entry:65  %tmp_32_i_i_i = add i12 -1, %cols_cast_i_i_cast_i

ST_1: tmp_32_i_i_cast_i (93)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:142->mysobel/solution1/top.cpp:205
entry:66  %tmp_32_i_i_cast_i = sext i12 %tmp_32_i_i_i to i13

ST_1: tmp_3_i (94)  [1/1] 1.84ns  loc: mysobel/solution1/top.cpp:103->mysobel/solution1/top.cpp:205
entry:67  %tmp_3_i = add i12 1, %cols_cast_i_i_cast_i

ST_1: tmp_6_i (95)  [1/1] 1.84ns  loc: mysobel/solution1/top.cpp:103->mysobel/solution1/top.cpp:205
entry:68  %tmp_6_i = add i12 1, %rows_cast_i_i_cast_i

ST_1: tmp_2 (96)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:51->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:69  %tmp_2 = trunc i32 %C_XR0C0_channel_read to i8

ST_1: tmp_3 (97)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:51->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:70  %tmp_3 = trunc i32 %C_XR0C1_channel_read to i8

ST_1: tmp_4 (98)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:51->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:71  %tmp_4 = trunc i32 %C_XR0C2_channel_read to i8

ST_1: tmp_5 (99)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:51->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:72  %tmp_5 = trunc i32 %C_XR1C0_channel_read to i8

ST_1: tmp_6 (100)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:51->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:73  %tmp_6 = trunc i32 %C_XR1C1_channel_read to i8

ST_1: tmp_7 (101)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:51->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:74  %tmp_7 = trunc i32 %C_XR1C2_channel_read to i8

ST_1: tmp_8 (102)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:51->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:75  %tmp_8 = trunc i32 %C_XR2C0_channel_read to i8

ST_1: tmp_9 (103)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:51->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:76  %tmp_9 = trunc i32 %C_XR2C1_channel_read to i8

ST_1: tmp_10 (104)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:51->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:77  %tmp_10 = trunc i32 %C_XR2C2_channel_read to i8

ST_1: tmp_11 (105)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:55->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:78  %tmp_11 = trunc i32 %C_YR0C0_channel_read to i8

ST_1: tmp_12 (106)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:55->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:79  %tmp_12 = trunc i32 %C_YR0C1_channel_read to i8

ST_1: tmp_13 (107)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:55->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:80  %tmp_13 = trunc i32 %C_YR0C2_channel_read to i8

ST_1: tmp_14 (108)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:55->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:81  %tmp_14 = trunc i32 %C_YR1C0_channel_read to i8

ST_1: tmp_15 (109)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:55->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:82  %tmp_15 = trunc i32 %C_YR1C1_channel_read to i8

ST_1: tmp_16 (110)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:55->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:83  %tmp_16 = trunc i32 %C_YR1C2_channel_read to i8

ST_1: tmp_17 (111)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:55->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:84  %tmp_17 = trunc i32 %C_YR2C0_channel_read to i8

ST_1: tmp_18 (112)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:55->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:85  %tmp_18 = trunc i32 %C_YR2C1_channel_read to i8

ST_1: tmp_36_0_i_i_i_i (113)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:86  %tmp_36_0_i_i_i_i = sext i8 %tmp_2 to i16

ST_1: tmp_38_0_i_i_i_i (114)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:87  %tmp_38_0_i_i_i_i = sext i8 %tmp_11 to i16

ST_1: tmp_36_0_1_i_i_i_i (115)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:88  %tmp_36_0_1_i_i_i_i = sext i8 %tmp_3 to i16

ST_1: tmp_38_0_1_i_i_i_i (116)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:89  %tmp_38_0_1_i_i_i_i = sext i8 %tmp_12 to i16

ST_1: tmp_36_0_2_i_i_i_i (117)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:90  %tmp_36_0_2_i_i_i_i = sext i8 %tmp_4 to i16

ST_1: tmp_38_0_2_i_i_i_i (118)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:91  %tmp_38_0_2_i_i_i_i = sext i8 %tmp_13 to i16

ST_1: tmp_36_1_i_i_i_i (119)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:92  %tmp_36_1_i_i_i_i = sext i8 %tmp_5 to i16

ST_1: tmp_38_1_i_i_i_i (120)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:93  %tmp_38_1_i_i_i_i = sext i8 %tmp_14 to i16

ST_1: tmp_36_1_1_i_i_i_i (121)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:94  %tmp_36_1_1_i_i_i_i = sext i8 %tmp_6 to i16

ST_1: tmp_38_1_1_i_i_i_i (122)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:95  %tmp_38_1_1_i_i_i_i = sext i8 %tmp_15 to i16

ST_1: tmp_36_1_2_i_i_i_i (123)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:96  %tmp_36_1_2_i_i_i_i = sext i8 %tmp_7 to i16

ST_1: tmp_38_1_2_i_i_i_i (124)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:97  %tmp_38_1_2_i_i_i_i = sext i8 %tmp_16 to i16

ST_1: tmp_36_2_i_i_i_i (125)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:98  %tmp_36_2_i_i_i_i = sext i8 %tmp_8 to i16

ST_1: tmp_38_2_i_i_i_i (126)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:99  %tmp_38_2_i_i_i_i = sext i8 %tmp_17 to i16

ST_1: tmp_36_2_1_i_i_i_i (127)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:100  %tmp_36_2_1_i_i_i_i = sext i8 %tmp_9 to i16

ST_1: tmp_38_2_1_i_i_i_i (128)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:101  %tmp_38_2_1_i_i_i_i = sext i8 %tmp_18 to i16

ST_1: tmp_36_2_2_i_i_i_i (129)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:102  %tmp_36_2_2_i_i_i_i = sext i8 %tmp_10 to i16

ST_1: tmp_30_i_i_i_i (130)  [1/1] 2.52ns  loc: mysobel/solution1/top.cpp:84->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
entry:103  %tmp_30_i_i_i_i = icmp eq i32 %c_invert_channel_rea, 1

ST_1: StgValue_116 (131)  [1/1] 1.57ns  loc: mysobel/solution1/top.cpp:103->mysobel/solution1/top.cpp:205
entry:104  br label %.loopexit


 <State 2>: 3.51ns
ST_2: row_i_i_i (133)  [1/1] 0.00ns
.loopexit:0  %row_i_i_i = phi i12 [ 0, %entry ], [ %row, %.loopexit.loopexit ]

ST_2: row_cast_cast_i_i_i (134)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:103->mysobel/solution1/top.cpp:205
.loopexit:1  %row_cast_cast_i_i_i = zext i12 %row_i_i_i to i13

ST_2: exitcond1_i (135)  [1/1] 2.14ns  loc: mysobel/solution1/top.cpp:103->mysobel/solution1/top.cpp:205
.loopexit:2  %exitcond1_i = icmp eq i12 %row_i_i_i, %tmp_6_i

ST_2: row (136)  [1/1] 1.84ns  loc: mysobel/solution1/top.cpp:103->mysobel/solution1/top.cpp:205
.loopexit:3  %row = add i12 %row_i_i_i, 1

ST_2: StgValue_121 (137)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:103->mysobel/solution1/top.cpp:205
.loopexit:4  br i1 %exitcond1_i, label %sobel_filter_core.exit, label %.preheader.preheader.i.i.i

ST_2: tmp_34_i_i_i (139)  [1/1] 2.14ns  loc: mysobel/solution1/top.cpp:121->mysobel/solution1/top.cpp:205
.preheader.preheader.i.i.i:0  %tmp_34_i_i_i = icmp ult i12 %row_i_i_i, %rows_cast_i_i_cast_i

ST_2: tmp_19 (140)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:142->mysobel/solution1/top.cpp:205
.preheader.preheader.i.i.i:1  %tmp_19 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %row_i_i_i, i32 1, i32 11)

ST_2: icmp (141)  [1/1] 2.11ns  loc: mysobel/solution1/top.cpp:142->mysobel/solution1/top.cpp:205
.preheader.preheader.i.i.i:2  %icmp = icmp eq i11 %tmp_19, 0

ST_2: tmp_36_i_i_i (142)  [1/1] 2.14ns  loc: mysobel/solution1/top.cpp:154->mysobel/solution1/top.cpp:205
.preheader.preheader.i.i.i:3  %tmp_36_i_i_i = icmp ne i12 %row_i_i_i, 0

ST_2: tmp_37_i_i_i (143)  [1/1] 2.14ns  loc: mysobel/solution1/top.cpp:142->mysobel/solution1/top.cpp:205
.preheader.preheader.i.i.i:4  %tmp_37_i_i_i = icmp sgt i13 %row_cast_cast_i_i_i, %tmp_31_i_i_cast_i

ST_2: StgValue_127 (144)  [1/1] 1.57ns  loc: mysobel/solution1/top.cpp:104->mysobel/solution1/top.cpp:205
.preheader.preheader.i.i.i:5  br label %.preheader.i.i.i

ST_2: StgValue_128 (290)  [1/1] 0.00ns
sobel_filter_core.exit:0  ret void


 <State 3>: 4.88ns
ST_3: col_assign_i (146)  [1/1] 0.00ns
.preheader.i.i.i:0  %col_assign_i = phi i12 [ 0, %.preheader.preheader.i.i.i ], [ %col, %._crit_edge7.i.i.i ]

ST_3: col_assign_cast_cast (148)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:104->mysobel/solution1/top.cpp:205
.preheader.i.i.i:2  %col_assign_cast_cast = zext i12 %col_assign_i to i13

ST_3: exitcond_i (149)  [1/1] 2.14ns  loc: mysobel/solution1/top.cpp:104->mysobel/solution1/top.cpp:205
.preheader.i.i.i:3  %exitcond_i = icmp eq i12 %col_assign_i, %tmp_3_i

ST_3: col (150)  [1/1] 1.84ns  loc: mysobel/solution1/top.cpp:104->mysobel/solution1/top.cpp:205
.preheader.i.i.i:4  %col = add i12 %col_assign_i, 1

ST_3: tmp_30_i_i_i (153)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:104->mysobel/solution1/top.cpp:205
:0  %tmp_30_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1805)

ST_3: StgValue_134 (154)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:107->mysobel/solution1/top.cpp:205
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_3: tmp_39_i_i_i (155)  [1/1] 2.14ns  loc: mysobel/solution1/top.cpp:114->mysobel/solution1/top.cpp:205
:2  %tmp_39_i_i_i = icmp ult i12 %col_assign_i, %cols_cast_i_i_cast_i

ST_3: StgValue_136 (156)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:114->mysobel/solution1/top.cpp:205
:3  br i1 %tmp_39_i_i_i, label %.preheader.preheader.i.i.i.i.i, label %._crit_edge.i.i.i

ST_3: tmp_40_i_i_i (158)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:853->mysobel/solution1/top.cpp:115->mysobel/solution1/top.cpp:205
.preheader.preheader.i.i.i.i.i:0  %tmp_40_i_i_i = zext i12 %col_assign_i to i64

ST_3: buff_A_val_1_addr (159)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:853->mysobel/solution1/top.cpp:115->mysobel/solution1/top.cpp:205
.preheader.preheader.i.i.i.i.i:1  %buff_A_val_1_addr = getelementptr [1920 x i8]* %buff_A_val_1, i64 0, i64 %tmp_40_i_i_i

ST_3: buff_A_val_1_load (160)  [2/2] 2.71ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:853->mysobel/solution1/top.cpp:115->mysobel/solution1/top.cpp:205
.preheader.preheader.i.i.i.i.i:2  %buff_A_val_1_load = load i8* %buff_A_val_1_addr, align 1

ST_3: buff_A_val_0_addr (163)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:853->mysobel/solution1/top.cpp:115->mysobel/solution1/top.cpp:205
.preheader.preheader.i.i.i.i.i:5  %buff_A_val_0_addr = getelementptr [1920 x i8]* %buff_A_val_0, i64 0, i64 %tmp_40_i_i_i

ST_3: temp (164)  [2/2] 2.71ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:853->mysobel/solution1/top.cpp:115->mysobel/solution1/top.cpp:205
.preheader.preheader.i.i.i.i.i:6  %temp = load i8* %buff_A_val_0_addr, align 1

ST_3: or_cond_i_i_i (169)  [1/1] 1.37ns  loc: mysobel/solution1/top.cpp:121->mysobel/solution1/top.cpp:205
._crit_edge.i.i.i:0  %or_cond_i_i_i = and i1 %tmp_39_i_i_i, %tmp_34_i_i_i

ST_3: StgValue_143 (170)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:121->mysobel/solution1/top.cpp:205
._crit_edge.i.i.i:1  br i1 %or_cond_i_i_i, label %"operator>>.exit.i.i.i", label %._crit_edge5.i.i_ifconv.i

ST_3: tmp_45_i_i_i (198)  [1/1] 2.14ns  loc: mysobel/solution1/top.cpp:142->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:15  %tmp_45_i_i_i = icmp sgt i13 %col_assign_cast_cast, %tmp_32_i_i_cast_i

ST_3: tmp_46_i_i_i (266)  [1/1] 2.14ns  loc: mysobel/solution1/top.cpp:154->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:83  %tmp_46_i_i_i = icmp ne i12 %col_assign_i, 0

ST_3: or_cond3_i_i_i (267)  [1/1] 1.37ns  loc: mysobel/solution1/top.cpp:154->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:84  %or_cond3_i_i_i = and i1 %tmp_36_i_i_i, %tmp_46_i_i_i

ST_3: StgValue_147 (268)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:154->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:85  br i1 %or_cond3_i_i_i, label %"operator<<.exit.i.i.i", label %._crit_edge7.i.i.i


 <State 4>: 5.42ns
ST_4: buff_A_val_1_load (160)  [1/2] 2.71ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:853->mysobel/solution1/top.cpp:115->mysobel/solution1/top.cpp:205
.preheader.preheader.i.i.i.i.i:2  %buff_A_val_1_load = load i8* %buff_A_val_1_addr, align 1

ST_4: buff_A_val_2_addr (161)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:853->mysobel/solution1/top.cpp:115->mysobel/solution1/top.cpp:205
.preheader.preheader.i.i.i.i.i:3  %buff_A_val_2_addr = getelementptr [1920 x i8]* %buff_A_val_2, i64 0, i64 %tmp_40_i_i_i

ST_4: StgValue_150 (162)  [1/1] 2.71ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:853->mysobel/solution1/top.cpp:115->mysobel/solution1/top.cpp:205
.preheader.preheader.i.i.i.i.i:4  store i8 %buff_A_val_1_load, i8* %buff_A_val_2_addr, align 1

ST_4: temp (164)  [1/2] 2.71ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:853->mysobel/solution1/top.cpp:115->mysobel/solution1/top.cpp:205
.preheader.preheader.i.i.i.i.i:6  %temp = load i8* %buff_A_val_0_addr, align 1

ST_4: StgValue_152 (165)  [1/1] 2.71ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:853->mysobel/solution1/top.cpp:115->mysobel/solution1/top.cpp:205
.preheader.preheader.i.i.i.i.i:7  store i8 %temp, i8* %buff_A_val_1_addr, align 1

ST_4: StgValue_153 (166)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:116->mysobel/solution1/top.cpp:205
.preheader.preheader.i.i.i.i.i:8  store i8 %temp, i8* %buff_C_val_1_0

ST_4: StgValue_154 (167)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:117->mysobel/solution1/top.cpp:205
.preheader.preheader.i.i.i.i.i:9  br label %._crit_edge.i.i.i


 <State 5>: 7.08ns
ST_5: StgValue_155 (151)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:104->mysobel/solution1/top.cpp:205
.preheader.i.i.i:5  br i1 %exitcond_i, label %.loopexit.loopexit, label %0

ST_5: tmp_41_i_i_i (172)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:617->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:656->mysobel/solution1/top.cpp:123->mysobel/solution1/top.cpp:205
operator>>.exit.i.i.i:0  %tmp_41_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1837)

ST_5: StgValue_157 (173)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:621->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:656->mysobel/solution1/top.cpp:123->mysobel/solution1/top.cpp:205
operator>>.exit.i.i.i:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_5: tmp_25 (174)  [1/1] 4.38ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:624->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:656->mysobel/solution1/top.cpp:123->mysobel/solution1/top.cpp:205
operator>>.exit.i.i.i:2  %tmp_25 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_0_V)

ST_5: empty (175)  [1/1] 4.38ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:624->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:656->mysobel/solution1/top.cpp:123->mysobel/solution1/top.cpp:205
operator>>.exit.i.i.i:3  %empty = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_1_V)

ST_5: empty_9 (176)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:626->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:656->mysobel/solution1/top.cpp:123->mysobel/solution1/top.cpp:205
operator>>.exit.i.i.i:4  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1837, i32 %tmp_41_i_i_i)

ST_5: tmp_42_i_i_i (177)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:797->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:873->mysobel/solution1/top.cpp:125->mysobel/solution1/top.cpp:205
operator>>.exit.i.i.i:5  %tmp_42_i_i_i = zext i12 %col_assign_i to i64

ST_5: buff_A_val_0_addr_1 (178)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:797->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:873->mysobel/solution1/top.cpp:125->mysobel/solution1/top.cpp:205
operator>>.exit.i.i.i:6  %buff_A_val_0_addr_1 = getelementptr [1920 x i8]* %buff_A_val_0, i64 0, i64 %tmp_42_i_i_i

ST_5: StgValue_163 (179)  [1/1] 2.71ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:797->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:873->mysobel/solution1/top.cpp:125->mysobel/solution1/top.cpp:205
operator>>.exit.i.i.i:7  store i8 %tmp_25, i8* %buff_A_val_0_addr_1, align 1

ST_5: StgValue_164 (180)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:624->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:656->mysobel/solution1/top.cpp:123->mysobel/solution1/top.cpp:205
operator>>.exit.i.i.i:8  store i8 %tmp_25, i8* %buff_C_val_0_0

ST_5: StgValue_165 (181)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:126->mysobel/solution1/top.cpp:205
operator>>.exit.i.i.i:9  br label %._crit_edge5.i.i_ifconv.i

ST_5: buff_C_val_1_0_loa (183)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:68->mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:0  %buff_C_val_1_0_loa = load i8* %buff_C_val_1_0

ST_5: tmp_43_i_i_i (190)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:835->mysobel/solution1/top.cpp:134->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:7  %tmp_43_i_i_i = zext i12 %col_assign_i to i64

ST_5: buff_A_val_2_addr_1 (191)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:835->mysobel/solution1/top.cpp:134->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:8  %buff_A_val_2_addr_1 = getelementptr [1920 x i8]* %buff_A_val_2, i64 0, i64 %tmp_43_i_i_i

ST_5: buff_C_val_2_0 (192)  [2/2] 2.71ns  loc: mysobel/solution1/top.cpp:134->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:9  %buff_C_val_2_0 = load i8* %buff_A_val_2_addr_1, align 1

ST_5: tmp_21 (196)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:142->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:13  %tmp_21 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %col_assign_i, i32 1, i32 11)

ST_5: icmp6 (197)  [1/1] 2.11ns  loc: mysobel/solution1/top.cpp:142->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:14  %icmp6 = icmp eq i11 %tmp_21, 0


 <State 6>: 7.75ns
ST_6: buff_C_val_2_1 (147)  [1/1] 0.00ns
.preheader.i.i.i:1  %buff_C_val_2_1 = load i8* %buff_C_val_2_0_i_i_s

ST_6: buff_C_val_0_0_i_i_1 (184)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:1  %buff_C_val_0_0_i_i_1 = load i8* %buff_C_val_0_0_i_i_s

ST_6: buff_C_val_0_1_i_i_1 (185)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:2  %buff_C_val_0_1_i_i_1 = load i8* %buff_C_val_0_1_i_i_s

ST_6: buff_C_val_0_0_1 (186)  [1/1] 0.00ns
._crit_edge5.i.i_ifconv.i:3  %buff_C_val_0_0_1 = load i8* %buff_C_val_0_0

ST_6: buff_C_val_1_0_i_i_1 (187)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:4  %buff_C_val_1_0_i_i_1 = load i8* %buff_C_val_1_0_i_i_s

ST_6: buff_C_val_1_1_i_i_1 (188)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:5  %buff_C_val_1_1_i_i_1 = load i8* %buff_C_val_1_1_i_i_s

ST_6: buff_C_val_2_1_i_i_1 (189)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:6  %buff_C_val_2_1_i_i_1 = load i8* %buff_C_val_2_1_i_i_s

ST_6: buff_C_val_2_0 (192)  [1/2] 2.71ns  loc: mysobel/solution1/top.cpp:134->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:9  %buff_C_val_2_0 = load i8* %buff_A_val_2_addr_1, align 1

ST_6: buff_C_val_2_0_1 (193)  [1/1] 1.37ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:68->mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:10  %buff_C_val_2_0_1 = select i1 %tmp_39_i_i_i, i8 %buff_C_val_2_0, i8 %buff_C_val_2_1

ST_6: buff_C_val_1_0_1 (194)  [1/1] 1.37ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:68->mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:11  %buff_C_val_1_0_1 = select i1 %tmp_39_i_i_i, i8 %buff_C_val_1_0_loa, i8 %buff_C_val_1_0_i_i_1

ST_6: buff_C_val_0_0_2 (195)  [1/1] 1.37ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:68->mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:12  %buff_C_val_0_0_2 = select i1 %tmp_39_i_i_i, i8 %buff_C_val_0_0_1, i8 %buff_C_val_0_0_i_i_1

ST_6: tmp_35_0_i_i_i_i (202)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:19  %tmp_35_0_i_i_i_i = zext i8 %buff_C_val_0_0_2 to i16

ST_6: tmp_37_0_i_i_i_i (203)  [1/1] 6.38ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:20  %tmp_37_0_i_i_i_i = mul i16 %tmp_36_0_i_i_i_i, %tmp_35_0_i_i_i_i

ST_6: tmp_39_0_i_i_i_i (204)  [1/1] 6.38ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:21  %tmp_39_0_i_i_i_i = mul i16 %tmp_38_0_i_i_i_i, %tmp_35_0_i_i_i_i

ST_6: tmp_35_1_1_i_i_i_i (214)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:31  %tmp_35_1_1_i_i_i_i = zext i8 %buff_C_val_1_0_i_i_1 to i16

ST_6: tmp_37_1_1_i_i_i_i (215)  [1/1] 6.38ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:32  %tmp_37_1_1_i_i_i_i = mul i16 %tmp_36_1_1_i_i_i_i, %tmp_35_1_1_i_i_i_i

ST_6: tmp_39_1_1_i_i_i_i (216)  [1/1] 6.38ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:33  %tmp_39_1_1_i_i_i_i = mul i16 %tmp_38_1_1_i_i_i_i, %tmp_35_1_1_i_i_i_i

ST_6: tmp_35_2_1_i_i_i_i (223)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:40  %tmp_35_2_1_i_i_i_i = zext i8 %buff_C_val_2_1 to i16

ST_6: tmp_37_2_1_i_i_i_i (224)  [1/1] 6.38ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:41  %tmp_37_2_1_i_i_i_i = mul i16 %tmp_36_2_1_i_i_i_i, %tmp_35_2_1_i_i_i_i

ST_6: tmp_39_2_1_i_i_i_i (225)  [1/1] 6.38ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:42  %tmp_39_2_1_i_i_i_i = mul i16 %tmp_38_2_1_i_i_i_i, %tmp_35_2_1_i_i_i_i

ST_6: tmp_35_2_2_i_i_i_i (226)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:43  %tmp_35_2_2_i_i_i_i = zext i8 %buff_C_val_2_1_i_i_1 to i16

ST_6: tmp_37_2_2_i_i_i_i (227)  [1/1] 6.38ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:44  %tmp_37_2_2_i_i_i_i = mul i16 %tmp_36_2_2_i_i_i_i, %tmp_35_2_2_i_i_i_i

ST_6: buff_C_val_0_0_i_i_2 (277)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:68->mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge7.i.i.i:0  %buff_C_val_0_0_i_i_2 = load i8* %buff_C_val_0_0_i_i_s

ST_6: buff_C_val_1_0_i_i_2 (278)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:68->mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge7.i.i.i:1  %buff_C_val_1_0_i_i_2 = load i8* %buff_C_val_1_0_i_i_s

ST_6: empty_12 (279)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:157->mysobel/solution1/top.cpp:205
._crit_edge7.i.i.i:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1805, i32 %tmp_30_i_i_i)

ST_6: StgValue_197 (280)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:68->mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge7.i.i.i:3  store i8 %buff_C_val_2_0_1, i8* %buff_C_val_2_0_i_i_s

ST_6: StgValue_198 (281)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:68->mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge7.i.i.i:4  store i8 %buff_C_val_2_1, i8* %buff_C_val_2_1_i_i_s

ST_6: StgValue_199 (282)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:68->mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge7.i.i.i:5  store i8 %buff_C_val_1_0_i_i_2, i8* %buff_C_val_1_1_i_i_s

ST_6: StgValue_200 (283)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:68->mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge7.i.i.i:6  store i8 %buff_C_val_1_0_1, i8* %buff_C_val_1_0_i_i_s

ST_6: StgValue_201 (284)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:68->mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge7.i.i.i:7  store i8 %buff_C_val_0_0_i_i_2, i8* %buff_C_val_0_1_i_i_s

ST_6: StgValue_202 (285)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_mem.h:68->mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge7.i.i.i:8  store i8 %buff_C_val_0_0_2, i8* %buff_C_val_0_0_i_i_s

ST_6: StgValue_203 (286)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:104->mysobel/solution1/top.cpp:205
._crit_edge7.i.i.i:9  br label %.preheader.i.i.i


 <State 7>: 9.40ns
ST_7: tmp_35_0_1_i_i_i_i (205)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:22  %tmp_35_0_1_i_i_i_i = zext i8 %buff_C_val_0_0_i_i_1 to i16

ST_7: tmp_37_0_1_i_i_i_i (206)  [1/1] 3.36ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:23  %tmp_37_0_1_i_i_i_i = mul i16 %tmp_36_0_1_i_i_i_i, %tmp_35_0_1_i_i_i_i

ST_7: tmp_39_0_1_i_i_i_i (207)  [1/1] 3.36ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:24  %tmp_39_0_1_i_i_i_i = mul i16 %tmp_38_0_1_i_i_i_i, %tmp_35_0_1_i_i_i_i

ST_7: tmp_35_0_2_i_i_i_i (208)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:25  %tmp_35_0_2_i_i_i_i = zext i8 %buff_C_val_0_1_i_i_1 to i16

ST_7: tmp_37_0_2_i_i_i_i (209)  [1/1] 3.36ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:26  %tmp_37_0_2_i_i_i_i = mul i16 %tmp_36_0_2_i_i_i_i, %tmp_35_0_2_i_i_i_i

ST_7: tmp_39_0_2_i_i_i_i (210)  [1/1] 3.36ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:27  %tmp_39_0_2_i_i_i_i = mul i16 %tmp_38_0_2_i_i_i_i, %tmp_35_0_2_i_i_i_i

ST_7: tmp_35_1_i_i_i_i (211)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:28  %tmp_35_1_i_i_i_i = zext i8 %buff_C_val_1_0_1 to i16

ST_7: tmp_37_1_i_i_i_i (212)  [1/1] 3.36ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:29  %tmp_37_1_i_i_i_i = mul i16 %tmp_36_1_i_i_i_i, %tmp_35_1_i_i_i_i

ST_7: tmp_39_1_i_i_i_i (213)  [1/1] 3.36ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:30  %tmp_39_1_i_i_i_i = mul i16 %tmp_38_1_i_i_i_i, %tmp_35_1_i_i_i_i

ST_7: tmp_35_1_2_i_i_i_i (217)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:34  %tmp_35_1_2_i_i_i_i = zext i8 %buff_C_val_1_1_i_i_1 to i16

ST_7: tmp_37_1_2_i_i_i_i (218)  [1/1] 3.36ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:35  %tmp_37_1_2_i_i_i_i = mul i16 %tmp_36_1_2_i_i_i_i, %tmp_35_1_2_i_i_i_i

ST_7: tmp_39_1_2_i_i_i_i (219)  [1/1] 3.36ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:36  %tmp_39_1_2_i_i_i_i = mul i16 %tmp_38_1_2_i_i_i_i, %tmp_35_1_2_i_i_i_i

ST_7: tmp_35_2_i_i_i_i (220)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:37  %tmp_35_2_i_i_i_i = zext i8 %buff_C_val_2_0_1 to i16

ST_7: tmp_37_2_i_i_i_i (221)  [1/1] 3.36ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:38  %tmp_37_2_i_i_i_i = mul i16 %tmp_36_2_i_i_i_i, %tmp_35_2_i_i_i_i

ST_7: tmp_39_2_i_i_i_i (222)  [1/1] 3.36ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:39  %tmp_39_2_i_i_i_i = mul i16 %tmp_38_2_i_i_i_i, %tmp_35_2_i_i_i_i

ST_7: tmp2_i (228)  [1/1] 3.02ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:45  %tmp2_i = add i16 %tmp_37_2_1_i_i_i_i, %tmp_37_2_i_i_i_i

ST_7: tmp3_i (229)  [1/1] 3.02ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:46  %tmp3_i = add i16 %tmp_37_1_1_i_i_i_i, %tmp_37_1_2_i_i_i_i

ST_7: tmp4_i (230)  [1/1] 1.96ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:47  %tmp4_i = add i16 %tmp2_i, %tmp3_i

ST_7: tmp5_i (231)  [1/1] 3.02ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:48  %tmp5_i = add i16 %tmp_37_0_i_i_i_i, %tmp_37_0_1_i_i_i_i

ST_7: tmp6_i (232)  [1/1] 3.02ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:49  %tmp6_i = add i16 %tmp_37_2_2_i_i_i_i, %tmp_37_0_2_i_i_i_i

ST_7: tmp7_i (233)  [1/1] 3.02ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:50  %tmp7_i = add i16 %tmp_37_1_i_i_i_i, %tmp6_i

ST_7: tmp9_i (236)  [1/1] 3.02ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:53  %tmp9_i = add i16 %tmp_39_2_1_i_i_i_i, %tmp_39_2_i_i_i_i

ST_7: tmp10_i (237)  [1/1] 3.02ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:54  %tmp10_i = add i16 %tmp_39_1_1_i_i_i_i, %tmp_39_1_2_i_i_i_i

ST_7: tmp11_i (238)  [1/1] 1.96ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:55  %tmp11_i = add i16 %tmp9_i, %tmp10_i

ST_7: tmp12_i (239)  [1/1] 3.02ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:56  %tmp12_i = add i16 %tmp_39_0_i_i_i_i, %tmp_39_0_1_i_i_i_i

ST_7: tmp13_i (240)  [1/1] 3.02ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:57  %tmp13_i = add i16 %tmp_37_2_2_i_i_i_i, %tmp_39_0_2_i_i_i_i

ST_7: tmp14_i (241)  [1/1] 3.02ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:58  %tmp14_i = add i16 %tmp_39_1_i_i_i_i, %tmp13_i


 <State 8>: 7.11ns
ST_8: tmp8_i (234)  [1/1] 1.73ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:51  %tmp8_i = add i16 %tmp5_i, %tmp7_i

ST_8: x_weight_2_2_2_i_i_i (235)  [1/1] 1.73ns  loc: mysobel/solution1/top.cpp:63->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:52  %x_weight_2_2_2_i_i_i = add i16 %tmp4_i, %tmp8_i

ST_8: tmp15_i (242)  [1/1] 1.73ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:59  %tmp15_i = add i16 %tmp12_i, %tmp14_i

ST_8: y_weight_2_2_2_i_i_i (243)  [1/1] 1.73ns  loc: mysobel/solution1/top.cpp:66->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:60  %y_weight_2_2_2_i_i_i = add i16 %tmp11_i, %tmp15_i

ST_8: tmp_17_i_i_i_i (244)  [1/1] 2.28ns  loc: mysobel/solution1/top.cpp:70->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:61  %tmp_17_i_i_i_i = icmp sgt i16 %x_weight_2_2_2_i_i_i, 0

ST_8: tmp_18_i_i_i_i (245)  [1/1] 1.96ns  loc: mysobel/solution1/top.cpp:70->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:62  %tmp_18_i_i_i_i = sub i16 0, %x_weight_2_2_2_i_i_i

ST_8: tmp_19_i_i_i_i (246)  [1/1] 1.37ns  loc: mysobel/solution1/top.cpp:70->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:63  %tmp_19_i_i_i_i = select i1 %tmp_17_i_i_i_i, i16 %x_weight_2_2_2_i_i_i, i16 %tmp_18_i_i_i_i

ST_8: tmp_20_i_i_i_i (247)  [1/1] 2.28ns  loc: mysobel/solution1/top.cpp:70->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:64  %tmp_20_i_i_i_i = icmp sgt i16 %y_weight_2_2_2_i_i_i, 0

ST_8: tmp_21_i_i_i_i (248)  [1/1] 1.96ns  loc: mysobel/solution1/top.cpp:70->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:65  %tmp_21_i_i_i_i = sub i16 0, %y_weight_2_2_2_i_i_i

ST_8: tmp_22_i_i_i_i (249)  [1/1] 1.37ns  loc: mysobel/solution1/top.cpp:70->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:66  %tmp_22_i_i_i_i = select i1 %tmp_20_i_i_i_i, i16 %y_weight_2_2_2_i_i_i, i16 %tmp_21_i_i_i_i

ST_8: tmp_22 (250)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:70->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:67  %tmp_22 = trunc i16 %tmp_22_i_i_i_i to i8

ST_8: tmp_23 (251)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:70->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:68  %tmp_23 = trunc i16 %tmp_19_i_i_i_i to i8


 <State 9>: 8.13ns
ST_9: edge_weight (252)  [1/1] 1.96ns  loc: mysobel/solution1/top.cpp:70->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:69  %edge_weight = add i16 %tmp_22_i_i_i_i, %tmp_19_i_i_i_i

ST_9: tmp_23_i_i_i_i (253)  [1/1] 2.28ns  loc: mysobel/solution1/top.cpp:72->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:70  %tmp_23_i_i_i_i = icmp slt i16 %edge_weight, 255

ST_9: tmp_25_i_i_i_i (254)  [1/1] 1.72ns  loc: mysobel/solution1/top.cpp:73->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:71  %tmp_25_i_i_i_i = add i8 %tmp_23, %tmp_22

ST_9: edge_val (255)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:73->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205 (grouped into LUT with out node edge_val1_i_i_i_i)
._crit_edge5.i.i_ifconv.i:72  %edge_val = xor i8 %tmp_25_i_i_i_i, -1

ST_9: edge_val1_i_i_i_i (256)  [1/1] 1.37ns  loc: mysobel/solution1/top.cpp:72->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205 (out node of the LUT)
._crit_edge5.i.i_ifconv.i:73  %edge_val1_i_i_i_i = select i1 %tmp_23_i_i_i_i, i8 %edge_val, i8 0

ST_9: tmp_26_i_i_i_i (257)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:78->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:74  %tmp_26_i_i_i_i = zext i8 %edge_val1_i_i_i_i to i32

ST_9: tmp_27_i_i_i_i (258)  [1/1] 2.52ns  loc: mysobel/solution1/top.cpp:78->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:75  %tmp_27_i_i_i_i = icmp sgt i32 %tmp_26_i_i_i_i, %c_high_thresh_channe_1

ST_9: tmp_28_i_i_i_i (259)  [1/1] 2.52ns  loc: mysobel/solution1/top.cpp:80->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205
._crit_edge5.i.i_ifconv.i:76  %tmp_28_i_i_i_i = icmp slt i32 %tmp_26_i_i_i_i, %c_low_thresh_channel


 <State 10>: 8.48ns
ST_10: tmp_i (199)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:142->mysobel/solution1/top.cpp:205 (grouped into LUT with out node tmp_24)
._crit_edge5.i.i_ifconv.i:16  %tmp_i = or i1 %icmp, %icmp6

ST_10: tmp1_i (200)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:142->mysobel/solution1/top.cpp:205 (grouped into LUT with out node tmp_24)
._crit_edge5.i.i_ifconv.i:17  %tmp1_i = or i1 %tmp_37_i_i_i, %tmp_45_i_i_i

ST_10: or_cond4_i_i_i (201)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:142->mysobel/solution1/top.cpp:205 (grouped into LUT with out node tmp_24)
._crit_edge5.i.i_ifconv.i:18  %or_cond4_i_i_i = or i1 %tmp1_i, %tmp_i

ST_10: p_edge_val_i_i_i_i (260)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:87->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205 (grouped into LUT with out node edge_val_1)
._crit_edge5.i.i_ifconv.i:77  %p_edge_val_i_i_i_i = select i1 %tmp_27_i_i_i_i, i8 -1, i8 0

ST_10: tmp_i_10 (261)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:87->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205 (grouped into LUT with out node edge_val_1)
._crit_edge5.i.i_ifconv.i:78  %tmp_i_10 = or i1 %tmp_27_i_i_i_i, %tmp_28_i_i_i_i

ST_10: edge_val_1 (262)  [1/1] 1.37ns  loc: mysobel/solution1/top.cpp:87->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205 (out node of the LUT)
._crit_edge5.i.i_ifconv.i:79  %edge_val_1 = select i1 %tmp_i_10, i8 %p_edge_val_i_i_i_i, i8 %edge_val1_i_i_i_i

ST_10: edge_val_2 (263)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:85->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205 (grouped into LUT with out node edge_val_4)
._crit_edge5.i.i_ifconv.i:80  %edge_val_2 = xor i8 %edge_val_1, -1

ST_10: edge_val_4 (264)  [1/1] 1.37ns  loc: mysobel/solution1/top.cpp:84->mysobel/solution1/top.cpp:147->mysobel/solution1/top.cpp:205 (out node of the LUT)
._crit_edge5.i.i_ifconv.i:81  %edge_val_4 = select i1 %tmp_30_i_i_i_i, i8 %edge_val_2, i8 %edge_val_1

ST_10: tmp_24 (265)  [1/1] 1.37ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:648->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:662->mysobel/solution1/top.cpp:155->mysobel/solution1/top.cpp:205 (out node of the LUT)
._crit_edge5.i.i_ifconv.i:82  %tmp_24 = select i1 %or_cond4_i_i_i, i8 0, i8 %edge_val_4

ST_10: tmp_47_i_i_i (270)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:641->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:662->mysobel/solution1/top.cpp:155->mysobel/solution1/top.cpp:205
operator<<.exit.i.i.i:0  %tmp_47_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1830)

ST_10: StgValue_261 (271)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:645->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:662->mysobel/solution1/top.cpp:155->mysobel/solution1/top.cpp:205
operator<<.exit.i.i.i:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_10: StgValue_262 (272)  [1/1] 4.38ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:648->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:662->mysobel/solution1/top.cpp:155->mysobel/solution1/top.cpp:205
operator<<.exit.i.i.i:2  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_0_V, i8 %tmp_24)

ST_10: StgValue_263 (273)  [1/1] 4.38ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:648->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:662->mysobel/solution1/top.cpp:155->mysobel/solution1/top.cpp:205
operator<<.exit.i.i.i:3  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_1_V, i8 -128)

ST_10: empty_11 (274)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:650->/opt/Xilinx/Vivado_HLS/2016.3/common/technology/autopilot/hls/hls_video_core.h:662->mysobel/solution1/top.cpp:155->mysobel/solution1/top.cpp:205
operator<<.exit.i.i.i:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1830, i32 %tmp_47_i_i_i)

ST_10: StgValue_265 (275)  [1/1] 0.00ns  loc: mysobel/solution1/top.cpp:156->mysobel/solution1/top.cpp:205
operator<<.exit.i.i.i:5  br label %._crit_edge7.i.i.i


 <State 11>: 0.00ns
ST_11: StgValue_266 (288)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ C_XR0C0_channel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_XR0C1_channel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_XR0C2_channel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_XR1C0_channel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_XR1C1_channel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_XR1C2_channel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_XR2C0_channel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_XR2C1_channel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_XR2C2_channel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_YR0C0_channel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_YR0C1_channel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_YR0C2_channel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_YR1C0_channel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_YR1C1_channel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_YR1C2_channel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_YR2C0_channel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_YR2C1_channel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ c_high_thresh_channe]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ c_low_thresh_channel_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ c_invert_channel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buff_C_val_1_0         (alloca         ) [ 001111111111]
buff_C_val_0_0_i_i_s   (alloca         ) [ 001111111111]
buff_C_val_0_1_i_i_s   (alloca         ) [ 001111111111]
buff_C_val_0_0         (alloca         ) [ 001111111111]
buff_C_val_1_0_i_i_s   (alloca         ) [ 001111111111]
buff_C_val_1_1_i_i_s   (alloca         ) [ 001111111111]
buff_C_val_2_1_i_i_s   (alloca         ) [ 001111111111]
buff_C_val_2_0_i_i_s   (alloca         ) [ 001111111111]
cols_read              (read           ) [ 000000000000]
rows_read              (read           ) [ 000000000000]
buff_A_val_0           (alloca         ) [ 001111111111]
buff_A_val_1           (alloca         ) [ 001111111111]
buff_A_val_2           (alloca         ) [ 001111111111]
tmp                    (trunc          ) [ 000000000000]
tmp_1                  (trunc          ) [ 000000000000]
StgValue_27            (specinterface  ) [ 000000000000]
StgValue_28            (specinterface  ) [ 000000000000]
StgValue_29            (specinterface  ) [ 000000000000]
StgValue_30            (specinterface  ) [ 000000000000]
StgValue_31            (specinterface  ) [ 000000000000]
StgValue_32            (specinterface  ) [ 000000000000]
StgValue_33            (specinterface  ) [ 000000000000]
StgValue_34            (specinterface  ) [ 000000000000]
StgValue_35            (specinterface  ) [ 000000000000]
StgValue_36            (specinterface  ) [ 000000000000]
StgValue_37            (specinterface  ) [ 000000000000]
StgValue_38            (specinterface  ) [ 000000000000]
StgValue_39            (specinterface  ) [ 000000000000]
StgValue_40            (specinterface  ) [ 000000000000]
StgValue_41            (specinterface  ) [ 000000000000]
StgValue_42            (specinterface  ) [ 000000000000]
StgValue_43            (specinterface  ) [ 000000000000]
StgValue_44            (specinterface  ) [ 000000000000]
StgValue_45            (specinterface  ) [ 000000000000]
StgValue_46            (specinterface  ) [ 000000000000]
StgValue_47            (specinterface  ) [ 000000000000]
StgValue_48            (specinterface  ) [ 000000000000]
StgValue_49            (specinterface  ) [ 000000000000]
StgValue_50            (specinterface  ) [ 000000000000]
C_XR0C0_channel_read   (read           ) [ 000000000000]
C_XR0C1_channel_read   (read           ) [ 000000000000]
C_XR0C2_channel_read   (read           ) [ 000000000000]
C_XR1C0_channel_read   (read           ) [ 000000000000]
C_XR1C1_channel_read   (read           ) [ 000000000000]
C_XR1C2_channel_read   (read           ) [ 000000000000]
C_XR2C0_channel_read   (read           ) [ 000000000000]
C_XR2C1_channel_read   (read           ) [ 000000000000]
C_XR2C2_channel_read   (read           ) [ 000000000000]
C_YR0C0_channel_read   (read           ) [ 000000000000]
C_YR0C1_channel_read   (read           ) [ 000000000000]
C_YR0C2_channel_read   (read           ) [ 000000000000]
C_YR1C0_channel_read   (read           ) [ 000000000000]
C_YR1C1_channel_read   (read           ) [ 000000000000]
C_YR1C2_channel_read   (read           ) [ 000000000000]
C_YR2C0_channel_read   (read           ) [ 000000000000]
C_YR2C1_channel_read   (read           ) [ 000000000000]
c_high_thresh_channe_1 (read           ) [ 001111111111]
c_low_thresh_channel   (read           ) [ 001111111111]
c_invert_channel_rea   (read           ) [ 000000000000]
rbegin_i_i_i_i         (specregionbegin) [ 000000000000]
rend_i_i_i_i           (specregionend  ) [ 000000000000]
rows_cast_i_i_cast_i   (zext           ) [ 001111111111]
tmp_31_i_i_i           (add            ) [ 000000000000]
tmp_31_i_i_cast_i      (sext           ) [ 001111111111]
cols_cast_i_i_cast_i   (zext           ) [ 001111111111]
tmp_32_i_i_i           (add            ) [ 000000000000]
tmp_32_i_i_cast_i      (sext           ) [ 001111111111]
tmp_3_i                (add            ) [ 001111111111]
tmp_6_i                (add            ) [ 001111111111]
tmp_2                  (trunc          ) [ 000000000000]
tmp_3                  (trunc          ) [ 000000000000]
tmp_4                  (trunc          ) [ 000000000000]
tmp_5                  (trunc          ) [ 000000000000]
tmp_6                  (trunc          ) [ 000000000000]
tmp_7                  (trunc          ) [ 000000000000]
tmp_8                  (trunc          ) [ 000000000000]
tmp_9                  (trunc          ) [ 000000000000]
tmp_10                 (trunc          ) [ 000000000000]
tmp_11                 (trunc          ) [ 000000000000]
tmp_12                 (trunc          ) [ 000000000000]
tmp_13                 (trunc          ) [ 000000000000]
tmp_14                 (trunc          ) [ 000000000000]
tmp_15                 (trunc          ) [ 000000000000]
tmp_16                 (trunc          ) [ 000000000000]
tmp_17                 (trunc          ) [ 000000000000]
tmp_18                 (trunc          ) [ 000000000000]
tmp_36_0_i_i_i_i       (sext           ) [ 001111111111]
tmp_38_0_i_i_i_i       (sext           ) [ 001111111111]
tmp_36_0_1_i_i_i_i     (sext           ) [ 001111111111]
tmp_38_0_1_i_i_i_i     (sext           ) [ 001111111111]
tmp_36_0_2_i_i_i_i     (sext           ) [ 001111111111]
tmp_38_0_2_i_i_i_i     (sext           ) [ 001111111111]
tmp_36_1_i_i_i_i       (sext           ) [ 001111111111]
tmp_38_1_i_i_i_i       (sext           ) [ 001111111111]
tmp_36_1_1_i_i_i_i     (sext           ) [ 001111111111]
tmp_38_1_1_i_i_i_i     (sext           ) [ 001111111111]
tmp_36_1_2_i_i_i_i     (sext           ) [ 001111111111]
tmp_38_1_2_i_i_i_i     (sext           ) [ 001111111111]
tmp_36_2_i_i_i_i       (sext           ) [ 001111111111]
tmp_38_2_i_i_i_i       (sext           ) [ 001111111111]
tmp_36_2_1_i_i_i_i     (sext           ) [ 001111111111]
tmp_38_2_1_i_i_i_i     (sext           ) [ 001111111111]
tmp_36_2_2_i_i_i_i     (sext           ) [ 001111111111]
tmp_30_i_i_i_i         (icmp           ) [ 001111111111]
StgValue_116           (br             ) [ 011111111111]
row_i_i_i              (phi            ) [ 001000000000]
row_cast_cast_i_i_i    (zext           ) [ 000000000000]
exitcond1_i            (icmp           ) [ 001111111111]
row                    (add            ) [ 011111111111]
StgValue_121           (br             ) [ 000000000000]
tmp_34_i_i_i           (icmp           ) [ 000111111110]
tmp_19                 (partselect     ) [ 000000000000]
icmp                   (icmp           ) [ 000111111110]
tmp_36_i_i_i           (icmp           ) [ 000111111110]
tmp_37_i_i_i           (icmp           ) [ 000111111110]
StgValue_127           (br             ) [ 001111111111]
StgValue_128           (ret            ) [ 000000000000]
col_assign_i           (phi            ) [ 000111011110]
col_assign_cast_cast   (zext           ) [ 000000000000]
exitcond_i             (icmp           ) [ 001111111111]
col                    (add            ) [ 001111111111]
tmp_30_i_i_i           (specregionbegin) [ 000111100000]
StgValue_134           (specpipeline   ) [ 000000000000]
tmp_39_i_i_i           (icmp           ) [ 001111111111]
StgValue_136           (br             ) [ 000000000000]
tmp_40_i_i_i           (zext           ) [ 000110000000]
buff_A_val_1_addr      (getelementptr  ) [ 000110000000]
buff_A_val_0_addr      (getelementptr  ) [ 000110000000]
or_cond_i_i_i          (and            ) [ 000111000000]
StgValue_143           (br             ) [ 000000000000]
tmp_45_i_i_i           (icmp           ) [ 000111111110]
tmp_46_i_i_i           (icmp           ) [ 000000000000]
or_cond3_i_i_i         (and            ) [ 000111111110]
StgValue_147           (br             ) [ 000000000000]
buff_A_val_1_load      (load           ) [ 000000000000]
buff_A_val_2_addr      (getelementptr  ) [ 000000000000]
StgValue_150           (store          ) [ 000000000000]
temp                   (load           ) [ 000000000000]
StgValue_152           (store          ) [ 000000000000]
StgValue_153           (store          ) [ 000000000000]
StgValue_154           (br             ) [ 000000000000]
StgValue_155           (br             ) [ 000000000000]
tmp_41_i_i_i           (specregionbegin) [ 000000000000]
StgValue_157           (specprotocol   ) [ 000000000000]
tmp_25                 (read           ) [ 000000000000]
empty                  (read           ) [ 000000000000]
empty_9                (specregionend  ) [ 000000000000]
tmp_42_i_i_i           (zext           ) [ 000000000000]
buff_A_val_0_addr_1    (getelementptr  ) [ 000000000000]
StgValue_163           (store          ) [ 000000000000]
StgValue_164           (store          ) [ 000000000000]
StgValue_165           (br             ) [ 000000000000]
buff_C_val_1_0_loa     (load           ) [ 000100100000]
tmp_43_i_i_i           (zext           ) [ 000000000000]
buff_A_val_2_addr_1    (getelementptr  ) [ 000100100000]
tmp_21                 (partselect     ) [ 000000000000]
icmp6                  (icmp           ) [ 000100111110]
buff_C_val_2_1         (load           ) [ 000000000000]
buff_C_val_0_0_i_i_1   (load           ) [ 000100010000]
buff_C_val_0_1_i_i_1   (load           ) [ 000100010000]
buff_C_val_0_0_1       (load           ) [ 000000000000]
buff_C_val_1_0_i_i_1   (load           ) [ 000000000000]
buff_C_val_1_1_i_i_1   (load           ) [ 000100010000]
buff_C_val_2_1_i_i_1   (load           ) [ 000000000000]
buff_C_val_2_0         (load           ) [ 000000000000]
buff_C_val_2_0_1       (select         ) [ 000100010000]
buff_C_val_1_0_1       (select         ) [ 000100010000]
buff_C_val_0_0_2       (select         ) [ 000000000000]
tmp_35_0_i_i_i_i       (zext           ) [ 000000000000]
tmp_37_0_i_i_i_i       (mul            ) [ 000100010000]
tmp_39_0_i_i_i_i       (mul            ) [ 000100010000]
tmp_35_1_1_i_i_i_i     (zext           ) [ 000000000000]
tmp_37_1_1_i_i_i_i     (mul            ) [ 000100010000]
tmp_39_1_1_i_i_i_i     (mul            ) [ 000100010000]
tmp_35_2_1_i_i_i_i     (zext           ) [ 000000000000]
tmp_37_2_1_i_i_i_i     (mul            ) [ 000100010000]
tmp_39_2_1_i_i_i_i     (mul            ) [ 000100010000]
tmp_35_2_2_i_i_i_i     (zext           ) [ 000000000000]
tmp_37_2_2_i_i_i_i     (mul            ) [ 000100010000]
buff_C_val_0_0_i_i_2   (load           ) [ 000000000000]
buff_C_val_1_0_i_i_2   (load           ) [ 000000000000]
empty_12               (specregionend  ) [ 000000000000]
StgValue_197           (store          ) [ 000000000000]
StgValue_198           (store          ) [ 000000000000]
StgValue_199           (store          ) [ 000000000000]
StgValue_200           (store          ) [ 000000000000]
StgValue_201           (store          ) [ 000000000000]
StgValue_202           (store          ) [ 000000000000]
StgValue_203           (br             ) [ 001111111111]
tmp_35_0_1_i_i_i_i     (zext           ) [ 000000000000]
tmp_37_0_1_i_i_i_i     (mul            ) [ 000000000000]
tmp_39_0_1_i_i_i_i     (mul            ) [ 000000000000]
tmp_35_0_2_i_i_i_i     (zext           ) [ 000000000000]
tmp_37_0_2_i_i_i_i     (mul            ) [ 000000000000]
tmp_39_0_2_i_i_i_i     (mul            ) [ 000000000000]
tmp_35_1_i_i_i_i       (zext           ) [ 000000000000]
tmp_37_1_i_i_i_i       (mul            ) [ 000000000000]
tmp_39_1_i_i_i_i       (mul            ) [ 000000000000]
tmp_35_1_2_i_i_i_i     (zext           ) [ 000000000000]
tmp_37_1_2_i_i_i_i     (mul            ) [ 000000000000]
tmp_39_1_2_i_i_i_i     (mul            ) [ 000000000000]
tmp_35_2_i_i_i_i       (zext           ) [ 000000000000]
tmp_37_2_i_i_i_i       (mul            ) [ 000000000000]
tmp_39_2_i_i_i_i       (mul            ) [ 000000000000]
tmp2_i                 (add            ) [ 000000000000]
tmp3_i                 (add            ) [ 000000000000]
tmp4_i                 (add            ) [ 000100001000]
tmp5_i                 (add            ) [ 000100001000]
tmp6_i                 (add            ) [ 000000000000]
tmp7_i                 (add            ) [ 000100001000]
tmp9_i                 (add            ) [ 000000000000]
tmp10_i                (add            ) [ 000000000000]
tmp11_i                (add            ) [ 000100001000]
tmp12_i                (add            ) [ 000100001000]
tmp13_i                (add            ) [ 000000000000]
tmp14_i                (add            ) [ 000100001000]
tmp8_i                 (add            ) [ 000000000000]
x_weight_2_2_2_i_i_i   (add            ) [ 000000000000]
tmp15_i                (add            ) [ 000000000000]
y_weight_2_2_2_i_i_i   (add            ) [ 000000000000]
tmp_17_i_i_i_i         (icmp           ) [ 000000000000]
tmp_18_i_i_i_i         (sub            ) [ 000000000000]
tmp_19_i_i_i_i         (select         ) [ 000100000100]
tmp_20_i_i_i_i         (icmp           ) [ 000000000000]
tmp_21_i_i_i_i         (sub            ) [ 000000000000]
tmp_22_i_i_i_i         (select         ) [ 000100000100]
tmp_22                 (trunc          ) [ 000100000100]
tmp_23                 (trunc          ) [ 000100000100]
edge_weight            (add            ) [ 000000000000]
tmp_23_i_i_i_i         (icmp           ) [ 000000000000]
tmp_25_i_i_i_i         (add            ) [ 000000000000]
edge_val               (xor            ) [ 000000000000]
edge_val1_i_i_i_i      (select         ) [ 000100000010]
tmp_26_i_i_i_i         (zext           ) [ 000000000000]
tmp_27_i_i_i_i         (icmp           ) [ 000100000010]
tmp_28_i_i_i_i         (icmp           ) [ 000100000010]
tmp_i                  (or             ) [ 000000000000]
tmp1_i                 (or             ) [ 000000000000]
or_cond4_i_i_i         (or             ) [ 000000000000]
p_edge_val_i_i_i_i     (select         ) [ 000000000000]
tmp_i_10               (or             ) [ 000000000000]
edge_val_1             (select         ) [ 000000000000]
edge_val_2             (xor            ) [ 000000000000]
edge_val_4             (select         ) [ 000000000000]
tmp_24                 (select         ) [ 000000000000]
tmp_47_i_i_i           (specregionbegin) [ 000000000000]
StgValue_261           (specprotocol   ) [ 000000000000]
StgValue_262           (write          ) [ 000000000000]
StgValue_263           (write          ) [ 000000000000]
empty_11               (specregionend  ) [ 000000000000]
StgValue_265           (br             ) [ 000000000000]
StgValue_266           (br             ) [ 011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rows">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cols">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C_XR0C0_channel">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_XR0C0_channel"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C_XR0C1_channel">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_XR0C1_channel"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="C_XR0C2_channel">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_XR0C2_channel"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C_XR1C0_channel">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_XR1C0_channel"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_XR1C1_channel">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_XR1C1_channel"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_XR1C2_channel">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_XR1C2_channel"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_XR2C0_channel">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_XR2C0_channel"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C_XR2C1_channel">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_XR2C1_channel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="C_XR2C2_channel">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_XR2C2_channel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="C_YR0C0_channel">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_YR0C0_channel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="C_YR0C1_channel">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_YR0C1_channel"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="C_YR0C2_channel">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_YR0C2_channel"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="C_YR1C0_channel">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_YR1C0_channel"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="C_YR1C1_channel">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_YR1C1_channel"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="C_YR1C2_channel">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_YR1C2_channel"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="C_YR2C0_channel">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_YR2C0_channel"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="C_YR2C1_channel">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_YR2C1_channel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="c_high_thresh_channe">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_high_thresh_channe"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="c_low_thresh_channel_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_low_thresh_channel_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="c_invert_channel">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_invert_channel"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1837"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1830"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="buff_C_val_1_0_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_C_val_1_0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="buff_C_val_0_0_i_i_s_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_C_val_0_0_i_i_s/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="buff_C_val_0_1_i_i_s_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_C_val_0_1_i_i_s/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="buff_C_val_0_0_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_C_val_0_0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="buff_C_val_1_0_i_i_s_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_C_val_1_0_i_i_s/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="buff_C_val_1_1_i_i_s_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_C_val_1_1_i_i_s/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="buff_C_val_2_1_i_i_s_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_C_val_2_1_i_i_s/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="buff_C_val_2_0_i_i_s_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_C_val_2_0_i_i_s/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="buff_A_val_0_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A_val_0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="buff_A_val_1_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A_val_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="buff_A_val_2_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A_val_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="cols_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="rows_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="C_XR0C0_channel_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_XR0C0_channel_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="C_XR0C1_channel_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_XR0C1_channel_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="C_XR0C2_channel_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_XR0C2_channel_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="C_XR1C0_channel_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_XR1C0_channel_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="C_XR1C1_channel_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_XR1C1_channel_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="C_XR1C2_channel_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_XR1C2_channel_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="C_XR2C0_channel_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_XR2C0_channel_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="C_XR2C1_channel_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_XR2C1_channel_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="C_XR2C2_channel_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_XR2C2_channel_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="C_YR0C0_channel_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_YR0C0_channel_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="C_YR0C1_channel_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_YR0C1_channel_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="C_YR0C2_channel_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_YR0C2_channel_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="C_YR1C0_channel_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_YR1C0_channel_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="C_YR1C1_channel_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_YR1C1_channel_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="C_YR1C2_channel_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_YR1C2_channel_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="C_YR2C0_channel_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_YR2C0_channel_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="C_YR2C1_channel_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_YR2C1_channel_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="c_high_thresh_channe_1_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_high_thresh_channe_1/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="c_low_thresh_channel_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_low_thresh_channel/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="c_invert_channel_rea_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_invert_channel_rea/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_25_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="empty_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="StgValue_262_write_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="0" index="2" bw="8" slack="0"/>
<pin id="310" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_262/10 "/>
</bind>
</comp>

<comp id="313" class="1004" name="StgValue_263_write_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="0" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="0" index="2" bw="8" slack="0"/>
<pin id="317" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_263/10 "/>
</bind>
</comp>

<comp id="321" class="1004" name="buff_A_val_1_addr_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="12" slack="0"/>
<pin id="325" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_val_1_addr/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="355" dir="0" index="3" bw="11" slack="1"/>
<pin id="356" dir="0" index="4" bw="8" slack="0"/>
<pin id="330" dir="1" index="2" bw="8" slack="0"/>
<pin id="357" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buff_A_val_1_load/3 StgValue_152/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="buff_A_val_0_addr_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="12" slack="0"/>
<pin id="336" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_val_0_addr/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="365" dir="0" index="3" bw="11" slack="0"/>
<pin id="366" dir="0" index="4" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="8" slack="0"/>
<pin id="367" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp/3 StgValue_163/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="buff_A_val_2_addr_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="12" slack="1"/>
<pin id="347" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_val_2_addr/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="11" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="0"/>
<pin id="376" dir="0" index="3" bw="11" slack="0"/>
<pin id="377" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="352" dir="1" index="2" bw="8" slack="2147483647"/>
<pin id="378" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_150/4 buff_C_val_2_0/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="buff_A_val_0_addr_1_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="12" slack="0"/>
<pin id="363" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_val_0_addr_1/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="buff_A_val_2_addr_1_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="12" slack="0"/>
<pin id="374" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_val_2_addr_1/5 "/>
</bind>
</comp>

<comp id="380" class="1005" name="row_i_i_i_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="12" slack="1"/>
<pin id="382" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="row_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="row_i_i_i_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="12" slack="0"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_i_i_i/2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="col_assign_i_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="1"/>
<pin id="393" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="col_assign_i (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="col_assign_i_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="12" slack="0"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign_i/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="rows_cast_i_i_cast_i_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="11" slack="0"/>
<pin id="413" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rows_cast_i_i_cast_i/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_31_i_i_i_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="11" slack="0"/>
<pin id="418" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31_i_i_i/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_31_i_i_cast_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="0"/>
<pin id="423" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_i_i_cast_i/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="cols_cast_i_i_cast_i_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="11" slack="0"/>
<pin id="427" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cols_cast_i_i_cast_i/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_32_i_i_i_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="11" slack="0"/>
<pin id="432" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32_i_i_i/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_32_i_i_cast_i_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="0"/>
<pin id="437" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_i_i_cast_i/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_3_i_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="11" slack="0"/>
<pin id="442" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_i/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_6_i_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="11" slack="0"/>
<pin id="448" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_i/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_3_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_4_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_5_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_6_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_7_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_8_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_9_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_10_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_11_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_12_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_13_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_14_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_15_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_16_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_17_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_18_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_36_0_i_i_i_i_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36_0_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_38_0_i_i_i_i_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_38_0_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_36_0_1_i_i_i_i_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="0"/>
<pin id="529" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36_0_1_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_38_0_1_i_i_i_i_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_38_0_1_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_36_0_2_i_i_i_i_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36_0_2_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_38_0_2_i_i_i_i_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="0"/>
<pin id="541" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_38_0_2_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_36_1_i_i_i_i_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36_1_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_38_1_i_i_i_i_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_38_1_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_36_1_1_i_i_i_i_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36_1_1_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_38_1_1_i_i_i_i_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_38_1_1_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_36_1_2_i_i_i_i_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36_1_2_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_38_1_2_i_i_i_i_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="0"/>
<pin id="565" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_38_1_2_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_36_2_i_i_i_i_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36_2_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_38_2_i_i_i_i_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_38_2_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_36_2_1_i_i_i_i_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36_2_1_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_38_2_1_i_i_i_i_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_38_2_1_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_36_2_2_i_i_i_i_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36_2_2_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_30_i_i_i_i_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="row_cast_cast_i_i_i_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="12" slack="0"/>
<pin id="595" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_cast_cast_i_i_i/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="exitcond1_i_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="12" slack="0"/>
<pin id="599" dir="0" index="1" bw="12" slack="1"/>
<pin id="600" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="row_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="12" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_34_i_i_i_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="12" slack="0"/>
<pin id="610" dir="0" index="1" bw="11" slack="1"/>
<pin id="611" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34_i_i_i/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_19_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="11" slack="0"/>
<pin id="615" dir="0" index="1" bw="12" slack="0"/>
<pin id="616" dir="0" index="2" bw="1" slack="0"/>
<pin id="617" dir="0" index="3" bw="5" slack="0"/>
<pin id="618" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="icmp_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="11" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_36_i_i_i_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="12" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36_i_i_i/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_37_i_i_i_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="12" slack="0"/>
<pin id="637" dir="0" index="1" bw="12" slack="1"/>
<pin id="638" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37_i_i_i/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="col_assign_cast_cast_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="12" slack="0"/>
<pin id="642" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_assign_cast_cast/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="exitcond_i_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="12" slack="0"/>
<pin id="646" dir="0" index="1" bw="12" slack="2"/>
<pin id="647" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="col_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="12" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_39_i_i_i_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="12" slack="0"/>
<pin id="657" dir="0" index="1" bw="11" slack="2"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_39_i_i_i/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_40_i_i_i_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="12" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_i_i_i/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="or_cond_i_i_i_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="1"/>
<pin id="669" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i_i/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_45_i_i_i_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="12" slack="0"/>
<pin id="673" dir="0" index="1" bw="12" slack="2"/>
<pin id="674" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_45_i_i_i/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_46_i_i_i_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="12" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_46_i_i_i/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="or_cond3_i_i_i_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond3_i_i_i/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="StgValue_153_store_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="0"/>
<pin id="689" dir="0" index="1" bw="8" slack="3"/>
<pin id="690" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_153/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_42_i_i_i_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="12" slack="2"/>
<pin id="694" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_i_i_i/5 "/>
</bind>
</comp>

<comp id="697" class="1004" name="StgValue_164_store_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="0"/>
<pin id="699" dir="0" index="1" bw="8" slack="4"/>
<pin id="700" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_164/5 "/>
</bind>
</comp>

<comp id="702" class="1004" name="buff_C_val_1_0_loa_load_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="4"/>
<pin id="704" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_C_val_1_0_loa/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_43_i_i_i_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="12" slack="2"/>
<pin id="707" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_i_i_i/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_21_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="11" slack="0"/>
<pin id="712" dir="0" index="1" bw="12" slack="2"/>
<pin id="713" dir="0" index="2" bw="1" slack="0"/>
<pin id="714" dir="0" index="3" bw="5" slack="0"/>
<pin id="715" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="icmp6_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="11" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp6/5 "/>
</bind>
</comp>

<comp id="726" class="1004" name="buff_C_val_2_1_load_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="5"/>
<pin id="728" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_C_val_2_1/6 "/>
</bind>
</comp>

<comp id="729" class="1004" name="buff_C_val_0_0_i_i_1_load_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="5"/>
<pin id="731" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_C_val_0_0_i_i_1/6 "/>
</bind>
</comp>

<comp id="732" class="1004" name="buff_C_val_0_1_i_i_1_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="5"/>
<pin id="734" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_C_val_0_1_i_i_1/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="buff_C_val_0_0_1_load_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="5"/>
<pin id="737" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_C_val_0_0_1/6 "/>
</bind>
</comp>

<comp id="738" class="1004" name="buff_C_val_1_0_i_i_1_load_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="5"/>
<pin id="740" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_C_val_1_0_i_i_1/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="buff_C_val_1_1_i_i_1_load_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="5"/>
<pin id="743" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_C_val_1_1_i_i_1/6 "/>
</bind>
</comp>

<comp id="744" class="1004" name="buff_C_val_2_1_i_i_1_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="5"/>
<pin id="746" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_C_val_2_1_i_i_1/6 "/>
</bind>
</comp>

<comp id="747" class="1004" name="buff_C_val_2_0_1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="3"/>
<pin id="749" dir="0" index="1" bw="8" slack="0"/>
<pin id="750" dir="0" index="2" bw="8" slack="0"/>
<pin id="751" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buff_C_val_2_0_1/6 "/>
</bind>
</comp>

<comp id="754" class="1004" name="buff_C_val_1_0_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="3"/>
<pin id="756" dir="0" index="1" bw="8" slack="1"/>
<pin id="757" dir="0" index="2" bw="8" slack="0"/>
<pin id="758" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buff_C_val_1_0_1/6 "/>
</bind>
</comp>

<comp id="760" class="1004" name="buff_C_val_0_0_2_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="3"/>
<pin id="762" dir="0" index="1" bw="8" slack="0"/>
<pin id="763" dir="0" index="2" bw="8" slack="0"/>
<pin id="764" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buff_C_val_0_0_2/6 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_35_0_i_i_i_i_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="0"/>
<pin id="769" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_0_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_37_0_i_i_i_i_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="5"/>
<pin id="773" dir="0" index="1" bw="8" slack="0"/>
<pin id="774" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_37_0_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_39_0_i_i_i_i_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="5"/>
<pin id="778" dir="0" index="1" bw="8" slack="0"/>
<pin id="779" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_39_0_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_35_1_1_i_i_i_i_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="0"/>
<pin id="783" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_1_1_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_37_1_1_i_i_i_i_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="5"/>
<pin id="787" dir="0" index="1" bw="8" slack="0"/>
<pin id="788" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_37_1_1_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_39_1_1_i_i_i_i_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="5"/>
<pin id="792" dir="0" index="1" bw="8" slack="0"/>
<pin id="793" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_39_1_1_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_35_2_1_i_i_i_i_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="0"/>
<pin id="797" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_2_1_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_37_2_1_i_i_i_i_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="5"/>
<pin id="801" dir="0" index="1" bw="8" slack="0"/>
<pin id="802" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_37_2_1_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_39_2_1_i_i_i_i_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="5"/>
<pin id="806" dir="0" index="1" bw="8" slack="0"/>
<pin id="807" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_39_2_1_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_35_2_2_i_i_i_i_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="0"/>
<pin id="811" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_2_2_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_37_2_2_i_i_i_i_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="5"/>
<pin id="815" dir="0" index="1" bw="8" slack="0"/>
<pin id="816" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_37_2_2_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="818" class="1004" name="buff_C_val_0_0_i_i_2_load_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="5"/>
<pin id="820" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_C_val_0_0_i_i_2/6 "/>
</bind>
</comp>

<comp id="821" class="1004" name="buff_C_val_1_0_i_i_2_load_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="5"/>
<pin id="823" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_C_val_1_0_i_i_2/6 "/>
</bind>
</comp>

<comp id="824" class="1004" name="StgValue_197_store_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="0"/>
<pin id="826" dir="0" index="1" bw="8" slack="5"/>
<pin id="827" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_197/6 "/>
</bind>
</comp>

<comp id="829" class="1004" name="StgValue_198_store_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="0"/>
<pin id="831" dir="0" index="1" bw="8" slack="5"/>
<pin id="832" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_198/6 "/>
</bind>
</comp>

<comp id="834" class="1004" name="StgValue_199_store_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="0"/>
<pin id="836" dir="0" index="1" bw="8" slack="5"/>
<pin id="837" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_199/6 "/>
</bind>
</comp>

<comp id="839" class="1004" name="StgValue_200_store_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="5"/>
<pin id="842" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_200/6 "/>
</bind>
</comp>

<comp id="844" class="1004" name="StgValue_201_store_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="0"/>
<pin id="846" dir="0" index="1" bw="8" slack="5"/>
<pin id="847" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_201/6 "/>
</bind>
</comp>

<comp id="849" class="1004" name="StgValue_202_store_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="0" index="1" bw="8" slack="5"/>
<pin id="852" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_202/6 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_35_0_1_i_i_i_i_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="1"/>
<pin id="856" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_0_1_i_i_i_i/7 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_35_0_2_i_i_i_i_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="1"/>
<pin id="859" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_0_2_i_i_i_i/7 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_35_1_i_i_i_i_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="1"/>
<pin id="862" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_1_i_i_i_i/7 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_35_1_2_i_i_i_i_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="1"/>
<pin id="865" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_1_2_i_i_i_i/7 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_35_2_i_i_i_i_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="1"/>
<pin id="868" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_2_i_i_i_i/7 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp4_i_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="16" slack="0"/>
<pin id="871" dir="0" index="1" bw="16" slack="0"/>
<pin id="872" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4_i/7 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp11_i_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="16" slack="0"/>
<pin id="875" dir="0" index="1" bw="16" slack="0"/>
<pin id="876" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11_i/7 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp8_i_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="1"/>
<pin id="879" dir="0" index="1" bw="16" slack="1"/>
<pin id="880" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8_i/8 "/>
</bind>
</comp>

<comp id="881" class="1004" name="x_weight_2_2_2_i_i_i_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="16" slack="1"/>
<pin id="883" dir="0" index="1" bw="16" slack="0"/>
<pin id="884" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_weight_2_2_2_i_i_i/8 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp15_i_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="16" slack="1"/>
<pin id="888" dir="0" index="1" bw="16" slack="1"/>
<pin id="889" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp15_i/8 "/>
</bind>
</comp>

<comp id="890" class="1004" name="y_weight_2_2_2_i_i_i_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="1"/>
<pin id="892" dir="0" index="1" bw="16" slack="0"/>
<pin id="893" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_weight_2_2_2_i_i_i/8 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_17_i_i_i_i_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="0"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17_i_i_i_i/8 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_18_i_i_i_i_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="16" slack="0"/>
<pin id="904" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_18_i_i_i_i/8 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_19_i_i_i_i_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="16" slack="0"/>
<pin id="910" dir="0" index="2" bw="16" slack="0"/>
<pin id="911" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_19_i_i_i_i/8 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_20_i_i_i_i_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="16" slack="0"/>
<pin id="917" dir="0" index="1" bw="1" slack="0"/>
<pin id="918" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20_i_i_i_i/8 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_21_i_i_i_i_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="16" slack="0"/>
<pin id="924" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_21_i_i_i_i/8 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_22_i_i_i_i_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="16" slack="0"/>
<pin id="930" dir="0" index="2" bw="16" slack="0"/>
<pin id="931" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22_i_i_i_i/8 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_22_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="16" slack="0"/>
<pin id="937" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/8 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp_23_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="16" slack="0"/>
<pin id="941" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/8 "/>
</bind>
</comp>

<comp id="943" class="1004" name="edge_weight_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="16" slack="1"/>
<pin id="945" dir="0" index="1" bw="16" slack="1"/>
<pin id="946" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="edge_weight/9 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_23_i_i_i_i_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="16" slack="0"/>
<pin id="949" dir="0" index="1" bw="9" slack="0"/>
<pin id="950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23_i_i_i_i/9 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_25_i_i_i_i_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="1"/>
<pin id="955" dir="0" index="1" bw="8" slack="1"/>
<pin id="956" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25_i_i_i_i/9 "/>
</bind>
</comp>

<comp id="957" class="1004" name="edge_val_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="edge_val/9 "/>
</bind>
</comp>

<comp id="963" class="1004" name="edge_val1_i_i_i_i_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="8" slack="0"/>
<pin id="966" dir="0" index="2" bw="1" slack="0"/>
<pin id="967" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge_val1_i_i_i_i/9 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_26_i_i_i_i_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="0"/>
<pin id="973" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_i_i_i_i/9 "/>
</bind>
</comp>

<comp id="975" class="1004" name="tmp_27_i_i_i_i_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="8" slack="0"/>
<pin id="977" dir="0" index="1" bw="32" slack="8"/>
<pin id="978" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27_i_i_i_i/9 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_28_i_i_i_i_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="0"/>
<pin id="982" dir="0" index="1" bw="32" slack="8"/>
<pin id="983" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28_i_i_i_i/9 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_i_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="8"/>
<pin id="987" dir="0" index="1" bw="1" slack="5"/>
<pin id="988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i/10 "/>
</bind>
</comp>

<comp id="989" class="1004" name="tmp1_i_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="8"/>
<pin id="991" dir="0" index="1" bw="1" slack="7"/>
<pin id="992" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1_i/10 "/>
</bind>
</comp>

<comp id="993" class="1004" name="or_cond4_i_i_i_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond4_i_i_i/10 "/>
</bind>
</comp>

<comp id="999" class="1004" name="p_edge_val_i_i_i_i_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="1"/>
<pin id="1001" dir="0" index="1" bw="1" slack="0"/>
<pin id="1002" dir="0" index="2" bw="1" slack="0"/>
<pin id="1003" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_edge_val_i_i_i_i/10 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="tmp_i_10_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="1"/>
<pin id="1008" dir="0" index="1" bw="1" slack="1"/>
<pin id="1009" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i_10/10 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="edge_val_1_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="8" slack="0"/>
<pin id="1013" dir="0" index="2" bw="8" slack="1"/>
<pin id="1014" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge_val_1/10 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="edge_val_2_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="8" slack="0"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="edge_val_2/10 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="edge_val_4_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="9"/>
<pin id="1025" dir="0" index="1" bw="8" slack="0"/>
<pin id="1026" dir="0" index="2" bw="8" slack="0"/>
<pin id="1027" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge_val_4/10 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="tmp_24_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="0"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="0" index="2" bw="8" slack="0"/>
<pin id="1034" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_24/10 "/>
</bind>
</comp>

<comp id="1039" class="1007" name="grp_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="1"/>
<pin id="1041" dir="0" index="1" bw="8" slack="0"/>
<pin id="1042" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1043" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_37_0_1_i_i_i_i/7 tmp5_i/7 "/>
</bind>
</comp>

<comp id="1045" class="1007" name="grp_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="8" slack="1"/>
<pin id="1047" dir="0" index="1" bw="8" slack="0"/>
<pin id="1048" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1049" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_39_0_1_i_i_i_i/7 tmp12_i/7 "/>
</bind>
</comp>

<comp id="1051" class="1007" name="grp_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="1"/>
<pin id="1053" dir="0" index="1" bw="8" slack="0"/>
<pin id="1054" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1055" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_37_0_2_i_i_i_i/7 tmp6_i/7 "/>
</bind>
</comp>

<comp id="1057" class="1007" name="grp_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="8" slack="1"/>
<pin id="1059" dir="0" index="1" bw="8" slack="0"/>
<pin id="1060" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1061" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_39_0_2_i_i_i_i/7 tmp13_i/7 "/>
</bind>
</comp>

<comp id="1063" class="1007" name="grp_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="8" slack="6"/>
<pin id="1065" dir="0" index="1" bw="8" slack="0"/>
<pin id="1066" dir="0" index="2" bw="16" slack="0"/>
<pin id="1067" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_37_1_i_i_i_i/7 tmp7_i/7 "/>
</bind>
</comp>

<comp id="1070" class="1007" name="grp_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="8" slack="6"/>
<pin id="1072" dir="0" index="1" bw="8" slack="0"/>
<pin id="1073" dir="0" index="2" bw="16" slack="0"/>
<pin id="1074" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_39_1_i_i_i_i/7 tmp14_i/7 "/>
</bind>
</comp>

<comp id="1077" class="1007" name="grp_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="8" slack="1"/>
<pin id="1079" dir="0" index="1" bw="8" slack="0"/>
<pin id="1080" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1081" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_37_1_2_i_i_i_i/7 tmp3_i/7 "/>
</bind>
</comp>

<comp id="1084" class="1007" name="grp_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="1"/>
<pin id="1086" dir="0" index="1" bw="8" slack="0"/>
<pin id="1087" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1088" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_39_1_2_i_i_i_i/7 tmp10_i/7 "/>
</bind>
</comp>

<comp id="1091" class="1007" name="grp_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="8" slack="1"/>
<pin id="1093" dir="0" index="1" bw="8" slack="0"/>
<pin id="1094" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1095" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_37_2_i_i_i_i/7 tmp2_i/7 "/>
</bind>
</comp>

<comp id="1098" class="1007" name="grp_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="8" slack="1"/>
<pin id="1100" dir="0" index="1" bw="8" slack="0"/>
<pin id="1101" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1102" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_39_2_i_i_i_i/7 tmp9_i/7 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="buff_C_val_1_0_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="3"/>
<pin id="1107" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buff_C_val_1_0 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="buff_C_val_0_0_i_i_s_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="8" slack="5"/>
<pin id="1113" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="buff_C_val_0_0_i_i_s "/>
</bind>
</comp>

<comp id="1118" class="1005" name="buff_C_val_0_1_i_i_s_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="5"/>
<pin id="1120" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="buff_C_val_0_1_i_i_s "/>
</bind>
</comp>

<comp id="1124" class="1005" name="buff_C_val_0_0_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="4"/>
<pin id="1126" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="buff_C_val_0_0 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="buff_C_val_1_0_i_i_s_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="5"/>
<pin id="1132" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="buff_C_val_1_0_i_i_s "/>
</bind>
</comp>

<comp id="1137" class="1005" name="buff_C_val_1_1_i_i_s_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="8" slack="5"/>
<pin id="1139" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="buff_C_val_1_1_i_i_s "/>
</bind>
</comp>

<comp id="1143" class="1005" name="buff_C_val_2_1_i_i_s_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="8" slack="5"/>
<pin id="1145" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="buff_C_val_2_1_i_i_s "/>
</bind>
</comp>

<comp id="1149" class="1005" name="buff_C_val_2_0_i_i_s_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="8" slack="5"/>
<pin id="1151" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="buff_C_val_2_0_i_i_s "/>
</bind>
</comp>

<comp id="1155" class="1005" name="c_high_thresh_channe_1_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="32" slack="8"/>
<pin id="1157" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="c_high_thresh_channe_1 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="c_low_thresh_channel_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="8"/>
<pin id="1162" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="c_low_thresh_channel "/>
</bind>
</comp>

<comp id="1165" class="1005" name="rows_cast_i_i_cast_i_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="12" slack="1"/>
<pin id="1167" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="rows_cast_i_i_cast_i "/>
</bind>
</comp>

<comp id="1170" class="1005" name="tmp_31_i_i_cast_i_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="13" slack="1"/>
<pin id="1172" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31_i_i_cast_i "/>
</bind>
</comp>

<comp id="1175" class="1005" name="cols_cast_i_i_cast_i_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="12" slack="2"/>
<pin id="1177" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="cols_cast_i_i_cast_i "/>
</bind>
</comp>

<comp id="1180" class="1005" name="tmp_32_i_i_cast_i_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="13" slack="2"/>
<pin id="1182" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_32_i_i_cast_i "/>
</bind>
</comp>

<comp id="1185" class="1005" name="tmp_3_i_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="12" slack="2"/>
<pin id="1187" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="1190" class="1005" name="tmp_6_i_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="12" slack="1"/>
<pin id="1192" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="1195" class="1005" name="tmp_36_0_i_i_i_i_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="16" slack="5"/>
<pin id="1197" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_36_0_i_i_i_i "/>
</bind>
</comp>

<comp id="1200" class="1005" name="tmp_38_0_i_i_i_i_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="16" slack="5"/>
<pin id="1202" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_38_0_i_i_i_i "/>
</bind>
</comp>

<comp id="1205" class="1005" name="tmp_36_0_1_i_i_i_i_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="16" slack="6"/>
<pin id="1207" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_36_0_1_i_i_i_i "/>
</bind>
</comp>

<comp id="1210" class="1005" name="tmp_38_0_1_i_i_i_i_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="16" slack="6"/>
<pin id="1212" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_38_0_1_i_i_i_i "/>
</bind>
</comp>

<comp id="1215" class="1005" name="tmp_36_0_2_i_i_i_i_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="16" slack="6"/>
<pin id="1217" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_36_0_2_i_i_i_i "/>
</bind>
</comp>

<comp id="1220" class="1005" name="tmp_38_0_2_i_i_i_i_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="16" slack="6"/>
<pin id="1222" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_38_0_2_i_i_i_i "/>
</bind>
</comp>

<comp id="1225" class="1005" name="tmp_36_1_i_i_i_i_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="16" slack="6"/>
<pin id="1227" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_36_1_i_i_i_i "/>
</bind>
</comp>

<comp id="1230" class="1005" name="tmp_38_1_i_i_i_i_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="16" slack="6"/>
<pin id="1232" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_38_1_i_i_i_i "/>
</bind>
</comp>

<comp id="1235" class="1005" name="tmp_36_1_1_i_i_i_i_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="16" slack="5"/>
<pin id="1237" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_36_1_1_i_i_i_i "/>
</bind>
</comp>

<comp id="1240" class="1005" name="tmp_38_1_1_i_i_i_i_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="16" slack="5"/>
<pin id="1242" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_38_1_1_i_i_i_i "/>
</bind>
</comp>

<comp id="1245" class="1005" name="tmp_36_1_2_i_i_i_i_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="16" slack="6"/>
<pin id="1247" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_36_1_2_i_i_i_i "/>
</bind>
</comp>

<comp id="1250" class="1005" name="tmp_38_1_2_i_i_i_i_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="16" slack="6"/>
<pin id="1252" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_38_1_2_i_i_i_i "/>
</bind>
</comp>

<comp id="1255" class="1005" name="tmp_36_2_i_i_i_i_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="16" slack="6"/>
<pin id="1257" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_36_2_i_i_i_i "/>
</bind>
</comp>

<comp id="1260" class="1005" name="tmp_38_2_i_i_i_i_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="16" slack="6"/>
<pin id="1262" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_38_2_i_i_i_i "/>
</bind>
</comp>

<comp id="1265" class="1005" name="tmp_36_2_1_i_i_i_i_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="16" slack="5"/>
<pin id="1267" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_36_2_1_i_i_i_i "/>
</bind>
</comp>

<comp id="1270" class="1005" name="tmp_38_2_1_i_i_i_i_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="16" slack="5"/>
<pin id="1272" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_38_2_1_i_i_i_i "/>
</bind>
</comp>

<comp id="1275" class="1005" name="tmp_36_2_2_i_i_i_i_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="16" slack="5"/>
<pin id="1277" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_36_2_2_i_i_i_i "/>
</bind>
</comp>

<comp id="1280" class="1005" name="tmp_30_i_i_i_i_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="9"/>
<pin id="1282" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_30_i_i_i_i "/>
</bind>
</comp>

<comp id="1285" class="1005" name="exitcond1_i_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="1"/>
<pin id="1287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1_i "/>
</bind>
</comp>

<comp id="1289" class="1005" name="row_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="12" slack="0"/>
<pin id="1291" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="1294" class="1005" name="tmp_34_i_i_i_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="1" slack="1"/>
<pin id="1296" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34_i_i_i "/>
</bind>
</comp>

<comp id="1299" class="1005" name="icmp_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="1" slack="8"/>
<pin id="1301" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1304" class="1005" name="tmp_36_i_i_i_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="1" slack="1"/>
<pin id="1306" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36_i_i_i "/>
</bind>
</comp>

<comp id="1309" class="1005" name="tmp_37_i_i_i_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="1" slack="8"/>
<pin id="1311" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp_37_i_i_i "/>
</bind>
</comp>

<comp id="1314" class="1005" name="exitcond_i_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="1" slack="1"/>
<pin id="1316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="1318" class="1005" name="col_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="12" slack="0"/>
<pin id="1320" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="1323" class="1005" name="tmp_39_i_i_i_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="1"/>
<pin id="1325" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_39_i_i_i "/>
</bind>
</comp>

<comp id="1330" class="1005" name="tmp_40_i_i_i_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="64" slack="1"/>
<pin id="1332" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40_i_i_i "/>
</bind>
</comp>

<comp id="1335" class="1005" name="buff_A_val_1_addr_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="11" slack="1"/>
<pin id="1337" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_val_1_addr "/>
</bind>
</comp>

<comp id="1341" class="1005" name="buff_A_val_0_addr_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="11" slack="1"/>
<pin id="1343" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_val_0_addr "/>
</bind>
</comp>

<comp id="1346" class="1005" name="or_cond_i_i_i_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="1" slack="2"/>
<pin id="1348" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i_i "/>
</bind>
</comp>

<comp id="1350" class="1005" name="tmp_45_i_i_i_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="1" slack="7"/>
<pin id="1352" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_45_i_i_i "/>
</bind>
</comp>

<comp id="1355" class="1005" name="or_cond3_i_i_i_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="1" slack="7"/>
<pin id="1357" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond3_i_i_i "/>
</bind>
</comp>

<comp id="1359" class="1005" name="buff_C_val_1_0_loa_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="8" slack="1"/>
<pin id="1361" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buff_C_val_1_0_loa "/>
</bind>
</comp>

<comp id="1364" class="1005" name="buff_A_val_2_addr_1_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="11" slack="1"/>
<pin id="1366" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_val_2_addr_1 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="icmp6_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="1" slack="5"/>
<pin id="1371" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp6 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="buff_C_val_0_0_i_i_1_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="8" slack="1"/>
<pin id="1376" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buff_C_val_0_0_i_i_1 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="buff_C_val_0_1_i_i_1_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="8" slack="1"/>
<pin id="1381" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buff_C_val_0_1_i_i_1 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="buff_C_val_1_1_i_i_1_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="8" slack="1"/>
<pin id="1386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buff_C_val_1_1_i_i_1 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="buff_C_val_2_0_1_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="8" slack="1"/>
<pin id="1391" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buff_C_val_2_0_1 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="buff_C_val_1_0_1_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="8" slack="1"/>
<pin id="1396" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buff_C_val_1_0_1 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="tmp_37_0_i_i_i_i_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="16" slack="1"/>
<pin id="1401" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37_0_i_i_i_i "/>
</bind>
</comp>

<comp id="1404" class="1005" name="tmp_39_0_i_i_i_i_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="16" slack="1"/>
<pin id="1406" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_0_i_i_i_i "/>
</bind>
</comp>

<comp id="1409" class="1005" name="tmp_37_1_1_i_i_i_i_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="16" slack="1"/>
<pin id="1411" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37_1_1_i_i_i_i "/>
</bind>
</comp>

<comp id="1414" class="1005" name="tmp_39_1_1_i_i_i_i_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="16" slack="1"/>
<pin id="1416" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_1_1_i_i_i_i "/>
</bind>
</comp>

<comp id="1419" class="1005" name="tmp_37_2_1_i_i_i_i_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="16" slack="1"/>
<pin id="1421" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37_2_1_i_i_i_i "/>
</bind>
</comp>

<comp id="1424" class="1005" name="tmp_39_2_1_i_i_i_i_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="16" slack="1"/>
<pin id="1426" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_2_1_i_i_i_i "/>
</bind>
</comp>

<comp id="1429" class="1005" name="tmp_37_2_2_i_i_i_i_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="16" slack="1"/>
<pin id="1431" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37_2_2_i_i_i_i "/>
</bind>
</comp>

<comp id="1435" class="1005" name="tmp4_i_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="16" slack="1"/>
<pin id="1437" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp4_i "/>
</bind>
</comp>

<comp id="1440" class="1005" name="tmp5_i_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="16" slack="1"/>
<pin id="1442" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_i "/>
</bind>
</comp>

<comp id="1445" class="1005" name="tmp7_i_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="16" slack="1"/>
<pin id="1447" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp7_i "/>
</bind>
</comp>

<comp id="1450" class="1005" name="tmp11_i_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="16" slack="1"/>
<pin id="1452" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp11_i "/>
</bind>
</comp>

<comp id="1455" class="1005" name="tmp12_i_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="16" slack="1"/>
<pin id="1457" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp12_i "/>
</bind>
</comp>

<comp id="1460" class="1005" name="tmp14_i_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="16" slack="1"/>
<pin id="1462" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp14_i "/>
</bind>
</comp>

<comp id="1465" class="1005" name="tmp_19_i_i_i_i_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="16" slack="1"/>
<pin id="1467" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_i_i_i_i "/>
</bind>
</comp>

<comp id="1470" class="1005" name="tmp_22_i_i_i_i_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="16" slack="1"/>
<pin id="1472" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22_i_i_i_i "/>
</bind>
</comp>

<comp id="1475" class="1005" name="tmp_22_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="8" slack="1"/>
<pin id="1477" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="tmp_23_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="8" slack="1"/>
<pin id="1482" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="edge_val1_i_i_i_i_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="8" slack="1"/>
<pin id="1487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="edge_val1_i_i_i_i "/>
</bind>
</comp>

<comp id="1490" class="1005" name="tmp_27_i_i_i_i_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="1" slack="1"/>
<pin id="1492" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27_i_i_i_i "/>
</bind>
</comp>

<comp id="1496" class="1005" name="tmp_28_i_i_i_i_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="1" slack="1"/>
<pin id="1498" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28_i_i_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="52" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="52" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="52" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="52" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="52" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="56" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="56" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="56" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="54" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="54" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="70" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="70" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="70" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="70" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="70" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="70" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="70" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="70" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="70" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="70" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="70" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="70" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="70" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="70" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="70" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="70" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="70" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="70" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="70" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="70" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="102" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="0" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="102" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="2" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="114" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="4" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="114" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="6" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="116" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="326"><net_src comp="96" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="321" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="96" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="96" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="327" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="338" pin="2"/><net_sink comp="327" pin=4"/></net>

<net id="364"><net_src comp="96" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="294" pin="2"/><net_sink comp="338" pin=4"/></net>

<net id="369"><net_src comp="359" pin="3"/><net_sink comp="338" pin=3"/></net>

<net id="375"><net_src comp="96" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="370" pin="3"/><net_sink comp="349" pin=3"/></net>

<net id="383"><net_src comp="82" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="82" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="395" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="406"><net_src comp="168" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="162" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="403" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="78" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="411" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="407" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="78" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="425" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="80" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="425" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="80" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="411" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="174" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="180" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="186" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="192" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="198" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="204" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="210" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="216" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="222" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="228" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="234" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="240" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="246" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="252" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="258" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="264" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="270" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="451" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="487" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="455" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="491" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="459" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="495" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="463" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="499" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="467" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="503" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="471" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="507" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="475" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="511" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="479" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="515" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="483" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="288" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="52" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="384" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="384" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="384" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="80" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="384" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="619"><net_src comp="84" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="384" pin="4"/><net_sink comp="613" pin=1"/></net>

<net id="621"><net_src comp="52" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="622"><net_src comp="86" pin="0"/><net_sink comp="613" pin=3"/></net>

<net id="627"><net_src comp="613" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="88" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="384" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="82" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="593" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="395" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="395" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="395" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="80" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="395" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="395" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="670"><net_src comp="655" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="640" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="680"><net_src comp="395" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="82" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="676" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="338" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="391" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="701"><net_src comp="294" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="708"><net_src comp="391" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="716"><net_src comp="84" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="391" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="718"><net_src comp="52" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="719"><net_src comp="86" pin="0"/><net_sink comp="710" pin=3"/></net>

<net id="724"><net_src comp="710" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="88" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="752"><net_src comp="349" pin="5"/><net_sink comp="747" pin=1"/></net>

<net id="753"><net_src comp="726" pin="1"/><net_sink comp="747" pin=2"/></net>

<net id="759"><net_src comp="738" pin="1"/><net_sink comp="754" pin=2"/></net>

<net id="765"><net_src comp="735" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="766"><net_src comp="729" pin="1"/><net_sink comp="760" pin=2"/></net>

<net id="770"><net_src comp="760" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="767" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="780"><net_src comp="767" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="784"><net_src comp="738" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="789"><net_src comp="781" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="794"><net_src comp="781" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="798"><net_src comp="726" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="795" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="808"><net_src comp="795" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="744" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="817"><net_src comp="809" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="828"><net_src comp="747" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="833"><net_src comp="726" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="838"><net_src comp="821" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="843"><net_src comp="754" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="848"><net_src comp="818" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="853"><net_src comp="760" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="885"><net_src comp="877" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="894"><net_src comp="886" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="899"><net_src comp="881" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="104" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="104" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="881" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="912"><net_src comp="895" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="881" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="914"><net_src comp="901" pin="2"/><net_sink comp="907" pin=2"/></net>

<net id="919"><net_src comp="890" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="104" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="104" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="890" pin="2"/><net_sink comp="921" pin=1"/></net>

<net id="932"><net_src comp="915" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="933"><net_src comp="890" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="934"><net_src comp="921" pin="2"/><net_sink comp="927" pin=2"/></net>

<net id="938"><net_src comp="927" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="907" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="951"><net_src comp="943" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="106" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="961"><net_src comp="953" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="108" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="968"><net_src comp="947" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="957" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="110" pin="0"/><net_sink comp="963" pin=2"/></net>

<net id="974"><net_src comp="963" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="979"><net_src comp="971" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="984"><net_src comp="971" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="997"><net_src comp="989" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="985" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1004"><net_src comp="108" pin="0"/><net_sink comp="999" pin=1"/></net>

<net id="1005"><net_src comp="110" pin="0"/><net_sink comp="999" pin=2"/></net>

<net id="1015"><net_src comp="1006" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1016"><net_src comp="999" pin="3"/><net_sink comp="1010" pin=1"/></net>

<net id="1021"><net_src comp="1010" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="108" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1028"><net_src comp="1017" pin="2"/><net_sink comp="1023" pin=1"/></net>

<net id="1029"><net_src comp="1010" pin="3"/><net_sink comp="1023" pin=2"/></net>

<net id="1035"><net_src comp="993" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1036"><net_src comp="110" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1037"><net_src comp="1023" pin="3"/><net_sink comp="1030" pin=2"/></net>

<net id="1038"><net_src comp="1030" pin="3"/><net_sink comp="306" pin=2"/></net>

<net id="1044"><net_src comp="854" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1050"><net_src comp="854" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1056"><net_src comp="857" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1062"><net_src comp="857" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1068"><net_src comp="860" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1069"><net_src comp="1051" pin="3"/><net_sink comp="1063" pin=2"/></net>

<net id="1075"><net_src comp="860" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1076"><net_src comp="1057" pin="3"/><net_sink comp="1070" pin=2"/></net>

<net id="1082"><net_src comp="863" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1083"><net_src comp="1077" pin="3"/><net_sink comp="869" pin=1"/></net>

<net id="1089"><net_src comp="863" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1090"><net_src comp="1084" pin="3"/><net_sink comp="873" pin=1"/></net>

<net id="1096"><net_src comp="866" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1097"><net_src comp="1091" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="1103"><net_src comp="866" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="1104"><net_src comp="1098" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="1108"><net_src comp="118" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1114"><net_src comp="122" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1116"><net_src comp="1111" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1117"><net_src comp="1111" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1121"><net_src comp="126" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="1127"><net_src comp="130" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1133"><net_src comp="134" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1136"><net_src comp="1130" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1140"><net_src comp="138" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="1146"><net_src comp="142" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1148"><net_src comp="1143" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="1152"><net_src comp="146" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1154"><net_src comp="1149" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1158"><net_src comp="276" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1163"><net_src comp="282" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1168"><net_src comp="411" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="1173"><net_src comp="421" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1178"><net_src comp="425" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="1183"><net_src comp="435" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1188"><net_src comp="439" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="1193"><net_src comp="445" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="1198"><net_src comp="519" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1203"><net_src comp="523" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1208"><net_src comp="527" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1213"><net_src comp="531" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1218"><net_src comp="535" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1223"><net_src comp="539" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1228"><net_src comp="543" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1233"><net_src comp="547" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1238"><net_src comp="551" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1243"><net_src comp="555" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1248"><net_src comp="559" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1253"><net_src comp="563" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1258"><net_src comp="567" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1263"><net_src comp="571" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1268"><net_src comp="575" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1273"><net_src comp="579" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1278"><net_src comp="583" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1283"><net_src comp="587" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1288"><net_src comp="597" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1292"><net_src comp="602" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1297"><net_src comp="608" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="1302"><net_src comp="623" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1307"><net_src comp="629" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1312"><net_src comp="635" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1317"><net_src comp="644" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1321"><net_src comp="649" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="1326"><net_src comp="655" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1328"><net_src comp="1323" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1329"><net_src comp="1323" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1333"><net_src comp="660" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1338"><net_src comp="321" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1340"><net_src comp="1335" pin="1"/><net_sink comp="327" pin=3"/></net>

<net id="1344"><net_src comp="332" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1349"><net_src comp="666" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1353"><net_src comp="671" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1358"><net_src comp="682" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1362"><net_src comp="702" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="1367"><net_src comp="370" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="349" pin=3"/></net>

<net id="1372"><net_src comp="720" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="1377"><net_src comp="729" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1382"><net_src comp="732" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1387"><net_src comp="741" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1392"><net_src comp="747" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1397"><net_src comp="754" pin="3"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1402"><net_src comp="771" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1407"><net_src comp="776" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1412"><net_src comp="785" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1417"><net_src comp="790" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1422"><net_src comp="799" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1427"><net_src comp="804" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1432"><net_src comp="813" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1434"><net_src comp="1429" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1438"><net_src comp="869" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1443"><net_src comp="1039" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1448"><net_src comp="1063" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="1453"><net_src comp="873" pin="2"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1458"><net_src comp="1045" pin="3"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1463"><net_src comp="1070" pin="3"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1468"><net_src comp="907" pin="3"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="1473"><net_src comp="927" pin="3"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1478"><net_src comp="935" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="1483"><net_src comp="939" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1488"><net_src comp="963" pin="3"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="1010" pin=2"/></net>

<net id="1493"><net_src comp="975" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1495"><net_src comp="1490" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1499"><net_src comp="980" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="1006" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_0_V | {10 }
	Port: dst_data_stream_1_V | {10 }
 - Input state : 
	Port: sobel_filter_core : src_data_stream_0_V | {5 }
	Port: sobel_filter_core : src_data_stream_1_V | {5 }
	Port: sobel_filter_core : rows | {1 }
	Port: sobel_filter_core : cols | {1 }
	Port: sobel_filter_core : C_XR0C0_channel | {1 }
	Port: sobel_filter_core : C_XR0C1_channel | {1 }
	Port: sobel_filter_core : C_XR0C2_channel | {1 }
	Port: sobel_filter_core : C_XR1C0_channel | {1 }
	Port: sobel_filter_core : C_XR1C1_channel | {1 }
	Port: sobel_filter_core : C_XR1C2_channel | {1 }
	Port: sobel_filter_core : C_XR2C0_channel | {1 }
	Port: sobel_filter_core : C_XR2C1_channel | {1 }
	Port: sobel_filter_core : C_XR2C2_channel | {1 }
	Port: sobel_filter_core : C_YR0C0_channel | {1 }
	Port: sobel_filter_core : C_YR0C1_channel | {1 }
	Port: sobel_filter_core : C_YR0C2_channel | {1 }
	Port: sobel_filter_core : C_YR1C0_channel | {1 }
	Port: sobel_filter_core : C_YR1C1_channel | {1 }
	Port: sobel_filter_core : C_YR1C2_channel | {1 }
	Port: sobel_filter_core : C_YR2C0_channel | {1 }
	Port: sobel_filter_core : C_YR2C1_channel | {1 }
	Port: sobel_filter_core : c_high_thresh_channe | {1 }
	Port: sobel_filter_core : c_low_thresh_channel_1 | {1 }
	Port: sobel_filter_core : c_invert_channel | {1 }
  - Chain level:
	State 1
		rend_i_i_i_i : 1
		rows_cast_i_i_cast_i : 1
		tmp_31_i_i_i : 2
		tmp_31_i_i_cast_i : 3
		cols_cast_i_i_cast_i : 1
		tmp_32_i_i_i : 2
		tmp_32_i_i_cast_i : 3
		tmp_3_i : 2
		tmp_6_i : 2
		tmp_36_0_i_i_i_i : 1
		tmp_38_0_i_i_i_i : 1
		tmp_36_0_1_i_i_i_i : 1
		tmp_38_0_1_i_i_i_i : 1
		tmp_36_0_2_i_i_i_i : 1
		tmp_38_0_2_i_i_i_i : 1
		tmp_36_1_i_i_i_i : 1
		tmp_38_1_i_i_i_i : 1
		tmp_36_1_1_i_i_i_i : 1
		tmp_38_1_1_i_i_i_i : 1
		tmp_36_1_2_i_i_i_i : 1
		tmp_38_1_2_i_i_i_i : 1
		tmp_36_2_i_i_i_i : 1
		tmp_38_2_i_i_i_i : 1
		tmp_36_2_1_i_i_i_i : 1
		tmp_38_2_1_i_i_i_i : 1
		tmp_36_2_2_i_i_i_i : 1
	State 2
		row_cast_cast_i_i_i : 1
		exitcond1_i : 1
		row : 1
		StgValue_121 : 2
		tmp_34_i_i_i : 1
		tmp_19 : 1
		icmp : 2
		tmp_36_i_i_i : 1
		tmp_37_i_i_i : 2
	State 3
		col_assign_cast_cast : 1
		exitcond_i : 1
		col : 1
		tmp_39_i_i_i : 1
		StgValue_136 : 2
		tmp_40_i_i_i : 1
		buff_A_val_1_addr : 2
		buff_A_val_1_load : 3
		buff_A_val_0_addr : 2
		temp : 3
		or_cond_i_i_i : 2
		StgValue_143 : 2
		tmp_45_i_i_i : 2
		tmp_46_i_i_i : 1
		or_cond3_i_i_i : 2
		StgValue_147 : 2
	State 4
		StgValue_150 : 1
		StgValue_152 : 1
		StgValue_153 : 1
	State 5
		empty_9 : 1
		buff_A_val_0_addr_1 : 1
		StgValue_163 : 2
		buff_A_val_2_addr_1 : 1
		buff_C_val_2_0 : 2
		icmp6 : 1
	State 6
		buff_C_val_2_0_1 : 1
		buff_C_val_1_0_1 : 1
		buff_C_val_0_0_2 : 1
		tmp_35_0_i_i_i_i : 2
		tmp_37_0_i_i_i_i : 3
		tmp_39_0_i_i_i_i : 3
		tmp_35_1_1_i_i_i_i : 1
		tmp_37_1_1_i_i_i_i : 2
		tmp_39_1_1_i_i_i_i : 2
		tmp_35_2_1_i_i_i_i : 1
		tmp_37_2_1_i_i_i_i : 2
		tmp_39_2_1_i_i_i_i : 2
		tmp_35_2_2_i_i_i_i : 1
		tmp_37_2_2_i_i_i_i : 2
		StgValue_197 : 2
		StgValue_198 : 1
		StgValue_199 : 1
		StgValue_200 : 2
		StgValue_201 : 1
		StgValue_202 : 2
	State 7
		tmp_37_0_1_i_i_i_i : 1
		tmp_39_0_1_i_i_i_i : 1
		tmp_37_0_2_i_i_i_i : 1
		tmp_39_0_2_i_i_i_i : 1
		tmp_37_1_i_i_i_i : 1
		tmp_39_1_i_i_i_i : 1
		tmp_37_1_2_i_i_i_i : 1
		tmp_39_1_2_i_i_i_i : 1
		tmp_37_2_i_i_i_i : 1
		tmp_39_2_i_i_i_i : 1
		tmp2_i : 2
		tmp3_i : 2
		tmp4_i : 3
		tmp5_i : 2
		tmp6_i : 2
		tmp7_i : 3
		tmp9_i : 2
		tmp10_i : 2
		tmp11_i : 3
		tmp12_i : 2
		tmp13_i : 2
		tmp14_i : 3
	State 8
		x_weight_2_2_2_i_i_i : 1
		y_weight_2_2_2_i_i_i : 1
		tmp_17_i_i_i_i : 2
		tmp_18_i_i_i_i : 2
		tmp_19_i_i_i_i : 3
		tmp_20_i_i_i_i : 2
		tmp_21_i_i_i_i : 2
		tmp_22_i_i_i_i : 3
		tmp_22 : 4
		tmp_23 : 4
	State 9
		tmp_23_i_i_i_i : 1
		edge_val : 1
		edge_val1_i_i_i_i : 1
		tmp_26_i_i_i_i : 2
		tmp_27_i_i_i_i : 3
		tmp_28_i_i_i_i : 3
	State 10
		edge_val_2 : 1
		edge_val_4 : 1
		tmp_24 : 2
		StgValue_262 : 3
		empty_11 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |         tmp_31_i_i_i_fu_415        |    0    |    0    |    11   |
|          |         tmp_32_i_i_i_fu_429        |    0    |    0    |    11   |
|          |           tmp_3_i_fu_439           |    0    |    0    |    11   |
|          |           tmp_6_i_fu_445           |    0    |    0    |    11   |
|          |             row_fu_602             |    0    |    0    |    12   |
|          |             col_fu_649             |    0    |    0    |    12   |
|    add   |            tmp4_i_fu_869           |    0    |    0    |    16   |
|          |           tmp11_i_fu_873           |    0    |    0    |    16   |
|          |            tmp8_i_fu_877           |    0    |    0    |    8    |
|          |     x_weight_2_2_2_i_i_i_fu_881    |    0    |    0    |    8    |
|          |           tmp15_i_fu_886           |    0    |    0    |    8    |
|          |     y_weight_2_2_2_i_i_i_fu_890    |    0    |    0    |    8    |
|          |         edge_weight_fu_943         |    0    |    0    |    16   |
|          |        tmp_25_i_i_i_i_fu_953       |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|          |        tmp_30_i_i_i_i_fu_587       |    0    |    0    |    11   |
|          |         exitcond1_i_fu_597         |    0    |    0    |    5    |
|          |         tmp_34_i_i_i_fu_608        |    0    |    0    |    5    |
|          |             icmp_fu_623            |    0    |    0    |    4    |
|          |         tmp_36_i_i_i_fu_629        |    0    |    0    |    5    |
|          |         tmp_37_i_i_i_fu_635        |    0    |    0    |    5    |
|          |          exitcond_i_fu_644         |    0    |    0    |    5    |
|   icmp   |         tmp_39_i_i_i_fu_655        |    0    |    0    |    5    |
|          |         tmp_45_i_i_i_fu_671        |    0    |    0    |    5    |
|          |         tmp_46_i_i_i_fu_676        |    0    |    0    |    5    |
|          |            icmp6_fu_720            |    0    |    0    |    4    |
|          |        tmp_17_i_i_i_i_fu_895       |    0    |    0    |    6    |
|          |        tmp_20_i_i_i_i_fu_915       |    0    |    0    |    6    |
|          |        tmp_23_i_i_i_i_fu_947       |    0    |    0    |    6    |
|          |        tmp_27_i_i_i_i_fu_975       |    0    |    0    |    11   |
|          |        tmp_28_i_i_i_i_fu_980       |    0    |    0    |    11   |
|----------|------------------------------------|---------|---------|---------|
|          |       buff_C_val_2_0_1_fu_747      |    0    |    0    |    8    |
|          |       buff_C_val_1_0_1_fu_754      |    0    |    0    |    8    |
|          |       buff_C_val_0_0_2_fu_760      |    0    |    0    |    8    |
|          |        tmp_19_i_i_i_i_fu_907       |    0    |    0    |    16   |
|  select  |        tmp_22_i_i_i_i_fu_927       |    0    |    0    |    16   |
|          |      edge_val1_i_i_i_i_fu_963      |    0    |    0    |    8    |
|          |      p_edge_val_i_i_i_i_fu_999     |    0    |    0    |    1    |
|          |         edge_val_1_fu_1010         |    0    |    0    |    8    |
|          |         edge_val_4_fu_1023         |    0    |    0    |    8    |
|          |           tmp_24_fu_1030           |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|    sub   |        tmp_18_i_i_i_i_fu_901       |    0    |    0    |    16   |
|          |        tmp_21_i_i_i_i_fu_921       |    0    |    0    |    16   |
|----------|------------------------------------|---------|---------|---------|
|    xor   |           edge_val_fu_957          |    0    |    0    |    8    |
|          |         edge_val_2_fu_1017         |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|          |             grp_fu_1039            |    1    |    0    |    0    |
|          |             grp_fu_1045            |    1    |    0    |    0    |
|          |             grp_fu_1051            |    1    |    0    |    0    |
|          |             grp_fu_1057            |    1    |    0    |    0    |
|  muladd  |             grp_fu_1063            |    1    |    0    |    0    |
|          |             grp_fu_1070            |    1    |    0    |    0    |
|          |             grp_fu_1077            |    1    |    0    |    0    |
|          |             grp_fu_1084            |    1    |    0    |    0    |
|          |             grp_fu_1091            |    1    |    0    |    0    |
|          |             grp_fu_1098            |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |       tmp_37_0_i_i_i_i_fu_771      |    1    |    0    |    0    |
|          |       tmp_39_0_i_i_i_i_fu_776      |    1    |    0    |    0    |
|          |      tmp_37_1_1_i_i_i_i_fu_785     |    1    |    0    |    0    |
|    mul   |      tmp_39_1_1_i_i_i_i_fu_790     |    1    |    0    |    0    |
|          |      tmp_37_2_1_i_i_i_i_fu_799     |    1    |    0    |    0    |
|          |      tmp_39_2_1_i_i_i_i_fu_804     |    1    |    0    |    0    |
|          |      tmp_37_2_2_i_i_i_i_fu_813     |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_i_fu_985            |    0    |    0    |    1    |
|    or    |            tmp1_i_fu_989           |    0    |    0    |    1    |
|          |        or_cond4_i_i_i_fu_993       |    0    |    0    |    1    |
|          |          tmp_i_10_fu_1006          |    0    |    0    |    1    |
|----------|------------------------------------|---------|---------|---------|
|    and   |        or_cond_i_i_i_fu_666        |    0    |    0    |    1    |
|          |        or_cond3_i_i_i_fu_682       |    0    |    0    |    1    |
|----------|------------------------------------|---------|---------|---------|
|          |        cols_read_read_fu_162       |    0    |    0    |    0    |
|          |        rows_read_read_fu_168       |    0    |    0    |    0    |
|          |  C_XR0C0_channel_read_read_fu_174  |    0    |    0    |    0    |
|          |  C_XR0C1_channel_read_read_fu_180  |    0    |    0    |    0    |
|          |  C_XR0C2_channel_read_read_fu_186  |    0    |    0    |    0    |
|          |  C_XR1C0_channel_read_read_fu_192  |    0    |    0    |    0    |
|          |  C_XR1C1_channel_read_read_fu_198  |    0    |    0    |    0    |
|          |  C_XR1C2_channel_read_read_fu_204  |    0    |    0    |    0    |
|          |  C_XR2C0_channel_read_read_fu_210  |    0    |    0    |    0    |
|          |  C_XR2C1_channel_read_read_fu_216  |    0    |    0    |    0    |
|          |  C_XR2C2_channel_read_read_fu_222  |    0    |    0    |    0    |
|   read   |  C_YR0C0_channel_read_read_fu_228  |    0    |    0    |    0    |
|          |  C_YR0C1_channel_read_read_fu_234  |    0    |    0    |    0    |
|          |  C_YR0C2_channel_read_read_fu_240  |    0    |    0    |    0    |
|          |  C_YR1C0_channel_read_read_fu_246  |    0    |    0    |    0    |
|          |  C_YR1C1_channel_read_read_fu_252  |    0    |    0    |    0    |
|          |  C_YR1C2_channel_read_read_fu_258  |    0    |    0    |    0    |
|          |  C_YR2C0_channel_read_read_fu_264  |    0    |    0    |    0    |
|          |  C_YR2C1_channel_read_read_fu_270  |    0    |    0    |    0    |
|          | c_high_thresh_channe_1_read_fu_276 |    0    |    0    |    0    |
|          |  c_low_thresh_channel_read_fu_282  |    0    |    0    |    0    |
|          |  c_invert_channel_rea_read_fu_288  |    0    |    0    |    0    |
|          |         tmp_25_read_fu_294         |    0    |    0    |    0    |
|          |          empty_read_fu_300         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   write  |      StgValue_262_write_fu_306     |    0    |    0    |    0    |
|          |      StgValue_263_write_fu_313     |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |             tmp_fu_403             |    0    |    0    |    0    |
|          |            tmp_1_fu_407            |    0    |    0    |    0    |
|          |            tmp_2_fu_451            |    0    |    0    |    0    |
|          |            tmp_3_fu_455            |    0    |    0    |    0    |
|          |            tmp_4_fu_459            |    0    |    0    |    0    |
|          |            tmp_5_fu_463            |    0    |    0    |    0    |
|          |            tmp_6_fu_467            |    0    |    0    |    0    |
|          |            tmp_7_fu_471            |    0    |    0    |    0    |
|          |            tmp_8_fu_475            |    0    |    0    |    0    |
|          |            tmp_9_fu_479            |    0    |    0    |    0    |
|   trunc  |            tmp_10_fu_483           |    0    |    0    |    0    |
|          |            tmp_11_fu_487           |    0    |    0    |    0    |
|          |            tmp_12_fu_491           |    0    |    0    |    0    |
|          |            tmp_13_fu_495           |    0    |    0    |    0    |
|          |            tmp_14_fu_499           |    0    |    0    |    0    |
|          |            tmp_15_fu_503           |    0    |    0    |    0    |
|          |            tmp_16_fu_507           |    0    |    0    |    0    |
|          |            tmp_17_fu_511           |    0    |    0    |    0    |
|          |            tmp_18_fu_515           |    0    |    0    |    0    |
|          |            tmp_22_fu_935           |    0    |    0    |    0    |
|          |            tmp_23_fu_939           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |     rows_cast_i_i_cast_i_fu_411    |    0    |    0    |    0    |
|          |     cols_cast_i_i_cast_i_fu_425    |    0    |    0    |    0    |
|          |     row_cast_cast_i_i_i_fu_593     |    0    |    0    |    0    |
|          |     col_assign_cast_cast_fu_640    |    0    |    0    |    0    |
|          |         tmp_40_i_i_i_fu_660        |    0    |    0    |    0    |
|          |         tmp_42_i_i_i_fu_692        |    0    |    0    |    0    |
|          |         tmp_43_i_i_i_fu_705        |    0    |    0    |    0    |
|          |       tmp_35_0_i_i_i_i_fu_767      |    0    |    0    |    0    |
|   zext   |      tmp_35_1_1_i_i_i_i_fu_781     |    0    |    0    |    0    |
|          |      tmp_35_2_1_i_i_i_i_fu_795     |    0    |    0    |    0    |
|          |      tmp_35_2_2_i_i_i_i_fu_809     |    0    |    0    |    0    |
|          |      tmp_35_0_1_i_i_i_i_fu_854     |    0    |    0    |    0    |
|          |      tmp_35_0_2_i_i_i_i_fu_857     |    0    |    0    |    0    |
|          |       tmp_35_1_i_i_i_i_fu_860      |    0    |    0    |    0    |
|          |      tmp_35_1_2_i_i_i_i_fu_863     |    0    |    0    |    0    |
|          |       tmp_35_2_i_i_i_i_fu_866      |    0    |    0    |    0    |
|          |        tmp_26_i_i_i_i_fu_971       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |      tmp_31_i_i_cast_i_fu_421      |    0    |    0    |    0    |
|          |      tmp_32_i_i_cast_i_fu_435      |    0    |    0    |    0    |
|          |       tmp_36_0_i_i_i_i_fu_519      |    0    |    0    |    0    |
|          |       tmp_38_0_i_i_i_i_fu_523      |    0    |    0    |    0    |
|          |      tmp_36_0_1_i_i_i_i_fu_527     |    0    |    0    |    0    |
|          |      tmp_38_0_1_i_i_i_i_fu_531     |    0    |    0    |    0    |
|          |      tmp_36_0_2_i_i_i_i_fu_535     |    0    |    0    |    0    |
|          |      tmp_38_0_2_i_i_i_i_fu_539     |    0    |    0    |    0    |
|          |       tmp_36_1_i_i_i_i_fu_543      |    0    |    0    |    0    |
|   sext   |       tmp_38_1_i_i_i_i_fu_547      |    0    |    0    |    0    |
|          |      tmp_36_1_1_i_i_i_i_fu_551     |    0    |    0    |    0    |
|          |      tmp_38_1_1_i_i_i_i_fu_555     |    0    |    0    |    0    |
|          |      tmp_36_1_2_i_i_i_i_fu_559     |    0    |    0    |    0    |
|          |      tmp_38_1_2_i_i_i_i_fu_563     |    0    |    0    |    0    |
|          |       tmp_36_2_i_i_i_i_fu_567      |    0    |    0    |    0    |
|          |       tmp_38_2_i_i_i_i_fu_571      |    0    |    0    |    0    |
|          |      tmp_36_2_1_i_i_i_i_fu_575     |    0    |    0    |    0    |
|          |      tmp_38_2_1_i_i_i_i_fu_579     |    0    |    0    |    0    |
|          |      tmp_36_2_2_i_i_i_i_fu_583     |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|            tmp_19_fu_613           |    0    |    0    |    0    |
|          |            tmp_21_fu_710           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    17   |    0    |   398   |
|----------|------------------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|buff_A_val_0|    1   |    0   |    0   |
|buff_A_val_1|    1   |    0   |    0   |
|buff_A_val_2|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    3   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   buff_A_val_0_addr_reg_1341  |   11   |
|   buff_A_val_1_addr_reg_1335  |   11   |
|  buff_A_val_2_addr_1_reg_1364 |   11   |
| buff_C_val_0_0_i_i_1_reg_1374 |    8   |
| buff_C_val_0_0_i_i_s_reg_1111 |    8   |
|    buff_C_val_0_0_reg_1124    |    8   |
| buff_C_val_0_1_i_i_1_reg_1379 |    8   |
| buff_C_val_0_1_i_i_s_reg_1118 |    8   |
|   buff_C_val_1_0_1_reg_1394   |    8   |
| buff_C_val_1_0_i_i_s_reg_1130 |    8   |
|  buff_C_val_1_0_loa_reg_1359  |    8   |
|    buff_C_val_1_0_reg_1105    |    8   |
| buff_C_val_1_1_i_i_1_reg_1384 |    8   |
| buff_C_val_1_1_i_i_s_reg_1137 |    8   |
|   buff_C_val_2_0_1_reg_1389   |    8   |
| buff_C_val_2_0_i_i_s_reg_1149 |    8   |
| buff_C_val_2_1_i_i_s_reg_1143 |    8   |
|c_high_thresh_channe_1_reg_1155|   32   |
| c_low_thresh_channel_reg_1160 |   32   |
|      col_assign_i_reg_391     |   12   |
|          col_reg_1318         |   12   |
| cols_cast_i_i_cast_i_reg_1175 |   12   |
|   edge_val1_i_i_i_i_reg_1485  |    8   |
|      exitcond1_i_reg_1285     |    1   |
|      exitcond_i_reg_1314      |    1   |
|         icmp6_reg_1369        |    1   |
|         icmp_reg_1299         |    1   |
|    or_cond3_i_i_i_reg_1355    |    1   |
|     or_cond_i_i_i_reg_1346    |    1   |
|       row_i_i_i_reg_380       |   12   |
|          row_reg_1289         |   12   |
| rows_cast_i_i_cast_i_reg_1165 |   12   |
|        tmp11_i_reg_1450       |   16   |
|        tmp12_i_reg_1455       |   16   |
|        tmp14_i_reg_1460       |   16   |
|        tmp4_i_reg_1435        |   16   |
|        tmp5_i_reg_1440        |   16   |
|        tmp7_i_reg_1445        |   16   |
|    tmp_19_i_i_i_i_reg_1465    |   16   |
|    tmp_22_i_i_i_i_reg_1470    |   16   |
|        tmp_22_reg_1475        |    8   |
|        tmp_23_reg_1480        |    8   |
|    tmp_27_i_i_i_i_reg_1490    |    1   |
|    tmp_28_i_i_i_i_reg_1496    |    1   |
|    tmp_30_i_i_i_i_reg_1280    |    1   |
|   tmp_31_i_i_cast_i_reg_1170  |   13   |
|   tmp_32_i_i_cast_i_reg_1180  |   13   |
|     tmp_34_i_i_i_reg_1294     |    1   |
|  tmp_36_0_1_i_i_i_i_reg_1205  |   16   |
|  tmp_36_0_2_i_i_i_i_reg_1215  |   16   |
|   tmp_36_0_i_i_i_i_reg_1195   |   16   |
|  tmp_36_1_1_i_i_i_i_reg_1235  |   16   |
|  tmp_36_1_2_i_i_i_i_reg_1245  |   16   |
|   tmp_36_1_i_i_i_i_reg_1225   |   16   |
|  tmp_36_2_1_i_i_i_i_reg_1265  |   16   |
|  tmp_36_2_2_i_i_i_i_reg_1275  |   16   |
|   tmp_36_2_i_i_i_i_reg_1255   |   16   |
|     tmp_36_i_i_i_reg_1304     |    1   |
|   tmp_37_0_i_i_i_i_reg_1399   |   16   |
|  tmp_37_1_1_i_i_i_i_reg_1409  |   16   |
|  tmp_37_2_1_i_i_i_i_reg_1419  |   16   |
|  tmp_37_2_2_i_i_i_i_reg_1429  |   16   |
|     tmp_37_i_i_i_reg_1309     |    1   |
|  tmp_38_0_1_i_i_i_i_reg_1210  |   16   |
|  tmp_38_0_2_i_i_i_i_reg_1220  |   16   |
|   tmp_38_0_i_i_i_i_reg_1200   |   16   |
|  tmp_38_1_1_i_i_i_i_reg_1240  |   16   |
|  tmp_38_1_2_i_i_i_i_reg_1250  |   16   |
|   tmp_38_1_i_i_i_i_reg_1230   |   16   |
|  tmp_38_2_1_i_i_i_i_reg_1270  |   16   |
|   tmp_38_2_i_i_i_i_reg_1260   |   16   |
|   tmp_39_0_i_i_i_i_reg_1404   |   16   |
|  tmp_39_1_1_i_i_i_i_reg_1414  |   16   |
|  tmp_39_2_1_i_i_i_i_reg_1424  |   16   |
|     tmp_39_i_i_i_reg_1323     |    1   |
|        tmp_3_i_reg_1185       |   12   |
|     tmp_40_i_i_i_reg_1330     |   64   |
|     tmp_45_i_i_i_reg_1350     |    1   |
|        tmp_6_i_reg_1190       |   12   |
+-------------------------------+--------+
|             Total             |   945  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_327  |  p0  |   2  |  11  |   22   ||    11   |
|   grp_access_fu_338  |  p0  |   2  |  11  |   22   ||    11   |
|   grp_access_fu_349  |  p3  |   2  |  11  |   22   ||    11   |
| col_assign_i_reg_391 |  p0  |   2  |  12  |   24   ||    12   |
|      grp_fu_1039     |  p0  |   2  |   8  |   16   ||    8    |
|      grp_fu_1045     |  p0  |   2  |   8  |   16   ||    8    |
|      grp_fu_1051     |  p0  |   2  |   8  |   16   ||    8    |
|      grp_fu_1057     |  p0  |   2  |   8  |   16   ||    8    |
|      grp_fu_1077     |  p0  |   2  |   8  |   16   ||    8    |
|      grp_fu_1084     |  p0  |   2  |   8  |   16   ||    8    |
|      grp_fu_1091     |  p0  |   2  |   8  |   16   ||    8    |
|      grp_fu_1098     |  p0  |   2  |   8  |   16   ||    8    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   218  ||  18.852 ||   109   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   17   |    -   |    0   |   398  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   18   |    -   |   109  |
|  Register |    -   |    -   |    -   |   945  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |   17   |   18   |   945  |   507  |
+-----------+--------+--------+--------+--------+--------+
