// Seed: 2958451134
module module_0 (
    input wand id_0,
    input tri  id_1
);
  always @(negedge 1) id_3 = 1;
  assign module_2.type_24 = 0;
  assign module_1.type_14 = 0;
  assign id_3 = id_3++;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri1 id_2,
    output tri  id_3,
    output wire id_4,
    input  wire id_5,
    input  wand id_6,
    input  wand id_7,
    output tri1 id_8,
    output tri0 id_9
);
  module_0 modCall_1 (
      id_2,
      id_6
  );
endmodule
module module_0 (
    output wire id_0,
    input tri1 id_1,
    output supply1 id_2,
    input tri1 sample,
    input uwire id_4,
    input wand id_5,
    input tri1 id_6,
    input wand id_7
    , id_18,
    input tri id_8,
    input wor id_9,
    input tri1 id_10,
    input wand module_2,
    output wire id_12,
    input tri1 id_13,
    output wire id_14,
    output tri1 id_15,
    output supply0 id_16
);
  assign id_15 = 1;
  xnor primCall (id_2, id_1, id_6, id_8, id_7, id_4);
  module_0 modCall_1 (
      id_6,
      id_10
  );
endmodule
