Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: ps2_keyboard_to_ascii.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ps2_keyboard_to_ascii.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ps2_keyboard_to_ascii"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : ps2_keyboard_to_ascii
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\debounce.vhd" into library work
Parsing entity <debounce>.
Parsing architecture <logic> of entity <debounce>.
Parsing VHDL file "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\ps2_keyboard.vhd" into library work
Parsing entity <ps2_keyboard>.
Parsing architecture <logic> of entity <ps2_keyboard>.
Parsing VHDL file "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\ps2_keyboard_to_ascii.vhd" into library work
Parsing entity <ps2_keyboard_to_ascii>.
Parsing architecture <behavior> of entity <ps2_keyboard_to_ascii>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ps2_keyboard_to_ascii> (architecture <behavior>) with generics from library <work>.

Elaborating entity <ps2_keyboard> (architecture <logic>) with generics from library <work>.

Elaborating entity <debounce> (architecture <logic>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ps2_keyboard_to_ascii>.
    Related source file is "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\ps2_keyboard_to_ascii.vhd".
        clk_freq = 50000000
        ps2_debounce_counter_size = 8
    Found 1-bit register for signal <ascii_new>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <break>.
    Found 1-bit register for signal <e0_code>.
    Found 8-bit register for signal <ascii>.
    Found 1-bit register for signal <caps_lock>.
    Found 1-bit register for signal <control_r>.
    Found 1-bit register for signal <control_l>.
    Found 1-bit register for signal <shift_l>.
    Found 1-bit register for signal <shift_r>.
    Found 7-bit register for signal <ascii_code>.
    Found 1-bit register for signal <prev_ps2_code_new>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | ready                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ps2_keyboard_to_ascii> synthesized.

Synthesizing Unit <ps2_keyboard>.
    Related source file is "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\ps2_keyboard.vhd".
        clk_freq = 50000000
        debounce_counter_size = 8
    Found 11-bit register for signal <ps2_word>.
    Found 12-bit register for signal <count_idle>.
    Found 1-bit register for signal <ps2_code_new>.
    Found 8-bit register for signal <ps2_code>.
    Found 2-bit register for signal <sync_ffs>.
    Found 12-bit adder for signal <count_idle[11]_GND_4_o_add_3_OUT> created at line 95.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <ps2_keyboard> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\gm\OneDrive - KMITL\1_2564\digital\project_assignment\debounce.vhd".
        counter_size = 8
    Found 9-bit register for signal <counter_out>.
    Found 1-bit register for signal <result>.
    Found 2-bit register for signal <flipflops>.
    Found 9-bit adder for signal <counter_out[8]_GND_7_o_add_0_OUT> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <debounce> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 12-bit adder                                          : 1
 9-bit adder                                           : 2
# Registers                                            : 22
 1-bit register                                        : 12
 11-bit register                                       : 1
 12-bit register                                       : 1
 2-bit register                                        : 3
 7-bit register                                        : 1
 8-bit register                                        : 2
 9-bit register                                        : 2
# Multiplexers                                         : 27
 1-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 25
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <counter_out>: 1 register on signal <counter_out>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <ps2_keyboard>.
The following registers are absorbed into counter <count_idle>: 1 register on signal <count_idle>.
Unit <ps2_keyboard> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 12-bit up counter                                     : 1
 9-bit up counter                                      : 2
# Registers                                            : 52
 Flip-Flops                                            : 52
# Multiplexers                                         : 27
 1-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 25
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 ready     | 00
 new_code  | 01
 translate | 10
 output    | 11
-----------------------

Optimizing unit <ps2_keyboard_to_ascii> ...

Optimizing unit <ps2_keyboard> ...

Optimizing unit <debounce> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ps2_keyboard_to_ascii, actual ratio is 4.
FlipFlop ps2_keyboard_0/ps2_code_0 has been replicated 4 time(s)
FlipFlop ps2_keyboard_0/ps2_code_1 has been replicated 3 time(s)
FlipFlop ps2_keyboard_0/ps2_code_2 has been replicated 3 time(s)
FlipFlop ps2_keyboard_0/ps2_code_3 has been replicated 3 time(s)
FlipFlop ps2_keyboard_0/ps2_code_4 has been replicated 4 time(s)
FlipFlop ps2_keyboard_0/ps2_code_5 has been replicated 4 time(s)
FlipFlop ps2_keyboard_0/ps2_code_6 has been replicated 4 time(s)
FlipFlop ps2_keyboard_0/ps2_code_7 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <ps2_keyboard_to_ascii> :
	Found 2-bit shift register for signal <ps2_keyboard_0/debounce_ps2_data/flipflops_0>.
	Found 2-bit shift register for signal <ps2_keyboard_0/debounce_ps2_clk/flipflops_0>.
Unit <ps2_keyboard_to_ascii> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 107
 Flip-Flops                                            : 107
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ps2_keyboard_to_ascii.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 323
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 27
#      LUT2                        : 8
#      LUT3                        : 32
#      LUT4                        : 26
#      LUT5                        : 36
#      LUT6                        : 114
#      MUXCY                       : 27
#      MUXF7                       : 12
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 109
#      FD                          : 16
#      FD_1                        : 11
#      FDE                         : 52
#      FDRE                        : 30
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 2
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             109  out of  11440     0%  
 Number of Slice LUTs:                  254  out of   5720     4%  
    Number used as Logic:               252  out of   5720     4%  
    Number used as Memory:                2  out of   1440     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    300
   Number with an unused Flip Flop:     191  out of    300    63%  
   Number with an unused LUT:            46  out of    300    15%  
   Number of fully used LUT-FF pairs:    63  out of    300    21%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    102    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------+---------------------------------+-------+
Clock Signal                          | Clock buffer(FF name)           | Load  |
--------------------------------------+---------------------------------+-------+
clk                                   | BUFGP                           | 100   |
ps2_keyboard_0/debounce_ps2_clk/result| NONE(ps2_keyboard_0/ps2_word_10)| 11    |
--------------------------------------+---------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.030ns (Maximum Frequency: 165.829MHz)
   Minimum input arrival time before clock: 1.801ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.030ns (frequency: 165.829MHz)
  Total number of paths / destination ports: 4104 / 173
-------------------------------------------------------------------------
Delay:               6.030ns (Levels of Logic = 6)
  Source:            ps2_keyboard_0/ps2_code_2_1 (FF)
  Destination:       ascii_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ps2_keyboard_0/ps2_code_2_1 to ascii_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.845  ps2_keyboard_0/ps2_code_2_1 (ps2_keyboard_0/ps2_code_2_1)
     LUT3:I0->O            4   0.205   0.684  Mmux_GND_3_o_GND_3_o_mux_81_OUT1131 (Mmux_GND_3_o_GND_3_o_mux_81_OUT113)
     LUT6:I5->O            4   0.205   0.912  GND_3_o_ps2_code[7]_equal_21_o<7>1 (GND_3_o_ps2_code[7]_equal_21_o)
     LUT6:I3->O            3   0.205   0.651  GND_3_o_GND_3_o_select_52_OUT<5>311 (GND_3_o_GND_3_o_select_52_OUT<5>31)
     LUT6:I5->O            1   0.205   0.580  Mmux_state[1]_ascii[7]_wide_mux_136_OUT99 (Mmux_state[1]_ascii[7]_wide_mux_136_OUT98)
     LUT6:I5->O            1   0.205   0.580  Mmux_state[1]_ascii[7]_wide_mux_136_OUT912_SW0 (N6)
     LUT6:I5->O            1   0.205   0.000  Mmux_state[1]_ascii[7]_wide_mux_136_OUT913 (state[1]_ascii[7]_wide_mux_136_OUT<2>)
     FDE:D                     0.102          ascii_2
    ----------------------------------------
    Total                      6.030ns (1.779ns logic, 4.251ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ps2_keyboard_0/debounce_ps2_clk/result'
  Clock period: 1.322ns (frequency: 756.630MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               1.322ns (Levels of Logic = 0)
  Source:            ps2_keyboard_0/ps2_word_7 (FF)
  Destination:       ps2_keyboard_0/ps2_word_6 (FF)
  Source Clock:      ps2_keyboard_0/debounce_ps2_clk/result falling
  Destination Clock: ps2_keyboard_0/debounce_ps2_clk/result falling

  Data Path: ps2_keyboard_0/ps2_word_7 to ps2_keyboard_0/ps2_word_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             7   0.447   0.773  ps2_keyboard_0/ps2_word_7 (ps2_keyboard_0/ps2_word_7)
     FD_1:D                    0.102          ps2_keyboard_0/ps2_word_6
    ----------------------------------------
    Total                      1.322ns (0.549ns logic, 0.773ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 1)
  Source:            ps2_data (PAD)
  Destination:       ps2_keyboard_0/debounce_ps2_data/Mshreg_flipflops_0 (FF)
  Destination Clock: clk rising

  Data Path: ps2_data to ps2_keyboard_0/debounce_ps2_data/Mshreg_flipflops_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  ps2_data_IBUF (ps2_data_IBUF)
     SRLC16E:D                -0.060          ps2_keyboard_0/debounce_ps2_data/Mshreg_flipflops_0
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            ascii_new (FF)
  Destination:       ascii_new (PAD)
  Source Clock:      clk rising

  Data Path: ascii_new to ascii_new
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  ascii_new (ascii_new_OBUF)
     OBUF:I->O                 2.571          ascii_new_OBUF (ascii_new)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
clk                                   |    6.030|         |         |         |
ps2_keyboard_0/debounce_ps2_clk/result|         |    5.311|         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ps2_keyboard_0/debounce_ps2_clk/result
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
clk                                   |         |         |    1.165|         |
ps2_keyboard_0/debounce_ps2_clk/result|         |         |    1.322|         |
--------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.09 secs
 
--> 

Total memory usage is 4502496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

