
WARNING: The Trce option "-ucf" is either illegal or not supported by projNav and hence will not be added in the strategy file(mapphyssynthesis.xds) created by Smartxplorer.

Command Line : 
-------------
map E:\MKS\Lab_3_Example\smartxplorer_results\run2\TopLevel.ngd -timing -ol high -xe n -register_duplication on -logic_opt on -p xc3s50a-tq144-5 -o TopLevel_map.ncd E:\MKS\Lab_3_Example\smartxplorer_results\run2\TopLevel.pcf

Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "3s50atq144-5".
Mapping design into LUTs...
Writing file TopLevel_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4165f0eb) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:4165f0eb) REAL time: 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:4165f0eb) REAL time: 4 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:6788ea88) REAL time: 5 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:6788ea88) REAL time: 5 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:6788ea88) REAL time: 5 secs 

Phase 7.8  Global Placement
............................
...
Phase 7.8  Global Placement (Checksum:fb27461b) REAL time: 5 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:fb27461b) REAL time: 5 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:5ff17527) REAL time: 5 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:5ff17527) REAL time: 5 secs 

Total REAL time to Placer completion: 5 secs 
Total CPU  time to Placer completion: 5 secs 
Running physical synthesis...

Physical synthesis completed.
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:            51 out of   1,408    3%
  Number of 4 input LUTs:               179 out of   1,408   12%
Logic Distribution:
  Number of occupied Slices:            119 out of     704   16%
    Number of Slices containing only related logic:     119 out of     119 100%
    Number of Slices containing unrelated logic:          0 out of     119   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:         194 out of   1,408   13%
    Number used as logic:               171
    Number used as a route-thru:         15
    Number used as 16x1 RAMs:             8

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 24 out of     108   22%
  Number of BUFGMUXs:                     2 out of      24    8%

Average Fanout of Non-Clock Nets:                3.27

Peak Memory Usage:  4445 MB
Total REAL time to MAP completion:  10 secs 
Total CPU time to MAP completion:   9 secs 

Mapping completed.
See MAP report file "TopLevel_map.mrp" for details.

Command Line : 
-------------
par E:\MKS\Lab_3_Example\smartxplorer_results\run2\TopLevel.ngd -ol high -w TopLevel.ncd E:\MKS\Lab_3_Example\smartxplorer_results\run2\TopLevel.pcf

Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: E:\MKS\Lab_3_Example\smartxplorer_results\run2\TopLevel.pcf.
Loading device for application Rf_Device from file '3s50a.nph' in environment D:\Xilinx\14.7\ISE_DS\ISE\.
   "TopLevel" is an NCD, version 3.2, device xc3s50a, package tq144, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.42 2013-10-13".



Design Summary Report:

 Number of External IOBs                          24 out of 108    22%

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100%


   Number of External Output IOBs                11

      Number of External Output IOBs             11
        Number of LOCed External Output IOBs     11 out of 11    100%


   Number of External Bidir IOBs                  0


   Number of BUFGMUXs                        2 out of 24      8%
   Number of Slices                        119 out of 704    16%
      Number of SLICEMs                      4 out of 352     1%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 

Starting Router


Phase  1  : 801 unrouted;      REAL time: 5 secs 

Phase  2  : 731 unrouted;      REAL time: 5 secs 

Phase  3  : 170 unrouted;      REAL time: 5 secs 

Phase  4  : 170 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 secs 

Updating file: TopLevel.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 secs 

Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 5 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         CLOCK_BUFGP | BUFGMUX_X2Y10| No   |    8 |  0.023     |  0.568      |
+---------------------+--------------+------+------+------------+-------------+
|            XLXN_102 | BUFGMUX_X1Y10| No   |   35 |  0.064     |  0.534      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET "CLOCK_BUFGP/IBUFG" PERIOD = 83.33333 | SETUP       |    79.910ns|     3.423ns|       0|           0
  33 ns HIGH 50%                            | HOLD        |     1.381ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 6 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  4401 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file TopLevel.ncd



PAR done!

Command Line : 
-------------
trce E:\MKS\Lab_3_Example\smartxplorer_results\run2\TopLevel.ngd E:\MKS\Lab_3_Example\smartxplorer_results\run2\TopLevel.pcf -xml E:\MKS\Lab_3_Example\smartxplorer_results\run2\TopLevel.twx -v 3 -s 5 -n 3 -fastpaths -ucf Constraints.ucf -o E:\MKS\Lab_3_Example\smartxplorer_results\run2\TopLevel.twr

Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '3s50a.nph' in environment
D:\Xilinx\14.7\ISE_DS\ISE\.
   "TopLevel" is an NCD, version 3.2, device xc3s50a, package tq144, speed -5
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
E:\MKS\Lab_3_Example\smartxplorer_results\run2\TopLevel.ncd
E:\MKS\Lab_3_Example\smartxplorer_results\run2\TopLevel.pcf -xml
E:\MKS\Lab_3_Example\smartxplorer_results\run2\TopLevel.twx -v 3 -s 5 -n 3
-fastpaths -ucf Constraints.ucf -o
E:\MKS\Lab_3_Example\smartxplorer_results\run2\TopLevel.twr


Design file:              TopLevel.ncd
Physical constraint file: TopLevel.pcf
Device,speed:             xc3s50a,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 136 paths, 0 nets, and 32 connections

Design statistics:
   Minimum period:   3.423ns (Maximum frequency: 292.141MHz)


Analysis completed Wed Apr 26 12:58:12 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 1 secs 
