INPUT

OUTPUT

STATE
state_counter : BV(10) ;

INIT
state_counter = 0_10 ;
pipe.aregfile.regfile.mem[0_5] = 0_32 ;

INVAR

TRANS
next(state_counter) = ((state_counter < 31_10) ? state_counter + 1_10 : 0_10) ;
