// Seed: 4152036451
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  supply0 id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1
  );
  assign id_2 = id_2 * id_2;
  wire id_3;
  reg  id_4;
  id_5 :
  assert property (@(posedge id_4) 1)
  else $display;
  wor  id_6 = 1;
  wire id_7;
  always @(1 or id_7) begin : LABEL_0
    if (id_4) id_4 <= id_5;
  end
  assign id_2 = 1;
  wire id_8;
  wire id_9, id_10;
endmodule
