{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728428901126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728428901127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  8 20:08:20 2024 " "Processing started: Tue Oct  8 20:08:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728428901127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428901127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processadorAOC -c processadorAOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off processadorAOC -c processadorAOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428901127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728428901404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728428901404 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CPU.v(131) " "Verilog HDL information at CPU.v(131): always construct contains both blocking and non-blocking assignments" {  } { { "CPU.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/CPU.v" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728428911671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEMInstrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file MEMInstrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMInstrucoes " "Found entity 1: MEMInstrucoes" {  } { { "MEMInstrucoes.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/MEMInstrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BancoRegistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file BancoRegistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/BancoRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadeDeComparacao.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadeDeComparacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeDeComparacao " "Found entity 1: unidadeDeComparacao" {  } { { "unidadeDeComparacao.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/unidadeDeComparacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Found entity 1: mux6" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.v 1 1 " "Found 1 design units, including 1 entities, in source file ULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoriaDados.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoriaDados.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaDados " "Found entity 1: MemoriaDados" {  } { { "MemoriaDados.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/MemoriaDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeDeControle.v 1 1 " "Found 1 design units, including 1 entities, in source file UnidadeDeControle.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "UnidadeDeControle.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/UnidadeDeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EntradaSaida.v 1 1 " "Found 1 design units, including 1 entities, in source file EntradaSaida.v" { { "Info" "ISGN_ENTITY_NAME" "1 EntradaSaida " "Found entity 1: EntradaSaida" {  } { { "EntradaSaida.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/EntradaSaida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxDesvio.v 1 1 " "Found 1 design units, including 1 entities, in source file muxDesvio.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxDesvio " "Found entity 1: muxDesvio" {  } { { "muxDesvio.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/muxDesvio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_dual_port_ram_single_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_dual_port_ram_single_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_single_clock " "Found entity 1: simple_dual_port_ram_single_clock" {  } { { "simple_dual_port_ram_single_clock.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/simple_dual_port_ram_single_clock.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaySete.v 1 1 " "Found 1 design units, including 1 entities, in source file displaySete.v" { { "Info" "ISGN_ENTITY_NAME" "1 displaySete " "Found entity 1: displaySete" {  } { { "displaySete.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/displaySete.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ParadaSistema.v 1 1 " "Found 1 design units, including 1 entities, in source file ParadaSistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 ParadaSistema " "Found entity 1: ParadaSistema" {  } { { "ParadaSistema.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/ParadaSistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monostable.v 1 1 " "Found 1 design units, including 1 entities, in source file monostable.v" { { "Info" "ISGN_ENTITY_NAME" "1 monostable " "Found entity 1: monostable" {  } { { "monostable.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/monostable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeBounce.v 1 1 " "Found 1 design units, including 1 entities, in source file DeBounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/DeBounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsoBotao.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsoBotao.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulsoBotao " "Found entity 1: pulsoBotao" {  } { { "pulsoBotao.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/pulsoBotao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeBouncebuton.v 1 1 " "Found 1 design units, including 1 entities, in source file DeBouncebuton.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBouncebuton " "Found entity 1: DeBouncebuton" {  } { { "DeBouncebuton.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/DeBouncebuton.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tratamentoBotao.v 1 1 " "Found 1 design units, including 1 entities, in source file tratamentoBotao.v" { { "Info" "ISGN_ENTITY_NAME" "1 tratamentoBotao " "Found entity 1: tratamentoBotao" {  } { { "tratamentoBotao.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/tratamentoBotao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_dual_port_ram_dual_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_dual_port_ram_dual_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_dual_clock " "Found entity 1: simple_dual_port_ram_dual_clock" {  } { { "simple_dual_port_ram_dual_clock.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/simple_dual_port_ram_dual_clock.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728428911696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911696 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(53) " "Verilog HDL Instantiation warning at CPU.v(53): instance has no name" {  } { { "CPU.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/CPU.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1728428911697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux6 " "Elaborating entity \"mux6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728428911771 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux6.v(11) " "Verilog HDL Case Statement warning at mux6.v(11): incomplete case statement has no default case item" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1728428911773 "|mux6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DadosRegistro mux6.v(11) " "Verilog HDL Always Construct warning at mux6.v(11): inferring latch(es) for variable \"DadosRegistro\", which holds its previous value in one or more paths through the always construct" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1728428911773 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[0\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[0\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911774 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[1\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[1\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911774 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[2\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[2\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911774 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[3\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[3\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911774 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[4\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[4\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911774 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[5\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[5\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911774 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[6\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[6\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911774 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[7\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[7\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911774 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[8\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[8\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911775 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[9\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[9\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911775 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[10\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[10\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911775 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[11\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[11\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911775 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[12\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[12\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911775 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[13\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[13\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911775 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[14\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[14\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911775 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[15\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[15\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911775 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[16\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[16\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911775 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[17\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[17\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911775 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[18\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[18\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911775 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[19\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[19\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911775 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[20\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[20\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911776 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[21\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[21\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911776 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[22\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[22\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911776 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[23\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[23\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911776 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[24\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[24\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911776 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[25\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[25\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911776 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[26\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[26\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911776 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[27\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[27\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911776 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[28\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[28\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911776 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[29\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[29\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911776 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[30\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[30\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911776 "|mux6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadosRegistro\[31\] mux6.v(11) " "Inferred latch for \"DadosRegistro\[31\]\" at mux6.v(11)" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428911776 "|mux6"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[0\]\$latch " "Latch DadosRegistro\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912605 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[1\]\$latch " "Latch DadosRegistro\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912605 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[2\]\$latch " "Latch DadosRegistro\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912605 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[3\]\$latch " "Latch DadosRegistro\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912605 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[4\]\$latch " "Latch DadosRegistro\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912605 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[5\]\$latch " "Latch DadosRegistro\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912606 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[6\]\$latch " "Latch DadosRegistro\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912606 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[7\]\$latch " "Latch DadosRegistro\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912606 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[8\]\$latch " "Latch DadosRegistro\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912606 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[9\]\$latch " "Latch DadosRegistro\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912606 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[10\]\$latch " "Latch DadosRegistro\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912606 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[11\]\$latch " "Latch DadosRegistro\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912606 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[12\]\$latch " "Latch DadosRegistro\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912607 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[13\]\$latch " "Latch DadosRegistro\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912607 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[14\]\$latch " "Latch DadosRegistro\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912607 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[15\]\$latch " "Latch DadosRegistro\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912607 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[16\]\$latch " "Latch DadosRegistro\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912607 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[17\]\$latch " "Latch DadosRegistro\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912607 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[18\]\$latch " "Latch DadosRegistro\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912607 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[19\]\$latch " "Latch DadosRegistro\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912607 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[20\]\$latch " "Latch DadosRegistro\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912607 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[21\]\$latch " "Latch DadosRegistro\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912608 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[22\]\$latch " "Latch DadosRegistro\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912608 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[23\]\$latch " "Latch DadosRegistro\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912608 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[24\]\$latch " "Latch DadosRegistro\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912608 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[25\]\$latch " "Latch DadosRegistro\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912608 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[26\]\$latch " "Latch DadosRegistro\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912608 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[27\]\$latch " "Latch DadosRegistro\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912608 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[28\]\$latch " "Latch DadosRegistro\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912608 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[29\]\$latch " "Latch DadosRegistro\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912608 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[30\]\$latch " "Latch DadosRegistro\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912609 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DadosRegistro\[31\]\$latch " "Latch DadosRegistro\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dadoRegControl\[0\] " "Ports D and ENA on the latch are fed by the same signal dadoRegControl\[0\]" {  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728428912609 ""}  } { { "mux6.v" "" { Text "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/mux6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728428912609 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728428912782 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/output_files/processadorAOC.map.smsg " "Generated suppressed messages file /home/andre/Documentos/Projetos/Graduation/Lab SO/processador_LabSO/output_files/processadorAOC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428913535 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728428913736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728428913736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "422 " "Implemented 422 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "227 " "Implemented 227 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728428914009 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728428914009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728428914009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728428914009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728428914017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  8 20:08:34 2024 " "Processing ended: Tue Oct  8 20:08:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728428914017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728428914017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728428914017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728428914017 ""}
