Cadence Genus(TM) Synthesis Solution.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 21.10-p002_1, built Fri Aug 20 07:13:13 PDT 2021
Options: -legacy_ui 
Date:    Thu Feb 13 03:36:34 2025
Host:    cadencea16 (x86_64 w/Linux 4.18.0-305.el8.x86_64) (16cores*24cpus*1physical cpu*12th Gen Intel(R) Core(TM) i9-12900K 30720KB) (65516972KB)
PID:     2018219
OS:      Red Hat Enterprise Linux release 8.10 (Ootpa)

Checkout succeeded: Genus_Synthesis/8F7AA1E8ED420CDB8796
	License file: 5280@172.16.201.225
	License Server: 5280@172.16.201.225
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (4 seconds elapsed).

WARNING: This version of the tool is 1272 days old.
legacy_genus:/> source genus_scripts.tcl
Sourcing './genus_scripts.tcl' (Thu Feb 13 03:36:57 EST 2025)...
  Setting attribute of root '/': 'init_lib_search_path' = ../lib/
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hdl_search_path', object type: 'root'
        : Attribute 'hdl_search_path' is going to be obsoleted, use the new attribute 'init_hdl_search_path'.
  Setting attribute of root '/': 'hdl_search_path' = ../rtl/

Threads Configured:3

  Message Summary for Library slow_vdd1v0_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
  Setting attribute of root '/': 'library' = slow_vdd1v0_basicCells.lib
    reg compute = 1'b0;
                      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial value assignment to reg in file '../rtl/aes.v' on line 22, column 23.
        : For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
    reg [127:0] tag;
                   |
Error   : Redeclared variable. [VLOGPT-22] [read_hdl]
        : Redeclaration of non-interface variable 'tag' in file '../rtl/aes.v' on line 44, column 20.
        : A variable cannot be redeclared in the same scope. Check the reported RTL file and remove duplicate declarations.
1
legacy_genus:/> source genus_scripts.tcl
Sourcing './genus_scripts.tcl' (Thu Feb 13 03:37:34 EST 2025)...
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '../lib/'
        : You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.
  Setting attribute of root '/': 'init_lib_search_path' = ../lib/
  Setting attribute of root '/': 'hdl_search_path' = ../rtl/
Freeing libraries in memory (slow_vdd1v0_basicCells.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
  Setting attribute of root '/': 'library' = slow_vdd1v0_basicCells.lib
    reg compute = 1'b0;
                      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial value assignment to reg in file '../rtl/aes.v' on line 22, column 23.
    always @(posedge clk or posedge reset) begin
                                               |
Warning : An 'if' statement is required at the top of an always block to infer a latch or flip-flop. [VLOGPT-46]
        : in file '../rtl/aes.v' on line 52, column 48.
        : The supported syntax for asynchronous set-reset on a flop-flop is:
    reg data_out;
    always @(posedge clock or posedge reset)
        if ( reset )
            data_out = 1'b1;
        else
            data_out = 1'b0.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'AES_CMAC' from file '../rtl/aes.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'AES_CMAC' with default parameters value.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of input port 'dia' (128) of instance 'BRAM1' of module 'ram' in file '../rtl/aes.v' on line 48.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of input port 'dib' (128) of instance 'BRAM1' of module 'ram' in file '../rtl/aes.v' on line 48.
Error   : Unsynthesizable Process. [CDFG-364] [elaborate]
        : in file '../rtl/aes.v' on line 52.
        : Error during elaboration.
Info    : Unable to elaborate the design. [ELAB-4]
        : Module 'AES_CMAC' contains errors and cannot be elaborated.
1
legacy_genus:/> source genus_scripts.tcl
Sourcing './genus_scripts.tcl' (Thu Feb 13 03:38:16 EST 2025)...
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '../lib/'
  Setting attribute of root '/': 'init_lib_search_path' = ../lib/
  Setting attribute of root '/': 'hdl_search_path' = ../rtl/
Freeing libraries in memory (slow_vdd1v0_basicCells.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
  Setting attribute of root '/': 'library' = slow_vdd1v0_basicCells.lib
    reg compute = 1'b0;
                      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial value assignment to reg in file '../rtl/aes.v' on line 22, column 23.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'AES_CMAC' from file '../rtl/aes.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'AES_CMAC' with default parameters value.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of input port 'dia' (128) of instance 'BRAM1' of module 'ram' in file '../rtl/aes.v' on line 48.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (1) does not match width of input port 'dib' (128) of instance 'BRAM1' of module 'ram' in file '../rtl/aes.v' on line 48.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'K2' in module 'AES_CMAC' in file '../rtl/aes.v' on line 52.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'tag' in module 'AES_CMAC' in file '../rtl/aes.v' on line 57.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'dia' of instance 'BRAM1' of module 'ram' in file '../rtl/aes.v' on line 48, column 15, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all undriven module input ports. It is better to double confirm with designer if these undriven ports are expected. During syn_gen the undriven ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'dib' of instance 'BRAM1' of module 'ram' in file '../rtl/aes.v' on line 48, column 15, hid = 0.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][0]' in module 'ram'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][1]' in module 'ram'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][2]' in module 'ram'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][3]' in module 'ram'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][4]' in module 'ram'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][5]' in module 'ram'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][6]' in module 'ram'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][7]' in module 'ram'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][8]' in module 'ram'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][9]' in module 'ram'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][10]' in module 'ram'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][11]' in module 'ram'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][12]' in module 'ram'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][13]' in module 'ram'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][14]' in module 'ram'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][15]' in module 'ram'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][16]' in module 'ram'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][17]' in module 'ram'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][18]' in module 'ram'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'ram[0][19]' in module 'ram'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'AES_CMAC'.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'encryptRound' from file '../rtl/aes.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'encryptRound'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Rejected mux_ram[addrb]_1043_23 : has multidriven pins.

Rejected mux_ram[addra]_1037_23 : has multidriven pins.

Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         3.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: AES_CMAC, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.009s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: AES_CMAC, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.003s)
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: encryptRound, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: encryptRound, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '5' of the SDC file '../constraints/constraints_top.sdc'  cannot find any ports named 'rst'
        : Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object is existing with different naming style.
Error   : Invalid SDC command option combination. [SDC-204] [set_io_delay]
        : The set_io_delay command does not accept empty ports lists
        : This option is not valid for the indicated SDC command. Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '5' of the SDC file '../constraints/constraints_top.sdc': set_input_delay -max 1.0 [get_ports 'rst'] -clock [get_clocks 'clk'].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '6' of the SDC file '../constraints/constraints_top.sdc'  cannot find any ports named 'count'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '6' of the SDC file '../constraints/constraints_top.sdc': set_output_delay -max 1.0 [get_ports 'count'] -clock [get_clocks 'clk'].
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      4 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      2 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      0 , failed      1 (runtime  0.00)
 "set_output_delay"         - successful      0 , failed      1 (runtime  0.00)
Warning : Total failed commands during read_sdc are 4
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:00 (hh:mm:ss)
  Setting attribute of root '/': 'syn_generic_effort' = high
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'dia' of instance 'BRAM1' of module 'ram'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven input port.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'dib' of instance 'BRAM1' of module 'ram'.
##Generic Timing Info for library domain: _default_ typical gate delay: 127.6 ps std_slew: 17.9 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: AES_CMAC, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.003s)
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][0]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][1]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][2]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][3]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][4]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][5]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][6]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][7]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][8]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][9]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][10]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][11]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][12]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][13]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][14]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][15]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][16]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][17]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][18]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'BRAM1/ram_reg[0][19]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 131072 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 16 hierarchical instances.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'AES_CMAC' to generic gates using 'high' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:01:53) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:38:29 (Feb13) |   1.07 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: AES_CMAC, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.028s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: AES_CMAC, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 4, runtime: 0.120s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.004s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.003s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.013s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 2.189s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.169s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.010s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.011s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.038s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.004s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.013s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed clip mux common data inputs (accepts: 2, rejects: 0, runtime: 0.350s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: AES_CMAC, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 1
subwordx_435_7_I1:c_462_15:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_11, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_11.
Number of non-ctl's : 1
subwordx_435_7_I1:c_463_16:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_400, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_400.
Number of non-ctl's : 1
subwordx_435_7_I1:c_464_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_402, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_402.
Number of non-ctl's : 1
subwordx_435_7_I1:c_465_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_404, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_404.
Number of non-ctl's : 1
subwordx_435_7_I5:c_462_15:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_406, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_406.
Number of non-ctl's : 1
subwordx_435_7_I5:c_463_16:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_408, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_408.
Number of non-ctl's : 1
subwordx_435_7_I5:c_464_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_410, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_410.
Number of non-ctl's : 1
subwordx_435_7_I5:c_465_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_412, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_412.
Number of non-ctl's : 1
subwordx_435_7_I9:c_462_15:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_414, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_414.
Number of non-ctl's : 1
subwordx_435_7_I9:c_463_16:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_416, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_416.
Number of non-ctl's : 1
subwordx_435_7_I9:c_464_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_418, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_418.
Number of non-ctl's : 1
subwordx_435_7_I9:c_465_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_420, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_420.
Number of non-ctl's : 1
subwordx_435_7_I13:c_462_15:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_422, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_422.
Number of non-ctl's : 1
subwordx_435_7_I13:c_463_16:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_424, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_424.
Number of non-ctl's : 1
subwordx_435_7_I13:c_464_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_426, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_426.
Number of non-ctl's : 1
subwordx_435_7_I13:c_465_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_428, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_428.
Number of non-ctl's : 1
subwordx_435_7_I17:c_462_15:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_430, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_430.
Number of non-ctl's : 1
subwordx_435_7_I17:c_463_16:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_432, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_432.
Number of non-ctl's : 1
subwordx_435_7_I17:c_464_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_434, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_434.
Number of non-ctl's : 1
subwordx_435_7_I17:c_465_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_436, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_436.
Number of non-ctl's : 1
subwordx_435_7_I21:c_462_15:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_438, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_438.
Number of non-ctl's : 1
subwordx_435_7_I21:c_463_16:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_440, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_440.
Number of non-ctl's : 1
subwordx_435_7_I21:c_464_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_442, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_442.
Number of non-ctl's : 1
subwordx_435_7_I21:c_465_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_444, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_444.
Number of non-ctl's : 1
subwordx_435_7_I25:c_462_15:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_446, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_446.
Number of non-ctl's : 1
subwordx_435_7_I25:c_463_16:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_448, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_448.
Number of non-ctl's : 1
subwordx_435_7_I25:c_464_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_450, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_450.
Number of non-ctl's : 1
subwordx_435_7_I25:c_465_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_452, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_452.
Number of non-ctl's : 1
subwordx_435_7_I29:c_462_15:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_454, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_454.
Number of non-ctl's : 1
subwordx_435_7_I29:c_463_16:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_456, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_456.
Number of non-ctl's : 1
subwordx_435_7_I29:c_464_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_458, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_458.
Number of non-ctl's : 1
subwordx_435_7_I29:c_465_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_460, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_460.
Number of non-ctl's : 1
subwordx_435_7_I33:c_462_15:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_462, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_462.
Number of non-ctl's : 1
subwordx_435_7_I33:c_463_16:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_464, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_464.
Number of non-ctl's : 1
subwordx_435_7_I33:c_464_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_466, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_466.
Number of non-ctl's : 1
subwordx_435_7_I33:c_465_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_468, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_468.
Number of non-ctl's : 1
subwordx_435_7_I37:c_462_15:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_470, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_470.
Number of non-ctl's : 1
subwordx_435_7_I37:c_463_16:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_472, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_472.
Number of non-ctl's : 1
subwordx_435_7_I37:c_464_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_474, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_474.
Number of non-ctl's : 1
subwordx_435_7_I37:c_465_17:mux_c_471_11 
SOP DEBUG : Module= keyExpansion, Cluster= ctl_a_471_476, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_471_476.
Number of non-ctl's : 1
mux_c_763_11 
SOP DEBUG : Module= sbox, Cluster= ctl_a_763_11, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_a_763_11.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'AES_CMAC':
          sop(41) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'AES_CMAC'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_0_1 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_1_c0 in AES_CMAC: area: 5516108450 ,dp = 64 mux = 18 sg = slow         worst_clk_period: -4592028935095457943685366656458477049139426289534278904031380676065855492477960205618511858929779986172086041202652336773535388953106677313149046248640035433686190113713133483681816560122045141042477044651583561827668310257889548624380826237899115560832068045744731304350449664.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_0_1_c1 in AES_CMAC: area: 5430690850 ,dp = 0 mux = 18 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c2 in AES_CMAC: area: 5430690850 ,dp = 0 mux = 18 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c3 in AES_CMAC: area: 5430690850 ,dp = 0 mux = 18 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c4 in AES_CMAC: area: 5430690850 ,dp = 0 mux = 18 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c5 in AES_CMAC: area: 5430690850 ,dp = 0 mux = 18 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c6 in AES_CMAC: area: 5430690850 ,dp = 0 mux = 18 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Not considering config 7 due to bailout. 
Best config: CDN_DP_region_0_1_c6 in AES_CMAC: area: 5430690850 ,dp = 0 mux = 18 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 5430690850.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       5516108450         5430690850         5430690850         5430690850         5430690850         5430690850         5430690850         5516108450  
##>            WNS         +8398.10           +8398.10           +8398.10           +8398.10           +8398.10           +8398.10           +8398.10           +8324.90  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             5516108450 (      )    107382580.50 (        )             0 (        )              
##> datapath_rewrite_one_def       START             5516108450 ( +0.00)    107382580.50 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             5516108450 ( +0.00)    107382580.50 (   +0.00)             0 (       0)              
##>                                  END             5516108450 ( +0.00)    107382580.50 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             5516108450 ( +0.00)    107382580.50 (   +0.00)             0 (       0)              
##>                                  END             5516108450 ( +0.00)    107382580.50 (   +0.00)             0 (       0)           0  
##>                                  END             5516108450 ( +0.00)    107382580.50 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             5516108450 ( +0.00)    107382580.50 (   +0.00)             0 (       0)              
##>                                  END             5516108450 ( +0.00)    107382580.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             5516108450 ( +0.00)    214748364.70 (+107365784.20)             0 (       0)              
##>                                  END             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             5516108450 ( +0.00)    214748364.70 (+107365784.20)             0 (       0)           0  
##>canonicalize_by_names           START             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             5516108450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5430690850 ( -1.55)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             5430690850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5430690850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             5430690850 ( -1.55)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             5430690850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5430690850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             5430690850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5430690850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             5430690850 ( -1.55)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             5430690850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5430690850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             5430690850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5430690850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             5430690850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5430690850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START             5430690850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START             5430690850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5430690850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             5430690850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             5430690850 ( +0.00)     8398.10 (-214739966.60)             0 (       0)              
##>                                  END             5430690850 ( +0.00)     8398.10 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_1'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in AES_CMAC: area: 7317885950 ,dp = 38 mux = 2 sg = slow         worst_clk_period: -4592028935095456959660120871368808506359844823744963578176427230345327933032331259578867683301841562089136492881457586191862986375392280891635415235072406628087986158607484346954729362287262524375925967981516078223280169722556533323994626972996980504580596617476186016617332736.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_0_0_c1 in AES_CMAC: area: 6998904600 ,dp = 2 mux = 2 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c2 in AES_CMAC: area: 6998904600 ,dp = 2 mux = 2 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c3 in AES_CMAC: area: 6998904600 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c4 in AES_CMAC: area: 6998904600 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c5 in AES_CMAC: area: 6998904600 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c6 in AES_CMAC: area: 6998904600 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Not considering config 7 due to bailout. 
Best config: CDN_DP_region_0_0_c6 in AES_CMAC: area: 6998904600 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 6998904600.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       7317885950         6998904600         6998904600         6998904600         6998904600         6998904600         6998904600         7312547350  
##>            WNS         +8276.80           +8276.80           +8276.80           +8276.80           +8276.80           +8276.80           +8276.80           +8270.40  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             7317885950 (      )    107382459.20 (        )             0 (        )              
##> datapath_rewrite_one_def       START             7317885950 ( +0.00)    107382459.20 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             7317885950 ( +0.00)    107382459.20 (   +0.00)             0 (       0)              
##>                                  END             7317885950 ( +0.00)    107382459.20 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             7317885950 ( +0.00)    107382459.20 (   +0.00)             0 (       0)              
##>                                  END             7317885950 ( +0.00)    107382459.20 (   +0.00)             0 (       0)           0  
##>                                  END             7317885950 ( +0.00)    107382459.20 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             7317885950 ( +0.00)    107382459.20 (   +0.00)             0 (       0)              
##>                                  END             7317885950 ( +0.00)    107382459.20 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             7317885950 ( +0.00)    214748364.70 (+107365905.50)             0 (       0)              
##>                                  END             7317885950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             7317885950 ( +0.00)    214748364.70 (+107365905.50)             0 (       0)           0  
##>canonicalize_by_names           START             7317885950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7317885950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             7317885950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7317885950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             7317885950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7317885950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             7317885950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7317885950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             7317885950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7317885950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             7317885950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7317885950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             7317885950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7317885950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             7317885950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7010916450 ( -4.19)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             7010916450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             7010916450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             7010916450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7010916450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             7010916450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7010916450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             7010916450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             7010916450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7010916450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             7010916450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7010916450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             7010916450 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             7005577850 ( -0.08)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6998904600 ( -0.10)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             6998904600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6998904600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             6998904600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6998904600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             6998904600 ( +0.00)     8276.80 (-214740087.90)             0 (       0)              
##>                                  END             6998904600 ( +0.00)     8276.80 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_2'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
CDN_DP_region_0_2 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_2_c0 in AES_CMAC: area: 5945865750 ,dp = 10 mux = 6 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_0_2_c1 in AES_CMAC: area: 4491097250 ,dp = 6 mux = 3 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_2_c2 in AES_CMAC: area: 4491097250 ,dp = 6 mux = 3 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  2.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_2_c3 in AES_CMAC: area: 4491097250 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_2_c4 in AES_CMAC: area: 4491097250 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_2_c5 in AES_CMAC: area: 4491097250 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_2_c6 in AES_CMAC: area: 5497423350 ,dp = 6 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  -4592024818112433113055924603578228318651716124256742338751951980258966042238682008328026490274505403588076146579749829674463417221587339140951942891348252576336617666282264024448754698538468265274983540509300229088506558789349756896355470694762073915775119587644729501520232448.0000   tns_sense_num: 0

CDN_DP_region_0_2_c7 in AES_CMAC: area: 5945865750 ,dp = 6 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_0_2_c5 in AES_CMAC: area: 4491097250 ,dp = 6 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 4491097250.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_2_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       5945865750         4491097250         4491097250         4491097250         4491097250         4491097250         5497423350         5945865750  
##>            WNS         +7422.50           +7422.50           +7422.50           +7422.50           +7422.50           +7422.50           +7422.50           +7414.90  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_2_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             5945865750 (      )     7422.50 (        )             0 (        )              
##> datapath_rewrite_one_def       START             5945865750 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             5945865750 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>                                  END             5940527150 ( -0.09)     7422.50 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             5940527150 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>                                  END             5940527150 ( +0.00)     7422.50 (   +0.00)             0 (       0)           0  
##>  rewrite                       START             5940527150 ( +0.00)     7422.50 (   +0.00)             0 (       0)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END             5936523200 ( -0.07)     7422.50 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             5936523200 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>                                  END             5935188550 ( -0.02)     7422.50 (   +0.00)             0 (       0)           0  
##>                                  END             5935188550 ( -0.18)     7422.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             5935188550 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>                                  END             6021940800 ( +1.46)     7422.50 (   +0.00)             0 (       0)           0  
##>                                  END             6021940800 ( +1.28)     7422.50 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             6021940800 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>                                  END             6021940800 ( +0.00)     7422.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             6021940800 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>                                  END             6021940800 ( +0.00)     7422.50 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             6021940800 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>                                  END             6021940800 ( +0.00)     7422.50 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             6021940800 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>                                  END             6021940800 ( +0.00)     7422.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             6021940800 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>                                  END             6021940800 ( +0.00)     7422.50 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             6021940800 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>                                  END             6021940800 ( +0.00)     7422.50 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             6021940800 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>                                  END             6021940800 ( +0.00)     7422.50 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             6021940800 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>                                  END             6017936850 ( -0.07)     7422.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             6017936850 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             6017936850 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             6017936850 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>                                  END             5676266450 ( -5.68)     7422.50 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             5676266450 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>                                  END             5676266450 ( +0.00)     7422.50 (   +0.00)             0 (       0)           0  
##>                                  END             5676266450 ( -5.68)     7422.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             5676266450 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>                                  END             5676266450 ( +0.00)     7422.50 (   +0.00)             0 (       0)           0  
##>                                  END             5676266450 ( -5.68)     7422.50 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             5564155850 ( -1.98)     7422.50 (   +0.00)             0 (       0)              
##>                                  END             5497423350 ( -1.20)     7422.50 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             5497423350 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>                                  END             5497423350 ( +0.00)     7422.50 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             5497423350 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>                                  END             4491097250 (-18.31)     7422.50 (   +0.00)             0 (       0)           0  
##>create_score                    START             4491097250 ( +0.00)     7422.50 (   +0.00)             0 (       0)              
##>                                  END             4491097250 ( +0.00)     7422.50 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_2_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_0_2'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 255 sequential instances.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'AES_CMAC'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: AES_CMAC, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: AES_CMAC, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: AES_CMAC, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.175s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id      |  Sev   |Count  |                 Message Text                  |
--------------------------------------------------------------------------------
| CDFG-250    |Info    |     8 |Processing multi-dimensional arrays.           |
| CDFG-305    |Info    |     1 |Deleting HDL design.                           |
|             |        |       |Designs are often deleted because of           |
|             |        |       | elaboration errors. Look for previous errors  |
|             |        |       | and try to resolve them.                      |
| CDFG-359    |Info    |     2 |Building ChipWare component.                   |
| CDFG-364    |Error   |     1 |Unsynthesizable Process.                       |
|             |        |       |Error during elaboration.                      |
| CDFG-372    |Info    |    23 |Bitwidth mismatch in assignment.               |
|             |        |       |Review and make sure the mismatch is           |
|             |        |       | unintentional. Genus can possibly issue       |
|             |        |       | bitwidth mismatch warning for explicit        |
|             |        |       | assignments present in RTL as-well-as for     |
|             |        |       | implicit assignments inferred by the tool.    |
|             |        |       | For example, in case of enum declaration      |
|             |        |       | without value, the tool will implicitly       |
|             |        |       | assign value to the enum variables. It also   |
|             |        |       | issues the warning for any bitwidth mismatch  |
|             |        |       | that appears in this implicit assignment.     |
| CDFG-465    |Warning |     4 |Module port is wider than connected signal.    |
|             |        |       |This may cause simulation mismatches between   |
|             |        |       | the original and synthesized designs.         |
| CDFG-508    |Warning |     2 |Removing unused register.                      |
|             |        |       |Genus removes the flip-flop or latch inferred  |
|             |        |       | for an unused signal or variable. To preserve |
|             |        |       | the flip-flop or latch, set the               |
|             |        |       | hdl_preserve_unused_registers attribute to    |
|             |        |       | true or use a pragma in the RTL.              |
| CDFG-738    |Info    |    26 |Common subexpression eliminated.               |
| CDFG-739    |Info    |    26 |Common subexpression kept.                     |
| CDFG-769    |Info    |     4 |Identified sum-of-products logic to be         |
|             |        |       | optimized during syn_generic.                 |
| CDFG-818    |Warning |     2 |Using default parameter value for module       |
|             |        |       | elaboration.                                  |
| CDFG-893    |Info    |     2 |Optimized the MUX created for array read /     |
|             |        |       | write or variable shifter.                    |
| CDFG2G-622  |Warning | 65536 |Signal or variable has multiple drivers.       |
|             |        |       |This may cause simulation mismatches between   |
|             |        |       | the original and synthesized designs.         |
| CWD-19      |Info    |    60 |An implementation was inferred.                |
| DPOPT-1     |Info    |     1 |Optimizing datapath logic.                     |
| DPOPT-2     |Info    |     1 |Done optimizing datapath logic.                |
| DPOPT-3     |Info    |     3 |Implementing datapath configurations.          |
| DPOPT-4     |Info    |     3 |Done implementing datapath configurations.     |
| DPOPT-6     |Info    |     1 |Pre-processed datapath logic.                  |
| DPOPT-10    |Info    |     6 |Optimized a mux chain.                         |
| ELAB-1      |Info    |     3 |Elaborating Design.                            |
| ELAB-2      |Info    |    18 |Elaborating Subdesign.                         |
| ELAB-3      |Info    |     2 |Done Elaborating Design.                       |
| ELAB-4      |Info    |     1 |Unable to elaborate the design.                |
| ELABUTL-127 |Warning |     2 |Undriven module input port.                    |
|             |        |       |Run check_design to check 'Undriven Port(s)    |
|             |        |       | /Pin(s)                                       |
|             |        |       | ' section for all undriven module input       |
|             |        |       | ports. It is better to double confirm with    |
|             |        |       | designer if these undriven ports are          |
|             |        |       | expected. During syn_gen the undriven ports   |
|             |        |       | are controlled by attribute                   |
|             |        |       | 'hdl_unconnected_value', the default value is |
|             |        |       | 0.                                            |
| ELABUTL-131 |Info    |     2 |Undriven module input port.                    |
|             |        |       |The 'hdl_unconnected_value' attribute controls |
|             |        |       | treatment of undriven input port.             |
| GB-6        |Info    |     6 |A datapath component has been ungrouped.       |
| GLO-21      |Info    |131072 |Replacing a blocking flip-flop with a logic    |
|             |        |       | constant 0.                                   |
|             |        |       |The value used to replace the flop can be set  |
|             |        |       | by the root attribute 'optimize_seq_x_to'.    |
| GLO-34      |Info    |     4 |Deleting instances not driving any primary     |
|             |        |       | outputs.                                      |
|             |        |       |Optimizations such as constant propagation or  |
|             |        |       | redundancy removal could change the           |
|             |        |       | connections so a hierarchical instance does   |
|             |        |       | not drive any primary outputs anymore. To see |
|             |        |       | the list of deleted hierarchical instances,   |
|             |        |       | set the 'information_level' attribute to 2 or |
|             |        |       | above. If the message is truncated set the    |
|             |        |       | message attribute 'truncate' to false to see  |
|             |        |       | the complete list. To prevent this            |
|             |        |       | optimization, set the 'delete_unloaded_insts' |
|             |        |       | root/subdesign attribute to 'false' or        |
|             |        |       | 'preserve' instance attribute to 'true'.      |
| GLO-40      |Info    |     2 |Combinational hierarchical blocks with         |
|             |        |       | identical inputs have been merged.            |
|             |        |       |This optimization usually reduces design area. |
|             |        |       | To prevent merging of combinational           |
|             |        |       | hierarchical blocks, set the                  |
|             |        |       | 'merge_combinational_hier_instances' root     |
|             |        |       | attribute to 'false' or the                   |
|             |        |       | 'merge_combinational_hier_instance' instance  |
|             |        |       | attribute to 'false'.                         |
| GLO-42      |Info    |   255 |Equivalent sequential instances have been      |
|             |        |       | merged.                                       |
|             |        |       |To prevent merging of sequential instances,    |
|             |        |       | set the 'optimize_merge_flops' and            |
|             |        |       | 'optimize_merge_latches' root attributes to   |
|             |        |       | 'false' or the 'optimize_merge_seq' instance  |
|             |        |       | attribute to 'false'.                         |
| GLO-51      |Info    |     3 |Hierarchical instance automatically ungrouped. |
|             |        |       |Hierarchical instances can be automatically    |
|             |        |       | ungrouped to allow for better area or timing  |
|             |        |       | optimization. To prevent this ungroup, set    |
|             |        |       | the root-level attribute 'auto_ungroup' to    |
|             |        |       | 'none'. You can also prevent individual       |
|             |        |       | ungroup with setting the attribute            |
|             |        |       | 'ungroup_ok' of instances or modules to       |
|             |        |       | 'false'.                                      |
| LBR-9       |Warning |     6 |Library cell has no output pins defined.       |
|             |        |       |Add the missing output pin(s)                  |
|             |        |       | , then reload the library. Else the library   |
|             |        |       | cell will be marked as timing model i.e.      |
|             |        |       | unusable. Timing_model means that the cell    |
|             |        |       | does not have any defined function. If there  |
|             |        |       | is no output pin, Genus will mark library     |
|             |        |       | cell as unusable i.e. the attribute 'usable'  |
|             |        |       | will be marked to 'false' on the libcell.     |
|             |        |       | Therefore, the cell is not used for mapping   |
|             |        |       | and it will not be picked up from the library |
|             |        |       | for synthesis. If you query the attribute     |
|             |        |       | 'unusable_reason' on the libcell; result will |
|             |        |       | be: 'Library cell has no output pins.'Note:   |
|             |        |       | The message LBR-9 is only for the logical     |
|             |        |       | pins and not for the power_ground pins. Genus |
|             |        |       | will depend upon the output function defined  |
|             |        |       | in the pin group (output pin)                 |
|             |        |       | of the cell, to use it for mapping. The       |
|             |        |       | pg_pin will not have any function defined.    |
| LBR-41      |Info    |     3 |An output library pin lacks a function         |
|             |        |       | attribute.                                    |
|             |        |       |If the remainder of this library cell's        |
|             |        |       | semantic checks are successful, it will be    |
|             |        |       | considered as a timing-model                  |
|             |        |       | (because one of its outputs does not have a v |
|             |        |       | alid function.                                |
| LBR-155     |Info    |   528 |Mismatch in unateness between 'timing_sense'   |
|             |        |       | attribute and the function.                   |
|             |        |       |The 'timing_sense' attribute will be           |
|             |        |       | respected.                                    |
| LBR-161     |Info    |     1 |Setting the maximum print count of this        |
|             |        |       | message to 10 if information_level is less    |
|             |        |       | than 9.                                       |
| LBR-162     |Info    |   248 |Both 'pos_unate' and 'neg_unate' timing_sense  |
|             |        |       | arcs have been processed.                     |
|             |        |       |Setting the 'timing_sense' to non_unate.       |
| LBR-412     |Info    |     3 |Created nominal operating condition.           |
|             |        |       |The nominal operating condition is             |
|             |        |       | represented, either by the nominal PVT values |
|             |        |       | specified in the library source               |
|             |        |       | (via nom_process,nom_voltage and nom_temperat |
|             |        |       | ure respectively)                             |
|             |        |       | , or by the default PVT values (1.0,1.0,1.0). |
| LBR-518     |Info    |     1 |Missing a function attribute in the output pin |
|             |        |       | definition.                                   |
| PHYS-752    |Info    |     1 |Partition Based Synthesis execution skipped.   |
| RTLOPT-40   |Info    |     7 |Transformed datapath macro.                    |
| SDC-202     |Error   |     2 |Could not interpret SDC command.               |
|             |        |       |The 'read_sdc' command encountered a problem   |
|             |        |       | while trying to evaluate an SDC command. This |
|             |        |       | SDC command will be added to the Tcl variable |
|             |        |       | $::dc::sdc_failed_commands.                   |
| SDC-204     |Error   |     1 |Invalid SDC command option combination.        |
|             |        |       |This option is not valid for the indicated SDC |
|             |        |       | command. Check the SDC command and contact    |
|             |        |       | Cadence customer support if you believe this  |
|             |        |       | option combination should be supported.       |
| SDC-208     |Warning |     2 |Could not find requested search value.         |
|             |        |       |Use get_* commands to find the objects along   |
|             |        |       | with a wild card entry in the name of the     |
|             |        |       | object to check if the object is existing     |
|             |        |       | with different naming style.                  |
| SDC-209     |Warning |     1 |One or more commands failed when these         |
|             |        |       | constraints were applied.                     |
|             |        |       |You can examine the failed commands or save    |
|             |        |       | them to a file by querying the Tcl variable   |
|             |        |       | $::dc::sdc_failed_commands.                   |
| SYNTH-1     |Info    |     1 |Synthesizing.                                  |
| TIM-1000    |Info    |     1 |Multimode clock gating check is disabled.      |
| TUI-32      |Warning |     1 |This attribute will be obsolete in a next      |
|             |        |       | major release.                                |
| TUI-83      |Warning |     2 |Cannot modify library search path after        |
|             |        |       | reading library(s).                           |
|             |        |       |You must set the 'init_lib_search_path'        |
|             |        |       | attribute before you set the 'library'        |
|             |        |       | attribute.                                    |
| VLOGPT-22   |Error   |     1 |Redeclared variable.                           |
|             |        |       |A variable cannot be redeclared in the same    |
|             |        |       | scope. Check the reported RTL file and remove |
|             |        |       | duplicate declarations.                       |
| VLOGPT-37   |Warning |     3 |Ignoring unsynthesizable construct.            |
|             |        |       |For example, the following constructs will be  |
|             |        |       | ignored:
    - initial block
    - final      |
|             |        |       | block
    - program block
    - property      |
|             |        |       | block
    - sequence block
    - covergroup
  |
|             |        |       | - checker block
    - gate drive strength
    |
|             |        |       | - system task enable
    - reg declaration    |
|             |        |       | with initial value
    - specify block.       |
| VLOGPT-46   |Warning |     1 |An 'if' statement is required at the top of an |
|             |        |       | always block to infer a latch or flip-flop.   |
|             |        |       |The supported syntax for asynchronous          |
|             |        |       | set-reset on a flop-flop is:
    reg          |
|             |        |       | data_out;
    always @                        |
|             |        |       | (posedge clock or posedge reset)              |
|             |        |       | 
        if ( reset )                         |
|             |        |       | 
            data_out = 1'b1;
        else
   |
|             |        |       | data_out = 1'b0.                              |
--------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'BRAM1/doa_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 sequential instances.
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 24 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                 Message Text                  |
--------------------------------------------------------------------------------
| DATABASE-103 |Warning |    4 |The database contains a field that the reader  |
|              |        |      | does not support.                             |
| GB-6         |Info    |    6 |A datapath component has been ungrouped.       |
| GLO-12       |Info    |    1 |Replacing a flip-flop with a logic constant 0. |
|              |        |      |To prevent this optimization, set the          |
|              |        |      | 'optimize_constant_0_flops' root attribute to |
|              |        |      | 'false' or 'optimize_constant_0_seq' instance |
|              |        |      | attribute to 'false'. You can also see the    |
|              |        |      | complete list of deleted sequential with      |
|              |        |      | command 'report sequential -deleted'          |
|              |        |      | (on Reason 'constant0').                      |
| GLO-34       |Info    |    2 |Deleting instances not driving any primary     |
|              |        |      | outputs.                                      |
|              |        |      |Optimizations such as constant propagation or  |
|              |        |      | redundancy removal could change the           |
|              |        |      | connections so a hierarchical instance does   |
|              |        |      | not drive any primary outputs anymore. To see |
|              |        |      | the list of deleted hierarchical instances,   |
|              |        |      | set the 'information_level' attribute to 2 or |
|              |        |      | above. If the message is truncated set the    |
|              |        |      | message attribute 'truncate' to false to see  |
|              |        |      | the complete list. To prevent this            |
|              |        |      | optimization, set the 'delete_unloaded_insts' |
|              |        |      | root/subdesign attribute to 'false' or        |
|              |        |      | 'preserve' instance attribute to 'true'.      |
| GLO-42       |Info    |    4 |Equivalent sequential instances have been      |
|              |        |      | merged.                                       |
|              |        |      |To prevent merging of sequential instances,    |
|              |        |      | set the 'optimize_merge_flops' and            |
|              |        |      | 'optimize_merge_latches' root attributes to   |
|              |        |      | 'false' or the 'optimize_merge_seq' instance  |
|              |        |      | attribute to 'false'.                         |
| GLO-51       |Info    |    3 |Hierarchical instance automatically ungrouped. |
|              |        |      |Hierarchical instances can be automatically    |
|              |        |      | ungrouped to allow for better area or timing  |
|              |        |      | optimization. To prevent this ungroup, set    |
|              |        |      | the root-level attribute 'auto_ungroup' to    |
|              |        |      | 'none'. You can also prevent individual       |
|              |        |      | ungroup with setting the attribute            |
|              |        |      | 'ungroup_ok' of instances or modules to       |
|              |        |      | 'false'.                                      |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   294 ps
Target path end-point (Pin: inst1_rIn_reg[121]/d)


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                  1432        100.0
Excluded from State Retention    1432        100.0
    - Will not convert           1432        100.0
      - Preserved                   0          0.0
      - Power intent excluded    1432        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 51, CPU_Time 50.629474
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:01:53) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:38:29 (Feb13) |   1.07 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:02:44) |  00:00:50(00:00:51) | 100.0(100.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:01:53) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:38:29 (Feb13) |   1.07 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:02:44) |  00:00:50(00:00:51) | 100.0(100.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:02:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            6         -         -     23445    741532      1067
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -     19296     61053      1048
##>G:Misc                              51
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       57
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'AES_CMAC' to generic gates.
##Generic Timing Info for library domain: _default_ typical gate delay: 127.6 ps std_slew: 17.9 ps std_load: 1.0 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'AES_CMAC' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:01:53) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:38:29 (Feb13) |   1.07 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:02:44) |  00:00:50(00:00:51) |  98.1(100.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:02:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:02:44) |  00:00:01(00:00:00) |   1.9(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:01:53) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:38:29 (Feb13) |   1.07 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:02:44) |  00:00:50(00:00:51) |  98.1(100.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:02:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:02:44) |  00:00:01(00:00:00) |   1.9(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:02:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 24 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   294 ps
Target path end-point (Pin: inst1_rIn_reg[121]/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 24 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                24642        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               294     6682             10000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   195 ps
Target path end-point (Pin: inst1_rIn_reg[125]/SI (SDFFQX1/SI))

Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                 Message Text                  |
--------------------------------------------------------------------------------
| DATABASE-103 |Warning |   12 |The database contains a field that the reader  |
|              |        |      | does not support.                             |
| PA-7         |Info    |    6 |Resetting power analysis results.              |
|              |        |      |All computed switching activities are removed. |
| PHYS-752     |Info    |    1 |Partition Based Synthesis execution skipped.   |
| SYNTH-2      |Info    |    1 |Done synthesizing.                             |
| SYNTH-4      |Info    |    1 |Mapping.                                       |
--------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               24052        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               195     6712             10000 


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                  1432        100.0
Excluded from State Retention    1432        100.0
    - Will not convert           1432        100.0
      - Preserved                   0          0.0
      - Power intent excluded    1432        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 11, CPU_Time 11.649284999999992
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:01:53) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:38:29 (Feb13) |   1.07 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:02:44) |  00:00:50(00:00:51) |  80.0( 82.3) |    3:39:20 (Feb13) |   1.05 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:02:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:02:44) |  00:00:01(00:00:00) |   1.6(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:02:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:28(00:02:55) |  00:00:11(00:00:11) |  18.4( 17.7) |    3:39:31 (Feb13) |  999.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/AES_CMAC/fv_map.fv.json' for netlist 'fv/AES_CMAC/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/AES_CMAC/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/AES_CMAC/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 1.9364810000000006
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:01:53) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:38:29 (Feb13) |   1.07 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:02:44) |  00:00:50(00:00:51) |  77.6( 79.7) |    3:39:20 (Feb13) |   1.05 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:02:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:02:44) |  00:00:01(00:00:00) |   1.5(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:02:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:28(00:02:55) |  00:00:11(00:00:11) |  17.9( 17.2) |    3:39:31 (Feb13) |  999.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:57) |  00:00:01(00:00:02) |   3.0(  3.1) |    3:39:33 (Feb13) |  999.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 1, CPU_Time -0.06567800000000545
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:01:53) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:38:29 (Feb13) |   1.07 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:02:44) |  00:00:50(00:00:51) |  77.7( 78.5) |    3:39:20 (Feb13) |   1.05 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:02:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:02:44) |  00:00:01(00:00:00) |   1.5(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:02:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:28(00:02:55) |  00:00:11(00:00:11) |  17.9( 16.9) |    3:39:31 (Feb13) |  999.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:57) |  00:00:01(00:00:02) |   3.0(  3.1) |    3:39:33 (Feb13) |  999.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:58) |  00:00:00(00:00:01) |  -0.1(  1.5) |    3:39:34 (Feb13) |  999.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on /designs/AES_CMAC ... 

IOPT-REDREM: Performing redundancy removal: Detected 2 redundant wires. CPU time 0.016 seconds.

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:01:53) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:38:29 (Feb13) |   1.07 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:02:44) |  00:00:50(00:00:51) |  77.7( 78.5) |    3:39:20 (Feb13) |   1.05 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:02:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:02:44) |  00:00:01(00:00:00) |   1.5(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:02:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:28(00:02:55) |  00:00:11(00:00:11) |  17.9( 16.9) |    3:39:31 (Feb13) |  999.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:57) |  00:00:01(00:00:02) |   3.0(  3.1) |    3:39:33 (Feb13) |  999.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:58) |  00:00:00(00:00:01) |  -0.1(  1.5) |    3:39:34 (Feb13) |  999.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:58) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:34 (Feb13) |  999.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 24052        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                24052        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                  24052        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.06698599999999999
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:01:53) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:38:29 (Feb13) |   1.07 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:02:44) |  00:00:50(00:00:51) |  77.8( 78.5) |    3:39:20 (Feb13) |   1.05 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:02:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:02:44) |  00:00:01(00:00:00) |   1.5(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:02:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:28(00:02:55) |  00:00:11(00:00:11) |  17.9( 16.9) |    3:39:31 (Feb13) |  999.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:57) |  00:00:01(00:00:02) |   3.0(  3.1) |    3:39:33 (Feb13) |  999.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:58) |  00:00:00(00:00:01) |  -0.1(  1.5) |    3:39:34 (Feb13) |  999.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:58) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:34 (Feb13) |  999.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:58) |  00:00:00(00:00:00) |  -0.1(  0.0) |    3:39:34 (Feb13) |  999.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:01:53) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:38:29 (Feb13) |   1.07 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:02:44) |  00:00:50(00:00:51) |  77.8( 78.5) |    3:39:20 (Feb13) |   1.05 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:02:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:02:44) |  00:00:01(00:00:00) |   1.5(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:02:44) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:20 (Feb13) |   1.05 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:28(00:02:55) |  00:00:11(00:00:11) |  17.9( 16.9) |    3:39:31 (Feb13) |  999.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:57) |  00:00:01(00:00:02) |   3.0(  3.1) |    3:39:33 (Feb13) |  999.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:58) |  00:00:00(00:00:01) |  -0.1(  1.5) |    3:39:34 (Feb13) |  999.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:58) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:34 (Feb13) |  999.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:58) |  00:00:00(00:00:00) |  -0.1(  0.0) |    3:39:34 (Feb13) |  999.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:02:58) |  00:00:00(00:00:00) |   0.0(  0.0) |    3:39:34 (Feb13) |  999.8 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -     19296     61053      1048
##>M:Pre Cleanup                        0         -         -     19296     61053      1048
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -     10515     24052       999
##>M:Const Prop                         0      6712         0     10515     24052       999
##>M:Cleanup                            0      6712         0     10515     24052       999
##>M:MBCI                               0         -         -     10515     24052       999
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              12
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       14
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'AES_CMAC'.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : AES_CMAC
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   9%  19%  28%  38%  47%  57%  66%  76%  85% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: ./reports/power.txt
  Setting attribute of root '/': 'syn_opt_effort' = high
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'AES_CMAC' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                 24052        0         0         0        0
IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.100 seconds.

-------------------------------------------------------------------------------
 const_prop                24052        0         0         0        0
 simp_cc_inputs            24051        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                 24051        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                24051        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  24051        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  24051        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 24051        0         0         0        0
