{
  'attributes' => {
    'HDLCodeGenStatus' => 0,
    'HDL_PATH' => '/home/heystek/heystek_thesis/thesis',
    'TEMP' => '/tmp',
    'TMP' => '/tmp',
    'Temp' => '/tmp',
    'Tmp' => '/tmp',
    'base_system_period_hardware' => 5,
    'base_system_period_simulink' => 1,
    'block_icon_display' => 'Default',
    'ce_clr' => 0,
    'clkWrapper' => 'window_and_fft_test_v4_cw',
    'clkWrapperFile' => 'window_and_fft_test_v4_cw.vhd',
    'clock_domain' => 'default',
    'clock_loc' => 'd7hack',
    'clock_wrapper' => 'Clock Enables',
    'compilation' => 'NGC Netlist',
    'compilation_lut' => {
      'keys' => [
        'HDL Netlist',
        'NGC Netlist',
      ],
      'values' => [
        'target1',
        'target2',
      ],
    },
    'compilation_target' => 'NGC Netlist',
    'core_generation' => 1,
    'core_is_deployed' => 0,
    'coregen_core_generation_tmpdir' => '/tmp/sysgentmp-heystek/cg_wk/cf149759ba58e7f88',
    'coregen_part_family' => 'virtex6',
    'createTestbench' => 0,
    'create_interface_document' => 'off',
    'dbl_ovrd' => -1,
    'dcm_info' => {},
    'dcm_input_clock_period' => 100,
    'deprecated_control' => 'off',
    'design' => 'window_and_fft_test_v4',
    'designFile' => 'window_and_fft_test_v4.vhd',
    'design_full_path' => '/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4.slx',
    'device' => 'xc6vsx475t-1ff1759',
    'device_speed' => -1,
    'directory' => '/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/sysgen',
    'disregard_subsystem_handles' => [
      75016.0001220703,
      75146.0001220703,
      75353.0002441406,
      75475.0002441406,
      75682.0002441406,
      75812.0001220703,
      76019.0001220703,
      76145.0001220703,
      77916.0001220703,
      102536.000366211,
    ],
    'dsp_cache_root_path' => '/tmp/sysgentmp-heystek',
    'entityNamingInstrs' => {
      'nameMap' => undef,
      'namesAlreadyUsed' => {
        'default_clock_driver_window_and_fft_test_v4' => 1,
        'window_and_fft_test_v4_cw' => 1,
      },
    },
    'fileAttributes' => {
      'addsb_11_0_1c3c830b668bf9ed.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_259024b6977697b1.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_325ab3980d59a98e.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_3892e7a2bbe55936.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_41035397f321bdbe.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_5b4a22e47f2359ce.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_6a49eeb869ee9525.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_6c65a885198b42c3.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_8610f827d96057ce.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_88a3fd223f485e8a.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_d11668e2ba580388.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_eef67c1cc12cdbba.ngc' => { 'producer' => 'coregen', },
      'bmg_72_146e01525f281df8.mif' => { 'producer' => 'coregen', },
      'bmg_72_146e01525f281df8.ngc' => { 'producer' => 'coregen', },
      'bmg_72_25cb9ebb8094dade.mif' => { 'producer' => 'coregen', },
      'bmg_72_25cb9ebb8094dade.ngc' => { 'producer' => 'coregen', },
      'bmg_72_2d8e9bcfdb574c10.mif' => { 'producer' => 'coregen', },
      'bmg_72_2d8e9bcfdb574c10.ngc' => { 'producer' => 'coregen', },
      'bmg_72_3673c2b46bfb142f.mif' => { 'producer' => 'coregen', },
      'bmg_72_3673c2b46bfb142f.ngc' => { 'producer' => 'coregen', },
      'bmg_72_3f3c61289e7ba7ea.mif' => { 'producer' => 'coregen', },
      'bmg_72_3f3c61289e7ba7ea.ngc' => { 'producer' => 'coregen', },
      'bmg_72_51873a049072c953.mif' => { 'producer' => 'coregen', },
      'bmg_72_51873a049072c953.ngc' => { 'producer' => 'coregen', },
      'bmg_72_5b8023f54686b589.mif' => { 'producer' => 'coregen', },
      'bmg_72_5b8023f54686b589.ngc' => { 'producer' => 'coregen', },
      'bmg_72_5d708e36ddb23a80.mif' => { 'producer' => 'coregen', },
      'bmg_72_5d708e36ddb23a80.ngc' => { 'producer' => 'coregen', },
      'bmg_72_71453be4ec33d4ae.mif' => { 'producer' => 'coregen', },
      'bmg_72_71453be4ec33d4ae.ngc' => { 'producer' => 'coregen', },
      'bmg_72_88a7df48df176590.mif' => { 'producer' => 'coregen', },
      'bmg_72_88a7df48df176590.ngc' => { 'producer' => 'coregen', },
      'bmg_72_8e2f9d152d14263e.mif' => { 'producer' => 'coregen', },
      'bmg_72_8e2f9d152d14263e.ngc' => { 'producer' => 'coregen', },
      'bmg_72_92d96d23faa10f27.mif' => { 'producer' => 'coregen', },
      'bmg_72_92d96d23faa10f27.ngc' => { 'producer' => 'coregen', },
      'bmg_72_9a187dd9cd5a0cfe.mif' => { 'producer' => 'coregen', },
      'bmg_72_9a187dd9cd5a0cfe.ngc' => { 'producer' => 'coregen', },
      'bmg_72_a4cff0d500ff7adb.mif' => { 'producer' => 'coregen', },
      'bmg_72_a4cff0d500ff7adb.ngc' => { 'producer' => 'coregen', },
      'bmg_72_a6d704d36eb848a5.mif' => { 'producer' => 'coregen', },
      'bmg_72_a6d704d36eb848a5.ngc' => { 'producer' => 'coregen', },
      'bmg_72_b3a5d690118dc305.mif' => { 'producer' => 'coregen', },
      'bmg_72_b3a5d690118dc305.ngc' => { 'producer' => 'coregen', },
      'bmg_72_b7d413d71af73706.mif' => { 'producer' => 'coregen', },
      'bmg_72_b7d413d71af73706.ngc' => { 'producer' => 'coregen', },
      'bmg_72_d5319d7881548c22.mif' => { 'producer' => 'coregen', },
      'bmg_72_d5319d7881548c22.ngc' => { 'producer' => 'coregen', },
      'bmg_72_d53572f04cfc7154.mif' => { 'producer' => 'coregen', },
      'bmg_72_d53572f04cfc7154.ngc' => { 'producer' => 'coregen', },
      'bmg_72_e9a0d6c7631bff5b.mif' => { 'producer' => 'coregen', },
      'bmg_72_e9a0d6c7631bff5b.ngc' => { 'producer' => 'coregen', },
      'bmg_72_ed1b80fcdf1c3a46.mif' => { 'producer' => 'coregen', },
      'bmg_72_ed1b80fcdf1c3a46.ngc' => { 'producer' => 'coregen', },
      'bmg_72_f77670697183b527.mif' => { 'producer' => 'coregen', },
      'bmg_72_f77670697183b527.ngc' => { 'producer' => 'coregen', },
      'bmg_72_fba27241bcd4df38.mif' => { 'producer' => 'coregen', },
      'bmg_72_fba27241bcd4df38.ngc' => { 'producer' => 'coregen', },
      'bmg_72_fc83b5c52a6ea9e3.mif' => { 'producer' => 'coregen', },
      'bmg_72_fc83b5c52a6ea9e3.ngc' => { 'producer' => 'coregen', },
      'bmg_72_ffcaf565dc759de1.mif' => { 'producer' => 'coregen', },
      'bmg_72_ffcaf565dc759de1.ngc' => { 'producer' => 'coregen', },
      'cntr_11_0_21ee79a31172f35f.ngc' => { 'producer' => 'coregen', },
      'cntr_11_0_457d1583b36d1c7c.ngc' => { 'producer' => 'coregen', },
      'cntr_11_0_5c0d8fded7f0a054.ngc' => { 'producer' => 'coregen', },
      'cntr_11_0_9966d4e54ef143a4.ngc' => { 'producer' => 'coregen', },
      'dmg_72_06baee6e81a49674.mif' => { 'producer' => 'coregen', },
      'dmg_72_06baee6e81a49674.ngc' => { 'producer' => 'coregen', },
      'dmg_72_28098a4ce465921e.mif' => { 'producer' => 'coregen', },
      'dmg_72_28098a4ce465921e.ngc' => { 'producer' => 'coregen', },
      'dmg_72_3edbd32a5305b92d.mif' => { 'producer' => 'coregen', },
      'dmg_72_3edbd32a5305b92d.ngc' => { 'producer' => 'coregen', },
      'dmg_72_61c575268fb396d0.mif' => { 'producer' => 'coregen', },
      'dmg_72_61c575268fb396d0.ngc' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4.ngc' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_0.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_1.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_10.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_2.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_3.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_4.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_5.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_6.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_7.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_8.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_9.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_0.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_1.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_10.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_2.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_3.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_4.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_5.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_6.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_7.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_8.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_9.mif' => { 'producer' => 'coregen', },
      'fr_cmplr_v5_0_5d372747691e47c4filt_decode_rom.mif' => { 'producer' => 'coregen', },
      'mult_11_2_7f50ff10654d69e4.ngc' => { 'producer' => 'coregen', },
      'mult_11_2_ecdcb40ad0958e64.ngc' => { 'producer' => 'coregen', },
    },
    'files' => [
      'bmg_72_2d8e9bcfdb574c10.mif',
      'addsb_11_0_8610f827d96057ce.ngc',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_3.mif',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_9.mif',
      'bmg_72_8e2f9d152d14263e.mif',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_10.mif',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_8.mif',
      'bmg_72_fba27241bcd4df38.ngc',
      'cntr_11_0_9966d4e54ef143a4.ngc',
      'addsb_11_0_6c65a885198b42c3.ngc',
      'bmg_72_88a7df48df176590.ngc',
      'dmg_72_06baee6e81a49674.mif',
      'addsb_11_0_1c3c830b668bf9ed.ngc',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_4.mif',
      'bmg_72_92d96d23faa10f27.ngc',
      'addsb_11_0_259024b6977697b1.ngc',
      'bmg_72_a4cff0d500ff7adb.ngc',
      'bmg_72_5b8023f54686b589.ngc',
      'bmg_72_8e2f9d152d14263e.ngc',
      'bmg_72_f77670697183b527.ngc',
      'bmg_72_a4cff0d500ff7adb.mif',
      'bmg_72_b7d413d71af73706.ngc',
      'addsb_11_0_41035397f321bdbe.ngc',
      'addsb_11_0_88a3fd223f485e8a.ngc',
      'addsb_11_0_325ab3980d59a98e.ngc',
      'bmg_72_d53572f04cfc7154.ngc',
      'bmg_72_88a7df48df176590.mif',
      'dmg_72_61c575268fb396d0.mif',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_0.mif',
      'bmg_72_25cb9ebb8094dade.mif',
      'bmg_72_fba27241bcd4df38.mif',
      'dmg_72_61c575268fb396d0.ngc',
      'bmg_72_ed1b80fcdf1c3a46.mif',
      'bmg_72_3f3c61289e7ba7ea.mif',
      'bmg_72_b3a5d690118dc305.mif',
      'bmg_72_a6d704d36eb848a5.mif',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_0.mif',
      'addsb_11_0_6a49eeb869ee9525.ngc',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_5.mif',
      'bmg_72_3673c2b46bfb142f.mif',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_7.mif',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_1.mif',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_4.mif',
      'fr_cmplr_v5_0_5d372747691e47c4filt_decode_rom.mif',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_1.mif',
      'bmg_72_5b8023f54686b589.mif',
      'bmg_72_ffcaf565dc759de1.ngc',
      'bmg_72_f77670697183b527.mif',
      'bmg_72_146e01525f281df8.mif',
      'bmg_72_71453be4ec33d4ae.mif',
      'bmg_72_fc83b5c52a6ea9e3.mif',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_2.mif',
      'cntr_11_0_21ee79a31172f35f.ngc',
      'fr_cmplr_v5_0_5d372747691e47c4.mif',
      'bmg_72_9a187dd9cd5a0cfe.mif',
      'cntr_11_0_457d1583b36d1c7c.ngc',
      'bmg_72_51873a049072c953.mif',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_7.mif',
      'mult_11_2_ecdcb40ad0958e64.ngc',
      'bmg_72_ed1b80fcdf1c3a46.ngc',
      'bmg_72_d53572f04cfc7154.mif',
      'bmg_72_51873a049072c953.ngc',
      'bmg_72_3f3c61289e7ba7ea.ngc',
      'bmg_72_b7d413d71af73706.mif',
      'addsb_11_0_3892e7a2bbe55936.ngc',
      'addsb_11_0_d11668e2ba580388.ngc',
      'bmg_72_9a187dd9cd5a0cfe.ngc',
      'fr_cmplr_v5_0_5d372747691e47c4.ngc',
      'bmg_72_92d96d23faa10f27.mif',
      'bmg_72_fc83b5c52a6ea9e3.ngc',
      'bmg_72_2d8e9bcfdb574c10.ngc',
      'bmg_72_5d708e36ddb23a80.ngc',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_6.mif',
      'bmg_72_e9a0d6c7631bff5b.ngc',
      'bmg_72_e9a0d6c7631bff5b.mif',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_5.mif',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_8.mif',
      'bmg_72_3673c2b46bfb142f.ngc',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_3.mif',
      'mult_11_2_7f50ff10654d69e4.ngc',
      'dmg_72_3edbd32a5305b92d.ngc',
      'dmg_72_28098a4ce465921e.ngc',
      'cntr_11_0_5c0d8fded7f0a054.ngc',
      'addsb_11_0_eef67c1cc12cdbba.ngc',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_10.mif',
      'bmg_72_71453be4ec33d4ae.ngc',
      'bmg_72_a6d704d36eb848a5.ngc',
      'dmg_72_06baee6e81a49674.ngc',
      'bmg_72_ffcaf565dc759de1.mif',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_9.mif',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto0_6.mif',
      'bmg_72_d5319d7881548c22.ngc',
      'bmg_72_5d708e36ddb23a80.mif',
      'dmg_72_28098a4ce465921e.mif',
      'bmg_72_b3a5d690118dc305.ngc',
      'addsb_11_0_5b4a22e47f2359ce.ngc',
      'bmg_72_d5319d7881548c22.mif',
      'bmg_72_25cb9ebb8094dade.ngc',
      'bmg_72_146e01525f281df8.ngc',
      'dmg_72_3edbd32a5305b92d.mif',
      'fr_cmplr_v5_0_5d372747691e47c4COEFF_auto1_2.mif',
      'xlpersistentdff.ngc',
      'synopsis',
      'window_and_fft_test_v4.vhd',
      'xlpersistentdff.ngc',
      'window_and_fft_test_v4_cw.vhd',
      'window_and_fft_test_v4_cw.ucf',
      'window_and_fft_test_v4_cw.xdc',
      'window_and_fft_test_v4_cw.xcf',
      'window_and_fft_test_v4_cw.sdc',
    ],
    'fxdptinstalled' => 0,
    'generateUsing71FrontEnd' => 1,
    'generating_island_subsystem_handle' => 74718.0001220703,
    'generating_subsystem_handle' => 74718.0001220703,
    'generation_directory' => './window_and_fft_test_v4/sysgen',
    'hdlDir' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen/hdl',
    'hdlKind' => 'vhdl',
    'hdl_path' => '/home/heystek/heystek_thesis/thesis',
    'impl_file' => 'ISE Defaults*',
    'incr_netlist' => 'off',
    'isdeployed' => 0,
    'ise_version' => '14.7i',
    'master_sysgen_token_handle' => 74719.0001220703,
    'matlab' => '/opt/Matlab',
    'matlab_fixedpoint' => 0,
    'mdlHandle' => 74718.0001220703,
    'mdlPath' => '/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4.mdl',
    'modelDiagnostics' => [
      {
        'count' => 15104,
        'isMask' => 0,
        'type' => 'window_and_fft_test_v4 Total blocks',
      },
      {
        'count' => 2,
        'isMask' => 0,
        'type' => 'Bias',
      },
      {
        'count' => 5,
        'isMask' => 0,
        'type' => 'Buffer',
      },
      {
        'count' => 21,
        'isMask' => 0,
        'type' => 'Constant',
      },
      {
        'count' => 5,
        'isMask' => 0,
        'type' => 'DataTypeConversion',
      },
      {
        'count' => 13,
        'isMask' => 0,
        'type' => 'Delay',
      },
      {
        'count' => 3,
        'isMask' => 0,
        'type' => 'DiscretePulseGenerator',
      },
      {
        'count' => 5,
        'isMask' => 0,
        'type' => 'DotProduct',
      },
      {
        'count' => 40,
        'isMask' => 0,
        'type' => 'From',
      },
      {
        'count' => 3,
        'isMask' => 0,
        'type' => 'Gain',
      },
      {
        'count' => 44,
        'isMask' => 0,
        'type' => 'Goto',
      },
      {
        'count' => 2815,
        'isMask' => 0,
        'type' => 'Inport',
      },
      {
        'count' => 4,
        'isMask' => 0,
        'type' => 'Logic',
      },
      {
        'count' => 13,
        'isMask' => 0,
        'type' => 'M-S-Function',
      },
      {
        'count' => 18,
        'isMask' => 0,
        'type' => 'Math',
      },
      {
        'count' => 2816,
        'isMask' => 0,
        'type' => 'Outport',
      },
      {
        'count' => 10,
        'isMask' => 0,
        'type' => 'Probe',
      },
      {
        'count' => 10,
        'isMask' => 0,
        'type' => 'Product',
      },
      {
        'count' => 1,
        'isMask' => 0,
        'type' => 'RandomNumber',
      },
      {
        'count' => 16,
        'isMask' => 0,
        'type' => 'RelationalOperator',
      },
      {
        'count' => 7411,
        'isMask' => 0,
        'type' => 'S-Function',
      },
      {
        'count' => 37,
        'isMask' => 0,
        'type' => 'Scope',
      },
      {
        'count' => 5,
        'isMask' => 0,
        'type' => 'Selector',
      },
      {
        'count' => 1,
        'isMask' => 0,
        'type' => 'Sin',
      },
      {
        'count' => 1754,
        'isMask' => 0,
        'type' => 'SubSystem',
      },
      {
        'count' => 1,
        'isMask' => 0,
        'type' => 'Sum',
      },
      {
        'count' => 51,
        'isMask' => 0,
        'type' => 'Terminator',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Band-Limited White Noise.',
      },
      {
        'count' => 20,
        'isMask' => 1,
        'type' => 'Check Signal Attributes',
      },
      {
        'count' => 16,
        'isMask' => 1,
        'type' => 'Compare To Constant',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'Digital Filter',
      },
      {
        'count' => 12,
        'isMask' => 1,
        'type' => 'Downsample',
      },
      {
        'count' => 13,
        'isMask' => 1,
        'type' => 'FFT',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'Frame Scope',
      },
      {
        'count' => 13,
        'isMask' => 1,
        'type' => 'Magnitude FFT',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'Periodogram',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'Replaceable Contents',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'Spectrum Scope',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'Submatrix',
      },
      {
        'count' => 8,
        'isMask' => 1,
        'type' => 'Vector Scope',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'Window Function',
      },
      {
        'count' => 332,
        'isMask' => 1,
        'type' => 'Xilinx Adder/Subtracter Block',
      },
      {
        'count' => 74,
        'isMask' => 1,
        'type' => 'Xilinx Arithmetic Relational Operator Block',
      },
      {
        'count' => 7,
        'isMask' => 1,
        'type' => 'Xilinx Assert Block',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'Xilinx Binary Shift Operator Block',
      },
      {
        'count' => 1488,
        'isMask' => 1,
        'type' => 'Xilinx Bit Slice Extractor Block',
      },
      {
        'count' => 471,
        'isMask' => 1,
        'type' => 'Xilinx Bus Concatenator Block',
      },
      {
        'count' => 158,
        'isMask' => 1,
        'type' => 'Xilinx Bus Multiplexer Block',
      },
      {
        'count' => 558,
        'isMask' => 1,
        'type' => 'Xilinx Constant Block Block',
      },
      {
        'count' => 77,
        'isMask' => 1,
        'type' => 'Xilinx Counter Block',
      },
      {
        'count' => 612,
        'isMask' => 1,
        'type' => 'Xilinx Delay Block',
      },
      {
        'count' => 10,
        'isMask' => 1,
        'type' => 'Xilinx Disregard Subsystem For Generation Block',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'Xilinx Down Sampler Block',
      },
      {
        'count' => 7,
        'isMask' => 1,
        'type' => 'Xilinx Dual Port Random Access Memory Block',
      },
      {
        'count' => 3,
        'isMask' => 1,
        'type' => 'Xilinx FDATool Interface Block',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'Xilinx FIR Compiler 5.0 Block',
      },
      {
        'count' => 61,
        'isMask' => 1,
        'type' => 'Xilinx Gateway In Block',
      },
      {
        'count' => 107,
        'isMask' => 1,
        'type' => 'Xilinx Gateway Out Block',
      },
      {
        'count' => 64,
        'isMask' => 1,
        'type' => 'Xilinx Input Scaler Block',
      },
      {
        'count' => 161,
        'isMask' => 1,
        'type' => 'Xilinx Inverter Block',
      },
      {
        'count' => 343,
        'isMask' => 1,
        'type' => 'Xilinx Logical Block Block',
      },
      {
        'count' => 124,
        'isMask' => 1,
        'type' => 'Xilinx Multiplier Block',
      },
      {
        'count' => 19,
        'isMask' => 1,
        'type' => 'Xilinx Negate Block Block',
      },
      {
        'count' => 81,
        'isMask' => 1,
        'type' => 'Xilinx Register Block',
      },
      {
        'count' => 34,
        'isMask' => 1,
        'type' => 'Xilinx Single Port Random Access Memory Block',
      },
      {
        'count' => 27,
        'isMask' => 1,
        'type' => 'Xilinx Single Port Read-Only Memory Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx System Generator Block',
      },
      {
        'count' => 156,
        'isMask' => 1,
        'type' => 'Xilinx Type Converter Block',
      },
      {
        'count' => 2375,
        'isMask' => 1,
        'type' => 'Xilinx Type Reinterpreter Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'adc',
      },
      {
        'count' => 16,
        'isMask' => 1,
        'type' => 'adder_tree',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'barrel_switcher',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'bi_real_unscr_4x',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'biplex_core',
      },
      {
        'count' => 7,
        'isMask' => 1,
        'type' => 'bit_reverse',
      },
      {
        'count' => 32,
        'isMask' => 1,
        'type' => 'bus_addsub',
      },
      {
        'count' => 48,
        'isMask' => 1,
        'type' => 'bus_convert',
      },
      {
        'count' => 334,
        'isMask' => 1,
        'type' => 'bus_create',
      },
      {
        'count' => 18,
        'isMask' => 1,
        'type' => 'bus_delay',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'bus_dual_port_ram',
      },
      {
        'count' => 410,
        'isMask' => 1,
        'type' => 'bus_expand',
      },
      {
        'count' => 10,
        'isMask' => 1,
        'type' => 'bus_mult',
      },
      {
        'count' => 19,
        'isMask' => 1,
        'type' => 'bus_mux',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'bus_negate',
      },
      {
        'count' => 12,
        'isMask' => 1,
        'type' => 'bus_relational',
      },
      {
        'count' => 95,
        'isMask' => 1,
        'type' => 'bus_replicate',
      },
      {
        'count' => 14,
        'isMask' => 1,
        'type' => 'bus_scale',
      },
      {
        'count' => 8,
        'isMask' => 1,
        'type' => 'bus_single_port_ram',
      },
      {
        'count' => 12,
        'isMask' => 1,
        'type' => 'butterfly_direct',
      },
      {
        'count' => 11,
        'isMask' => 1,
        'type' => 'c_to_ri',
      },
      {
        'count' => 14,
        'isMask' => 1,
        'type' => 'cmult',
      },
      {
        'count' => 10,
        'isMask' => 1,
        'type' => 'coeff_gen',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'complex_conj',
      },
      {
        'count' => 134,
        'isMask' => 1,
        'type' => 'convert',
      },
      {
        'count' => 56,
        'isMask' => 1,
        'type' => 'convert_of',
      },
      {
        'count' => 7,
        'isMask' => 1,
        'type' => 'cosin',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'dec_fir',
      },
      {
        'count' => 16,
        'isMask' => 1,
        'type' => 'delay_bram',
      },
      {
        'count' => 3,
        'isMask' => 1,
        'type' => 'delay_slr',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'edge_detect',
      },
      {
        'count' => 3,
        'isMask' => 1,
        'type' => 'feedback_osc',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'fft_biplex_real_4x',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'fft_direct',
      },
      {
        'count' => 9,
        'isMask' => 1,
        'type' => 'fft_stage_n',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'fft_unscrambler',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'fft_wideband_real',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'fir_dbl_col',
      },
      {
        'count' => 16,
        'isMask' => 1,
        'type' => 'fir_dbl_tap',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'first_tap_real',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'gpio',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'hilbert',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'last_tap_real',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'mirror_spectrum',
      },
      {
        'count' => 70,
        'isMask' => 1,
        'type' => 'munge',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'pfb_coeff_gen',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'pfb_fir_real',
      },
      {
        'count' => 8,
        'isMask' => 1,
        'type' => 'pfb_tap_real',
      },
      {
        'count' => 25,
        'isMask' => 1,
        'type' => 'pipeline',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'posedge',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'power',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'pulse_ext',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'reorder',
      },
      {
        'count' => 35,
        'isMask' => 1,
        'type' => 'ri_to_c',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'simple_bram_vacc',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'square_transposer',
      },
      {
        'count' => 3,
        'isMask' => 1,
        'type' => 'swreg',
      },
      {
        'count' => 22,
        'isMask' => 1,
        'type' => 'sync_delay',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'sync_delay_en',
      },
      {
        'count' => 10,
        'isMask' => 1,
        'type' => 'twiddle_general',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'twiddle_pass_through',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'twiddle_stage_2',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'xsg core config',
      },
    ],
    'model_globals_initialized' => 1,
    'model_path' => '/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4.mdl',
    'myxilinx' => '/opt/Xilinx/14.7/ISE_DS/ISE',
    'netlistingWrapupScript' => 'java:com.xilinx.sysgen.netlister.DefaultWrapupNetlister',
    'ngc_config' => {
      'include_cf' => 0,
      'include_clockwrapper' => 1,
    },
    'ngc_files' => [ 'xlpersistentdff.ngc', ],
    'num_sim_cycles' => 100000,
    'package' => 'ff1759',
    'part' => 'xc6vsx475t',
    'partFamily' => 'virtex6',
    'port_data_types_enabled' => 1,
    'preserve_hierarchy' => 0,
    'proj_type' => 'Project Navigator',
    'run_coregen' => 0,
    'sample_time_colors_enabled' => 1,
    'sampletimecolors' => 1,
    'sdcFile' => 'window_and_fft_test_v4_cw.sdc',
    'sg_version' => '',
    'simulation_island_subsystem_handle' => 74718.0001220703,
    'simulinkName' => 'parking_lot',
    'simulink_accelerator_running' => 0,
    'simulink_debugger_running' => 0,
    'simulink_period' => 1,
    'speed' => -1,
    'synth_file' => 'XST Defaults*',
    'synthesisTool' => 'XST',
    'synthesis_language' => 'vhdl',
    'synthesis_tool' => 'XST',
    'sysclk_period' => 5,
    'sysgen' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'sysgenRoot' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'sysgenTokenSettings' => {
      'base_system_period_hardware' => 5,
      'base_system_period_simulink' => 1,
      'block_icon_display' => 'Default',
      'ce_clr' => 0,
      'clock_loc' => 'd7hack',
      'clock_wrapper' => 'Clock Enables',
      'compilation' => 'NGC Netlist',
      'compilation_lut' => {
        'keys' => [
          'HDL Netlist',
          'NGC Netlist',
        ],
        'values' => [
          'target1',
          'target2',
        ],
      },
      'core_generation' => 1,
      'coregen_part_family' => 'virtex6',
      'create_interface_document' => 'off',
      'dbl_ovrd' => -1,
      'dcm_input_clock_period' => 100,
      'deprecated_control' => 'off',
      'directory' => './window_and_fft_test_v4/sysgen',
      'impl_file' => 'ISE Defaults*',
      'incr_netlist' => 'off',
      'master_sysgen_token_handle' => 74719.0001220703,
      'ngc_config' => {
        'include_cf' => 0,
        'include_clockwrapper' => 1,
      },
      'package' => 'ff1759',
      'part' => 'xc6vsx475t',
      'preserve_hierarchy' => 0,
      'proj_type' => 'Project Navigator',
      'simulation_island_subsystem_handle' => 74718.0001220703,
      'simulink_period' => 1,
      'speed' => -1,
      'synth_file' => 'XST Defaults*',
      'synthesis_language' => 'vhdl',
      'synthesis_tool' => 'XST',
      'sysclk_period' => 5,
      'testbench' => 0,
      'trim_vbits' => 1,
      'xilinx_device' => 'xc6vsx475t-1ff1759',
      'xilinxfamily' => 'virtex6',
    },
    'sysgen_Root' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'systemClockPeriod' => 5,
    'tempdir' => '/tmp',
    'testbench' => 0,
    'tmpDir' => '/home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/sysgen/sysgen',
    'trim_vbits' => 1,
    'ucfFile' => 'window_and_fft_test_v4_cw.ucf',
    'use_strict_names' => 1,
    'user_tips_enabled' => 0,
    'usertemp' => '/tmp/sysgentmp-heystek',
    'using71Netlister' => 1,
    'verilog_files' => [
      'conv_pkg.v',
      'synth_reg.v',
      'synth_reg_w_init.v',
      'convert_type.v',
    ],
    'version' => '',
    'vhdl_files' => [
      'conv_pkg.vhd',
      'synth_reg.vhd',
      'synth_reg_w_init.vhd',
    ],
    'vsimtime' => '550275.000000 ns',
    'xcfFile' => 'window_and_fft_test_v4_cw.xcf',
    'xdcFile' => 'window_and_fft_test_v4_cw.xdc',
    'xilinx' => '/opt/Xilinx/14.7/ISE_DS/ISE',
    'xilinx_device' => 'xc6vsx475t-1ff1759',
    'xilinx_family' => 'virtex6',
    'xilinx_package' => 'ff1759',
    'xilinx_part' => 'xc6vsx475t',
    'xilinxdevice' => 'xc6vsx475t-1ff1759',
    'xilinxfamily' => 'virtex6',
    'xilinxpart' => 'xc6vsx475t',
  },
  'entityName' => '',
  'nets' => {
    '.clk' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.window_and_fft_test_v4_adc_user_data_valid' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.window_and_fft_test_v4_adc_user_datai0' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.window_and_fft_test_v4_adc_user_datai1' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.window_and_fft_test_v4_adc_user_datai2' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.window_and_fft_test_v4_adc_user_datai3' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.window_and_fft_test_v4_adc_user_dataq0' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.window_and_fft_test_v4_adc_user_dataq1' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.window_and_fft_test_v4_adc_user_dataq2' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.window_and_fft_test_v4_adc_user_dataq3' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.window_and_fft_test_v4_adc_user_outofrangei0' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.window_and_fft_test_v4_adc_user_outofrangei1' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.window_and_fft_test_v4_adc_user_outofrangeq0' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.window_and_fft_test_v4_adc_user_outofrangeq1' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.window_and_fft_test_v4_adc_user_sync0' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.window_and_fft_test_v4_adc_user_sync1' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.window_and_fft_test_v4_adc_user_sync2' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.window_and_fft_test_v4_adc_user_sync3' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.window_and_fft_test_v4_bypass_pfb_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.window_and_fft_test_v4_even_window1_data_out' => {
      'hdlType' => 'std_logic_vector(63 downto 0)',
      'width' => 64,
    },
    '.window_and_fft_test_v4_gpio_gateway' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.window_and_fft_test_v4_mixer_cnt_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.window_and_fft_test_v4_odd_window1_data_out' => {
      'hdlType' => 'std_logic_vector(63 downto 0)',
      'width' => 64,
    },
    '.window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.gateway_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.gateway_out1' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out10' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out10_x0' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'sysgen_dut.gateway_out11' => {
      'hdlType' => 'std_logic_vector(17 downto 0)',
      'width' => 18,
    },
    'sysgen_dut.gateway_out11_x0' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'sysgen_dut.gateway_out12' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out12_x0' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'sysgen_dut.gateway_out13' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.gateway_out13_x0' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'sysgen_dut.gateway_out14' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out14_x0' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out15' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out16' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out16_x0' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out17' => {
      'hdlType' => 'std_logic_vector(17 downto 0)',
      'width' => 18,
    },
    'sysgen_dut.gateway_out17_x0' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out18' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out18_x0' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out19' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out19_x0' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out1_x0' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'sysgen_dut.gateway_out1_x1' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.gateway_out1_x2' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.gateway_out1_x3' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.gateway_out1_x4' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.gateway_out2' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'sysgen_dut.gateway_out20' => {
      'hdlType' => 'std_logic_vector(17 downto 0)',
      'width' => 18,
    },
    'sysgen_dut.gateway_out20_x0' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out21' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out21_x0' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out22' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out22_x0' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out23' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out24' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out25' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out2_x0' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.gateway_out2_x1' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.gateway_out2_x2' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.gateway_out2_x3' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.gateway_out3' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out31' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out32' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'sysgen_dut.gateway_out33' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'sysgen_dut.gateway_out34' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'sysgen_dut.gateway_out35' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'sysgen_dut.gateway_out36' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'sysgen_dut.gateway_out37' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'sysgen_dut.gateway_out38' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'sysgen_dut.gateway_out39' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'sysgen_dut.gateway_out3_x0' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.gateway_out3_x1' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.gateway_out3_x2' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.gateway_out3_x3' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.gateway_out4' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out4_x0' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out5' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out6' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out7' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out7_x0' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out8' => {
      'hdlType' => 'std_logic_vector(17 downto 0)',
      'width' => 18,
    },
    'sysgen_dut.gateway_out8_x0' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'sysgen_dut.gateway_out9' => {
      'hdlType' => 'std_logic_vector(15 downto 0)',
      'width' => 16,
    },
    'sysgen_dut.gateway_out9_x0' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'sysgen_dut.gateway_out_x0' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.gateway_out_x1' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.gateway_out_x2' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.window_and_fft_test_v4_even_window1_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.window_and_fft_test_v4_even_window1_data_in' => {
      'hdlType' => 'std_logic_vector(63 downto 0)',
      'width' => 64,
    },
    'sysgen_dut.window_and_fft_test_v4_even_window1_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.window_and_fft_test_v4_odd_window1_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.window_and_fft_test_v4_odd_window1_data_in' => {
      'hdlType' => 'std_logic_vector(63 downto 0)',
      'width' => 64,
    },
    'sysgen_dut.window_and_fft_test_v4_odd_window1_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_1_shared_bram1_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_1_shared_bram1_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_1_shared_bram_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_1_shared_bram_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_2_shared_bram1_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_2_shared_bram1_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_2_shared_bram_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_2_shared_bram_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_3_shared_bram1_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_3_shared_bram1_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_3_shared_bram_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_3_shared_bram_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_4_shared_bram1_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_4_shared_bram1_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_4_shared_bram_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.window_and_fft_test_v4_subsystem_lo_4_shared_bram_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
  },
  'subblocks' => {
    'gateway_out' => {
      'connections' => { 'gateway_out' => 'sysgen_dut.gateway_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out',
        'ports' => {
          'gateway_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_gateway_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Gateway Out/Gateway Out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Gateway Out',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'gateway_out',
    },
    'gateway_out1' => {
      'connections' => { 'gateway_out1' => 'sysgen_dut.gateway_out1', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out1',
        'ports' => {
          'gateway_out1' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out1/Gateway Out1',
              'source_block' => 'window_and_fft_test_v4/Gateway Out1',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out1',
    },
    'gateway_out10' => {
      'connections' => { 'gateway_out10' => 'sysgen_dut.gateway_out10', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out10',
        'ports' => {
          'gateway_out10' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out10.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out10/Gateway Out10',
              'source_block' => 'window_and_fft_test_v4/Gateway Out10',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out10',
    },
    'gateway_out10_x0' => {
      'connections' => { 'gateway_out10_x0' => 'sysgen_dut.gateway_out10_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out10_x0',
        'ports' => {
          'gateway_out10_x0' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out10_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out10/Gateway Out10',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out10',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'gateway_out10_x0',
    },
    'gateway_out11' => {
      'connections' => { 'gateway_out11' => 'sysgen_dut.gateway_out11', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out11',
        'ports' => {
          'gateway_out11' => {
            'attributes' => {
              'bin_pt' => 17,
              'inputFile' => 'window_and_fft_test_v4_gateway_out11.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 50,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out11/Gateway Out11',
              'source_block' => 'window_and_fft_test_v4/Gateway Out11',
              'timingConstraint' => 'none',
              'type' => 'Fix_18_17',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(17 downto 0)',
            'width' => 18,
          },
        },
      },
      'entityName' => 'gateway_out11',
    },
    'gateway_out11_x0' => {
      'connections' => { 'gateway_out11_x0' => 'sysgen_dut.gateway_out11_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out11_x0',
        'ports' => {
          'gateway_out11_x0' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out11_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out11/Gateway Out11',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out11',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'gateway_out11_x0',
    },
    'gateway_out12' => {
      'connections' => { 'gateway_out12' => 'sysgen_dut.gateway_out12', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out12',
        'ports' => {
          'gateway_out12' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out12.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out12/Gateway Out12',
              'source_block' => 'window_and_fft_test_v4/Gateway Out12',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out12',
    },
    'gateway_out12_x0' => {
      'connections' => { 'gateway_out12_x0' => 'sysgen_dut.gateway_out12_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out12_x0',
        'ports' => {
          'gateway_out12_x0' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out12_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out12/Gateway Out12',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out12',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'gateway_out12_x0',
    },
    'gateway_out13' => {
      'connections' => { 'gateway_out13' => 'sysgen_dut.gateway_out13', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out13',
        'ports' => {
          'gateway_out13' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_gateway_out13.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out13/Gateway Out13',
              'source_block' => 'window_and_fft_test_v4/Gateway Out13',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'gateway_out13',
    },
    'gateway_out13_x0' => {
      'connections' => { 'gateway_out13_x0' => 'sysgen_dut.gateway_out13_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out13_x0',
        'ports' => {
          'gateway_out13_x0' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out13_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out13/Gateway Out13',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out13',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'gateway_out13_x0',
    },
    'gateway_out14' => {
      'connections' => { 'gateway_out14' => 'sysgen_dut.gateway_out14', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out14',
        'ports' => {
          'gateway_out14' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out14.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out14/Gateway Out14',
              'source_block' => 'window_and_fft_test_v4/Gateway Out14',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out14',
    },
    'gateway_out14_x0' => {
      'connections' => { 'gateway_out14_x0' => 'sysgen_dut.gateway_out14_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out14_x0',
        'ports' => {
          'gateway_out14_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out14_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out14/Gateway Out14',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out14',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out14_x0',
    },
    'gateway_out15' => {
      'connections' => { 'gateway_out15' => 'sysgen_dut.gateway_out15', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out15',
        'ports' => {
          'gateway_out15' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out15.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out15/Gateway Out15',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out15',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out15',
    },
    'gateway_out16' => {
      'connections' => { 'gateway_out16' => 'sysgen_dut.gateway_out16', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out16',
        'ports' => {
          'gateway_out16' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out16.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out16/Gateway Out16',
              'source_block' => 'window_and_fft_test_v4/Gateway Out16',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out16',
    },
    'gateway_out16_x0' => {
      'connections' => { 'gateway_out16_x0' => 'sysgen_dut.gateway_out16_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out16_x0',
        'ports' => {
          'gateway_out16_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out16_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out16/Gateway Out16',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out16',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out16_x0',
    },
    'gateway_out17' => {
      'connections' => { 'gateway_out17' => 'sysgen_dut.gateway_out17', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out17',
        'ports' => {
          'gateway_out17' => {
            'attributes' => {
              'bin_pt' => 17,
              'inputFile' => 'window_and_fft_test_v4_gateway_out17.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 50,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out17/Gateway Out17',
              'source_block' => 'window_and_fft_test_v4/Gateway Out17',
              'timingConstraint' => 'none',
              'type' => 'Fix_18_17',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(17 downto 0)',
            'width' => 18,
          },
        },
      },
      'entityName' => 'gateway_out17',
    },
    'gateway_out17_x0' => {
      'connections' => { 'gateway_out17_x0' => 'sysgen_dut.gateway_out17_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out17_x0',
        'ports' => {
          'gateway_out17_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out17_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out17/Gateway Out17',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out17',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out17_x0',
    },
    'gateway_out18' => {
      'connections' => { 'gateway_out18' => 'sysgen_dut.gateway_out18', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out18',
        'ports' => {
          'gateway_out18' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out18.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out18/Gateway Out18',
              'source_block' => 'window_and_fft_test_v4/Gateway Out18',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out18',
    },
    'gateway_out18_x0' => {
      'connections' => { 'gateway_out18_x0' => 'sysgen_dut.gateway_out18_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out18_x0',
        'ports' => {
          'gateway_out18_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out18_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out18/Gateway Out18',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out18',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out18_x0',
    },
    'gateway_out19' => {
      'connections' => { 'gateway_out19' => 'sysgen_dut.gateway_out19', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out19',
        'ports' => {
          'gateway_out19' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out19.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out19/Gateway Out19',
              'source_block' => 'window_and_fft_test_v4/Gateway Out19',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out19',
    },
    'gateway_out19_x0' => {
      'connections' => { 'gateway_out19_x0' => 'sysgen_dut.gateway_out19_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out19_x0',
        'ports' => {
          'gateway_out19_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out19_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out19/Gateway Out19',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out19',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out19_x0',
    },
    'gateway_out1_x0' => {
      'connections' => { 'gateway_out1_x0' => 'sysgen_dut.gateway_out1_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out1_x0',
        'ports' => {
          'gateway_out1_x0' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out1_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out1/Gateway Out1',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out1',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'gateway_out1_x0',
    },
    'gateway_out1_x1' => {
      'connections' => { 'gateway_out1_x1' => 'sysgen_dut.gateway_out1_x1', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out1_x1',
        'ports' => {
          'gateway_out1_x1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_gateway_out1_x1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Gateway Out1/Gateway Out1',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Gateway Out1',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'gateway_out1_x1',
    },
    'gateway_out1_x2' => {
      'connections' => { 'gateway_out1_x2' => 'sysgen_dut.gateway_out1_x2', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out1_x2',
        'ports' => {
          'gateway_out1_x2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_gateway_out1_x2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Gateway Out1/Gateway Out1',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Gateway Out1',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'gateway_out1_x2',
    },
    'gateway_out1_x3' => {
      'connections' => { 'gateway_out1_x3' => 'sysgen_dut.gateway_out1_x3', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out1_x3',
        'ports' => {
          'gateway_out1_x3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_gateway_out1_x3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Gateway Out1/Gateway Out1',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Gateway Out1',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'gateway_out1_x3',
    },
    'gateway_out1_x4' => {
      'connections' => { 'gateway_out1_x4' => 'sysgen_dut.gateway_out1_x4', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out1_x4',
        'ports' => {
          'gateway_out1_x4' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_gateway_out1_x4.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Gateway Out1/Gateway Out1',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Gateway Out1',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'gateway_out1_x4',
    },
    'gateway_out2' => {
      'connections' => { 'gateway_out2' => 'sysgen_dut.gateway_out2', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out2',
        'ports' => {
          'gateway_out2' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out2/Gateway Out2',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out2',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'gateway_out2',
    },
    'gateway_out20' => {
      'connections' => { 'gateway_out20' => 'sysgen_dut.gateway_out20', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out20',
        'ports' => {
          'gateway_out20' => {
            'attributes' => {
              'bin_pt' => 17,
              'inputFile' => 'window_and_fft_test_v4_gateway_out20.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 50,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out20/Gateway Out20',
              'source_block' => 'window_and_fft_test_v4/Gateway Out20',
              'timingConstraint' => 'none',
              'type' => 'Fix_18_17',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(17 downto 0)',
            'width' => 18,
          },
        },
      },
      'entityName' => 'gateway_out20',
    },
    'gateway_out20_x0' => {
      'connections' => { 'gateway_out20_x0' => 'sysgen_dut.gateway_out20_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out20_x0',
        'ports' => {
          'gateway_out20_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out20_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out20/Gateway Out20',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out20',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out20_x0',
    },
    'gateway_out21' => {
      'connections' => { 'gateway_out21' => 'sysgen_dut.gateway_out21', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out21',
        'ports' => {
          'gateway_out21' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out21.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out21/Gateway Out21',
              'source_block' => 'window_and_fft_test_v4/Gateway Out21',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out21',
    },
    'gateway_out21_x0' => {
      'connections' => { 'gateway_out21_x0' => 'sysgen_dut.gateway_out21_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out21_x0',
        'ports' => {
          'gateway_out21_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out21_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out21/Gateway Out21',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out21',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out21_x0',
    },
    'gateway_out22' => {
      'connections' => { 'gateway_out22' => 'sysgen_dut.gateway_out22', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out22',
        'ports' => {
          'gateway_out22' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out22.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out22/Gateway Out22',
              'source_block' => 'window_and_fft_test_v4/Gateway Out22',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out22',
    },
    'gateway_out22_x0' => {
      'connections' => { 'gateway_out22_x0' => 'sysgen_dut.gateway_out22_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out22_x0',
        'ports' => {
          'gateway_out22_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out22_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out22/Gateway Out22',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out22',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out22_x0',
    },
    'gateway_out23' => {
      'connections' => { 'gateway_out23' => 'sysgen_dut.gateway_out23', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out23',
        'ports' => {
          'gateway_out23' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out23.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out23/Gateway Out23',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out23',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out23',
    },
    'gateway_out24' => {
      'connections' => { 'gateway_out24' => 'sysgen_dut.gateway_out24', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out24',
        'ports' => {
          'gateway_out24' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out24.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out24/Gateway Out24',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out24',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out24',
    },
    'gateway_out25' => {
      'connections' => { 'gateway_out25' => 'sysgen_dut.gateway_out25', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out25',
        'ports' => {
          'gateway_out25' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out25.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out25/Gateway Out25',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out25',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out25',
    },
    'gateway_out2_x0' => {
      'connections' => { 'gateway_out2_x0' => 'sysgen_dut.gateway_out2_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out2_x0',
        'ports' => {
          'gateway_out2_x0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_gateway_out2_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Gateway Out2/Gateway Out2',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Gateway Out2',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'gateway_out2_x0',
    },
    'gateway_out2_x1' => {
      'connections' => { 'gateway_out2_x1' => 'sysgen_dut.gateway_out2_x1', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out2_x1',
        'ports' => {
          'gateway_out2_x1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_gateway_out2_x1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Gateway Out2/Gateway Out2',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Gateway Out2',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'gateway_out2_x1',
    },
    'gateway_out2_x2' => {
      'connections' => { 'gateway_out2_x2' => 'sysgen_dut.gateway_out2_x2', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out2_x2',
        'ports' => {
          'gateway_out2_x2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_gateway_out2_x2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Gateway Out2/Gateway Out2',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Gateway Out2',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'gateway_out2_x2',
    },
    'gateway_out2_x3' => {
      'connections' => { 'gateway_out2_x3' => 'sysgen_dut.gateway_out2_x3', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out2_x3',
        'ports' => {
          'gateway_out2_x3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_gateway_out2_x3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Gateway Out2/Gateway Out2',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Gateway Out2',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'gateway_out2_x3',
    },
    'gateway_out3' => {
      'connections' => { 'gateway_out3' => 'sysgen_dut.gateway_out3', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out3',
        'ports' => {
          'gateway_out3' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out3/Gateway Out3',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out3',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out3',
    },
    'gateway_out31' => {
      'connections' => { 'gateway_out31' => 'sysgen_dut.gateway_out31', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out31',
        'ports' => {
          'gateway_out31' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out31.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out31/Gateway Out31',
              'source_block' => 'window_and_fft_test_v4/Gateway Out31',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out31',
    },
    'gateway_out32' => {
      'connections' => { 'gateway_out32' => 'sysgen_dut.gateway_out32', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out32',
        'ports' => {
          'gateway_out32' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_gateway_out32.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out32/Gateway Out32',
              'source_block' => 'window_and_fft_test_v4/Gateway Out32',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'gateway_out32',
    },
    'gateway_out33' => {
      'connections' => { 'gateway_out33' => 'sysgen_dut.gateway_out33', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out33',
        'ports' => {
          'gateway_out33' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_gateway_out33.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out33/Gateway Out33',
              'source_block' => 'window_and_fft_test_v4/Gateway Out33',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'gateway_out33',
    },
    'gateway_out34' => {
      'connections' => { 'gateway_out34' => 'sysgen_dut.gateway_out34', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out34',
        'ports' => {
          'gateway_out34' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_gateway_out34.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out34/Gateway Out34',
              'source_block' => 'window_and_fft_test_v4/Gateway Out34',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'gateway_out34',
    },
    'gateway_out35' => {
      'connections' => { 'gateway_out35' => 'sysgen_dut.gateway_out35', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out35',
        'ports' => {
          'gateway_out35' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_gateway_out35.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out35/Gateway Out35',
              'source_block' => 'window_and_fft_test_v4/Gateway Out35',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'gateway_out35',
    },
    'gateway_out36' => {
      'connections' => { 'gateway_out36' => 'sysgen_dut.gateway_out36', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out36',
        'ports' => {
          'gateway_out36' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_gateway_out36.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out36/Gateway Out36',
              'source_block' => 'window_and_fft_test_v4/Gateway Out36',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'gateway_out36',
    },
    'gateway_out37' => {
      'connections' => { 'gateway_out37' => 'sysgen_dut.gateway_out37', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out37',
        'ports' => {
          'gateway_out37' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_gateway_out37.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out37/Gateway Out37',
              'source_block' => 'window_and_fft_test_v4/Gateway Out37',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'gateway_out37',
    },
    'gateway_out38' => {
      'connections' => { 'gateway_out38' => 'sysgen_dut.gateway_out38', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out38',
        'ports' => {
          'gateway_out38' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_gateway_out38.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out38/Gateway Out38',
              'source_block' => 'window_and_fft_test_v4/Gateway Out38',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'gateway_out38',
    },
    'gateway_out39' => {
      'connections' => { 'gateway_out39' => 'sysgen_dut.gateway_out39', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out39',
        'ports' => {
          'gateway_out39' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_gateway_out39.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out39/Gateway Out39',
              'source_block' => 'window_and_fft_test_v4/Gateway Out39',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'gateway_out39',
    },
    'gateway_out3_x0' => {
      'connections' => { 'gateway_out3_x0' => 'sysgen_dut.gateway_out3_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out3_x0',
        'ports' => {
          'gateway_out3_x0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_gateway_out3_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Gateway Out3/Gateway Out3',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Gateway Out3',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'gateway_out3_x0',
    },
    'gateway_out3_x1' => {
      'connections' => { 'gateway_out3_x1' => 'sysgen_dut.gateway_out3_x1', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out3_x1',
        'ports' => {
          'gateway_out3_x1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_gateway_out3_x1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Gateway Out3/Gateway Out3',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Gateway Out3',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'gateway_out3_x1',
    },
    'gateway_out3_x2' => {
      'connections' => { 'gateway_out3_x2' => 'sysgen_dut.gateway_out3_x2', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out3_x2',
        'ports' => {
          'gateway_out3_x2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_gateway_out3_x2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Gateway Out3/Gateway Out3',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Gateway Out3',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'gateway_out3_x2',
    },
    'gateway_out3_x3' => {
      'connections' => { 'gateway_out3_x3' => 'sysgen_dut.gateway_out3_x3', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out3_x3',
        'ports' => {
          'gateway_out3_x3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_gateway_out3_x3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Gateway Out3/Gateway Out3',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Gateway Out3',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'gateway_out3_x3',
    },
    'gateway_out4' => {
      'connections' => { 'gateway_out4' => 'sysgen_dut.gateway_out4', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out4',
        'ports' => {
          'gateway_out4' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out4.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out4/Gateway Out4',
              'source_block' => 'window_and_fft_test_v4/Gateway Out4',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out4',
    },
    'gateway_out4_x0' => {
      'connections' => { 'gateway_out4_x0' => 'sysgen_dut.gateway_out4_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out4_x0',
        'ports' => {
          'gateway_out4_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out4_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out4/Gateway Out4',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out4',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out4_x0',
    },
    'gateway_out5' => {
      'connections' => { 'gateway_out5' => 'sysgen_dut.gateway_out5', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out5',
        'ports' => {
          'gateway_out5' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out5.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out5/Gateway Out5',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out5',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out5',
    },
    'gateway_out6' => {
      'connections' => { 'gateway_out6' => 'sysgen_dut.gateway_out6', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out6',
        'ports' => {
          'gateway_out6' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out6.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out6/Gateway Out6',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out6',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out6',
    },
    'gateway_out7' => {
      'connections' => { 'gateway_out7' => 'sysgen_dut.gateway_out7', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out7',
        'ports' => {
          'gateway_out7' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out7.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out7/Gateway Out7',
              'source_block' => 'window_and_fft_test_v4/Gateway Out7',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out7',
    },
    'gateway_out7_x0' => {
      'connections' => { 'gateway_out7_x0' => 'sysgen_dut.gateway_out7_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out7_x0',
        'ports' => {
          'gateway_out7_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out7_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out7/Gateway Out7',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out7',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out7_x0',
    },
    'gateway_out8' => {
      'connections' => { 'gateway_out8' => 'sysgen_dut.gateway_out8', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out8',
        'ports' => {
          'gateway_out8' => {
            'attributes' => {
              'bin_pt' => 17,
              'inputFile' => 'window_and_fft_test_v4_gateway_out8.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 50,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out8/Gateway Out8',
              'source_block' => 'window_and_fft_test_v4/Gateway Out8',
              'timingConstraint' => 'none',
              'type' => 'Fix_18_17',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(17 downto 0)',
            'width' => 18,
          },
        },
      },
      'entityName' => 'gateway_out8',
    },
    'gateway_out8_x0' => {
      'connections' => { 'gateway_out8_x0' => 'sysgen_dut.gateway_out8_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out8_x0',
        'ports' => {
          'gateway_out8_x0' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out8_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out8/Gateway Out8',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out8',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'gateway_out8_x0',
    },
    'gateway_out9' => {
      'connections' => { 'gateway_out9' => 'sysgen_dut.gateway_out9', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out9',
        'ports' => {
          'gateway_out9' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out9.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out9/Gateway Out9',
              'source_block' => 'window_and_fft_test_v4/Gateway Out9',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
        },
      },
      'entityName' => 'gateway_out9',
    },
    'gateway_out9_x0' => {
      'connections' => { 'gateway_out9_x0' => 'sysgen_dut.gateway_out9_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out9_x0',
        'ports' => {
          'gateway_out9_x0' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out9_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out9/Gateway Out9',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out9',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'gateway_out9_x0',
    },
    'gateway_out_x0' => {
      'connections' => { 'gateway_out_x0' => 'sysgen_dut.gateway_out_x0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out_x0',
        'ports' => {
          'gateway_out_x0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_gateway_out_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Gateway Out/Gateway Out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Gateway Out',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'gateway_out_x0',
    },
    'gateway_out_x1' => {
      'connections' => { 'gateway_out_x1' => 'sysgen_dut.gateway_out_x1', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out_x1',
        'ports' => {
          'gateway_out_x1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_gateway_out_x1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Gateway Out/Gateway Out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Gateway Out',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'gateway_out_x1',
    },
    'gateway_out_x2' => {
      'connections' => { 'gateway_out_x2' => 'sysgen_dut.gateway_out_x2', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out_x2',
        'ports' => {
          'gateway_out_x2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_gateway_out_x2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Gateway Out/Gateway Out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Gateway Out',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'gateway_out_x2',
    },
    'sysgen_dut' => {
      'connections' => {
        'clk' => '.clk',
        'gateway_out' => 'sysgen_dut.gateway_out',
        'gateway_out1' => 'sysgen_dut.gateway_out1',
        'gateway_out10' => 'sysgen_dut.gateway_out10',
        'gateway_out10_x0' => 'sysgen_dut.gateway_out10_x0',
        'gateway_out11' => 'sysgen_dut.gateway_out11',
        'gateway_out11_x0' => 'sysgen_dut.gateway_out11_x0',
        'gateway_out12' => 'sysgen_dut.gateway_out12',
        'gateway_out12_x0' => 'sysgen_dut.gateway_out12_x0',
        'gateway_out13' => 'sysgen_dut.gateway_out13',
        'gateway_out13_x0' => 'sysgen_dut.gateway_out13_x0',
        'gateway_out14' => 'sysgen_dut.gateway_out14',
        'gateway_out14_x0' => 'sysgen_dut.gateway_out14_x0',
        'gateway_out15' => 'sysgen_dut.gateway_out15',
        'gateway_out16' => 'sysgen_dut.gateway_out16',
        'gateway_out16_x0' => 'sysgen_dut.gateway_out16_x0',
        'gateway_out17' => 'sysgen_dut.gateway_out17',
        'gateway_out17_x0' => 'sysgen_dut.gateway_out17_x0',
        'gateway_out18' => 'sysgen_dut.gateway_out18',
        'gateway_out18_x0' => 'sysgen_dut.gateway_out18_x0',
        'gateway_out19' => 'sysgen_dut.gateway_out19',
        'gateway_out19_x0' => 'sysgen_dut.gateway_out19_x0',
        'gateway_out1_x0' => 'sysgen_dut.gateway_out1_x0',
        'gateway_out1_x1' => 'sysgen_dut.gateway_out1_x1',
        'gateway_out1_x2' => 'sysgen_dut.gateway_out1_x2',
        'gateway_out1_x3' => 'sysgen_dut.gateway_out1_x3',
        'gateway_out1_x4' => 'sysgen_dut.gateway_out1_x4',
        'gateway_out2' => 'sysgen_dut.gateway_out2',
        'gateway_out20' => 'sysgen_dut.gateway_out20',
        'gateway_out20_x0' => 'sysgen_dut.gateway_out20_x0',
        'gateway_out21' => 'sysgen_dut.gateway_out21',
        'gateway_out21_x0' => 'sysgen_dut.gateway_out21_x0',
        'gateway_out22' => 'sysgen_dut.gateway_out22',
        'gateway_out22_x0' => 'sysgen_dut.gateway_out22_x0',
        'gateway_out23' => 'sysgen_dut.gateway_out23',
        'gateway_out24' => 'sysgen_dut.gateway_out24',
        'gateway_out25' => 'sysgen_dut.gateway_out25',
        'gateway_out2_x0' => 'sysgen_dut.gateway_out2_x0',
        'gateway_out2_x1' => 'sysgen_dut.gateway_out2_x1',
        'gateway_out2_x2' => 'sysgen_dut.gateway_out2_x2',
        'gateway_out2_x3' => 'sysgen_dut.gateway_out2_x3',
        'gateway_out3' => 'sysgen_dut.gateway_out3',
        'gateway_out31' => 'sysgen_dut.gateway_out31',
        'gateway_out32' => 'sysgen_dut.gateway_out32',
        'gateway_out33' => 'sysgen_dut.gateway_out33',
        'gateway_out34' => 'sysgen_dut.gateway_out34',
        'gateway_out35' => 'sysgen_dut.gateway_out35',
        'gateway_out36' => 'sysgen_dut.gateway_out36',
        'gateway_out37' => 'sysgen_dut.gateway_out37',
        'gateway_out38' => 'sysgen_dut.gateway_out38',
        'gateway_out39' => 'sysgen_dut.gateway_out39',
        'gateway_out3_x0' => 'sysgen_dut.gateway_out3_x0',
        'gateway_out3_x1' => 'sysgen_dut.gateway_out3_x1',
        'gateway_out3_x2' => 'sysgen_dut.gateway_out3_x2',
        'gateway_out3_x3' => 'sysgen_dut.gateway_out3_x3',
        'gateway_out4' => 'sysgen_dut.gateway_out4',
        'gateway_out4_x0' => 'sysgen_dut.gateway_out4_x0',
        'gateway_out5' => 'sysgen_dut.gateway_out5',
        'gateway_out6' => 'sysgen_dut.gateway_out6',
        'gateway_out7' => 'sysgen_dut.gateway_out7',
        'gateway_out7_x0' => 'sysgen_dut.gateway_out7_x0',
        'gateway_out8' => 'sysgen_dut.gateway_out8',
        'gateway_out8_x0' => 'sysgen_dut.gateway_out8_x0',
        'gateway_out9' => 'sysgen_dut.gateway_out9',
        'gateway_out9_x0' => 'sysgen_dut.gateway_out9_x0',
        'gateway_out_x0' => 'sysgen_dut.gateway_out_x0',
        'gateway_out_x1' => 'sysgen_dut.gateway_out_x1',
        'gateway_out_x2' => 'sysgen_dut.gateway_out_x2',
        'window_and_fft_test_v4_adc_user_data_valid' => '.window_and_fft_test_v4_adc_user_data_valid',
        'window_and_fft_test_v4_adc_user_datai0' => '.window_and_fft_test_v4_adc_user_datai0',
        'window_and_fft_test_v4_adc_user_datai1' => '.window_and_fft_test_v4_adc_user_datai1',
        'window_and_fft_test_v4_adc_user_datai2' => '.window_and_fft_test_v4_adc_user_datai2',
        'window_and_fft_test_v4_adc_user_datai3' => '.window_and_fft_test_v4_adc_user_datai3',
        'window_and_fft_test_v4_adc_user_dataq0' => '.window_and_fft_test_v4_adc_user_dataq0',
        'window_and_fft_test_v4_adc_user_dataq1' => '.window_and_fft_test_v4_adc_user_dataq1',
        'window_and_fft_test_v4_adc_user_dataq2' => '.window_and_fft_test_v4_adc_user_dataq2',
        'window_and_fft_test_v4_adc_user_dataq3' => '.window_and_fft_test_v4_adc_user_dataq3',
        'window_and_fft_test_v4_adc_user_outofrangei0' => '.window_and_fft_test_v4_adc_user_outofrangei0',
        'window_and_fft_test_v4_adc_user_outofrangei1' => '.window_and_fft_test_v4_adc_user_outofrangei1',
        'window_and_fft_test_v4_adc_user_outofrangeq0' => '.window_and_fft_test_v4_adc_user_outofrangeq0',
        'window_and_fft_test_v4_adc_user_outofrangeq1' => '.window_and_fft_test_v4_adc_user_outofrangeq1',
        'window_and_fft_test_v4_adc_user_sync0' => '.window_and_fft_test_v4_adc_user_sync0',
        'window_and_fft_test_v4_adc_user_sync1' => '.window_and_fft_test_v4_adc_user_sync1',
        'window_and_fft_test_v4_adc_user_sync2' => '.window_and_fft_test_v4_adc_user_sync2',
        'window_and_fft_test_v4_adc_user_sync3' => '.window_and_fft_test_v4_adc_user_sync3',
        'window_and_fft_test_v4_bypass_pfb_user_data_out' => '.window_and_fft_test_v4_bypass_pfb_user_data_out',
        'window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out' => '.window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out',
        'window_and_fft_test_v4_even_window1_addr' => 'sysgen_dut.window_and_fft_test_v4_even_window1_addr',
        'window_and_fft_test_v4_even_window1_data_in' => 'sysgen_dut.window_and_fft_test_v4_even_window1_data_in',
        'window_and_fft_test_v4_even_window1_data_out' => '.window_and_fft_test_v4_even_window1_data_out',
        'window_and_fft_test_v4_even_window1_we' => 'sysgen_dut.window_and_fft_test_v4_even_window1_we',
        'window_and_fft_test_v4_gpio_gateway' => '.window_and_fft_test_v4_gpio_gateway',
        'window_and_fft_test_v4_mixer_cnt_user_data_out' => '.window_and_fft_test_v4_mixer_cnt_user_data_out',
        'window_and_fft_test_v4_odd_window1_addr' => 'sysgen_dut.window_and_fft_test_v4_odd_window1_addr',
        'window_and_fft_test_v4_odd_window1_data_in' => 'sysgen_dut.window_and_fft_test_v4_odd_window1_data_in',
        'window_and_fft_test_v4_odd_window1_data_out' => '.window_and_fft_test_v4_odd_window1_data_out',
        'window_and_fft_test_v4_odd_window1_we' => 'sysgen_dut.window_and_fft_test_v4_odd_window1_we',
        'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_addr' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_1_shared_bram1_addr',
        'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_in' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_in',
        'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_out' => '.window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_out',
        'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_we' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_1_shared_bram1_we',
        'window_and_fft_test_v4_subsystem_lo_1_shared_bram_addr' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_1_shared_bram_addr',
        'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_in' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_in',
        'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_out' => '.window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_out',
        'window_and_fft_test_v4_subsystem_lo_1_shared_bram_we' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_1_shared_bram_we',
        'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_addr' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_2_shared_bram1_addr',
        'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_in' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_in',
        'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_out' => '.window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_out',
        'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_we' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_2_shared_bram1_we',
        'window_and_fft_test_v4_subsystem_lo_2_shared_bram_addr' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_2_shared_bram_addr',
        'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_in' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_in',
        'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_out' => '.window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_out',
        'window_and_fft_test_v4_subsystem_lo_2_shared_bram_we' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_2_shared_bram_we',
        'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_addr' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_3_shared_bram1_addr',
        'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_in' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_in',
        'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_out' => '.window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_out',
        'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_we' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_3_shared_bram1_we',
        'window_and_fft_test_v4_subsystem_lo_3_shared_bram_addr' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_3_shared_bram_addr',
        'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_in' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_in',
        'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_out' => '.window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_out',
        'window_and_fft_test_v4_subsystem_lo_3_shared_bram_we' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_3_shared_bram_we',
        'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_addr' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_4_shared_bram1_addr',
        'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_in' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_in',
        'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_out' => '.window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_out',
        'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_we' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_4_shared_bram1_we',
        'window_and_fft_test_v4_subsystem_lo_4_shared_bram_addr' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_4_shared_bram_addr',
        'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_in' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_in',
        'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_out' => '.window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_out',
        'window_and_fft_test_v4_subsystem_lo_4_shared_bram_we' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_4_shared_bram_we',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'hdlArchAttributes' => [],
          'hdlEntityAttributes' => [],
          'isClkWrapper' => 1,
        },
        'connections' => {
          'clk' => 'clkNet',
          'gateway_out' => 'reinterpret_out_output_port_net_x20',
          'gateway_out1' => 'force_re_output_port_net_x2',
          'gateway_out10' => 'force_re_output_port_net_x3',
          'gateway_out10_x0' => 'reinterpret_output_port_net_x29',
          'gateway_out11' => 'gateway_out11_net',
          'gateway_out11_x0' => 'reinterpret_output_port_net_x41',
          'gateway_out12' => 'force_re_output_port_net_x5',
          'gateway_out12_x0' => 'reinterpret_output_port_net_x31',
          'gateway_out13' => 'gateway_out13_net',
          'gateway_out13_x0' => 'reinterpret_output_port_net_x39',
          'gateway_out14' => 'force_im_output_port_net_x2',
          'gateway_out14_x0' => 'gateway_out14_x0_net',
          'gateway_out15' => 'gateway_out15_net',
          'gateway_out16' => 'force_re_output_port_net_x6',
          'gateway_out16_x0' => 'gateway_out16_x0_net',
          'gateway_out17' => 'gateway_out17_net',
          'gateway_out17_x0' => 'gateway_out17_x0_net',
          'gateway_out18' => 'force_re_output_port_net_x7',
          'gateway_out18_x0' => 'gateway_out18_x0_net',
          'gateway_out19' => 'force_im_output_port_net_x5',
          'gateway_out19_x0' => 'gateway_out19_x0_net',
          'gateway_out1_x0' => 'reinterpret_output_port_net_x37',
          'gateway_out1_x1' => 'reinterpret_out_output_port_net_x22',
          'gateway_out1_x2' => 'reinterpret_out_output_port_net_x26',
          'gateway_out1_x3' => 'reinterpret_out_output_port_net_x30',
          'gateway_out1_x4' => 'reinterpret_out_output_port_net_x34',
          'gateway_out2' => 'reinterpret_output_port_net_x35',
          'gateway_out20' => 'gateway_out20_net',
          'gateway_out20_x0' => 'gateway_out20_x0_net',
          'gateway_out21' => 'force_im_output_port_net_x6',
          'gateway_out21_x0' => 'gateway_out21_x0_net',
          'gateway_out22' => 'force_im_output_port_net_x7',
          'gateway_out22_x0' => 'gateway_out22_x0_net',
          'gateway_out23' => 'gateway_out23_net',
          'gateway_out24' => 'gateway_out24_net',
          'gateway_out25' => 'gateway_out25_net',
          'gateway_out2_x0' => 'reinterpret_out_output_port_net_x21',
          'gateway_out2_x1' => 'reinterpret_out_output_port_net_x25',
          'gateway_out2_x2' => 'reinterpret_out_output_port_net_x29',
          'gateway_out2_x3' => 'reinterpret_out_output_port_net_x33',
          'gateway_out3' => 'delay80_q_net_x22',
          'gateway_out31' => 'delay80_q_net_x21',
          'gateway_out32' => 'reinterpret_output_port_net_x28',
          'gateway_out33' => 'reinterpret_output_port_net_x30',
          'gateway_out34' => 'reinterpret_output_port_net_x32',
          'gateway_out35' => 'reinterpret_output_port_net_x34',
          'gateway_out36' => 'reinterpret_output_port_net_x26',
          'gateway_out37' => 'reinterpret_output_port_net_x36',
          'gateway_out38' => 'reinterpret_output_port_net_x38',
          'gateway_out39' => 'reinterpret_output_port_net_x40',
          'gateway_out3_x0' => 'reinterpret_out_output_port_net_x23',
          'gateway_out3_x1' => 'reinterpret_out_output_port_net_x27',
          'gateway_out3_x2' => 'reinterpret_out_output_port_net_x31',
          'gateway_out3_x3' => 'reinterpret_out_output_port_net_x35',
          'gateway_out4' => 'force_re_output_port_net_x4',
          'gateway_out4_x0' => 'gateway_out4_x0_net',
          'gateway_out5' => 'gateway_out5_net',
          'gateway_out6' => 'gateway_out6_net',
          'gateway_out7' => 'force_im_output_port_net_x3',
          'gateway_out7_x0' => 'gateway_out7_x0_net',
          'gateway_out8' => 'gateway_out8_net',
          'gateway_out8_x0' => 'gateway_out8_x0_net',
          'gateway_out9' => 'force_im_output_port_net_x4',
          'gateway_out9_x0' => 'reinterpret_output_port_net_x33',
          'gateway_out_x0' => 'reinterpret_out_output_port_net_x24',
          'gateway_out_x1' => 'reinterpret_out_output_port_net_x28',
          'gateway_out_x2' => 'reinterpret_out_output_port_net_x32',
          'window_and_fft_test_v4_adc_user_data_valid' => 'window_and_fft_test_v4_adc_user_data_valid_net',
          'window_and_fft_test_v4_adc_user_datai0' => 'window_and_fft_test_v4_adc_user_datai0_net',
          'window_and_fft_test_v4_adc_user_datai1' => 'window_and_fft_test_v4_adc_user_datai1_net',
          'window_and_fft_test_v4_adc_user_datai2' => 'window_and_fft_test_v4_adc_user_datai2_net',
          'window_and_fft_test_v4_adc_user_datai3' => 'window_and_fft_test_v4_adc_user_datai3_net',
          'window_and_fft_test_v4_adc_user_dataq0' => 'window_and_fft_test_v4_adc_user_dataq0_net',
          'window_and_fft_test_v4_adc_user_dataq1' => 'window_and_fft_test_v4_adc_user_dataq1_net',
          'window_and_fft_test_v4_adc_user_dataq2' => 'window_and_fft_test_v4_adc_user_dataq2_net',
          'window_and_fft_test_v4_adc_user_dataq3' => 'window_and_fft_test_v4_adc_user_dataq3_net',
          'window_and_fft_test_v4_adc_user_outofrangei0' => 'window_and_fft_test_v4_adc_user_outofrangei0_net',
          'window_and_fft_test_v4_adc_user_outofrangei1' => 'window_and_fft_test_v4_adc_user_outofrangei1_net',
          'window_and_fft_test_v4_adc_user_outofrangeq0' => 'window_and_fft_test_v4_adc_user_outofrangeq0_net',
          'window_and_fft_test_v4_adc_user_outofrangeq1' => 'window_and_fft_test_v4_adc_user_outofrangeq1_net',
          'window_and_fft_test_v4_adc_user_sync0' => 'window_and_fft_test_v4_adc_user_sync0_net',
          'window_and_fft_test_v4_adc_user_sync1' => 'window_and_fft_test_v4_adc_user_sync1_net',
          'window_and_fft_test_v4_adc_user_sync2' => 'window_and_fft_test_v4_adc_user_sync2_net',
          'window_and_fft_test_v4_adc_user_sync3' => 'window_and_fft_test_v4_adc_user_sync3_net',
          'window_and_fft_test_v4_bypass_pfb_user_data_out' => 'window_and_fft_test_v4_bypass_pfb_user_data_out_net',
          'window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out' => 'window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out_net',
          'window_and_fft_test_v4_even_window1_addr' => 'window_and_fft_test_v4_even_window1_addr_net',
          'window_and_fft_test_v4_even_window1_data_in' => 'window_and_fft_test_v4_even_window1_data_in_net',
          'window_and_fft_test_v4_even_window1_data_out' => 'window_and_fft_test_v4_even_window1_data_out_net',
          'window_and_fft_test_v4_even_window1_we' => 'window_and_fft_test_v4_even_window1_we_net',
          'window_and_fft_test_v4_gpio_gateway' => 'window_and_fft_test_v4_gpio_gateway_net',
          'window_and_fft_test_v4_mixer_cnt_user_data_out' => 'window_and_fft_test_v4_mixer_cnt_user_data_out_net',
          'window_and_fft_test_v4_odd_window1_addr' => 'window_and_fft_test_v4_odd_window1_addr_net',
          'window_and_fft_test_v4_odd_window1_data_in' => 'window_and_fft_test_v4_odd_window1_data_in_net',
          'window_and_fft_test_v4_odd_window1_data_out' => 'window_and_fft_test_v4_odd_window1_data_out_net',
          'window_and_fft_test_v4_odd_window1_we' => 'window_and_fft_test_v4_odd_window1_we_net',
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_addr' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_addr_net',
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_in' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_in_net',
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_out' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_out_net',
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_we' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_we_net',
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram_addr' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_addr_net',
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_in' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_in_net',
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_out' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_out_net',
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram_we' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_we_net',
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_addr' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_addr_net',
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_in' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_in_net',
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_out' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_out_net',
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_we' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_we_net',
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram_addr' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_addr_net',
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_in' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_in_net',
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_out' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_out_net',
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram_we' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_we_net',
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_addr' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_addr_net',
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_in' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_in_net',
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_out' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_out_net',
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_we' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_we_net',
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram_addr' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_addr_net',
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_in' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_in_net',
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_out' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_out_net',
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram_we' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_we_net',
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_addr' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_addr_net',
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_in' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_in_net',
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_out' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_out_net',
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_we' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_we_net',
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram_addr' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_addr_net',
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_in' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_in_net',
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_out' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_out_net',
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram_we' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_we_net',
        },
        'entityName' => 'window_and_fft_test_v4_cw',
        'nets' => {
          'ce_1_sg_x644' => {
            'attributes' => {
              'hdlNetAttributes' => [
                [
                  'MAX_FANOUT',
                  'string',
                  '"REDUCE"',
                ],
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'ce_2500_sg_x9' => {
            'attributes' => {
              'hdlNetAttributes' => [
                [
                  'MAX_FANOUT',
                  'string',
                  '"REDUCE"',
                ],
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'ce_50_sg_x0' => {
            'attributes' => {
              'hdlNetAttributes' => [
                [
                  'MAX_FANOUT',
                  'string',
                  '"REDUCE"',
                ],
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'ce_logic_1_sg_x0' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clkNet' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_1_sg_x644' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_2500_sg_x9' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_50_sg_x0' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'delay80_q_net_x21' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'delay80_q_net_x22' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'force_im_output_port_net_x2' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'force_im_output_port_net_x3' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'force_im_output_port_net_x4' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'force_im_output_port_net_x5' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'force_im_output_port_net_x6' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'force_im_output_port_net_x7' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'force_re_output_port_net_x2' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'force_re_output_port_net_x3' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'force_re_output_port_net_x4' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'force_re_output_port_net_x5' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'force_re_output_port_net_x6' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'force_re_output_port_net_x7' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out11_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(17 downto 0)',
            'width' => 18,
          },
          'gateway_out13_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'gateway_out14_x0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out15_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out16_x0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out17_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(17 downto 0)',
            'width' => 18,
          },
          'gateway_out17_x0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out18_x0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out19_x0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out20_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(17 downto 0)',
            'width' => 18,
          },
          'gateway_out20_x0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out21_x0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out22_x0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out23_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out24_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out25_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out4_x0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out5_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out6_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out7_x0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out8_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(17 downto 0)',
            'width' => 18,
          },
          'gateway_out8_x0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'persistentdff_inst_q' => {
            'attributes' => {
              'hdlNetAttributes' => [
                [
                  'syn_keep',
                  'boolean',
                  'true',
                ],
                [
                  'keep',
                  'boolean',
                  'true',
                ],
                [
                  'preserve_signal',
                  'boolean',
                  'true',
                ],
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'reinterpret_out_output_port_net_x20' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'reinterpret_out_output_port_net_x21' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'reinterpret_out_output_port_net_x22' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'reinterpret_out_output_port_net_x23' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'reinterpret_out_output_port_net_x24' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'reinterpret_out_output_port_net_x25' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'reinterpret_out_output_port_net_x26' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'reinterpret_out_output_port_net_x27' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'reinterpret_out_output_port_net_x28' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'reinterpret_out_output_port_net_x29' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'reinterpret_out_output_port_net_x30' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'reinterpret_out_output_port_net_x31' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'reinterpret_out_output_port_net_x32' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'reinterpret_out_output_port_net_x33' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'reinterpret_out_output_port_net_x34' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'reinterpret_out_output_port_net_x35' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'reinterpret_output_port_net_x26' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'reinterpret_output_port_net_x28' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'reinterpret_output_port_net_x29' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'reinterpret_output_port_net_x30' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'reinterpret_output_port_net_x31' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'reinterpret_output_port_net_x32' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'reinterpret_output_port_net_x33' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'reinterpret_output_port_net_x34' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'reinterpret_output_port_net_x35' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'reinterpret_output_port_net_x36' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'reinterpret_output_port_net_x37' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'reinterpret_output_port_net_x38' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'reinterpret_output_port_net_x39' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'reinterpret_output_port_net_x40' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'reinterpret_output_port_net_x41' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_and_fft_test_v4_adc_user_data_valid_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_adc_user_datai0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_and_fft_test_v4_adc_user_datai1_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_and_fft_test_v4_adc_user_datai2_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_and_fft_test_v4_adc_user_datai3_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_and_fft_test_v4_adc_user_dataq0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_and_fft_test_v4_adc_user_dataq1_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_and_fft_test_v4_adc_user_dataq2_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_and_fft_test_v4_adc_user_dataq3_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_and_fft_test_v4_adc_user_outofrangei0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_adc_user_outofrangei1_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_adc_user_outofrangeq0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_adc_user_outofrangeq1_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_adc_user_sync0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_adc_user_sync1_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_adc_user_sync2_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_adc_user_sync3_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_bypass_pfb_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_even_window1_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_even_window1_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'window_and_fft_test_v4_even_window1_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'window_and_fft_test_v4_even_window1_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_gpio_gateway_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_mixer_cnt_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_odd_window1_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_odd_window1_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'window_and_fft_test_v4_odd_window1_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'window_and_fft_test_v4_odd_window1_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
        'ports' => {
          'ce' => {
            'attributes' => {
              'defaultHdlValue' => '\'1\'',
              'domain' => 'default',
              'group' => 0,
              'isCe' => 1,
              'period' => 1,
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 0,
              'iobMap' => [ 'd7hack', ],
              'isClk' => 1,
              'period' => 1,
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'gateway_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_gateway_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Gateway Out/Gateway Out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Gateway Out',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'gateway_out1' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out1/Gateway Out1',
              'source_block' => 'window_and_fft_test_v4/Gateway Out1',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out10' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out10.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out10/Gateway Out10',
              'source_block' => 'window_and_fft_test_v4/Gateway Out10',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out10_x0' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out10_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out10/Gateway Out10',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out10',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'gateway_out11' => {
            'attributes' => {
              'bin_pt' => 17,
              'inputFile' => 'window_and_fft_test_v4_gateway_out11.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 50,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out11/Gateway Out11',
              'source_block' => 'window_and_fft_test_v4/Gateway Out11',
              'timingConstraint' => 'none',
              'type' => 'Fix_18_17',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(17 downto 0)',
            'width' => 18,
          },
          'gateway_out11_x0' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out11_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out11/Gateway Out11',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out11',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'gateway_out12' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out12.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out12/Gateway Out12',
              'source_block' => 'window_and_fft_test_v4/Gateway Out12',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out12_x0' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out12_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out12/Gateway Out12',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out12',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'gateway_out13' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_gateway_out13.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out13/Gateway Out13',
              'source_block' => 'window_and_fft_test_v4/Gateway Out13',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'gateway_out13_x0' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out13_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out13/Gateway Out13',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out13',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'gateway_out14' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out14.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out14/Gateway Out14',
              'source_block' => 'window_and_fft_test_v4/Gateway Out14',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out14_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out14_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out14/Gateway Out14',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out14',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out15' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out15.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out15/Gateway Out15',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out15',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out16' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out16.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out16/Gateway Out16',
              'source_block' => 'window_and_fft_test_v4/Gateway Out16',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out16_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out16_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out16/Gateway Out16',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out16',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out17' => {
            'attributes' => {
              'bin_pt' => 17,
              'inputFile' => 'window_and_fft_test_v4_gateway_out17.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 50,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out17/Gateway Out17',
              'source_block' => 'window_and_fft_test_v4/Gateway Out17',
              'timingConstraint' => 'none',
              'type' => 'Fix_18_17',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(17 downto 0)',
            'width' => 18,
          },
          'gateway_out17_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out17_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out17/Gateway Out17',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out17',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out18' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out18.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out18/Gateway Out18',
              'source_block' => 'window_and_fft_test_v4/Gateway Out18',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out18_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out18_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out18/Gateway Out18',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out18',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out19' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out19.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out19/Gateway Out19',
              'source_block' => 'window_and_fft_test_v4/Gateway Out19',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out19_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out19_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out19/Gateway Out19',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out19',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out1_x0' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out1_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out1/Gateway Out1',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out1',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'gateway_out1_x1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_gateway_out1_x1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Gateway Out1/Gateway Out1',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Gateway Out1',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'gateway_out1_x2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_gateway_out1_x2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Gateway Out1/Gateway Out1',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Gateway Out1',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'gateway_out1_x3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_gateway_out1_x3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Gateway Out1/Gateway Out1',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Gateway Out1',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'gateway_out1_x4' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_gateway_out1_x4.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Gateway Out1/Gateway Out1',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Gateway Out1',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'gateway_out2' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out2/Gateway Out2',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out2',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'gateway_out20' => {
            'attributes' => {
              'bin_pt' => 17,
              'inputFile' => 'window_and_fft_test_v4_gateway_out20.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 50,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out20/Gateway Out20',
              'source_block' => 'window_and_fft_test_v4/Gateway Out20',
              'timingConstraint' => 'none',
              'type' => 'Fix_18_17',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(17 downto 0)',
            'width' => 18,
          },
          'gateway_out20_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out20_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out20/Gateway Out20',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out20',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out21' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out21.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out21/Gateway Out21',
              'source_block' => 'window_and_fft_test_v4/Gateway Out21',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out21_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out21_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out21/Gateway Out21',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out21',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out22' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out22.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out22/Gateway Out22',
              'source_block' => 'window_and_fft_test_v4/Gateway Out22',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out22_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out22_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out22/Gateway Out22',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out22',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out23' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out23.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out23/Gateway Out23',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out23',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out24' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out24.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out24/Gateway Out24',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out24',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out25' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out25.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out25/Gateway Out25',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out25',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out2_x0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_gateway_out2_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Gateway Out2/Gateway Out2',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Gateway Out2',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'gateway_out2_x1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_gateway_out2_x1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Gateway Out2/Gateway Out2',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Gateway Out2',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'gateway_out2_x2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_gateway_out2_x2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Gateway Out2/Gateway Out2',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Gateway Out2',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'gateway_out2_x3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_gateway_out2_x3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Gateway Out2/Gateway Out2',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Gateway Out2',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'gateway_out3' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out3/Gateway Out3',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out3',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out31' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out31.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out31/Gateway Out31',
              'source_block' => 'window_and_fft_test_v4/Gateway Out31',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out32' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_gateway_out32.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out32/Gateway Out32',
              'source_block' => 'window_and_fft_test_v4/Gateway Out32',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'gateway_out33' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_gateway_out33.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out33/Gateway Out33',
              'source_block' => 'window_and_fft_test_v4/Gateway Out33',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'gateway_out34' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_gateway_out34.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out34/Gateway Out34',
              'source_block' => 'window_and_fft_test_v4/Gateway Out34',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'gateway_out35' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_gateway_out35.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out35/Gateway Out35',
              'source_block' => 'window_and_fft_test_v4/Gateway Out35',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'gateway_out36' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_gateway_out36.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out36/Gateway Out36',
              'source_block' => 'window_and_fft_test_v4/Gateway Out36',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'gateway_out37' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_gateway_out37.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out37/Gateway Out37',
              'source_block' => 'window_and_fft_test_v4/Gateway Out37',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'gateway_out38' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_gateway_out38.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out38/Gateway Out38',
              'source_block' => 'window_and_fft_test_v4/Gateway Out38',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'gateway_out39' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_gateway_out39.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out39/Gateway Out39',
              'source_block' => 'window_and_fft_test_v4/Gateway Out39',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'gateway_out3_x0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_gateway_out3_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Gateway Out3/Gateway Out3',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Gateway Out3',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'gateway_out3_x1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_gateway_out3_x1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Gateway Out3/Gateway Out3',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Gateway Out3',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'gateway_out3_x2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_gateway_out3_x2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Gateway Out3/Gateway Out3',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Gateway Out3',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'gateway_out3_x3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_gateway_out3_x3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Gateway Out3/Gateway Out3',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Gateway Out3',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'gateway_out4' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out4.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out4/Gateway Out4',
              'source_block' => 'window_and_fft_test_v4/Gateway Out4',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out4_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out4_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out4/Gateway Out4',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out4',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out5' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out5.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out5/Gateway Out5',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out5',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out6' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out6.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out6/Gateway Out6',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out6',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out7' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out7.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out7/Gateway Out7',
              'source_block' => 'window_and_fft_test_v4/Gateway Out7',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out7_x0' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out7_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out7/Gateway Out7',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out7',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out8' => {
            'attributes' => {
              'bin_pt' => 17,
              'inputFile' => 'window_and_fft_test_v4_gateway_out8.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 50,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out8/Gateway Out8',
              'source_block' => 'window_and_fft_test_v4/Gateway Out8',
              'timingConstraint' => 'none',
              'type' => 'Fix_18_17',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(17 downto 0)',
            'width' => 18,
          },
          'gateway_out8_x0' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out8_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out8/Gateway Out8',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out8',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'gateway_out9' => {
            'attributes' => {
              'bin_pt' => 15,
              'inputFile' => 'window_and_fft_test_v4_gateway_out9.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Gateway Out9/Gateway Out9',
              'source_block' => 'window_and_fft_test_v4/Gateway Out9',
              'timingConstraint' => 'none',
              'type' => 'Fix_16_15',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(15 downto 0)',
            'width' => 16,
          },
          'gateway_out9_x0' => {
            'attributes' => {
              'bin_pt' => 7,
              'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out9_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/Gateway Out9/Gateway Out9',
              'source_block' => 'window_and_fft_test_v4/Subsystem/Gateway Out9',
              'timingConstraint' => 'none',
              'type' => 'Fix_8_7',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'gateway_out_x0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_gateway_out_x0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Gateway Out/Gateway Out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Gateway Out',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'gateway_out_x1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_gateway_out_x1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Gateway Out/Gateway Out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Gateway Out',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'gateway_out_x2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_gateway_out_x2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Gateway Out/Gateway Out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Gateway Out',
              'timingConstraint' => 'none',
              'type' => 'Fix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_adc_user_data_valid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_data_valid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4_adc_user_data_valid',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_adc_user_datai0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_datai0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_datai0/window_and_fft_test_v4_adc_user_datai0',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_datai0',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_and_fft_test_v4_adc_user_datai1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_datai1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_datai1/window_and_fft_test_v4_adc_user_datai1',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_datai1',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_and_fft_test_v4_adc_user_datai2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_datai2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_datai2/window_and_fft_test_v4_adc_user_datai2',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_datai2',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_and_fft_test_v4_adc_user_datai3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_datai3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_datai3/window_and_fft_test_v4_adc_user_datai3',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_datai3',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_and_fft_test_v4_adc_user_dataq0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_dataq0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_dataq0/window_and_fft_test_v4_adc_user_dataq0',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_dataq0',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_and_fft_test_v4_adc_user_dataq1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_dataq1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_dataq1/window_and_fft_test_v4_adc_user_dataq1',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_dataq1',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_and_fft_test_v4_adc_user_dataq2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_dataq2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_dataq2/window_and_fft_test_v4_adc_user_dataq2',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_dataq2',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_and_fft_test_v4_adc_user_dataq3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_dataq3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_dataq3/window_and_fft_test_v4_adc_user_dataq3',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_dataq3',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'window_and_fft_test_v4_adc_user_outofrangei0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_outofrangei0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4_adc_user_outofrangei0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_adc_user_outofrangei1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_outofrangei1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4_adc_user_outofrangei1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_adc_user_outofrangeq0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_outofrangeq0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4_adc_user_outofrangeq0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_adc_user_outofrangeq1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_outofrangeq1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4_adc_user_outofrangeq1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_adc_user_sync0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_sync0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_sync0/window_and_fft_test_v4_adc_user_sync0',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_sync0',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_adc_user_sync1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_sync1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_sync1/window_and_fft_test_v4_adc_user_sync1',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_sync1',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_adc_user_sync2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_sync2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_sync2/window_and_fft_test_v4_adc_user_sync2',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_sync2',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_adc_user_sync3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_sync3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_sync3/window_and_fft_test_v4_adc_user_sync3',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_sync3',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_bypass_pfb_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_bypass_pfb_window_and_fft_test_v4_bypass_pfb_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/bypass_pfb/window_and_fft_test_v4_bypass_pfb_user_data_out/window_and_fft_test_v4_bypass_pfb_user_data_out',
              'source_block' => 'window_and_fft_test_v4/bypass_pfb/window_and_fft_test_v4_bypass_pfb_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_coarse_fft_shift_mask1_window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/coarse_fft_shift_mask1/window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out/window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out',
              'source_block' => 'window_and_fft_test_v4/coarse_fft_shift_mask1/window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_even_window1_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_even_window1_window_and_fft_test_v4_even_window1_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/even_window1/window_and_fft_test_v4_even_window1_addr/window_and_fft_test_v4_even_window1_addr',
              'source_block' => 'window_and_fft_test_v4/even_window1/window_and_fft_test_v4_even_window1_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_even_window1_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_even_window1_window_and_fft_test_v4_even_window1_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/even_window1/window_and_fft_test_v4_even_window1_data_in/window_and_fft_test_v4_even_window1_data_in',
              'source_block' => 'window_and_fft_test_v4/even_window1/window_and_fft_test_v4_even_window1_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'window_and_fft_test_v4_even_window1_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_even_window1_window_and_fft_test_v4_even_window1_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4_even_window1_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'window_and_fft_test_v4_even_window1_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_even_window1_window_and_fft_test_v4_even_window1_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/even_window1/window_and_fft_test_v4_even_window1_we/window_and_fft_test_v4_even_window1_we',
              'source_block' => 'window_and_fft_test_v4/even_window1/window_and_fft_test_v4_even_window1_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_gpio_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_gpio_window_and_fft_test_v4_gpio_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4_gpio_gateway',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_mixer_cnt_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_mixer_cnt_window_and_fft_test_v4_mixer_cnt_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/mixer_cnt/window_and_fft_test_v4_mixer_cnt_user_data_out/window_and_fft_test_v4_mixer_cnt_user_data_out',
              'source_block' => 'window_and_fft_test_v4/mixer_cnt/window_and_fft_test_v4_mixer_cnt_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_odd_window1_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_odd_window1_window_and_fft_test_v4_odd_window1_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/odd_window1/window_and_fft_test_v4_odd_window1_addr/window_and_fft_test_v4_odd_window1_addr',
              'source_block' => 'window_and_fft_test_v4/odd_window1/window_and_fft_test_v4_odd_window1_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_odd_window1_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_odd_window1_window_and_fft_test_v4_odd_window1_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/odd_window1/window_and_fft_test_v4_odd_window1_data_in/window_and_fft_test_v4_odd_window1_data_in',
              'source_block' => 'window_and_fft_test_v4/odd_window1/window_and_fft_test_v4_odd_window1_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'window_and_fft_test_v4_odd_window1_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_odd_window1_window_and_fft_test_v4_odd_window1_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4_odd_window1_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'window_and_fft_test_v4_odd_window1_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_odd_window1_window_and_fft_test_v4_odd_window1_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/odd_window1/window_and_fft_test_v4_odd_window1_we/window_and_fft_test_v4_odd_window1_we',
              'source_block' => 'window_and_fft_test_v4/odd_window1/window_and_fft_test_v4_odd_window1_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_window_and_fft_test_v4_subsystem_lo_1_shared_bram1_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_addr/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_addr',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_data_in/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_data_in',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_data_out/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_data_out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_window_and_fft_test_v4_subsystem_lo_1_shared_bram1_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_we/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_we',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_window_and_fft_test_v4_subsystem_lo_1_shared_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_addr/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_addr',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_data_in/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_data_in',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_data_out/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_data_out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_window_and_fft_test_v4_subsystem_lo_1_shared_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_we/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_we',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_window_and_fft_test_v4_subsystem_lo_2_shared_bram1_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_addr/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_addr',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_data_in/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_data_in',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_data_out/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_data_out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_window_and_fft_test_v4_subsystem_lo_2_shared_bram1_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_we/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_we',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_window_and_fft_test_v4_subsystem_lo_2_shared_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_addr/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_addr',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_data_in/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_data_in',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_data_out/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_data_out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_window_and_fft_test_v4_subsystem_lo_2_shared_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_we/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_we',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_window_and_fft_test_v4_subsystem_lo_3_shared_bram1_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_addr/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_addr',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_data_in/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_data_in',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_data_out/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_data_out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_window_and_fft_test_v4_subsystem_lo_3_shared_bram1_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_we/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_we',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_window_and_fft_test_v4_subsystem_lo_3_shared_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_addr/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_addr',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_data_in/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_data_in',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_data_out/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_data_out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_window_and_fft_test_v4_subsystem_lo_3_shared_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_we/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_we',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_window_and_fft_test_v4_subsystem_lo_4_shared_bram1_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_addr/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_addr',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_data_in/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_data_in',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_data_out/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_data_out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_window_and_fft_test_v4_subsystem_lo_4_shared_bram1_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_we/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_we',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_window_and_fft_test_v4_subsystem_lo_4_shared_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_addr/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_addr',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_data_in/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_data_in',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_data_out/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_data_out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_window_and_fft_test_v4_subsystem_lo_4_shared_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_we/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_we',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
        'subblocks' => {
          'default_clock_driver_window_and_fft_test_v4_x0' => {
            'connections' => {
              'ce_1' => 'ce_1_sg_x644',
              'ce_2500' => 'ce_2500_sg_x9',
              'ce_50' => 'ce_50_sg_x0',
              'ce_logic_1' => 'ce_logic_1_sg_x0',
              'clk_1' => 'clk_1_sg_x644',
              'clk_2500' => 'clk_2500_sg_x9',
              'clk_50' => 'clk_50_sg_x0',
              'sysce' => [
                'constant',
                '\'1\'',
              ],
              'sysce_clr' => [
                'constant',
                '\'0\'',
              ],
              'sysclk' => 'clkNet',
            },
            'entity' => {
              'attributes' => {
                'domain' => 'default',
                'hdlArchAttributes' => [
                  [
                    'syn_noprune',
                    'boolean',
                    'true',
                  ],
                  [
                    'optimize_primitives',
                    'boolean',
                    'false',
                  ],
                  [
                    'dont_touch',
                    'boolean',
                    'true',
                  ],
                ],
                'hdlEntityAttributes' => [],
                'isClkDriver' => 1,
              },
              'entityName' => 'default_clock_driver_window_and_fft_test_v4',
              'ports' => {
                'ce_1' => {
                  'attributes' => {
                    'domain' => 'default',
                    'group' => 1,
                    'isCe' => 1,
                    'period' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'ce_2500' => {
                  'attributes' => {
                    'domain' => 'default',
                    'group' => 1,
                    'isCe' => 1,
                    'period' => 2500,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'ce_50' => {
                  'attributes' => {
                    'domain' => 'default',
                    'group' => 1,
                    'isCe' => 1,
                    'period' => 50,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'ce_logic_1' => {
                  'attributes' => {
                    'domain' => 'default',
                    'group' => 1,
                    'isCeLogic' => 1,
                    'period' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk_1' => {
                  'attributes' => {
                    'domain' => 'default',
                    'group' => 1,
                    'isClk' => 1,
                    'period' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk_2500' => {
                  'attributes' => {
                    'domain' => 'default',
                    'group' => 1,
                    'isClk' => 1,
                    'period' => 2500,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk_50' => {
                  'attributes' => {
                    'domain' => 'default',
                    'group' => 1,
                    'isClk' => 1,
                    'period' => 50,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysce' => {
                  'attributes' => {
                    'group' => 0,
                    'isCe' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysce_clr' => {
                  'attributes' => {
                    'group' => 0,
                    'isClr' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysclk' => {
                  'attributes' => {
                    'group' => 0,
                    'isClk' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'default_clock_driver_window_and_fft_test_v4',
          },
          'persistentdff_inst' => {
            'connections' => {
              'clk' => 'clkNet',
              'd' => 'persistentdff_inst_q',
              'q' => 'persistentdff_inst_q',
            },
            'entity' => {
              'attributes' => {
                'entityAlreadyNetlisted' => 1,
                'hdlCompAttributes' => [
                  [
                    'syn_black_box',
                    'boolean',
                    'true',
                  ],
                  [
                    'box_type',
                    'string',
                    '"black_box"',
                  ],
                ],
                'is_persistent_dff' => 1,
                'needsComponentDeclaration' => 1,
              },
              'entityName' => 'xlpersistentdff',
              'ports' => {
                'clk' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'd' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'q' => {
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'xlpersistentdff',
          },
          'window_and_fft_test_v4_x0' => {
            'connections' => {
              'ce_1' => 'ce_1_sg_x644',
              'ce_2500' => 'ce_2500_sg_x9',
              'ce_50' => 'ce_50_sg_x0',
              'ce_logic_1' => 'ce_logic_1_sg_x0',
              'clk_1' => 'clk_1_sg_x644',
              'clk_2500' => 'clk_2500_sg_x9',
              'clk_50' => 'clk_50_sg_x0',
              'gateway_out' => 'reinterpret_out_output_port_net_x20',
              'gateway_out1' => 'force_re_output_port_net_x2',
              'gateway_out10' => 'force_re_output_port_net_x3',
              'gateway_out10_x0' => 'reinterpret_output_port_net_x29',
              'gateway_out11' => 'gateway_out11_net',
              'gateway_out11_x0' => 'reinterpret_output_port_net_x41',
              'gateway_out12' => 'force_re_output_port_net_x5',
              'gateway_out12_x0' => 'reinterpret_output_port_net_x31',
              'gateway_out13' => 'gateway_out13_net',
              'gateway_out13_x0' => 'reinterpret_output_port_net_x39',
              'gateway_out14' => 'force_im_output_port_net_x2',
              'gateway_out14_x0' => 'gateway_out14_x0_net',
              'gateway_out15' => 'gateway_out15_net',
              'gateway_out16' => 'force_re_output_port_net_x6',
              'gateway_out16_x0' => 'gateway_out16_x0_net',
              'gateway_out17' => 'gateway_out17_net',
              'gateway_out17_x0' => 'gateway_out17_x0_net',
              'gateway_out18' => 'force_re_output_port_net_x7',
              'gateway_out18_x0' => 'gateway_out18_x0_net',
              'gateway_out19' => 'force_im_output_port_net_x5',
              'gateway_out19_x0' => 'gateway_out19_x0_net',
              'gateway_out1_x0' => 'reinterpret_output_port_net_x37',
              'gateway_out1_x1' => 'reinterpret_out_output_port_net_x22',
              'gateway_out1_x2' => 'reinterpret_out_output_port_net_x26',
              'gateway_out1_x3' => 'reinterpret_out_output_port_net_x30',
              'gateway_out1_x4' => 'reinterpret_out_output_port_net_x34',
              'gateway_out2' => 'reinterpret_output_port_net_x35',
              'gateway_out20' => 'gateway_out20_net',
              'gateway_out20_x0' => 'gateway_out20_x0_net',
              'gateway_out21' => 'force_im_output_port_net_x6',
              'gateway_out21_x0' => 'gateway_out21_x0_net',
              'gateway_out22' => 'force_im_output_port_net_x7',
              'gateway_out22_x0' => 'gateway_out22_x0_net',
              'gateway_out23' => 'gateway_out23_net',
              'gateway_out24' => 'gateway_out24_net',
              'gateway_out25' => 'gateway_out25_net',
              'gateway_out2_x0' => 'reinterpret_out_output_port_net_x21',
              'gateway_out2_x1' => 'reinterpret_out_output_port_net_x25',
              'gateway_out2_x2' => 'reinterpret_out_output_port_net_x29',
              'gateway_out2_x3' => 'reinterpret_out_output_port_net_x33',
              'gateway_out3' => 'delay80_q_net_x22',
              'gateway_out31' => 'delay80_q_net_x21',
              'gateway_out32' => 'reinterpret_output_port_net_x28',
              'gateway_out33' => 'reinterpret_output_port_net_x30',
              'gateway_out34' => 'reinterpret_output_port_net_x32',
              'gateway_out35' => 'reinterpret_output_port_net_x34',
              'gateway_out36' => 'reinterpret_output_port_net_x26',
              'gateway_out37' => 'reinterpret_output_port_net_x36',
              'gateway_out38' => 'reinterpret_output_port_net_x38',
              'gateway_out39' => 'reinterpret_output_port_net_x40',
              'gateway_out3_x0' => 'reinterpret_out_output_port_net_x23',
              'gateway_out3_x1' => 'reinterpret_out_output_port_net_x27',
              'gateway_out3_x2' => 'reinterpret_out_output_port_net_x31',
              'gateway_out3_x3' => 'reinterpret_out_output_port_net_x35',
              'gateway_out4' => 'force_re_output_port_net_x4',
              'gateway_out4_x0' => 'gateway_out4_x0_net',
              'gateway_out5' => 'gateway_out5_net',
              'gateway_out6' => 'gateway_out6_net',
              'gateway_out7' => 'force_im_output_port_net_x3',
              'gateway_out7_x0' => 'gateway_out7_x0_net',
              'gateway_out8' => 'gateway_out8_net',
              'gateway_out8_x0' => 'gateway_out8_x0_net',
              'gateway_out9' => 'force_im_output_port_net_x4',
              'gateway_out9_x0' => 'reinterpret_output_port_net_x33',
              'gateway_out_x0' => 'reinterpret_out_output_port_net_x24',
              'gateway_out_x1' => 'reinterpret_out_output_port_net_x28',
              'gateway_out_x2' => 'reinterpret_out_output_port_net_x32',
              'window_and_fft_test_v4_adc_user_data_valid' => 'window_and_fft_test_v4_adc_user_data_valid_net',
              'window_and_fft_test_v4_adc_user_datai0' => 'window_and_fft_test_v4_adc_user_datai0_net',
              'window_and_fft_test_v4_adc_user_datai1' => 'window_and_fft_test_v4_adc_user_datai1_net',
              'window_and_fft_test_v4_adc_user_datai2' => 'window_and_fft_test_v4_adc_user_datai2_net',
              'window_and_fft_test_v4_adc_user_datai3' => 'window_and_fft_test_v4_adc_user_datai3_net',
              'window_and_fft_test_v4_adc_user_dataq0' => 'window_and_fft_test_v4_adc_user_dataq0_net',
              'window_and_fft_test_v4_adc_user_dataq1' => 'window_and_fft_test_v4_adc_user_dataq1_net',
              'window_and_fft_test_v4_adc_user_dataq2' => 'window_and_fft_test_v4_adc_user_dataq2_net',
              'window_and_fft_test_v4_adc_user_dataq3' => 'window_and_fft_test_v4_adc_user_dataq3_net',
              'window_and_fft_test_v4_adc_user_outofrangei0' => 'window_and_fft_test_v4_adc_user_outofrangei0_net',
              'window_and_fft_test_v4_adc_user_outofrangei1' => 'window_and_fft_test_v4_adc_user_outofrangei1_net',
              'window_and_fft_test_v4_adc_user_outofrangeq0' => 'window_and_fft_test_v4_adc_user_outofrangeq0_net',
              'window_and_fft_test_v4_adc_user_outofrangeq1' => 'window_and_fft_test_v4_adc_user_outofrangeq1_net',
              'window_and_fft_test_v4_adc_user_sync0' => 'window_and_fft_test_v4_adc_user_sync0_net',
              'window_and_fft_test_v4_adc_user_sync1' => 'window_and_fft_test_v4_adc_user_sync1_net',
              'window_and_fft_test_v4_adc_user_sync2' => 'window_and_fft_test_v4_adc_user_sync2_net',
              'window_and_fft_test_v4_adc_user_sync3' => 'window_and_fft_test_v4_adc_user_sync3_net',
              'window_and_fft_test_v4_bypass_pfb_user_data_out' => 'window_and_fft_test_v4_bypass_pfb_user_data_out_net',
              'window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out' => 'window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out_net',
              'window_and_fft_test_v4_even_window1_addr' => 'window_and_fft_test_v4_even_window1_addr_net',
              'window_and_fft_test_v4_even_window1_data_in' => 'window_and_fft_test_v4_even_window1_data_in_net',
              'window_and_fft_test_v4_even_window1_data_out' => 'window_and_fft_test_v4_even_window1_data_out_net',
              'window_and_fft_test_v4_even_window1_we' => 'window_and_fft_test_v4_even_window1_we_net',
              'window_and_fft_test_v4_gpio_gateway' => 'window_and_fft_test_v4_gpio_gateway_net',
              'window_and_fft_test_v4_mixer_cnt_user_data_out' => 'window_and_fft_test_v4_mixer_cnt_user_data_out_net',
              'window_and_fft_test_v4_odd_window1_addr' => 'window_and_fft_test_v4_odd_window1_addr_net',
              'window_and_fft_test_v4_odd_window1_data_in' => 'window_and_fft_test_v4_odd_window1_data_in_net',
              'window_and_fft_test_v4_odd_window1_data_out' => 'window_and_fft_test_v4_odd_window1_data_out_net',
              'window_and_fft_test_v4_odd_window1_we' => 'window_and_fft_test_v4_odd_window1_we_net',
              'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_addr' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_addr_net',
              'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_in' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_in_net',
              'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_out' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_out_net',
              'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_we' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_we_net',
              'window_and_fft_test_v4_subsystem_lo_1_shared_bram_addr' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_addr_net',
              'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_in' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_in_net',
              'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_out' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_out_net',
              'window_and_fft_test_v4_subsystem_lo_1_shared_bram_we' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_we_net',
              'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_addr' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_addr_net',
              'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_in' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_in_net',
              'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_out' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_out_net',
              'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_we' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_we_net',
              'window_and_fft_test_v4_subsystem_lo_2_shared_bram_addr' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_addr_net',
              'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_in' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_in_net',
              'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_out' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_out_net',
              'window_and_fft_test_v4_subsystem_lo_2_shared_bram_we' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_we_net',
              'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_addr' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_addr_net',
              'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_in' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_in_net',
              'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_out' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_out_net',
              'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_we' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_we_net',
              'window_and_fft_test_v4_subsystem_lo_3_shared_bram_addr' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_addr_net',
              'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_in' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_in_net',
              'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_out' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_out_net',
              'window_and_fft_test_v4_subsystem_lo_3_shared_bram_we' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_we_net',
              'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_addr' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_addr_net',
              'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_in' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_in_net',
              'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_out' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_out_net',
              'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_we' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_we_net',
              'window_and_fft_test_v4_subsystem_lo_4_shared_bram_addr' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_addr_net',
              'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_in' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_in_net',
              'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_out' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_out_net',
              'window_and_fft_test_v4_subsystem_lo_4_shared_bram_we' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_we_net',
            },
            'entity' => {
              'attributes' => {
                'entityAlreadyNetlisted' => 1,
                'hdlKind' => 'vhdl',
                'isDesign' => 1,
                'simulinkName' => 'window_and_fft_test_v4',
              },
              'entityName' => 'window_and_fft_test_v4',
              'ports' => {
                'ce_1' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isCe' => 1,
                    'is_subsys_port' => 1,
                    'period' => 1,
                    'subsys_port_index' => 0,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'ce_2500' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isCe' => 1,
                    'is_subsys_port' => 1,
                    'period' => 2500,
                    'subsys_port_index' => 2,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'ce_50' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isCe' => 1,
                    'is_subsys_port' => 1,
                    'period' => 50,
                    'subsys_port_index' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'ce_logic_1' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isCe' => 1,
                    'is_subsys_port' => 1,
                    'period' => 1,
                    'subsys_port_index' => 0,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk_1' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isClk' => 1,
                    'is_subsys_port' => 1,
                    'period' => 1,
                    'subsys_port_index' => 0,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk_2500' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isClk' => 1,
                    'is_subsys_port' => 1,
                    'period' => 2500,
                    'subsys_port_index' => 2,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk_50' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isClk' => 1,
                    'is_subsys_port' => 1,
                    'period' => 50,
                    'subsys_port_index' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'gateway_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_gateway_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'gateway_out1' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out1',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out10' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out10.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out10',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out10_x0' => {
                  'attributes' => {
                    'bin_pt' => 7,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out10_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out10',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_8_7',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'gateway_out11' => {
                  'attributes' => {
                    'bin_pt' => 17,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out11.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 50,
                    'port_id' => 1,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out11',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_18_17',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(17 downto 0)',
                  'width' => 18,
                },
                'gateway_out11_x0' => {
                  'attributes' => {
                    'bin_pt' => 7,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out11_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out11',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_8_7',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'gateway_out12' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out12.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out12',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out12_x0' => {
                  'attributes' => {
                    'bin_pt' => 7,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out12_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out12',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_8_7',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'gateway_out13' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out13.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 65,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out13',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'gateway_out13_x0' => {
                  'attributes' => {
                    'bin_pt' => 7,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out13_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out13',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_8_7',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'gateway_out14' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out14.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out14',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out14_x0' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out14_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 25,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out14',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out15' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out15.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 26,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out15',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out16' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out16.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out16',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out16_x0' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out16_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 27,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out16',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out17' => {
                  'attributes' => {
                    'bin_pt' => 17,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out17.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 50,
                    'port_id' => 2,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out17',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_18_17',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(17 downto 0)',
                  'width' => 18,
                },
                'gateway_out17_x0' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out17_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 28,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out17',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out18' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out18.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out18',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out18_x0' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out18_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 37,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out18',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out19' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out19.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out19',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out19_x0' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out19_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 38,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out19',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out1_x0' => {
                  'attributes' => {
                    'bin_pt' => 7,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out1_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out1',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_8_7',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'gateway_out1_x1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_gateway_out1_x1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out1',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'gateway_out1_x2' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_gateway_out1_x2.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out1',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'gateway_out1_x3' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_gateway_out1_x3.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out1',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'gateway_out1_x4' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_gateway_out1_x4.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out1',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'gateway_out2' => {
                  'attributes' => {
                    'bin_pt' => 7,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out2.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out2',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_8_7',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'gateway_out20' => {
                  'attributes' => {
                    'bin_pt' => 17,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out20.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 50,
                    'port_id' => 4,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out20',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_18_17',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(17 downto 0)',
                  'width' => 18,
                },
                'gateway_out20_x0' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out20_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 39,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out20',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out21' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out21.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out21',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out21_x0' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out21_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 40,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out21',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out22' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out22.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out22',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out22_x0' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out22_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 49,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out22',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out23' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out23.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 50,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out23',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out24' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out24.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 51,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out24',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out25' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out25.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 52,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out25',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out2_x0' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_gateway_out2_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out2',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'gateway_out2_x1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_gateway_out2_x1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out2',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'gateway_out2_x2' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_gateway_out2_x2.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out2',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'gateway_out2_x3' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_gateway_out2_x3.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out2',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'gateway_out3' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out3.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out3',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out31' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out31.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out31',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out32' => {
                  'attributes' => {
                    'bin_pt' => 7,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out32.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out32',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_8_7',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'gateway_out33' => {
                  'attributes' => {
                    'bin_pt' => 7,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out33.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out33',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_8_7',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'gateway_out34' => {
                  'attributes' => {
                    'bin_pt' => 7,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out34.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out34',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_8_7',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'gateway_out35' => {
                  'attributes' => {
                    'bin_pt' => 7,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out35.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out35',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_8_7',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'gateway_out36' => {
                  'attributes' => {
                    'bin_pt' => 7,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out36.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out36',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_8_7',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'gateway_out37' => {
                  'attributes' => {
                    'bin_pt' => 7,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out37.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out37',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_8_7',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'gateway_out38' => {
                  'attributes' => {
                    'bin_pt' => 7,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out38.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out38',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_8_7',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'gateway_out39' => {
                  'attributes' => {
                    'bin_pt' => 7,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out39.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out39',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_8_7',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'gateway_out3_x0' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_gateway_out3_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out3',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'gateway_out3_x1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_gateway_out3_x1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out3',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'gateway_out3_x2' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_gateway_out3_x2.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out3',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'gateway_out3_x3' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_gateway_out3_x3.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out3',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'gateway_out4' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out4.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out4',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out4_x0' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out4_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 13,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out4',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out5' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out5.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 14,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out5',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out6' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out6.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 15,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out6',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out7' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out7.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out7',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out7_x0' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out7_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 16,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out7',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out8' => {
                  'attributes' => {
                    'bin_pt' => 17,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out8.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 50,
                    'port_id' => 3,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out8',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_18_17',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(17 downto 0)',
                  'width' => 18,
                },
                'gateway_out8_x0' => {
                  'attributes' => {
                    'bin_pt' => 7,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out8_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 54,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out8',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_8_7',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'gateway_out9' => {
                  'attributes' => {
                    'bin_pt' => 15,
                    'inputFile' => 'window_and_fft_test_v4_gateway_out9.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out9',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_16_15',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(15 downto 0)',
                  'width' => 16,
                },
                'gateway_out9_x0' => {
                  'attributes' => {
                    'bin_pt' => 7,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_gateway_out9_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out9',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_8_7',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'gateway_out_x0' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_gateway_out_x0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'gateway_out_x1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_gateway_out_x1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'gateway_out_x2' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_gateway_out_x2.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/Gateway Out',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_adc_user_data_valid' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_data_valid.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4_adc_user_data_valid',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'window_and_fft_test_v4_adc_user_datai0' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_datai0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 8,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_adc_user_datai0',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'window_and_fft_test_v4_adc_user_datai1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_datai1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 9,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_adc_user_datai1',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'window_and_fft_test_v4_adc_user_datai2' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_datai2.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 10,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_adc_user_datai2',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'window_and_fft_test_v4_adc_user_datai3' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_datai3.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 11,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_adc_user_datai3',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'window_and_fft_test_v4_adc_user_dataq0' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_dataq0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 12,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_adc_user_dataq0',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'window_and_fft_test_v4_adc_user_dataq1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_dataq1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 13,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_adc_user_dataq1',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'window_and_fft_test_v4_adc_user_dataq2' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_dataq2.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 14,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_adc_user_dataq2',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'window_and_fft_test_v4_adc_user_dataq3' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_dataq3.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 15,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_adc_user_dataq3',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'window_and_fft_test_v4_adc_user_outofrangei0' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_outofrangei0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4_adc_user_outofrangei0',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'window_and_fft_test_v4_adc_user_outofrangei1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_outofrangei1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4_adc_user_outofrangei1',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'window_and_fft_test_v4_adc_user_outofrangeq0' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_outofrangeq0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4_adc_user_outofrangeq0',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'window_and_fft_test_v4_adc_user_outofrangeq1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_outofrangeq1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4_adc_user_outofrangeq1',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'window_and_fft_test_v4_adc_user_sync0' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_sync0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 16,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_adc_user_sync0',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'window_and_fft_test_v4_adc_user_sync1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_sync1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 17,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_adc_user_sync1',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'window_and_fft_test_v4_adc_user_sync2' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_sync2.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 18,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_adc_user_sync2',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'window_and_fft_test_v4_adc_user_sync3' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_sync3.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 19,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_adc_user_sync3',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'window_and_fft_test_v4_bypass_pfb_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_bypass_pfb_window_and_fft_test_v4_bypass_pfb_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 20,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_bypass_pfb_user_data_out',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_coarse_fft_shift_mask1_window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 21,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_even_window1_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_even_window1_window_and_fft_test_v4_even_window1_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 66,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_even_window1_addr',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'window_and_fft_test_v4_even_window1_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_even_window1_window_and_fft_test_v4_even_window1_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 67,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_even_window1_data_in',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_64_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(63 downto 0)',
                  'width' => 64,
                },
                'window_and_fft_test_v4_even_window1_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_even_window1_window_and_fft_test_v4_even_window1_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4_even_window1_data_out',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_64_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(63 downto 0)',
                  'width' => 64,
                },
                'window_and_fft_test_v4_even_window1_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_even_window1_window_and_fft_test_v4_even_window1_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 68,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_even_window1_we',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'window_and_fft_test_v4_gpio_gateway' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_gpio_window_and_fft_test_v4_gpio_gateway.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4_gpio_gateway',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'window_and_fft_test_v4_mixer_cnt_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_mixer_cnt_window_and_fft_test_v4_mixer_cnt_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 22,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_mixer_cnt_user_data_out',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_odd_window1_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_odd_window1_window_and_fft_test_v4_odd_window1_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 69,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_odd_window1_addr',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'window_and_fft_test_v4_odd_window1_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_odd_window1_window_and_fft_test_v4_odd_window1_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 70,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_odd_window1_data_in',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_64_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(63 downto 0)',
                  'width' => 64,
                },
                'window_and_fft_test_v4_odd_window1_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_odd_window1_window_and_fft_test_v4_odd_window1_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4_odd_window1_data_out',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_64_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(63 downto 0)',
                  'width' => 64,
                },
                'window_and_fft_test_v4_odd_window1_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_odd_window1_window_and_fft_test_v4_odd_window1_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 71,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_odd_window1_we',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_window_and_fft_test_v4_subsystem_lo_1_shared_bram1_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 9,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_addr',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 10,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_data_in',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 1,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_data_out',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_window_and_fft_test_v4_subsystem_lo_1_shared_bram1_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 11,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_we',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'window_and_fft_test_v4_subsystem_lo_1_shared_bram_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_window_and_fft_test_v4_subsystem_lo_1_shared_bram_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 5,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_addr',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 6,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_data_in',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_data_out',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_subsystem_lo_1_shared_bram_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_window_and_fft_test_v4_subsystem_lo_1_shared_bram_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 7,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_we',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_window_and_fft_test_v4_subsystem_lo_2_shared_bram1_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 21,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_addr',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 22,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_data_in',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 3,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_data_out',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_window_and_fft_test_v4_subsystem_lo_2_shared_bram1_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 23,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_we',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'window_and_fft_test_v4_subsystem_lo_2_shared_bram_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_window_and_fft_test_v4_subsystem_lo_2_shared_bram_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 17,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_addr',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 18,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_data_in',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 2,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_data_out',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_subsystem_lo_2_shared_bram_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_window_and_fft_test_v4_subsystem_lo_2_shared_bram_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 19,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_we',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_window_and_fft_test_v4_subsystem_lo_3_shared_bram1_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 33,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_addr',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 34,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_data_in',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 5,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_data_out',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_window_and_fft_test_v4_subsystem_lo_3_shared_bram1_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 35,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_we',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'window_and_fft_test_v4_subsystem_lo_3_shared_bram_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_window_and_fft_test_v4_subsystem_lo_3_shared_bram_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 29,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_addr',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 30,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_data_in',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 4,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_data_out',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_subsystem_lo_3_shared_bram_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_window_and_fft_test_v4_subsystem_lo_3_shared_bram_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 31,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_we',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_window_and_fft_test_v4_subsystem_lo_4_shared_bram1_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 45,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_addr',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 46,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_data_in',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 7,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_data_out',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_window_and_fft_test_v4_subsystem_lo_4_shared_bram1_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 47,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_we',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'window_and_fft_test_v4_subsystem_lo_4_shared_bram_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_window_and_fft_test_v4_subsystem_lo_4_shared_bram_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 41,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_addr',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 42,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_data_in',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 6,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_data_out',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'window_and_fft_test_v4_subsystem_lo_4_shared_bram_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_window_and_fft_test_v4_subsystem_lo_4_shared_bram_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 43,
                    'simulinkName' => 'window_and_fft_test_v4/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_we',
                    'source_block' => 'window_and_fft_test_v4',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'window_and_fft_test_v4',
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_cw',
    },
    'sysgen_gw_clk' => {
      'connections' => { 'clk' => '.clk', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isClk' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'sysgen_gw_clk',
        'ports' => {
          'clk' => {
            'attributes' => { 'isClk' => 1, },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'sysgen_gw_clk',
    },
    'window_and_fft_test_v4_adc_user_data_valid' => {
      'connections' => { 'window_and_fft_test_v4_adc_user_data_valid' => '.window_and_fft_test_v4_adc_user_data_valid', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_adc_user_data_valid',
        'ports' => {
          'window_and_fft_test_v4_adc_user_data_valid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_data_valid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4_adc_user_data_valid',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_adc_user_data_valid',
    },
    'window_and_fft_test_v4_adc_user_datai0' => {
      'connections' => { 'window_and_fft_test_v4_adc_user_datai0' => '.window_and_fft_test_v4_adc_user_datai0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_adc_user_datai0',
        'ports' => {
          'window_and_fft_test_v4_adc_user_datai0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_datai0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_datai0/window_and_fft_test_v4_adc_user_datai0',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_datai0',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_adc_user_datai0',
    },
    'window_and_fft_test_v4_adc_user_datai1' => {
      'connections' => { 'window_and_fft_test_v4_adc_user_datai1' => '.window_and_fft_test_v4_adc_user_datai1', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_adc_user_datai1',
        'ports' => {
          'window_and_fft_test_v4_adc_user_datai1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_datai1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_datai1/window_and_fft_test_v4_adc_user_datai1',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_datai1',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_adc_user_datai1',
    },
    'window_and_fft_test_v4_adc_user_datai2' => {
      'connections' => { 'window_and_fft_test_v4_adc_user_datai2' => '.window_and_fft_test_v4_adc_user_datai2', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_adc_user_datai2',
        'ports' => {
          'window_and_fft_test_v4_adc_user_datai2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_datai2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_datai2/window_and_fft_test_v4_adc_user_datai2',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_datai2',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_adc_user_datai2',
    },
    'window_and_fft_test_v4_adc_user_datai3' => {
      'connections' => { 'window_and_fft_test_v4_adc_user_datai3' => '.window_and_fft_test_v4_adc_user_datai3', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_adc_user_datai3',
        'ports' => {
          'window_and_fft_test_v4_adc_user_datai3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_datai3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_datai3/window_and_fft_test_v4_adc_user_datai3',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_datai3',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_adc_user_datai3',
    },
    'window_and_fft_test_v4_adc_user_dataq0' => {
      'connections' => { 'window_and_fft_test_v4_adc_user_dataq0' => '.window_and_fft_test_v4_adc_user_dataq0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_adc_user_dataq0',
        'ports' => {
          'window_and_fft_test_v4_adc_user_dataq0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_dataq0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_dataq0/window_and_fft_test_v4_adc_user_dataq0',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_dataq0',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_adc_user_dataq0',
    },
    'window_and_fft_test_v4_adc_user_dataq1' => {
      'connections' => { 'window_and_fft_test_v4_adc_user_dataq1' => '.window_and_fft_test_v4_adc_user_dataq1', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_adc_user_dataq1',
        'ports' => {
          'window_and_fft_test_v4_adc_user_dataq1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_dataq1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_dataq1/window_and_fft_test_v4_adc_user_dataq1',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_dataq1',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_adc_user_dataq1',
    },
    'window_and_fft_test_v4_adc_user_dataq2' => {
      'connections' => { 'window_and_fft_test_v4_adc_user_dataq2' => '.window_and_fft_test_v4_adc_user_dataq2', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_adc_user_dataq2',
        'ports' => {
          'window_and_fft_test_v4_adc_user_dataq2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_dataq2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_dataq2/window_and_fft_test_v4_adc_user_dataq2',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_dataq2',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_adc_user_dataq2',
    },
    'window_and_fft_test_v4_adc_user_dataq3' => {
      'connections' => { 'window_and_fft_test_v4_adc_user_dataq3' => '.window_and_fft_test_v4_adc_user_dataq3', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_adc_user_dataq3',
        'ports' => {
          'window_and_fft_test_v4_adc_user_dataq3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_dataq3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_dataq3/window_and_fft_test_v4_adc_user_dataq3',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_dataq3',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_adc_user_dataq3',
    },
    'window_and_fft_test_v4_adc_user_outofrangei0' => {
      'connections' => { 'window_and_fft_test_v4_adc_user_outofrangei0' => '.window_and_fft_test_v4_adc_user_outofrangei0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_adc_user_outofrangei0',
        'ports' => {
          'window_and_fft_test_v4_adc_user_outofrangei0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_outofrangei0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4_adc_user_outofrangei0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_adc_user_outofrangei0',
    },
    'window_and_fft_test_v4_adc_user_outofrangei1' => {
      'connections' => { 'window_and_fft_test_v4_adc_user_outofrangei1' => '.window_and_fft_test_v4_adc_user_outofrangei1', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_adc_user_outofrangei1',
        'ports' => {
          'window_and_fft_test_v4_adc_user_outofrangei1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_outofrangei1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4_adc_user_outofrangei1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_adc_user_outofrangei1',
    },
    'window_and_fft_test_v4_adc_user_outofrangeq0' => {
      'connections' => { 'window_and_fft_test_v4_adc_user_outofrangeq0' => '.window_and_fft_test_v4_adc_user_outofrangeq0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_adc_user_outofrangeq0',
        'ports' => {
          'window_and_fft_test_v4_adc_user_outofrangeq0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_outofrangeq0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4_adc_user_outofrangeq0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_adc_user_outofrangeq0',
    },
    'window_and_fft_test_v4_adc_user_outofrangeq1' => {
      'connections' => { 'window_and_fft_test_v4_adc_user_outofrangeq1' => '.window_and_fft_test_v4_adc_user_outofrangeq1', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_adc_user_outofrangeq1',
        'ports' => {
          'window_and_fft_test_v4_adc_user_outofrangeq1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_outofrangeq1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4_adc_user_outofrangeq1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_adc_user_outofrangeq1',
    },
    'window_and_fft_test_v4_adc_user_sync0' => {
      'connections' => { 'window_and_fft_test_v4_adc_user_sync0' => '.window_and_fft_test_v4_adc_user_sync0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_adc_user_sync0',
        'ports' => {
          'window_and_fft_test_v4_adc_user_sync0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_sync0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_sync0/window_and_fft_test_v4_adc_user_sync0',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_sync0',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_adc_user_sync0',
    },
    'window_and_fft_test_v4_adc_user_sync1' => {
      'connections' => { 'window_and_fft_test_v4_adc_user_sync1' => '.window_and_fft_test_v4_adc_user_sync1', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_adc_user_sync1',
        'ports' => {
          'window_and_fft_test_v4_adc_user_sync1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_sync1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_sync1/window_and_fft_test_v4_adc_user_sync1',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_sync1',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_adc_user_sync1',
    },
    'window_and_fft_test_v4_adc_user_sync2' => {
      'connections' => { 'window_and_fft_test_v4_adc_user_sync2' => '.window_and_fft_test_v4_adc_user_sync2', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_adc_user_sync2',
        'ports' => {
          'window_and_fft_test_v4_adc_user_sync2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_sync2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_sync2/window_and_fft_test_v4_adc_user_sync2',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_sync2',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_adc_user_sync2',
    },
    'window_and_fft_test_v4_adc_user_sync3' => {
      'connections' => { 'window_and_fft_test_v4_adc_user_sync3' => '.window_and_fft_test_v4_adc_user_sync3', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_adc_user_sync3',
        'ports' => {
          'window_and_fft_test_v4_adc_user_sync3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_adc_window_and_fft_test_v4_adc_user_sync3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_sync3/window_and_fft_test_v4_adc_user_sync3',
              'source_block' => 'window_and_fft_test_v4/adc/window_and_fft_test_v4_adc_user_sync3',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_adc_user_sync3',
    },
    'window_and_fft_test_v4_bypass_pfb_user_data_out' => {
      'connections' => { 'window_and_fft_test_v4_bypass_pfb_user_data_out' => '.window_and_fft_test_v4_bypass_pfb_user_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_bypass_pfb_user_data_out',
        'ports' => {
          'window_and_fft_test_v4_bypass_pfb_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_bypass_pfb_window_and_fft_test_v4_bypass_pfb_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/bypass_pfb/window_and_fft_test_v4_bypass_pfb_user_data_out/window_and_fft_test_v4_bypass_pfb_user_data_out',
              'source_block' => 'window_and_fft_test_v4/bypass_pfb/window_and_fft_test_v4_bypass_pfb_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_bypass_pfb_user_data_out',
    },
    'window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out' => {
      'connections' => { 'window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out' => '.window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out',
        'ports' => {
          'window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_coarse_fft_shift_mask1_window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/coarse_fft_shift_mask1/window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out/window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out',
              'source_block' => 'window_and_fft_test_v4/coarse_fft_shift_mask1/window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_coarse_fft_shift_mask1_user_data_out',
    },
    'window_and_fft_test_v4_even_window1_addr' => {
      'connections' => { 'window_and_fft_test_v4_even_window1_addr' => 'sysgen_dut.window_and_fft_test_v4_even_window1_addr', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_even_window1_addr',
        'ports' => {
          'window_and_fft_test_v4_even_window1_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_even_window1_window_and_fft_test_v4_even_window1_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/even_window1/window_and_fft_test_v4_even_window1_addr/window_and_fft_test_v4_even_window1_addr',
              'source_block' => 'window_and_fft_test_v4/even_window1/window_and_fft_test_v4_even_window1_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_even_window1_addr',
    },
    'window_and_fft_test_v4_even_window1_data_in' => {
      'connections' => { 'window_and_fft_test_v4_even_window1_data_in' => 'sysgen_dut.window_and_fft_test_v4_even_window1_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_even_window1_data_in',
        'ports' => {
          'window_and_fft_test_v4_even_window1_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_even_window1_window_and_fft_test_v4_even_window1_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/even_window1/window_and_fft_test_v4_even_window1_data_in/window_and_fft_test_v4_even_window1_data_in',
              'source_block' => 'window_and_fft_test_v4/even_window1/window_and_fft_test_v4_even_window1_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_even_window1_data_in',
    },
    'window_and_fft_test_v4_even_window1_data_out' => {
      'connections' => { 'window_and_fft_test_v4_even_window1_data_out' => '.window_and_fft_test_v4_even_window1_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_even_window1_data_out',
        'ports' => {
          'window_and_fft_test_v4_even_window1_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_even_window1_window_and_fft_test_v4_even_window1_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4_even_window1_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_even_window1_data_out',
    },
    'window_and_fft_test_v4_even_window1_we' => {
      'connections' => { 'window_and_fft_test_v4_even_window1_we' => 'sysgen_dut.window_and_fft_test_v4_even_window1_we', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_even_window1_we',
        'ports' => {
          'window_and_fft_test_v4_even_window1_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_even_window1_window_and_fft_test_v4_even_window1_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/even_window1/window_and_fft_test_v4_even_window1_we/window_and_fft_test_v4_even_window1_we',
              'source_block' => 'window_and_fft_test_v4/even_window1/window_and_fft_test_v4_even_window1_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_even_window1_we',
    },
    'window_and_fft_test_v4_gpio_gateway' => {
      'connections' => { 'window_and_fft_test_v4_gpio_gateway' => '.window_and_fft_test_v4_gpio_gateway', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_gpio_gateway',
        'ports' => {
          'window_and_fft_test_v4_gpio_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_gpio_window_and_fft_test_v4_gpio_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4_gpio_gateway',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_gpio_gateway',
    },
    'window_and_fft_test_v4_mixer_cnt_user_data_out' => {
      'connections' => { 'window_and_fft_test_v4_mixer_cnt_user_data_out' => '.window_and_fft_test_v4_mixer_cnt_user_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_mixer_cnt_user_data_out',
        'ports' => {
          'window_and_fft_test_v4_mixer_cnt_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_mixer_cnt_window_and_fft_test_v4_mixer_cnt_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/mixer_cnt/window_and_fft_test_v4_mixer_cnt_user_data_out/window_and_fft_test_v4_mixer_cnt_user_data_out',
              'source_block' => 'window_and_fft_test_v4/mixer_cnt/window_and_fft_test_v4_mixer_cnt_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_mixer_cnt_user_data_out',
    },
    'window_and_fft_test_v4_odd_window1_addr' => {
      'connections' => { 'window_and_fft_test_v4_odd_window1_addr' => 'sysgen_dut.window_and_fft_test_v4_odd_window1_addr', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_odd_window1_addr',
        'ports' => {
          'window_and_fft_test_v4_odd_window1_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_odd_window1_window_and_fft_test_v4_odd_window1_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/odd_window1/window_and_fft_test_v4_odd_window1_addr/window_and_fft_test_v4_odd_window1_addr',
              'source_block' => 'window_and_fft_test_v4/odd_window1/window_and_fft_test_v4_odd_window1_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_odd_window1_addr',
    },
    'window_and_fft_test_v4_odd_window1_data_in' => {
      'connections' => { 'window_and_fft_test_v4_odd_window1_data_in' => 'sysgen_dut.window_and_fft_test_v4_odd_window1_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_odd_window1_data_in',
        'ports' => {
          'window_and_fft_test_v4_odd_window1_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_odd_window1_window_and_fft_test_v4_odd_window1_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/odd_window1/window_and_fft_test_v4_odd_window1_data_in/window_and_fft_test_v4_odd_window1_data_in',
              'source_block' => 'window_and_fft_test_v4/odd_window1/window_and_fft_test_v4_odd_window1_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_odd_window1_data_in',
    },
    'window_and_fft_test_v4_odd_window1_data_out' => {
      'connections' => { 'window_and_fft_test_v4_odd_window1_data_out' => '.window_and_fft_test_v4_odd_window1_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_odd_window1_data_out',
        'ports' => {
          'window_and_fft_test_v4_odd_window1_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_odd_window1_window_and_fft_test_v4_odd_window1_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4_odd_window1_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_odd_window1_data_out',
    },
    'window_and_fft_test_v4_odd_window1_we' => {
      'connections' => { 'window_and_fft_test_v4_odd_window1_we' => 'sysgen_dut.window_and_fft_test_v4_odd_window1_we', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_odd_window1_we',
        'ports' => {
          'window_and_fft_test_v4_odd_window1_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_odd_window1_window_and_fft_test_v4_odd_window1_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/odd_window1/window_and_fft_test_v4_odd_window1_we/window_and_fft_test_v4_odd_window1_we',
              'source_block' => 'window_and_fft_test_v4/odd_window1/window_and_fft_test_v4_odd_window1_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_odd_window1_we',
    },
    'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_addr' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_addr' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_1_shared_bram1_addr', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_addr',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_window_and_fft_test_v4_subsystem_lo_1_shared_bram1_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_addr/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_addr',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_addr',
    },
    'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_in' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_in' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_in',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_data_in/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_data_in',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_in',
    },
    'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_out' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_out' => '.window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_out',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_data_out/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_data_out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_data_out',
    },
    'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_we' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_we' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_1_shared_bram1_we', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_we',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_window_and_fft_test_v4_subsystem_lo_1_shared_bram1_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_we/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_we',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM1_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram1_we',
    },
    'window_and_fft_test_v4_subsystem_lo_1_shared_bram_addr' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_addr' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_1_shared_bram_addr', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_addr',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_window_and_fft_test_v4_subsystem_lo_1_shared_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_addr/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_addr',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_addr',
    },
    'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_in' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_in' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_in',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_data_in/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_data_in',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_in',
    },
    'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_out' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_out' => '.window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_out',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_data_out/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_data_out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_data_out',
    },
    'window_and_fft_test_v4_subsystem_lo_1_shared_bram_we' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_we' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_1_shared_bram_we', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_we',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_1_shared_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_window_and_fft_test_v4_subsystem_lo_1_shared_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_we/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_we',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_1/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_1_Shared_BRAM_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_1_shared_bram_we',
    },
    'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_addr' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_addr' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_2_shared_bram1_addr', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_addr',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_window_and_fft_test_v4_subsystem_lo_2_shared_bram1_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_addr/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_addr',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_addr',
    },
    'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_in' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_in' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_in',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_data_in/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_data_in',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_in',
    },
    'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_out' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_out' => '.window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_out',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_data_out/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_data_out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_data_out',
    },
    'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_we' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_we' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_2_shared_bram1_we', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_we',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_window_and_fft_test_v4_subsystem_lo_2_shared_bram1_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_we/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_we',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM1_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram1_we',
    },
    'window_and_fft_test_v4_subsystem_lo_2_shared_bram_addr' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_addr' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_2_shared_bram_addr', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_addr',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_window_and_fft_test_v4_subsystem_lo_2_shared_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_addr/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_addr',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_addr',
    },
    'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_in' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_in' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_in',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_data_in/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_data_in',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_in',
    },
    'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_out' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_out' => '.window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_out',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_data_out/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_data_out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_data_out',
    },
    'window_and_fft_test_v4_subsystem_lo_2_shared_bram_we' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_we' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_2_shared_bram_we', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_we',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_2_shared_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_window_and_fft_test_v4_subsystem_lo_2_shared_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_we/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_we',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_2/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_2_Shared_BRAM_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_2_shared_bram_we',
    },
    'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_addr' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_addr' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_3_shared_bram1_addr', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_addr',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_window_and_fft_test_v4_subsystem_lo_3_shared_bram1_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_addr/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_addr',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_addr',
    },
    'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_in' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_in' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_in',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_data_in/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_data_in',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_in',
    },
    'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_out' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_out' => '.window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_out',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_data_out/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_data_out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_data_out',
    },
    'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_we' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_we' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_3_shared_bram1_we', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_we',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_window_and_fft_test_v4_subsystem_lo_3_shared_bram1_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_we/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_we',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM1_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram1_we',
    },
    'window_and_fft_test_v4_subsystem_lo_3_shared_bram_addr' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_addr' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_3_shared_bram_addr', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_addr',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_window_and_fft_test_v4_subsystem_lo_3_shared_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_addr/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_addr',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_addr',
    },
    'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_in' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_in' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_in',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_data_in/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_data_in',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_in',
    },
    'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_out' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_out' => '.window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_out',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_data_out/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_data_out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_data_out',
    },
    'window_and_fft_test_v4_subsystem_lo_3_shared_bram_we' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_we' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_3_shared_bram_we', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_we',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_3_shared_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_window_and_fft_test_v4_subsystem_lo_3_shared_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_we/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_we',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_3/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_3_Shared_BRAM_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_3_shared_bram_we',
    },
    'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_addr' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_addr' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_4_shared_bram1_addr', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_addr',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_window_and_fft_test_v4_subsystem_lo_4_shared_bram1_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_addr/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_addr',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_addr',
    },
    'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_in' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_in' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_in',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_data_in/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_data_in',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_in',
    },
    'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_out' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_out' => '.window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_out',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_data_out/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_data_out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_data_out',
    },
    'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_we' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_we' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_4_shared_bram1_we', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_we',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_window_and_fft_test_v4_subsystem_lo_4_shared_bram1_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_we/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_we',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM1/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM1_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram1_we',
    },
    'window_and_fft_test_v4_subsystem_lo_4_shared_bram_addr' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_addr' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_4_shared_bram_addr', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_addr',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_window_and_fft_test_v4_subsystem_lo_4_shared_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_addr/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_addr',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_addr',
    },
    'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_in' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_in' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_in',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_data_in/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_data_in',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_in',
    },
    'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_out' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_out' => '.window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_out',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_data_out/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_data_out',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_data_out',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_data_out',
    },
    'window_and_fft_test_v4_subsystem_lo_4_shared_bram_we' => {
      'connections' => { 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_we' => 'sysgen_dut.window_and_fft_test_v4_subsystem_lo_4_shared_bram_we', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_we',
        'ports' => {
          'window_and_fft_test_v4_subsystem_lo_4_shared_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_window_and_fft_test_v4_subsystem_lo_4_shared_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_we/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_we',
              'source_block' => 'window_and_fft_test_v4/Subsystem/lo_4/Shared_BRAM/window_and_fft_test_v4_Subsystem_lo_4_Shared_BRAM_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'window_and_fft_test_v4_subsystem_lo_4_shared_bram_we',
    },
  },
}
