<root><simulation><result_generated_time />2023-05-12 16:54:48<layer><layer_spec />{'B': 1, 'K': 160, 'C': 576, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4515840<total_data_size_element />{'W': 92160, 'I': 28224, 'O': 7840}<total_data_reuse />{'W': 49, 'I': 160.0, 'O': 576}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />22/26</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />336</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [960, 1, 1], 'I': [192, 1, 1], 'O': [5, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 6), ('K', 5)], [('C', 32)]], [], []]<I />[[[('K', 5)], []], [[('C', 6)], [('C', 32)]], [], []]<O />[[[('C', 6)], [('C', 32)]], [[('K', 5)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('K', 2), ('K', 2), ('OY', 7), ('K', 2)], [('K', 4), ('C', 3)], []]<I />[[('OX', 7), ('K', 2), ('K', 2), ('OY', 7), ('K', 2), ('K', 4)], [('C', 3)], []]<O />[[('OX', 7)], [('K', 2), ('K', 2), ('OY', 7), ('K', 2), ('K', 4), ('C', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [5.0, 32.0, 1.0, 1.0], 'O': [192.0, 1, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 737280, 737280], 'I': [392, 225792, 225792], 'O': [56, 62720, 62720], 'O_partial': [56, 62720, 0], 'O_final': [0, 0, 62720]}<actual_mem_utilization_individual />{'W': [0.12, 0.02, 0.0], 'I': [0.77, 0.01, 0.0], 'O': [0.11, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.03, 0.0], 'I': [0.77, 0.03, 0.0], 'O': [0.11, 0.03, 0.0]}<effective_mem_size_bit />{'W': [32, 184320, 737280], 'I': [392, 75264, 225792], 'O': [8, 62720, 62720], 'O_partial': [8, 62720, 0], 'O_final': [0, 0, 62720]}<total_unit_count />{'W': [960, 960, 1, 1], 'I': [960, 192, 1, 1], 'O': [960, 5, 1, 1]}<unique_unit_count />{'W': [960, 960, 1, 1], 'I': [192, 192, 1, 1], 'O': [5, 5, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [5.0, 1.0, 1.0, 1.0], 'O': [192.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[645120, 92160], [92160, 92160], [92160, 0]]<I />[[903168, 28224], [28224, 28224], [28224, 0]]<O />[[(15680, 23520), (23520, 15680)], [(15680, 23520), (7840, 0)], [(0, 7840), (0, 0)]]<O_partial />[[(15680, 23520), (23520, 15680)], [(15680, 23520), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (7840, 0)], [(0, 7840), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[80640, 11520], [1440, 1440], [360, 0]]<I />[[112896, 3528], [441, 441], [110, 0]]<O />[[(1960, 2940), (2940, 1960)], [(245, 368), (122, 0)], [(0, 31), (0, 0)]]<O_partial />[([1960, 2940], [2940, 1960]), ([245, 368], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [122, 0]), ([0, 31], [0, 0])]</mem_access_count_word><mac_count><active />4515840<idle />301056</mac_count></basic_info><energy><total_energy />9887865.7<mem_energy_breakdown><W />[31.3, 285.4, 479.5]<I />[39.2, 87.4, 146.8]<O />[3.4, 72.8, 40.8]</mem_energy_breakdown><MAC_energy><active_MAC />9871626.2<idle_MAC />15052.8<total />9886679.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6577<utilization_without_data_loading />0.9375<utilization_spatial />0.9375<utilization_temporal_with_data_loading />0.7016<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />6705<latency_cycle_without_data_loading />4704<ideal_computing_cycle />4704<data_loading><load_cycle_total />2001<load_cycle_individual />{'W': [120, 1440, 0], 'I': [147, 441, 0]}<load_cycle_combined />{'W': 1440, 'I': 441}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-4703], [-4301, -2992], [-4704, -4704]], 'I': [[-4703], [-380, -98], [-4704, -4704]], 'O': [[-4704], [-4032, -4032], [-4582, -4673]]}<mem_stall_cycle_shared />{'W': [[-4703], [-4301, 0], [0, 0]], 'I': [[-4703], [-380, 0], [0, 0]], 'O': [[-4704], [-4032, -4032], [-4582, -4673]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 737280, 737280], 'I': [392, 225792, 225792], 'O': [56, 62720, 62720], 'O_partial': [56, 62720, 0], 'O_final': [0, 0, 62720]}<data_size_each_level_total />{'W': [61440, 737280, 737280], 'I': [75264, 225792, 225792], 'O': [280, 62720, 62720]}<loop_cycles_each_level />{'W': [392, 4704, 4704], 'I': [1568, 4704, 4704], 'O': [7, 4704, 4704]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [8, 1, 1], 'O': [1, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [156.7, 156.7], [156.7, 156.7]], 'I': [[8.0, 0.2], [48.0, 48.0], [48.0, 48.0]], 'O': [[8.0, 8.0], [40.0, 13.3], [13.3, 13.3]]}<req_inst_mem_bw />{'W': [[8.0, 0.2], [156.7, 156.7], [156.7, 156.7]], 'I': [[8.0, 2.0], [384.0, 48.0], [48.0, 48.0]], 'O': [[8.0, 8.0], [40.0, 40.0], [40.0, 13.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [156.7, 156.7], [156.7, 0]], 'I': [[8.0, 2.0], [384.0, 48.0], [48.0, 0]], 'O': [[8.0, 8.0], [40.0, 13.3], [13.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [594.1, 244.7], [204.7, 13.3]], 'I': [[8.0, 2.0], [594.1, 244.7], [204.7, 13.3]], 'O': [[8.0, 8.0], [594.1, 244.7], [204.7, 13.3]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 4704], [392, 392, 12], [4704, 4704, 1]], 'I': [[1, 1, 4704], [196, 1568, 3], [4704, 4704, 1]], 'O': [[1, 1, 4704], [7, 7, 672], [4704, 4704, 1]]}<trans_time_real />{'W': [[0, 1, 4704], [[1, 392, 12], [120, 392, 12]], [[1440, 4704, 1], [360, 4704, 1]]], 'I': [[0, 1, 4704], [[6, 1568, 3], [147, 1568, 3]], [[441, 4704, 1], [110, 4704, 1]]], 'O': [[0, 1, 4704], [[1, 7, 672], [1, 7, 672]], [[122, 4704, 1], [31, 4704, 1]]]}<single_stall_cycle />{'W': [[-1], [-391, -272], [-3264, -4344]], 'I': [[-1], [-190, -49], [-4263, -4594]], 'O': [[-1], [-6, -6], [-4582, -4673]]}<single_stall_count />{'W': [4703, 11, 0], 'I': [4703, 2, 0], 'O': [4704, 672, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [1320, 0], 'I': [294, 0], 'O': [672, 122]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [122, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-2418, -4704], [-4032, -4582]], 1: [[-4704, -4704], [-4582, -4704]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>