#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000001305febaed0 .scope module, "fpu_random_tester" "fpu_random_tester" 2 3;
 .timescale -9 -12;
P_000001305fdf3640 .param/l "NUM_TESTS_PER_OP" 0 2 5, +C4<00000000000000000000000001100100>;
P_000001305fdf3678 .param/l "SEED" 0 2 6, +C4<00000000000000000000000000101010>;
v000001305ff294a0_0 .var "a", 31 0;
v000001305ff2b8e0_0 .var/i "add_errors", 31 0;
v000001305ff2aa80_0 .var "b", 31 0;
v000001305ff2ab20_0 .var/i "div_errors", 31 0;
v000001305ff2b980_0 .net "error", 0 0, v000001305ff29ea0_0;  1 drivers
v000001305ff29720_0 .var/i "i", 31 0;
v000001305ff2a440_0 .var/i "mult_errors", 31 0;
v000001305ff29c20_0 .var "op", 1 0;
v000001305ff2a9e0_0 .net "overflow", 0 0, v000001305ff299a0_0;  1 drivers
v000001305ff2a620_0 .net "result", 31 0, v000001305ff2a8a0_0;  1 drivers
v000001305ff2a4e0_0 .var/i "sub_errors", 31 0;
v000001305ff2a580_0 .var/i "total_tests", 31 0;
v000001305ff2a760_0 .net "underflow", 0 0, v000001305ff29d60_0;  1 drivers
S_000001305febbc10 .scope function.real, "ieee754_to_real" "ieee754_to_real" 2 28, 2 28 0, S_000001305febaed0;
 .timescale -9 -12;
v000001305feb9fa0_0 .var "exponent", 7 0;
v000001305feb8b00_0 .var/real "fraction", 0 0;
v000001305feba040_0 .var/i "i", 31 0;
; Variable ieee754_to_real is REAL return value of scope S_000001305febbc10
v000001305feba180_0 .var "in", 31 0;
v000001305feba5e0_0 .var "mantissa", 22 0;
v000001305feb8ba0_0 .var "sign", 0 0;
TD_fpu_random_tester.ieee754_to_real ;
    %load/vec4 v000001305feba180_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000001305feb8ba0_0, 0, 1;
    %load/vec4 v000001305feba180_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000001305feb9fa0_0, 0, 8;
    %load/vec4 v000001305feba180_0;
    %parti/s 23, 0, 2;
    %store/vec4 v000001305feba5e0_0, 0, 23;
    %pushi/real 0, 4065; load=0.00000
    %store/real v000001305feb8b00_0;
    %load/vec4 v000001305feb9fa0_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000001305feba5e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000001305feb8ba0_0;
    %flag_set/vec4 8;
    %jmp/1  T_0.4, 8;
    %pushi/real 1262177448, 4192; load=1.00000e+38
    %pushi/real 1483185, 4170; load=1.00000e+38
    %add/wr;
    %jmp/0  T_0.5, 8; End of false expr.
    %pushi/real 1262177448, 20576; load=-1.00000e+38
    %pushi/real 1483185, 20554; load=-1.00000e+38
    %add/wr;
    %blend/wr;
    %jmp  T_0.5; End of blend
T_0.4 ;
    %pushi/real 1262177448, 20576; load=-1.00000e+38
    %pushi/real 1483185, 20554; load=-1.00000e+38
    %add/wr;
T_0.5 ;
    %ret/real 0; Assign to ieee754_to_real
    %jmp T_0.3;
T_0.2 ;
    %pushi/real 1, 16383; load=NaN
    %ret/real 0; Assign to ieee754_to_real
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001305feb9fa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001305feba040_0, 0, 32;
T_0.8 ;
    %load/vec4 v000001305feba040_0;
    %cmpi/s 23, 0, 32;
    %jmp/0xz T_0.9, 5;
    %load/vec4 v000001305feba5e0_0;
    %load/vec4 v000001305feba040_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/real v000001305feb8b00_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v000001305feba040_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %cvt/rv/s;
    %div/wr;
    %add/wr;
    %store/real v000001305feb8b00_0;
T_0.10 ;
    %load/vec4 v000001305feba040_0;
    %addi 1, 0, 32;
    %store/vec4 v000001305feba040_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %load/vec4 v000001305feb8ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 4294967295, 0, 32;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %cvt/rv/s;
    %load/real v000001305feb8b00_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %mul/wr;
    %ret/real 0; Assign to ieee754_to_real
    %jmp T_0.7;
T_0.6 ;
    %pushi/real 1073741824, 4066; load=1.00000
    %store/real v000001305feb8b00_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001305feba040_0, 0, 32;
T_0.14 ;
    %load/vec4 v000001305feba040_0;
    %cmpi/s 23, 0, 32;
    %jmp/0xz T_0.15, 5;
    %load/vec4 v000001305feba5e0_0;
    %load/vec4 v000001305feba040_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %load/real v000001305feb8b00_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v000001305feba040_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %cvt/rv/s;
    %div/wr;
    %add/wr;
    %store/real v000001305feb8b00_0;
T_0.16 ;
    %load/vec4 v000001305feba040_0;
    %addi 1, 0, 32;
    %store/vec4 v000001305feba040_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
    %load/vec4 v000001305feb8ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.18, 8;
    %pushi/vec4 4294967295, 0, 32;
    %jmp/1 T_0.19, 8;
T_0.18 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_0.19, 8;
 ; End of false expr.
    %blend;
T_0.19;
    %cvt/rv/s;
    %load/real v000001305feb8b00_0;
    %mul/wr;
    %pushi/real 1073741824, 4067; load=2.00000
    %load/vec4 v000001305feb9fa0_0;
    %pad/u 32;
    %subi 127, 0, 32;
    %cvt/rv;
    %pow/wr;
    %mul/wr;
    %ret/real 0; Assign to ieee754_to_real
T_0.7 ;
T_0.1 ;
    %end;
S_000001305febbff0 .scope function.vec4.s32, "random_float" "random_float" 2 58, 2 58 0, S_000001305febaed0;
 .timescale -9 -12;
v000001305feb9780_0 .var/i "rand_val", 31 0;
; Variable random_float is vec4 return value of scope S_000001305febbff0
v000001305feb9c80_0 .var/i "sel", 31 0;
v000001305feb9f00_0 .var/i "special_chance", 31 0;
v000001305feb9140_0 .var "val", 31 0;
TD_fpu_random_tester.random_float ;
    %vpi_func 2 63 "$random" 32 {0 0 0};
    %pushi/vec4 100, 0, 32;
    %mod/s;
    %store/vec4 v000001305feb9780_0, 0, 32;
    %load/vec4 v000001305feb9780_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_1.20, 5;
    %load/vec4 v000001305feb9780_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001305feb9780_0, 0, 32;
T_1.20 ;
    %load/vec4 v000001305feb9780_0;
    %load/vec4 v000001305feb9f00_0;
    %cmp/s;
    %jmp/0xz  T_1.22, 5;
    %vpi_func 2 66 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %store/vec4 v000001305feb9c80_0, 0, 32;
    %load/vec4 v000001305feb9c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001305feb9140_0, 0, 32;
    %jmp T_1.29;
T_1.24 ;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v000001305feb9140_0, 0, 32;
    %jmp T_1.29;
T_1.25 ;
    %pushi/vec4 4286578688, 0, 32;
    %store/vec4 v000001305feb9140_0, 0, 32;
    %jmp T_1.29;
T_1.26 ;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v000001305feb9140_0, 0, 32;
    %jmp T_1.29;
T_1.27 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001305feb9140_0, 0, 32;
    %jmp T_1.29;
T_1.29 ;
    %pop/vec4 1;
    %jmp T_1.23;
T_1.22 ;
    %vpi_func 2 75 "$random" 32 {0 0 0};
    %vpi_func 2 75 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000001305feb9140_0, 0, 32;
    %load/vec4 v000001305feb9140_0;
    %parti/s 8, 23, 6;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_1.30, 4;
    %pushi/vec4 254, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001305feb9140_0, 4, 8;
T_1.30 ;
T_1.23 ;
    %load/vec4 v000001305feb9140_0;
    %ret/vec4 0, 0, 32;  Assign to random_float (store_vec4_to_lval)
    %end;
S_000001305febcdd0 .scope task, "run_tests" "run_tests" 2 129, 2 129 0, S_000001305febaed0;
 .timescale -9 -12;
v000001305feb9be0_0 .var/i "error_counter", 31 0;
v000001305feb90a0_0 .var "op_code", 1 0;
v000001305feba2c0_0 .var "op_name", 96 1;
TD_fpu_random_tester.run_tests ;
    %load/vec4 v000001305feb90a0_0;
    %store/vec4 v000001305ff29c20_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001305ff29720_0, 0, 32;
T_2.32 ;
    %load/vec4 v000001305ff29720_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_2.33, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001305feb9f00_0, 0, 32;
    %callf/vec4 TD_fpu_random_tester.random_float, S_000001305febbff0;
    %store/vec4 v000001305ff294a0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001305feb9f00_0, 0, 32;
    %callf/vec4 TD_fpu_random_tester.random_float, S_000001305febbff0;
    %store/vec4 v000001305ff2aa80_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v000001305ff294a0_0;
    %store/vec4 v000001305ff2a940_0, 0, 32;
    %load/vec4 v000001305ff2aa80_0;
    %store/vec4 v000001305ff2b340_0, 0, 32;
    %load/vec4 v000001305ff2a620_0;
    %store/vec4 v000001305ff2af80_0, 0, 32;
    %load/vec4 v000001305feb90a0_0;
    %store/vec4 v000001305ff2a3a0_0, 0, 2;
    %load/vec4 v000001305feba2c0_0;
    %store/vec4 v000001305ff2a300_0, 0, 96;
    %load/vec4 v000001305feb9be0_0;
    %store/vec4 v000001305ff29680_0, 0, 32;
    %fork TD_fpu_random_tester.verify_result, S_000001305ff28290;
    %join;
    %load/vec4 v000001305ff29680_0;
    %store/vec4 v000001305feb9be0_0, 0, 32;
    %load/vec4 v000001305ff2a580_0;
    %addi 1, 0, 32;
    %store/vec4 v000001305ff2a580_0, 0, 32;
    %load/vec4 v000001305ff29720_0;
    %addi 1, 0, 32;
    %store/vec4 v000001305ff29720_0, 0, 32;
    %jmp T_2.32;
T_2.33 ;
    %end;
S_000001305fdd6b70 .scope module, "uut" "fpu_top" 2 17, 3 3 0, S_000001305febaed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "error";
    .port_info 5 /OUTPUT 1 "underflow";
    .port_info 6 /OUTPUT 1 "overflow";
v000001305ff29fe0_0 .net "a", 31 0, v000001305ff294a0_0;  1 drivers
v000001305ff29860_0 .net "adder_err", 0 0, v000001305ff11160_0;  1 drivers
v000001305ff2b0c0_0 .net "adder_ovf", 0 0, L_000001305feb4260;  1 drivers
v000001305ff2b700_0 .net "adder_res", 31 0, v000001305ff10440_0;  1 drivers
v000001305ff2b200_0 .net "adder_udf", 0 0, L_000001305feb3e00;  1 drivers
v000001305ff2a6c0_0 .net "b", 31 0, v000001305ff2aa80_0;  1 drivers
v000001305ff2bb60_0 .net "div_err", 0 0, v000001305ff242e0_0;  1 drivers
v000001305ff29540_0 .net "div_ovf", 0 0, v000001305ff24920_0;  1 drivers
v000001305ff29f40_0 .net "div_res", 31 0, v000001305ff23c00_0;  1 drivers
v000001305ff2b160_0 .net "div_udf", 0 0, v000001305ff249c0_0;  1 drivers
v000001305ff2b2a0_0 .net "error", 0 0, v000001305ff29ea0_0;  alias, 1 drivers
v000001305ff295e0_0 .net "mult_err", 0 0, L_000001305feb31c0;  1 drivers
v000001305ff29ae0_0 .net "mult_ovf", 0 0, L_000001305feb38c0;  1 drivers
v000001305ff2bac0_0 .net "mult_res", 31 0, L_000001305feb2900;  1 drivers
v000001305ff2a080_0 .net "mult_udf", 0 0, L_000001305feb3230;  1 drivers
v000001305ff2a260_0 .net "op", 1 0, v000001305ff29c20_0;  1 drivers
v000001305ff2ada0_0 .net "overflow", 0 0, v000001305ff299a0_0;  alias, 1 drivers
v000001305ff2bc00_0 .net "result", 31 0, v000001305ff2a8a0_0;  alias, 1 drivers
v000001305ff2aee0_0 .net "underflow", 0 0, v000001305ff29d60_0;  alias, 1 drivers
L_000001305ff2fad0 .part v000001305ff29c20_0, 0, 1;
S_000001305fdd6d00 .scope module, "adder" "fpu_adder_top" 3 23, 4 22 0, S_000001305fdd6b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "substract";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "error";
    .port_info 5 /OUTPUT 1 "underflow";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 8 "aligned_exp";
    .port_info 8 /OUTPUT 24 "aligned_mantissa_a";
    .port_info 9 /OUTPUT 24 "aligned_mantissa_b";
    .port_info 10 /OUTPUT 25 "sum_result";
    .port_info 11 /OUTPUT 1 "sum_sign";
    .port_info 12 /OUTPUT 23 "normalized_mantissa";
    .port_info 13 /OUTPUT 8 "normalized_exp";
    .port_info 14 /OUTPUT 23 "rounded_mantissa";
    .port_info 15 /OUTPUT 8 "final_exp";
L_000001305feb3770 .functor BUFZ 8, v000001305ff1ad90_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001305feb37e0 .functor NOT 1, v000001305ff0ff40_0, C4<0>, C4<0>, C4<0>;
L_000001305feb2c10 .functor OR 1, v000001305ff0fcc0_0, v000001305ff10bc0_0, C4<0>, C4<0>;
L_000001305feb3bd0 .functor OR 1, L_000001305feb2c10, v000001305ff10b20_0, C4<0>, C4<0>;
L_000001305feb2f20 .functor OR 1, L_000001305feb3bd0, v000001305ff10da0_0, C4<0>, C4<0>;
L_000001305feb3e00 .functor AND 1, v000001305ff1d980_0, L_000001305ff2f710, C4<1>, C4<1>;
L_000001305feb3c40 .functor OR 1, v000001305ff0fcc0_0, v000001305ff10bc0_0, C4<0>, C4<0>;
L_000001305feb3cb0 .functor OR 1, L_000001305feb3c40, v000001305ff10b20_0, C4<0>, C4<0>;
L_000001305feb3d20 .functor OR 1, L_000001305feb3cb0, v000001305ff10da0_0, C4<0>, C4<0>;
L_000001305feb3d90 .functor AND 1, L_000001305ff2ea90, L_000001305ff2fa30, C4<1>, C4<1>;
L_000001305feb4260 .functor OR 1, v000001305ff1c760_0, L_000001305feb3d90, C4<0>, C4<0>;
L_000001305feb2cf0 .functor OR 1, v000001305ff103a0_0, v000001305ff10620_0, C4<0>, C4<0>;
L_000001305feb3380 .functor OR 1, v000001305ff0fcc0_0, v000001305ff10bc0_0, C4<0>, C4<0>;
L_000001305feb2f90 .functor OR 1, v000001305ff10b20_0, v000001305ff10da0_0, C4<0>, C4<0>;
L_000001305feb3310 .functor OR 1, L_000001305feb2f90, v000001305feba540_0, C4<0>, C4<0>;
v000001305ff1cf80_0 .net *"_ivl_13", 22 0, L_000001305ff2f670;  1 drivers
v000001305ff1d480_0 .net *"_ivl_17", 0 0, L_000001305feb2c10;  1 drivers
v000001305ff1cb20_0 .net *"_ivl_19", 0 0, L_000001305feb3bd0;  1 drivers
v000001305ff1c940_0 .net *"_ivl_21", 0 0, L_000001305feb2f20;  1 drivers
v000001305ff1ce40_0 .net *"_ivl_23", 0 0, L_000001305ff2f710;  1 drivers
L_000001305ff31b70 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001305ff1d7a0_0 .net/2u *"_ivl_26", 7 0, L_000001305ff31b70;  1 drivers
v000001305ff1da20_0 .net *"_ivl_28", 0 0, L_000001305ff2ea90;  1 drivers
v000001305ff1d8e0_0 .net *"_ivl_31", 0 0, L_000001305feb3c40;  1 drivers
v000001305ff1d520_0 .net *"_ivl_33", 0 0, L_000001305feb3cb0;  1 drivers
v000001305ff1d3e0_0 .net *"_ivl_35", 0 0, L_000001305feb3d20;  1 drivers
v000001305ff1dca0_0 .net *"_ivl_37", 0 0, L_000001305ff2fa30;  1 drivers
v000001305ff1d020_0 .net *"_ivl_39", 0 0, L_000001305feb3d90;  1 drivers
v000001305ff1e2e0_0 .net *"_ivl_4", 0 0, L_000001305feb37e0;  1 drivers
v000001305ff1c9e0_0 .net *"_ivl_46", 0 0, L_000001305feb2f90;  1 drivers
v000001305ff1dc00_0 .net "a", 31 0, v000001305ff294a0_0;  alias, 1 drivers
v000001305ff1e240_0 .net "adder_overflow", 0 0, v000001305feba9a0_0;  1 drivers
v000001305ff1dd40_0 .net "aligned_exp", 7 0, v000001305feb9e60_0;  1 drivers
v000001305ff1d5c0_0 .net "aligned_mantissa_a", 23 0, v000001305feb8ce0_0;  1 drivers
v000001305ff1c4e0_0 .net "aligned_mantissa_b", 23 0, v000001305feb9280_0;  1 drivers
v000001305ff1d840_0 .net "b", 31 0, v000001305ff2aa80_0;  alias, 1 drivers
v000001305ff1de80_0 .net "error", 0 0, v000001305ff11160_0;  alias, 1 drivers
v000001305ff1c580_0 .net "exp_a", 7 0, v000001305ff0fc20_0;  1 drivers
v000001305ff1c620_0 .net "exp_b", 7 0, v000001305ff112a0_0;  1 drivers
v000001305ff1cda0_0 .net "final_exp", 7 0, v000001305ff1dde0_0;  1 drivers
v000001305ff1c6c0_0 .net "guard", 0 0, L_000001305ff2e950;  1 drivers
v000001305ff1dac0_0 .net "is_inf_a", 0 0, v000001305ff0fcc0_0;  1 drivers
v000001305ff1db60_0 .net "is_inf_b", 0 0, v000001305ff10bc0_0;  1 drivers
v000001305ff1d660_0 .net "is_invalid_add", 0 0, v000001305feba540_0;  1 drivers
v000001305ff1d0c0_0 .net "is_invalid_align", 0 0, v000001305feb9640_0;  1 drivers
v000001305ff1df20_0 .net "is_nan_a", 0 0, v000001305ff10b20_0;  1 drivers
v000001305ff1dfc0_0 .net "is_nan_b", 0 0, v000001305ff10da0_0;  1 drivers
v000001305ff1ca80_0 .net "is_zero_a", 0 0, v000001305ff103a0_0;  1 drivers
v000001305ff1e060_0 .net "is_zero_b", 0 0, v000001305ff10620_0;  1 drivers
v000001305ff1e100_0 .net "mantissa_a", 23 0, v000001305ff10c60_0;  1 drivers
v000001305ff1e1a0_0 .net "mantissa_b", 23 0, v000001305ff104e0_0;  1 drivers
v000001305ff1cbc0_0 .net "norm_overflow", 0 0, v000001305ff1c760_0;  1 drivers
v000001305ff1cc60_0 .net "normalized_exp", 7 0, L_000001305feb3770;  1 drivers
v000001305ff1d160_0 .net "normalized_mant", 23 0, v000001305ff1d2a0_0;  1 drivers
v000001305ff20300_0 .net "normalized_mantissa", 22 0, L_000001305ff2abc0;  1 drivers
v000001305ff1f7c0_0 .net "overflow", 0 0, L_000001305feb4260;  alias, 1 drivers
v000001305ff1fe00_0 .net "pre_round_exp", 7 0, v000001305ff1ad90_0;  1 drivers
v000001305ff1e5a0_0 .net "result", 31 0, v000001305ff10440_0;  alias, 1 drivers
v000001305ff1f5e0_0 .net "round", 0 0, L_000001305ff2e9f0;  1 drivers
v000001305ff1fcc0_0 .net "rounded_mantissa", 22 0, v000001305ff1d200_0;  1 drivers
v000001305ff1eb40_0 .net "sign_a", 0 0, v000001305ff10080_0;  1 drivers
v000001305ff1fb80_0 .net "sign_b", 0 0, v000001305ff0ff40_0;  1 drivers
v000001305ff1fd60_0 .net "sticky", 0 0, L_000001305ff2f990;  1 drivers
v000001305ff1f860_0 .net "substract", 0 0, L_000001305ff2fad0;  1 drivers
v000001305ff1ee60_0 .net "sum_result", 24 0, v000001305feba900_0;  1 drivers
v000001305ff1f900_0 .net "sum_sign", 0 0, v000001305feba7c0_0;  1 drivers
v000001305ff204e0_0 .net "underflow", 0 0, L_000001305feb3e00;  alias, 1 drivers
v000001305ff1ed20_0 .net "underflow_flag", 0 0, v000001305ff1d980_0;  1 drivers
L_000001305ff2abc0 .part v000001305ff1d2a0_0, 0, 23;
L_000001305ff2ac60 .functor MUXZ 1, v000001305ff0ff40_0, L_000001305feb37e0, L_000001305ff2fad0, C4<>;
L_000001305ff2e950 .part v000001305feba900_0, 1, 1;
L_000001305ff2e9f0 .part v000001305feba900_0, 0, 1;
L_000001305ff2f670 .part v000001305feba900_0, 2, 23;
L_000001305ff2f990 .reduce/or L_000001305ff2f670;
L_000001305ff2f710 .reduce/nor L_000001305feb2f20;
L_000001305ff2ea90 .cmp/eq 8, v000001305ff1dde0_0, L_000001305ff31b70;
L_000001305ff2fa30 .reduce/nor L_000001305feb3d20;
S_000001305fdd6e90 .scope module, "adder" "mantissa_adder" 4 102, 5 3 0, S_000001305fdd6d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sign_a";
    .port_info 1 /INPUT 1 "sign_b";
    .port_info 2 /INPUT 24 "mantissa_a";
    .port_info 3 /INPUT 24 "mantissa_b";
    .port_info 4 /INPUT 8 "exponent_in";
    .port_info 5 /INPUT 1 "is_inf_a";
    .port_info 6 /INPUT 1 "is_inf_b";
    .port_info 7 /INPUT 1 "is_nan_a";
    .port_info 8 /INPUT 1 "is_nan_b";
    .port_info 9 /INPUT 1 "is_invalid_in";
    .port_info 10 /OUTPUT 25 "sum_result";
    .port_info 11 /OUTPUT 1 "result_sign";
    .port_info 12 /OUTPUT 1 "is_invalid_out";
    .port_info 13 /OUTPUT 1 "overflow_flag";
v000001305feba360_0 .net "exponent_in", 7 0, v000001305feb9e60_0;  alias, 1 drivers
v000001305feb95a0_0 .net "is_inf_a", 0 0, v000001305ff0fcc0_0;  alias, 1 drivers
v000001305feba400_0 .net "is_inf_b", 0 0, v000001305ff10bc0_0;  alias, 1 drivers
v000001305feba4a0_0 .net "is_invalid_in", 0 0, v000001305feb9640_0;  alias, 1 drivers
v000001305feba540_0 .var "is_invalid_out", 0 0;
v000001305feb9960_0 .net "is_nan_a", 0 0, v000001305ff10b20_0;  alias, 1 drivers
v000001305feb9a00_0 .net "is_nan_b", 0 0, v000001305ff10da0_0;  alias, 1 drivers
v000001305feba680_0 .net "mantissa_a", 23 0, v000001305feb8ce0_0;  alias, 1 drivers
v000001305feb96e0_0 .net "mantissa_b", 23 0, v000001305feb9280_0;  alias, 1 drivers
v000001305feb91e0_0 .var "operand_a", 24 0;
v000001305feba720_0 .var "operand_b", 24 0;
v000001305feba9a0_0 .var "overflow_flag", 0 0;
v000001305feba7c0_0 .var "result_sign", 0 0;
v000001305feb8e20_0 .net "sign_a", 0 0, v000001305ff10080_0;  alias, 1 drivers
v000001305feb9d20_0 .net "sign_b", 0 0, L_000001305ff2ac60;  1 drivers
v000001305feb8c40_0 .var "sum", 25 0;
v000001305feba900_0 .var "sum_result", 24 0;
E_000001305fe83f60/0 .event edge, v000001305feb9960_0, v000001305feb9a00_0, v000001305feba4a0_0, v000001305feb95a0_0;
E_000001305fe83f60/1 .event edge, v000001305feba400_0, v000001305feb8e20_0, v000001305feb9d20_0, v000001305feba680_0;
E_000001305fe83f60/2 .event edge, v000001305feb96e0_0, v000001305feb91e0_0, v000001305feba720_0, v000001305feb8c40_0;
E_000001305fe83f60/3 .event edge, v000001305feba360_0;
E_000001305fe83f60 .event/or E_000001305fe83f60/0, E_000001305fe83f60/1, E_000001305fe83f60/2, E_000001305fe83f60/3;
S_000001305fdbac00 .scope module, "aligner" "align_adder" 4 84, 6 5 0, S_000001305fdd6d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "exp_a";
    .port_info 1 /INPUT 8 "exp_b";
    .port_info 2 /INPUT 24 "mantissa_a";
    .port_info 3 /INPUT 24 "mantissa_b";
    .port_info 4 /INPUT 1 "is_zero_a";
    .port_info 5 /INPUT 1 "is_zero_b";
    .port_info 6 /INPUT 1 "is_inf_a";
    .port_info 7 /INPUT 1 "is_inf_b";
    .port_info 8 /INPUT 1 "is_nan_a";
    .port_info 9 /INPUT 1 "is_nan_b";
    .port_info 10 /OUTPUT 8 "final_exp";
    .port_info 11 /OUTPUT 24 "aligned_mantissa_a";
    .port_info 12 /OUTPUT 24 "aligned_mantissa_b";
    .port_info 13 /OUTPUT 1 "is_invalid";
v000001305feb8ce0_0 .var "aligned_mantissa_a", 23 0;
v000001305feb9280_0 .var "aligned_mantissa_b", 23 0;
v000001305feb8d80_0 .net "exp_a", 7 0, v000001305ff0fc20_0;  alias, 1 drivers
v000001305feb8ec0_0 .net "exp_b", 7 0, v000001305ff112a0_0;  alias, 1 drivers
v000001305feb8f60_0 .var "exp_diff", 7 0;
v000001305feb9e60_0 .var "final_exp", 7 0;
v000001305feb9500_0 .net "is_inf_a", 0 0, v000001305ff0fcc0_0;  alias, 1 drivers
v000001305feb9320_0 .net "is_inf_b", 0 0, v000001305ff10bc0_0;  alias, 1 drivers
v000001305feb9640_0 .var "is_invalid", 0 0;
v000001305feb9460_0 .net "is_nan_a", 0 0, v000001305ff10b20_0;  alias, 1 drivers
v000001305feb9820_0 .net "is_nan_b", 0 0, v000001305ff10da0_0;  alias, 1 drivers
v000001305feb98c0_0 .net "is_zero_a", 0 0, v000001305ff103a0_0;  alias, 1 drivers
v000001305feb9aa0_0 .net "is_zero_b", 0 0, v000001305ff10620_0;  alias, 1 drivers
v000001305feb9b40_0 .net "mantissa_a", 23 0, v000001305ff10c60_0;  alias, 1 drivers
v000001305feb9dc0_0 .net "mantissa_b", 23 0, v000001305ff104e0_0;  alias, 1 drivers
E_000001305fe84760/0 .event edge, v000001305feb9960_0, v000001305feb9a00_0, v000001305feb9b40_0, v000001305feb9dc0_0;
E_000001305fe84760/1 .event edge, v000001305feb95a0_0, v000001305feba400_0, v000001305feb98c0_0, v000001305feb9aa0_0;
E_000001305fe84760/2 .event edge, v000001305feb8d80_0, v000001305feb8ec0_0, v000001305feb8f60_0;
E_000001305fe84760 .event/or E_000001305fe84760/0, E_000001305fe84760/1, E_000001305fe84760/2;
S_000001305fdbae80 .scope module, "assembler" "res_asm" 4 150, 7 3 0, S_000001305fdd6d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sign";
    .port_info 1 /INPUT 8 "exponent";
    .port_info 2 /INPUT 23 "mantissa";
    .port_info 3 /INPUT 1 "is_zero";
    .port_info 4 /INPUT 1 "is_inf";
    .port_info 5 /INPUT 1 "is_nan";
    .port_info 6 /INPUT 1 "underflow";
    .port_info 7 /INPUT 1 "overflow";
    .port_info 8 /OUTPUT 32 "result";
    .port_info 9 /OUTPUT 1 "error";
v000001305ff11160_0 .var "error", 0 0;
v000001305ff0fe00_0 .net "exponent", 7 0, v000001305ff1dde0_0;  alias, 1 drivers
v000001305ff0fd60_0 .net "is_inf", 0 0, L_000001305feb3380;  1 drivers
v000001305ff10760_0 .net "is_nan", 0 0, L_000001305feb3310;  1 drivers
v000001305ff11020_0 .net "is_zero", 0 0, L_000001305feb2cf0;  1 drivers
v000001305ff0f9a0_0 .net "mantissa", 22 0, v000001305ff1d200_0;  alias, 1 drivers
v000001305ff110c0_0 .net "overflow", 0 0, L_000001305feb4260;  alias, 1 drivers
v000001305ff10440_0 .var "result", 31 0;
v000001305ff0fea0_0 .net "sign", 0 0, v000001305feba7c0_0;  alias, 1 drivers
v000001305ff109e0_0 .net "underflow", 0 0, L_000001305feb3e00;  alias, 1 drivers
E_000001305fe84be0/0 .event edge, v000001305ff10760_0, v000001305ff110c0_0, v000001305ff109e0_0, v000001305ff0fd60_0;
E_000001305fe84be0/1 .event edge, v000001305feba7c0_0, v000001305ff11020_0, v000001305ff0fe00_0, v000001305ff0f9a0_0;
E_000001305fe84be0 .event/or E_000001305fe84be0/0, E_000001305fe84be0/1;
S_000001305fdd11c0 .scope module, "decoder_a" "float_deco" 4 63, 8 3 0, S_000001305fdd6d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "num";
    .port_info 1 /OUTPUT 1 "sign";
    .port_info 2 /OUTPUT 8 "exponent";
    .port_info 3 /OUTPUT 24 "mantissa";
    .port_info 4 /OUTPUT 1 "is_zero";
    .port_info 5 /OUTPUT 1 "is_inf";
    .port_info 6 /OUTPUT 1 "is_nan";
v000001305ff0fc20_0 .var "exponent", 7 0;
v000001305ff0fcc0_0 .var "is_inf", 0 0;
v000001305ff10b20_0 .var "is_nan", 0 0;
v000001305ff103a0_0 .var "is_zero", 0 0;
v000001305ff10c60_0 .var "mantissa", 23 0;
v000001305ff11200_0 .net "num", 31 0, v000001305ff294a0_0;  alias, 1 drivers
v000001305ff10080_0 .var "sign", 0 0;
E_000001305fe84060 .event edge, v000001305ff11200_0, v000001305feb8d80_0, v000001305feb95a0_0, v000001305feb9960_0;
S_000001305fdd1350 .scope module, "decoder_b" "float_deco" 4 73, 8 3 0, S_000001305fdd6d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "num";
    .port_info 1 /OUTPUT 1 "sign";
    .port_info 2 /OUTPUT 8 "exponent";
    .port_info 3 /OUTPUT 24 "mantissa";
    .port_info 4 /OUTPUT 1 "is_zero";
    .port_info 5 /OUTPUT 1 "is_inf";
    .port_info 6 /OUTPUT 1 "is_nan";
v000001305ff112a0_0 .var "exponent", 7 0;
v000001305ff10bc0_0 .var "is_inf", 0 0;
v000001305ff10da0_0 .var "is_nan", 0 0;
v000001305ff10620_0 .var "is_zero", 0 0;
v000001305ff104e0_0 .var "mantissa", 23 0;
v000001305ff0f900_0 .net "num", 31 0, v000001305ff2aa80_0;  alias, 1 drivers
v000001305ff0ff40_0 .var "sign", 0 0;
E_000001305fe84260 .event edge, v000001305ff0f900_0, v000001305feb8ec0_0, v000001305feba400_0, v000001305feb9a00_0;
S_000001305ff19d80 .scope module, "norm" "normalizer" 4 120, 9 3 0, S_000001305fdd6d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "sum_result";
    .port_info 1 /INPUT 8 "exponent_in";
    .port_info 2 /INPUT 1 "overflow_flag";
    .port_info 3 /OUTPUT 24 "mantissa_out";
    .port_info 4 /OUTPUT 8 "exponent_out";
    .port_info 5 /OUTPUT 1 "underflow";
    .port_info 6 /OUTPUT 1 "overflow";
v000001305ff10940_0 .net *"_ivl_1", 0 0, L_000001305ff2e6d0;  1 drivers
L_000001305ff314f8 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v000001305ff0f400_0 .net/2u *"_ivl_10", 4 0, L_000001305ff314f8;  1 drivers
v000001305ff106c0_0 .net *"_ivl_100", 4 0, L_000001305ff2e630;  1 drivers
v000001305ff0fa40_0 .net *"_ivl_102", 4 0, L_000001305ff2fc10;  1 drivers
v000001305ff10d00_0 .net *"_ivl_104", 4 0, L_000001305ff2f210;  1 drivers
v000001305ff0ffe0_0 .net *"_ivl_106", 4 0, L_000001305ff2d9b0;  1 drivers
v000001305ff108a0_0 .net *"_ivl_108", 4 0, L_000001305ff2eb30;  1 drivers
v000001305ff101c0_0 .net *"_ivl_110", 4 0, L_000001305ff2d690;  1 drivers
v000001305ff0fae0_0 .net *"_ivl_112", 4 0, L_000001305ff2daf0;  1 drivers
v000001305ff10120_0 .net *"_ivl_114", 4 0, L_000001305ff2e770;  1 drivers
v000001305ff0f4a0_0 .net *"_ivl_116", 4 0, L_000001305ff2e590;  1 drivers
v000001305ff0fb80_0 .net *"_ivl_118", 4 0, L_000001305ff2ee50;  1 drivers
v000001305ff0f540_0 .net *"_ivl_120", 4 0, L_000001305ff2ebd0;  1 drivers
v000001305ff10e40_0 .net *"_ivl_122", 4 0, L_000001305ff2f850;  1 drivers
v000001305ff10580_0 .net *"_ivl_124", 4 0, L_000001305ff2e810;  1 drivers
v000001305ff0f5e0_0 .net *"_ivl_126", 4 0, L_000001305ff2d730;  1 drivers
v000001305ff10a80_0 .net *"_ivl_128", 4 0, L_000001305ff2ef90;  1 drivers
v000001305ff0f7c0_0 .net *"_ivl_13", 0 0, L_000001305ff2fb70;  1 drivers
v000001305ff10260_0 .net *"_ivl_130", 4 0, L_000001305ff2f0d0;  1 drivers
v000001305ff10300_0 .net *"_ivl_132", 4 0, L_000001305ff2e8b0;  1 drivers
v000001305ff10800_0 .net *"_ivl_134", 4 0, L_000001305ff2f3f0;  1 drivers
v000001305ff10ee0_0 .net *"_ivl_136", 4 0, L_000001305ff2e090;  1 drivers
v000001305ff10f80_0 .net *"_ivl_138", 4 0, L_000001305ff2f490;  1 drivers
L_000001305ff31540 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v000001305ff0f680_0 .net/2u *"_ivl_14", 4 0, L_000001305ff31540;  1 drivers
v000001305ff0f720_0 .net *"_ivl_140", 4 0, L_000001305ff2f030;  1 drivers
v000001305ff0f860_0 .net *"_ivl_142", 4 0, L_000001305ff2f530;  1 drivers
v000001305ff1b510_0 .net *"_ivl_17", 0 0, L_000001305ff2d550;  1 drivers
L_000001305ff31588 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v000001305ff1b1f0_0 .net/2u *"_ivl_18", 4 0, L_000001305ff31588;  1 drivers
L_000001305ff31468 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001305ff1a6b0_0 .net/2u *"_ivl_2", 4 0, L_000001305ff31468;  1 drivers
v000001305ff1a930_0 .net *"_ivl_21", 0 0, L_000001305ff2eef0;  1 drivers
L_000001305ff315d0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v000001305ff1af70_0 .net/2u *"_ivl_22", 4 0, L_000001305ff315d0;  1 drivers
v000001305ff1a610_0 .net *"_ivl_25", 0 0, L_000001305ff2f350;  1 drivers
L_000001305ff31618 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v000001305ff1c190_0 .net/2u *"_ivl_26", 4 0, L_000001305ff31618;  1 drivers
v000001305ff1b5b0_0 .net *"_ivl_29", 0 0, L_000001305ff2f170;  1 drivers
L_000001305ff31660 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v000001305ff1b6f0_0 .net/2u *"_ivl_30", 4 0, L_000001305ff31660;  1 drivers
v000001305ff1a9d0_0 .net *"_ivl_33", 0 0, L_000001305ff2f8f0;  1 drivers
L_000001305ff316a8 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v000001305ff1c230_0 .net/2u *"_ivl_34", 4 0, L_000001305ff316a8;  1 drivers
v000001305ff1b3d0_0 .net *"_ivl_37", 0 0, L_000001305ff2ec70;  1 drivers
L_000001305ff316f0 .functor BUFT 1, C4<01001>, C4<0>, C4<0>, C4<0>;
v000001305ff1b150_0 .net/2u *"_ivl_38", 4 0, L_000001305ff316f0;  1 drivers
v000001305ff1b8d0_0 .net *"_ivl_41", 0 0, L_000001305ff2e1d0;  1 drivers
L_000001305ff31738 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v000001305ff1aa70_0 .net/2u *"_ivl_42", 4 0, L_000001305ff31738;  1 drivers
v000001305ff1bdd0_0 .net *"_ivl_45", 0 0, L_000001305ff2e270;  1 drivers
L_000001305ff31780 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v000001305ff1a750_0 .net/2u *"_ivl_46", 4 0, L_000001305ff31780;  1 drivers
v000001305ff1bab0_0 .net *"_ivl_49", 0 0, L_000001305ff2f2b0;  1 drivers
v000001305ff1aed0_0 .net *"_ivl_5", 0 0, L_000001305ff2e130;  1 drivers
L_000001305ff317c8 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v000001305ff1b790_0 .net/2u *"_ivl_50", 4 0, L_000001305ff317c8;  1 drivers
v000001305ff1acf0_0 .net *"_ivl_53", 0 0, L_000001305ff2dc30;  1 drivers
L_000001305ff31810 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v000001305ff1c2d0_0 .net/2u *"_ivl_54", 4 0, L_000001305ff31810;  1 drivers
v000001305ff1b010_0 .net *"_ivl_57", 0 0, L_000001305ff2da50;  1 drivers
L_000001305ff31858 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v000001305ff1bb50_0 .net/2u *"_ivl_58", 4 0, L_000001305ff31858;  1 drivers
L_000001305ff314b0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001305ff1c050_0 .net/2u *"_ivl_6", 4 0, L_000001305ff314b0;  1 drivers
v000001305ff1bfb0_0 .net *"_ivl_61", 0 0, L_000001305ff2e310;  1 drivers
L_000001305ff318a0 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v000001305ff1b470_0 .net/2u *"_ivl_62", 4 0, L_000001305ff318a0;  1 drivers
v000001305ff1ae30_0 .net *"_ivl_65", 0 0, L_000001305ff2e3b0;  1 drivers
L_000001305ff318e8 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v000001305ff1ba10_0 .net/2u *"_ivl_66", 4 0, L_000001305ff318e8;  1 drivers
v000001305ff1bc90_0 .net *"_ivl_69", 0 0, L_000001305ff2d910;  1 drivers
L_000001305ff31930 .functor BUFT 1, C4<10001>, C4<0>, C4<0>, C4<0>;
v000001305ff1be70_0 .net/2u *"_ivl_70", 4 0, L_000001305ff31930;  1 drivers
v000001305ff1a890_0 .net *"_ivl_73", 0 0, L_000001305ff2e4f0;  1 drivers
L_000001305ff31978 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v000001305ff1bf10_0 .net/2u *"_ivl_74", 4 0, L_000001305ff31978;  1 drivers
v000001305ff1b830_0 .net *"_ivl_77", 0 0, L_000001305ff2deb0;  1 drivers
L_000001305ff319c0 .functor BUFT 1, C4<10011>, C4<0>, C4<0>, C4<0>;
v000001305ff1b0b0_0 .net/2u *"_ivl_78", 4 0, L_000001305ff319c0;  1 drivers
v000001305ff1abb0_0 .net *"_ivl_81", 0 0, L_000001305ff2ed10;  1 drivers
L_000001305ff31a08 .functor BUFT 1, C4<10100>, C4<0>, C4<0>, C4<0>;
v000001305ff1c0f0_0 .net/2u *"_ivl_82", 4 0, L_000001305ff31a08;  1 drivers
v000001305ff1b970_0 .net *"_ivl_85", 0 0, L_000001305ff2f5d0;  1 drivers
L_000001305ff31a50 .functor BUFT 1, C4<10101>, C4<0>, C4<0>, C4<0>;
v000001305ff1a7f0_0 .net/2u *"_ivl_86", 4 0, L_000001305ff31a50;  1 drivers
v000001305ff1ab10_0 .net *"_ivl_89", 0 0, L_000001305ff2e450;  1 drivers
v000001305ff1bbf0_0 .net *"_ivl_9", 0 0, L_000001305ff2dff0;  1 drivers
L_000001305ff31a98 .functor BUFT 1, C4<10110>, C4<0>, C4<0>, C4<0>;
v000001305ff1bd30_0 .net/2u *"_ivl_90", 4 0, L_000001305ff31a98;  1 drivers
v000001305ff1a430_0 .net *"_ivl_93", 0 0, L_000001305ff2edb0;  1 drivers
L_000001305ff31ae0 .functor BUFT 1, C4<10111>, C4<0>, C4<0>, C4<0>;
v000001305ff1a4d0_0 .net/2u *"_ivl_94", 4 0, L_000001305ff31ae0;  1 drivers
L_000001305ff31b28 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v000001305ff1b330_0 .net/2u *"_ivl_96", 4 0, L_000001305ff31b28;  1 drivers
v000001305ff1a570_0 .net *"_ivl_98", 4 0, L_000001305ff2f7b0;  1 drivers
v000001305ff1b290_0 .var "exp_tmp", 7 0;
v000001305ff1ac50_0 .net "exponent_in", 7 0, v000001305feb9e60_0;  alias, 1 drivers
v000001305ff1ad90_0 .var "exponent_out", 7 0;
v000001305ff1b650_0 .net "leading_zeros", 4 0, L_000001305ff2df50;  1 drivers
v000001305ff1d2a0_0 .var "mantissa_out", 23 0;
v000001305ff1c760_0 .var "overflow", 0 0;
v000001305ff1cd00_0 .net "overflow_flag", 0 0, v000001305feba9a0_0;  alias, 1 drivers
v000001305ff1d700_0 .net "sum_result", 24 0, v000001305feba900_0;  alias, 1 drivers
v000001305ff1d980_0 .var "underflow", 0 0;
E_000001305fe83f20/0 .event edge, v000001305feba900_0, v000001305feba9a0_0, v000001305feba360_0, v000001305ff1b290_0;
E_000001305fe83f20/1 .event edge, v000001305ff1b650_0;
E_000001305fe83f20 .event/or E_000001305fe83f20/0, E_000001305fe83f20/1;
L_000001305ff2e6d0 .part v000001305feba900_0, 23, 1;
L_000001305ff2e130 .part v000001305feba900_0, 22, 1;
L_000001305ff2dff0 .part v000001305feba900_0, 21, 1;
L_000001305ff2fb70 .part v000001305feba900_0, 20, 1;
L_000001305ff2d550 .part v000001305feba900_0, 19, 1;
L_000001305ff2eef0 .part v000001305feba900_0, 18, 1;
L_000001305ff2f350 .part v000001305feba900_0, 17, 1;
L_000001305ff2f170 .part v000001305feba900_0, 16, 1;
L_000001305ff2f8f0 .part v000001305feba900_0, 15, 1;
L_000001305ff2ec70 .part v000001305feba900_0, 14, 1;
L_000001305ff2e1d0 .part v000001305feba900_0, 13, 1;
L_000001305ff2e270 .part v000001305feba900_0, 12, 1;
L_000001305ff2f2b0 .part v000001305feba900_0, 11, 1;
L_000001305ff2dc30 .part v000001305feba900_0, 10, 1;
L_000001305ff2da50 .part v000001305feba900_0, 9, 1;
L_000001305ff2e310 .part v000001305feba900_0, 8, 1;
L_000001305ff2e3b0 .part v000001305feba900_0, 7, 1;
L_000001305ff2d910 .part v000001305feba900_0, 6, 1;
L_000001305ff2e4f0 .part v000001305feba900_0, 5, 1;
L_000001305ff2deb0 .part v000001305feba900_0, 4, 1;
L_000001305ff2ed10 .part v000001305feba900_0, 3, 1;
L_000001305ff2f5d0 .part v000001305feba900_0, 2, 1;
L_000001305ff2e450 .part v000001305feba900_0, 1, 1;
L_000001305ff2edb0 .part v000001305feba900_0, 0, 1;
L_000001305ff2f7b0 .functor MUXZ 5, L_000001305ff31b28, L_000001305ff31ae0, L_000001305ff2edb0, C4<>;
L_000001305ff2e630 .functor MUXZ 5, L_000001305ff2f7b0, L_000001305ff31a98, L_000001305ff2e450, C4<>;
L_000001305ff2fc10 .functor MUXZ 5, L_000001305ff2e630, L_000001305ff31a50, L_000001305ff2f5d0, C4<>;
L_000001305ff2f210 .functor MUXZ 5, L_000001305ff2fc10, L_000001305ff31a08, L_000001305ff2ed10, C4<>;
L_000001305ff2d9b0 .functor MUXZ 5, L_000001305ff2f210, L_000001305ff319c0, L_000001305ff2deb0, C4<>;
L_000001305ff2eb30 .functor MUXZ 5, L_000001305ff2d9b0, L_000001305ff31978, L_000001305ff2e4f0, C4<>;
L_000001305ff2d690 .functor MUXZ 5, L_000001305ff2eb30, L_000001305ff31930, L_000001305ff2d910, C4<>;
L_000001305ff2daf0 .functor MUXZ 5, L_000001305ff2d690, L_000001305ff318e8, L_000001305ff2e3b0, C4<>;
L_000001305ff2e770 .functor MUXZ 5, L_000001305ff2daf0, L_000001305ff318a0, L_000001305ff2e310, C4<>;
L_000001305ff2e590 .functor MUXZ 5, L_000001305ff2e770, L_000001305ff31858, L_000001305ff2da50, C4<>;
L_000001305ff2ee50 .functor MUXZ 5, L_000001305ff2e590, L_000001305ff31810, L_000001305ff2dc30, C4<>;
L_000001305ff2ebd0 .functor MUXZ 5, L_000001305ff2ee50, L_000001305ff317c8, L_000001305ff2f2b0, C4<>;
L_000001305ff2f850 .functor MUXZ 5, L_000001305ff2ebd0, L_000001305ff31780, L_000001305ff2e270, C4<>;
L_000001305ff2e810 .functor MUXZ 5, L_000001305ff2f850, L_000001305ff31738, L_000001305ff2e1d0, C4<>;
L_000001305ff2d730 .functor MUXZ 5, L_000001305ff2e810, L_000001305ff316f0, L_000001305ff2ec70, C4<>;
L_000001305ff2ef90 .functor MUXZ 5, L_000001305ff2d730, L_000001305ff316a8, L_000001305ff2f8f0, C4<>;
L_000001305ff2f0d0 .functor MUXZ 5, L_000001305ff2ef90, L_000001305ff31660, L_000001305ff2f170, C4<>;
L_000001305ff2e8b0 .functor MUXZ 5, L_000001305ff2f0d0, L_000001305ff31618, L_000001305ff2f350, C4<>;
L_000001305ff2f3f0 .functor MUXZ 5, L_000001305ff2e8b0, L_000001305ff315d0, L_000001305ff2eef0, C4<>;
L_000001305ff2e090 .functor MUXZ 5, L_000001305ff2f3f0, L_000001305ff31588, L_000001305ff2d550, C4<>;
L_000001305ff2f490 .functor MUXZ 5, L_000001305ff2e090, L_000001305ff31540, L_000001305ff2fb70, C4<>;
L_000001305ff2f030 .functor MUXZ 5, L_000001305ff2f490, L_000001305ff314f8, L_000001305ff2dff0, C4<>;
L_000001305ff2f530 .functor MUXZ 5, L_000001305ff2f030, L_000001305ff314b0, L_000001305ff2e130, C4<>;
L_000001305ff2df50 .functor MUXZ 5, L_000001305ff2f530, L_000001305ff31468, L_000001305ff2e6d0, C4<>;
S_000001305ff19420 .scope module, "rounder" "rounder" 4 136, 10 3 0, S_000001305fdd6d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "mantissa_in";
    .port_info 1 /INPUT 1 "guard";
    .port_info 2 /INPUT 1 "round";
    .port_info 3 /INPUT 1 "sticky";
    .port_info 4 /INPUT 8 "exponent_in";
    .port_info 5 /OUTPUT 23 "rounded_mantissa";
    .port_info 6 /OUTPUT 8 "exponent_out";
v000001305ff1c800_0 .net "exponent_in", 7 0, v000001305ff1ad90_0;  alias, 1 drivers
v000001305ff1dde0_0 .var "exponent_out", 7 0;
v000001305ff1d340_0 .net "guard", 0 0, L_000001305ff2e950;  alias, 1 drivers
v000001305ff1c8a0_0 .net "mantissa_in", 23 0, v000001305ff1d2a0_0;  alias, 1 drivers
v000001305ff1c440_0 .net "round", 0 0, L_000001305ff2e9f0;  alias, 1 drivers
v000001305ff1d200_0 .var "rounded_mantissa", 22 0;
v000001305ff1cee0_0 .net "sticky", 0 0, L_000001305ff2f990;  alias, 1 drivers
E_000001305fe83da0/0 .event edge, v000001305ff1d340_0, v000001305ff1c440_0, v000001305ff1cee0_0, v000001305ff1d2a0_0;
E_000001305fe83da0/1 .event edge, v000001305ff1ad90_0, v000001305ff0fe00_0;
E_000001305fe83da0 .event/or E_000001305fe83da0/0, E_000001305fe83da0/1;
S_000001305ff19a60 .scope module, "divider" "float_divider" 3 44, 11 1 0, S_000001305fdd6b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
    .port_info 3 /OUTPUT 1 "error";
    .port_info 4 /OUTPUT 1 "overflow";
    .port_info 5 /OUTPUT 1 "underflow";
v000001305ff222e0_0 .net/s *"_ivl_0", 31 0, L_000001305ff30ed0;  1 drivers
L_000001305ff32158 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v000001305ff21200_0 .net/2s *"_ivl_2", 31 0, L_000001305ff32158;  1 drivers
v000001305ff21520_0 .net/s *"_ivl_6", 31 0, L_000001305ff30750;  1 drivers
L_000001305ff321a0 .functor BUFT 1, C4<11111111111111111111111110000001>, C4<0>, C4<0>, C4<0>;
v000001305ff21660_0 .net/2s *"_ivl_8", 31 0, L_000001305ff321a0;  1 drivers
v000001305ff21700_0 .net "a", 31 0, v000001305ff294a0_0;  alias, 1 drivers
v000001305ff24c40_0 .net "a_denormal", 0 0, L_000001305feb3690;  1 drivers
v000001305ff23b60_0 .net "a_inf", 0 0, L_000001305feb34d0;  1 drivers
v000001305ff24d80_0 .net "a_nan", 0 0, L_000001305feb35b0;  1 drivers
v000001305ff24880_0 .net "a_zero", 0 0, L_000001305feb3540;  1 drivers
v000001305ff24600_0 .net "b", 31 0, v000001305ff2aa80_0;  alias, 1 drivers
v000001305ff247e0_0 .net "b_denormal", 0 0, L_000001305feb4570;  1 drivers
v000001305ff25500_0 .net "b_inf", 0 0, L_000001305feb2ba0;  1 drivers
v000001305ff23d40_0 .net "b_nan", 0 0, L_000001305feb3620;  1 drivers
v000001305ff25320_0 .net "b_zero", 0 0, L_000001305feb2970;  1 drivers
v000001305ff242e0_0 .var "error", 0 0;
v000001305ff237a0_0 .net/s "exp_diff", 9 0, v000001305ff21f20_0;  1 drivers
v000001305ff25140_0 .net "exp_overflow", 0 0, L_000001305ff2ffd0;  1 drivers
v000001305ff24240_0 .net "exp_underflow", 0 0, L_000001305ff30890;  1 drivers
v000001305ff251e0_0 .net "is_special_case", 0 0, v000001305ff20d00_0;  1 drivers
v000001305ff25aa0_0 .net "norm_a_mant", 23 0, v000001305ff21c00_0;  1 drivers
v000001305ff241a0_0 .net "norm_b_mant", 23 0, v000001305ff22060_0;  1 drivers
v000001305ff23e80_0 .net "normalized_result", 31 0, v000001305ff21fc0_0;  1 drivers
v000001305ff24920_0 .var "overflow", 0 0;
v000001305ff25280_0 .net "quotient_mant", 23 0, v000001305ff21b60_0;  1 drivers
v000001305ff23f20_0 .net "res_sign", 0 0, L_000001305feb45e0;  1 drivers
v000001305ff23c00_0 .var "result", 31 0;
v000001305ff24a60_0 .net "special_result", 31 0, v000001305ff20da0_0;  1 drivers
v000001305ff249c0_0 .var "underflow", 0 0;
E_000001305fe85560/0 .event edge, v000001305ff1e460_0, v000001305ff1eaa0_0, v000001305ff20a80_0, v000001305ff1f400_0;
E_000001305fe85560/1 .event edge, v000001305ff20800_0, v000001305ff1f2c0_0, v000001305ff25140_0, v000001305ff21fc0_0;
E_000001305fe85560/2 .event edge, v000001305ff242e0_0, v000001305ff24240_0, v000001305ff20d00_0, v000001305ff20da0_0;
E_000001305fe85560 .event/or E_000001305fe85560/0, E_000001305fe85560/1, E_000001305fe85560/2;
L_000001305ff30ed0 .extend/s 32, v000001305ff21f20_0;
L_000001305ff2ffd0 .cmp/ge.s 32, L_000001305ff30ed0, L_000001305ff32158;
L_000001305ff30750 .extend/s 32, v000001305ff21f20_0;
L_000001305ff30890 .cmp/ge.s 32, L_000001305ff321a0, L_000001305ff30750;
L_000001305ff8ddb0 .part v000001305ff294a0_0, 23, 8;
L_000001305ff8e3f0 .part v000001305ff2aa80_0, 23, 8;
L_000001305ff8dbd0 .part v000001305ff294a0_0, 0, 23;
L_000001305ff8efd0 .part v000001305ff2aa80_0, 0, 23;
S_000001305ff1a0a0 .scope module, "detector" "special_cases_detector_div" 11 23, 12 1 0, S_000001305ff19a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "a_zero";
    .port_info 3 /OUTPUT 1 "b_zero";
    .port_info 4 /OUTPUT 1 "a_inf";
    .port_info 5 /OUTPUT 1 "b_inf";
    .port_info 6 /OUTPUT 1 "a_nan";
    .port_info 7 /OUTPUT 1 "b_nan";
    .port_info 8 /OUTPUT 1 "a_denormal";
    .port_info 9 /OUTPUT 1 "b_denormal";
    .port_info 10 /OUTPUT 1 "res_sign";
L_000001305feb3540 .functor AND 1, L_000001305ff31150, L_000001305ff311f0, C4<1>, C4<1>;
L_000001305feb2970 .functor AND 1, L_000001305ff31290, L_000001305ff2fd50, C4<1>, C4<1>;
L_000001305feb34d0 .functor AND 1, L_000001305ff2fdf0, L_000001305ff8f070, C4<1>, C4<1>;
L_000001305feb2ba0 .functor AND 1, L_000001305ff8e7b0, L_000001305ff8d8b0, C4<1>, C4<1>;
L_000001305feb35b0 .functor AND 1, L_000001305ff8fbb0, L_000001305ff8f4d0, C4<1>, C4<1>;
L_000001305feb3620 .functor AND 1, L_000001305ff8fb10, L_000001305ff8e2b0, C4<1>, C4<1>;
L_000001305feb3690 .functor AND 1, L_000001305ff8ea30, L_000001305ff8f110, C4<1>, C4<1>;
L_000001305feb4570 .functor AND 1, L_000001305ff8dd10, L_000001305ff8e170, C4<1>, C4<1>;
L_000001305feb45e0 .functor XOR 1, L_000001305ff30930, L_000001305ff309d0, C4<0>, C4<0>;
L_000001305ff321e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001305ff1ebe0_0 .net/2u *"_ivl_12", 7 0, L_000001305ff321e8;  1 drivers
v000001305ff1f180_0 .net *"_ivl_14", 0 0, L_000001305ff31150;  1 drivers
L_000001305ff32230 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001305ff1f220_0 .net/2u *"_ivl_16", 22 0, L_000001305ff32230;  1 drivers
v000001305ff20120_0 .net *"_ivl_18", 0 0, L_000001305ff311f0;  1 drivers
L_000001305ff32278 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001305ff1fea0_0 .net/2u *"_ivl_22", 7 0, L_000001305ff32278;  1 drivers
v000001305ff20580_0 .net *"_ivl_24", 0 0, L_000001305ff31290;  1 drivers
L_000001305ff322c0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001305ff1e780_0 .net/2u *"_ivl_26", 22 0, L_000001305ff322c0;  1 drivers
v000001305ff1e960_0 .net *"_ivl_28", 0 0, L_000001305ff2fd50;  1 drivers
L_000001305ff32308 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001305ff1f9a0_0 .net/2u *"_ivl_32", 7 0, L_000001305ff32308;  1 drivers
v000001305ff1efa0_0 .net *"_ivl_34", 0 0, L_000001305ff2fdf0;  1 drivers
L_000001305ff32350 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001305ff1ef00_0 .net/2u *"_ivl_36", 22 0, L_000001305ff32350;  1 drivers
v000001305ff1ff40_0 .net *"_ivl_38", 0 0, L_000001305ff8f070;  1 drivers
L_000001305ff32398 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001305ff20940_0 .net/2u *"_ivl_42", 7 0, L_000001305ff32398;  1 drivers
v000001305ff1ffe0_0 .net *"_ivl_44", 0 0, L_000001305ff8e7b0;  1 drivers
L_000001305ff323e0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001305ff1fa40_0 .net/2u *"_ivl_46", 22 0, L_000001305ff323e0;  1 drivers
v000001305ff1e8c0_0 .net *"_ivl_48", 0 0, L_000001305ff8d8b0;  1 drivers
L_000001305ff32428 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001305ff1f720_0 .net/2u *"_ivl_52", 7 0, L_000001305ff32428;  1 drivers
v000001305ff20440_0 .net *"_ivl_54", 0 0, L_000001305ff8fbb0;  1 drivers
L_000001305ff32470 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001305ff20bc0_0 .net/2u *"_ivl_56", 22 0, L_000001305ff32470;  1 drivers
v000001305ff20260_0 .net *"_ivl_58", 0 0, L_000001305ff8f4d0;  1 drivers
L_000001305ff324b8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001305ff1e500_0 .net/2u *"_ivl_62", 7 0, L_000001305ff324b8;  1 drivers
v000001305ff1f0e0_0 .net *"_ivl_64", 0 0, L_000001305ff8fb10;  1 drivers
L_000001305ff32500 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001305ff1f680_0 .net/2u *"_ivl_66", 22 0, L_000001305ff32500;  1 drivers
v000001305ff1e820_0 .net *"_ivl_68", 0 0, L_000001305ff8e2b0;  1 drivers
L_000001305ff32548 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001305ff1ec80_0 .net/2u *"_ivl_72", 7 0, L_000001305ff32548;  1 drivers
v000001305ff20620_0 .net *"_ivl_74", 0 0, L_000001305ff8ea30;  1 drivers
L_000001305ff32590 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001305ff20b20_0 .net/2u *"_ivl_76", 22 0, L_000001305ff32590;  1 drivers
v000001305ff20080_0 .net *"_ivl_78", 0 0, L_000001305ff8f110;  1 drivers
L_000001305ff325d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001305ff1fae0_0 .net/2u *"_ivl_82", 7 0, L_000001305ff325d8;  1 drivers
v000001305ff1fc20_0 .net *"_ivl_84", 0 0, L_000001305ff8dd10;  1 drivers
L_000001305ff32620 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001305ff201c0_0 .net/2u *"_ivl_86", 22 0, L_000001305ff32620;  1 drivers
v000001305ff203a0_0 .net *"_ivl_88", 0 0, L_000001305ff8e170;  1 drivers
v000001305ff1f040_0 .net "a", 31 0, v000001305ff294a0_0;  alias, 1 drivers
v000001305ff206c0_0 .net "a_denormal", 0 0, L_000001305feb3690;  alias, 1 drivers
v000001305ff20760_0 .net "a_exp", 7 0, L_000001305ff31010;  1 drivers
v000001305ff20800_0 .net "a_inf", 0 0, L_000001305feb34d0;  alias, 1 drivers
v000001305ff208a0_0 .net "a_mant", 22 0, L_000001305ff30cf0;  1 drivers
v000001305ff1e460_0 .net "a_nan", 0 0, L_000001305feb35b0;  alias, 1 drivers
v000001305ff209e0_0 .net "a_sign", 0 0, L_000001305ff30930;  1 drivers
v000001305ff20a80_0 .net "a_zero", 0 0, L_000001305feb3540;  alias, 1 drivers
v000001305ff1e640_0 .net "b", 31 0, v000001305ff2aa80_0;  alias, 1 drivers
v000001305ff1e6e0_0 .net "b_denormal", 0 0, L_000001305feb4570;  alias, 1 drivers
v000001305ff1ea00_0 .net "b_exp", 7 0, L_000001305ff30c50;  1 drivers
v000001305ff1f2c0_0 .net "b_inf", 0 0, L_000001305feb2ba0;  alias, 1 drivers
v000001305ff1edc0_0 .net "b_mant", 22 0, L_000001305ff310b0;  1 drivers
v000001305ff1eaa0_0 .net "b_nan", 0 0, L_000001305feb3620;  alias, 1 drivers
v000001305ff1f360_0 .net "b_sign", 0 0, L_000001305ff309d0;  1 drivers
v000001305ff1f400_0 .net "b_zero", 0 0, L_000001305feb2970;  alias, 1 drivers
v000001305ff1f4a0_0 .net "res_sign", 0 0, L_000001305feb45e0;  alias, 1 drivers
L_000001305ff30930 .part v000001305ff294a0_0, 31, 1;
L_000001305ff309d0 .part v000001305ff2aa80_0, 31, 1;
L_000001305ff31010 .part v000001305ff294a0_0, 23, 8;
L_000001305ff30c50 .part v000001305ff2aa80_0, 23, 8;
L_000001305ff30cf0 .part v000001305ff294a0_0, 0, 23;
L_000001305ff310b0 .part v000001305ff2aa80_0, 0, 23;
L_000001305ff31150 .cmp/eq 8, L_000001305ff31010, L_000001305ff321e8;
L_000001305ff311f0 .cmp/eq 23, L_000001305ff30cf0, L_000001305ff32230;
L_000001305ff31290 .cmp/eq 8, L_000001305ff31010, L_000001305ff32278;
L_000001305ff2fd50 .cmp/eq 23, L_000001305ff310b0, L_000001305ff322c0;
L_000001305ff2fdf0 .cmp/eq 8, L_000001305ff31010, L_000001305ff32308;
L_000001305ff8f070 .cmp/eq 23, L_000001305ff30cf0, L_000001305ff32350;
L_000001305ff8e7b0 .cmp/eq 8, L_000001305ff30c50, L_000001305ff32398;
L_000001305ff8d8b0 .cmp/eq 23, L_000001305ff310b0, L_000001305ff323e0;
L_000001305ff8fbb0 .cmp/eq 8, L_000001305ff31010, L_000001305ff32428;
L_000001305ff8f4d0 .cmp/ne 23, L_000001305ff30cf0, L_000001305ff32470;
L_000001305ff8fb10 .cmp/eq 8, L_000001305ff30c50, L_000001305ff324b8;
L_000001305ff8e2b0 .cmp/ne 23, L_000001305ff310b0, L_000001305ff32500;
L_000001305ff8ea30 .cmp/eq 8, L_000001305ff31010, L_000001305ff32548;
L_000001305ff8f110 .cmp/ne 23, L_000001305ff30cf0, L_000001305ff32590;
L_000001305ff8dd10 .cmp/eq 8, L_000001305ff30c50, L_000001305ff325d8;
L_000001305ff8e170 .cmp/ne 23, L_000001305ff310b0, L_000001305ff32620;
S_000001305ff195b0 .scope module, "divider" "mantissa_divider" 11 61, 13 1 0, S_000001305ff19a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "norm_a_mant";
    .port_info 1 /INPUT 24 "norm_b_mant";
    .port_info 2 /OUTPUT 24 "quotient_mant";
v000001305ff1f540_0 .var "divisor", 47 0;
v000001305ff21840_0 .var/i "i", 31 0;
v000001305ff20f80_0 .net "norm_a_mant", 23 0, v000001305ff21c00_0;  alias, 1 drivers
v000001305ff20c60_0 .net "norm_b_mant", 23 0, v000001305ff22060_0;  alias, 1 drivers
v000001305ff21b60_0 .var "quotient_mant", 23 0;
v000001305ff212a0_0 .var "remainder", 47 0;
E_000001305fe85b60/0 .event edge, v000001305ff20f80_0, v000001305ff20c60_0, v000001305ff212a0_0, v000001305ff1f540_0;
E_000001305fe85b60/1 .event edge, v000001305ff21b60_0;
E_000001305fe85b60 .event/or E_000001305fe85b60/0, E_000001305fe85b60/1;
S_000001305ff1a230 .scope module, "handler" "special_cases_handler_div" 11 37, 14 1 0, S_000001305ff19a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_nan";
    .port_info 1 /INPUT 1 "b_nan";
    .port_info 2 /INPUT 1 "a_zero";
    .port_info 3 /INPUT 1 "b_zero";
    .port_info 4 /INPUT 1 "a_inf";
    .port_info 5 /INPUT 1 "b_inf";
    .port_info 6 /INPUT 1 "res_sign";
    .port_info 7 /OUTPUT 32 "special_result";
    .port_info 8 /OUTPUT 1 "is_special_case";
v000001305ff217a0_0 .net "a_inf", 0 0, L_000001305feb34d0;  alias, 1 drivers
v000001305ff22240_0 .net "a_nan", 0 0, L_000001305feb35b0;  alias, 1 drivers
v000001305ff218e0_0 .net "a_zero", 0 0, L_000001305feb3540;  alias, 1 drivers
v000001305ff21160_0 .net "b_inf", 0 0, L_000001305feb2ba0;  alias, 1 drivers
v000001305ff21980_0 .net "b_nan", 0 0, L_000001305feb3620;  alias, 1 drivers
v000001305ff21340_0 .net "b_zero", 0 0, L_000001305feb2970;  alias, 1 drivers
v000001305ff20d00_0 .var "is_special_case", 0 0;
v000001305ff21de0_0 .net "res_sign", 0 0, L_000001305feb45e0;  alias, 1 drivers
v000001305ff20da0_0 .var "special_result", 31 0;
E_000001305fe84de0/0 .event edge, v000001305ff1f4a0_0, v000001305ff1e460_0, v000001305ff1eaa0_0, v000001305ff20a80_0;
E_000001305fe84de0/1 .event edge, v000001305ff1f400_0, v000001305ff20800_0, v000001305ff1f2c0_0;
E_000001305fe84de0 .event/or E_000001305fe84de0/0, E_000001305fe84de0/1;
S_000001305ff19740 .scope module, "normalizer" "normalization_unit_div" 11 49, 15 1 0, S_000001305ff19a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a_exp";
    .port_info 1 /INPUT 8 "b_exp";
    .port_info 2 /INPUT 23 "a_mant";
    .port_info 3 /INPUT 23 "b_mant";
    .port_info 4 /INPUT 1 "a_denormal";
    .port_info 5 /INPUT 1 "b_denormal";
    .port_info 6 /OUTPUT 24 "norm_a_mant";
    .port_info 7 /OUTPUT 24 "norm_b_mant";
    .port_info 8 /OUTPUT 10 "exp_diff";
v000001305ff21a20_0 .net "a_denormal", 0 0, L_000001305feb3690;  alias, 1 drivers
v000001305ff20e40_0 .net "a_exp", 7 0, L_000001305ff8ddb0;  1 drivers
v000001305ff21ca0_0 .net "a_mant", 22 0, L_000001305ff8dbd0;  1 drivers
v000001305ff21ac0_0 .net "b_denormal", 0 0, L_000001305feb4570;  alias, 1 drivers
v000001305ff21d40_0 .net "b_exp", 7 0, L_000001305ff8e3f0;  1 drivers
v000001305ff20ee0_0 .net "b_mant", 22 0, L_000001305ff8efd0;  1 drivers
v000001305ff21f20_0 .var/s "exp_diff", 9 0;
v000001305ff21c00_0 .var "norm_a_mant", 23 0;
v000001305ff22060_0 .var "norm_b_mant", 23 0;
E_000001305fe85160/0 .event edge, v000001305ff206c0_0, v000001305ff21ca0_0, v000001305ff1e6e0_0, v000001305ff20ee0_0;
E_000001305fe85160/1 .event edge, v000001305ff20e40_0, v000001305ff21d40_0;
E_000001305fe85160 .event/or E_000001305fe85160/0, E_000001305fe85160/1;
S_000001305ff198d0 .scope module, "result_norm" "result_normalizer_div" 11 67, 16 1 0, S_000001305ff19a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "exp_diff_in";
    .port_info 1 /INPUT 24 "quotient_mant_in";
    .port_info 2 /INPUT 1 "res_sign";
    .port_info 3 /OUTPUT 32 "normalized_result";
v000001305ff213e0_0 .var/s "exp_diff", 9 0;
v000001305ff21020_0 .net/s "exp_diff_in", 9 0, v000001305ff21f20_0;  alias, 1 drivers
v000001305ff21fc0_0 .var "normalized_result", 31 0;
v000001305ff21480_0 .var "quotient_mant", 23 0;
v000001305ff210c0_0 .net "quotient_mant_in", 23 0, v000001305ff21b60_0;  alias, 1 drivers
v000001305ff22100_0 .net "res_sign", 0 0, L_000001305feb45e0;  alias, 1 drivers
v000001305ff221a0_0 .var/i "shift_amount", 31 0;
E_000001305fe86220/0 .event edge, v000001305ff21b60_0, v000001305ff21f20_0, v000001305ff213e0_0, v000001305ff1f4a0_0;
E_000001305fe86220/1 .event edge, v000001305ff221a0_0, v000001305ff21480_0;
E_000001305fe86220 .event/or E_000001305fe86220/0, E_000001305fe86220/1;
S_000001305ff19bf0 .scope module, "multiplier" "float_multiplier" 3 34, 17 3 0, S_000001305fdd6b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
    .port_info 3 /OUTPUT 1 "error";
    .port_info 4 /OUTPUT 1 "overflow";
    .port_info 5 /OUTPUT 1 "underflow";
L_000001305feb2900 .functor BUFZ 32, v000001305ff2c2e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001305feb31c0 .functor BUFZ 1, v000001305ff2cba0_0, C4<0>, C4<0>, C4<0>;
L_000001305feb38c0 .functor BUFZ 1, v000001305ff2c880_0, C4<0>, C4<0>, C4<0>;
L_000001305feb3230 .functor BUFZ 1, v000001305ff29e00_0, C4<0>, C4<0>, C4<0>;
v000001305ff2c380_0 .net *"_ivl_0", 31 0, L_000001305ff2d4b0;  1 drivers
L_000001305ff31c48 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001305ff2cd80_0 .net *"_ivl_11", 21 0, L_000001305ff31c48;  1 drivers
L_000001305ff31c90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001305ff2c100_0 .net/2u *"_ivl_12", 31 0, L_000001305ff31c90;  1 drivers
L_000001305ff31bb8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001305ff2bfc0_0 .net *"_ivl_3", 21 0, L_000001305ff31bb8;  1 drivers
L_000001305ff31c00 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v000001305ff2c4c0_0 .net/2u *"_ivl_4", 31 0, L_000001305ff31c00;  1 drivers
v000001305ff2ce20_0 .net *"_ivl_8", 31 0, L_000001305ff2d7d0;  1 drivers
v000001305ff2cec0_0 .net "a", 31 0, v000001305ff294a0_0;  alias, 1 drivers
v000001305ff2d1e0_0 .net "a_denormal", 0 0, L_000001305feb4340;  1 drivers
v000001305ff2bca0_0 .net "a_inf", 0 0, L_000001305feb4180;  1 drivers
v000001305ff2c1a0_0 .net "a_nan", 0 0, L_000001305feb42d0;  1 drivers
v000001305ff2d000_0 .net "a_zero", 0 0, L_000001305feb3e70;  1 drivers
v000001305ff2cf60_0 .net "b", 31 0, v000001305ff2aa80_0;  alias, 1 drivers
v000001305ff2c240_0 .net "b_denormal", 0 0, L_000001305feb2890;  1 drivers
v000001305ff2c560_0 .net "b_inf", 0 0, L_000001305feb3460;  1 drivers
v000001305ff2c060_0 .net "b_nan", 0 0, L_000001305feb2dd0;  1 drivers
v000001305ff2cb00_0 .net "b_zero", 0 0, L_000001305feb40a0;  1 drivers
v000001305ff2d280_0 .net "error", 0 0, L_000001305feb31c0;  alias, 1 drivers
v000001305ff2cba0_0 .var "error_reg", 0 0;
v000001305ff2c920_0 .net "exp_overflow", 0 0, L_000001305ff2d870;  1 drivers
v000001305ff2d0a0_0 .net "exp_sum", 9 0, v000001305ff25c80_0;  1 drivers
v000001305ff2c7e0_0 .net "exp_underflow", 0 0, L_000001305ff2db90;  1 drivers
v000001305ff2cc40_0 .net "is_special_case", 0 0, v000001305ff25dc0_0;  1 drivers
v000001305ff2c6a0_0 .net "norm_a_mant", 23 0, v000001305ff25e60_0;  1 drivers
v000001305ff2c740_0 .net "norm_b_mant", 23 0, v000001305ff26860_0;  1 drivers
v000001305ff2d320_0 .net "normalized_result", 31 0, v000001305ff26360_0;  1 drivers
v000001305ff2bd40_0 .net "overflow", 0 0, L_000001305feb38c0;  alias, 1 drivers
v000001305ff2c880_0 .var "overflow_reg", 0 0;
v000001305ff2bde0_0 .net "product_mant", 47 0, v000001305ff26cc0_0;  1 drivers
v000001305ff2c600_0 .net "product_msb", 0 0, v000001305ff265e0_0;  1 drivers
v000001305ff2be80_0 .net "res_sign", 0 0, L_000001305feb3000;  1 drivers
v000001305ff2bf20_0 .net "result", 31 0, L_000001305feb2900;  alias, 1 drivers
v000001305ff2c2e0_0 .var "result_reg", 31 0;
v000001305ff2c9c0_0 .net "special_result", 31 0, v000001305ff26f40_0;  1 drivers
v000001305ff2ca60_0 .net "underflow", 0 0, L_000001305feb3230;  alias, 1 drivers
v000001305ff29e00_0 .var "underflow_reg", 0 0;
E_000001305fe86720/0 .event edge, v000001305ff24560_0, v000001305ff26720_0, v000001305ff235c0_0, v000001305ff26900_0;
E_000001305fe86720/1 .event edge, v000001305ff23700_0, v000001305ff271c0_0, v000001305ff2c920_0, v000001305ff26360_0;
E_000001305fe86720/2 .event edge, v000001305ff2cba0_0, v000001305ff2c7e0_0, v000001305ff25dc0_0, v000001305ff26f40_0;
E_000001305fe86720 .event/or E_000001305fe86720/0, E_000001305fe86720/1, E_000001305fe86720/2;
L_000001305ff2d4b0 .concat [ 10 22 0 0], v000001305ff25c80_0, L_000001305ff31bb8;
L_000001305ff2d870 .cmp/ge 32, L_000001305ff2d4b0, L_000001305ff31c00;
L_000001305ff2d7d0 .concat [ 10 22 0 0], v000001305ff25c80_0, L_000001305ff31c48;
L_000001305ff2db90 .cmp/ge 32, L_000001305ff31c90, L_000001305ff2d7d0;
L_000001305ff30e30 .part v000001305ff294a0_0, 23, 8;
L_000001305ff304d0 .part v000001305ff2aa80_0, 23, 8;
L_000001305ff30b10 .part v000001305ff294a0_0, 0, 23;
L_000001305ff30610 .part v000001305ff2aa80_0, 0, 23;
S_000001305ff19f10 .scope module, "detector" "special_cases_detector" 17 35, 18 1 0, S_000001305ff19bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "a_zero";
    .port_info 3 /OUTPUT 1 "b_zero";
    .port_info 4 /OUTPUT 1 "a_inf";
    .port_info 5 /OUTPUT 1 "b_inf";
    .port_info 6 /OUTPUT 1 "a_nan";
    .port_info 7 /OUTPUT 1 "b_nan";
    .port_info 8 /OUTPUT 1 "a_denormal";
    .port_info 9 /OUTPUT 1 "b_denormal";
    .port_info 10 /OUTPUT 1 "res_sign";
L_000001305feb3e70 .functor AND 1, L_000001305ff30f70, L_000001305ff30a70, C4<1>, C4<1>;
L_000001305feb40a0 .functor AND 1, L_000001305ff301b0, L_000001305ff30110, C4<1>, C4<1>;
L_000001305feb4180 .functor AND 1, L_000001305ff2ff30, L_000001305ff2fcb0, C4<1>, C4<1>;
L_000001305feb3460 .functor AND 1, L_000001305ff30570, L_000001305ff30d90, C4<1>, C4<1>;
L_000001305feb42d0 .functor AND 1, L_000001305ff306b0, L_000001305ff30bb0, C4<1>, C4<1>;
L_000001305feb2dd0 .functor AND 1, L_000001305ff2fe90, L_000001305ff30250, C4<1>, C4<1>;
L_000001305feb4340 .functor AND 1, L_000001305ff302f0, L_000001305ff30390, C4<1>, C4<1>;
L_000001305feb2890 .functor AND 1, L_000001305ff307f0, L_000001305ff30430, C4<1>, C4<1>;
L_000001305feb3000 .functor XOR 1, L_000001305ff2d5f0, L_000001305ff2dcd0, C4<0>, C4<0>;
L_000001305ff31cd8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001305ff23de0_0 .net/2u *"_ivl_12", 7 0, L_000001305ff31cd8;  1 drivers
v000001305ff23980_0 .net *"_ivl_14", 0 0, L_000001305ff30f70;  1 drivers
L_000001305ff31d20 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001305ff23fc0_0 .net/2u *"_ivl_16", 22 0, L_000001305ff31d20;  1 drivers
v000001305ff24e20_0 .net *"_ivl_18", 0 0, L_000001305ff30a70;  1 drivers
L_000001305ff31d68 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001305ff24b00_0 .net/2u *"_ivl_22", 7 0, L_000001305ff31d68;  1 drivers
v000001305ff23ca0_0 .net *"_ivl_24", 0 0, L_000001305ff301b0;  1 drivers
L_000001305ff31db0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001305ff25a00_0 .net/2u *"_ivl_26", 22 0, L_000001305ff31db0;  1 drivers
v000001305ff244c0_0 .net *"_ivl_28", 0 0, L_000001305ff30110;  1 drivers
L_000001305ff31df8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001305ff23840_0 .net/2u *"_ivl_32", 7 0, L_000001305ff31df8;  1 drivers
v000001305ff255a0_0 .net *"_ivl_34", 0 0, L_000001305ff2ff30;  1 drivers
L_000001305ff31e40 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001305ff253c0_0 .net/2u *"_ivl_36", 22 0, L_000001305ff31e40;  1 drivers
v000001305ff24740_0 .net *"_ivl_38", 0 0, L_000001305ff2fcb0;  1 drivers
L_000001305ff31e88 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001305ff25460_0 .net/2u *"_ivl_42", 7 0, L_000001305ff31e88;  1 drivers
v000001305ff24060_0 .net *"_ivl_44", 0 0, L_000001305ff30570;  1 drivers
L_000001305ff31ed0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001305ff25b40_0 .net/2u *"_ivl_46", 22 0, L_000001305ff31ed0;  1 drivers
v000001305ff238e0_0 .net *"_ivl_48", 0 0, L_000001305ff30d90;  1 drivers
L_000001305ff31f18 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001305ff24ba0_0 .net/2u *"_ivl_52", 7 0, L_000001305ff31f18;  1 drivers
v000001305ff24100_0 .net *"_ivl_54", 0 0, L_000001305ff306b0;  1 drivers
L_000001305ff31f60 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001305ff246a0_0 .net/2u *"_ivl_56", 22 0, L_000001305ff31f60;  1 drivers
v000001305ff23a20_0 .net *"_ivl_58", 0 0, L_000001305ff30bb0;  1 drivers
L_000001305ff31fa8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001305ff24380_0 .net/2u *"_ivl_62", 7 0, L_000001305ff31fa8;  1 drivers
v000001305ff25640_0 .net *"_ivl_64", 0 0, L_000001305ff2fe90;  1 drivers
L_000001305ff31ff0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001305ff25be0_0 .net/2u *"_ivl_66", 22 0, L_000001305ff31ff0;  1 drivers
v000001305ff24ec0_0 .net *"_ivl_68", 0 0, L_000001305ff30250;  1 drivers
L_000001305ff32038 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001305ff24ce0_0 .net/2u *"_ivl_72", 7 0, L_000001305ff32038;  1 drivers
v000001305ff24f60_0 .net *"_ivl_74", 0 0, L_000001305ff302f0;  1 drivers
L_000001305ff32080 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001305ff25000_0 .net/2u *"_ivl_76", 22 0, L_000001305ff32080;  1 drivers
v000001305ff250a0_0 .net *"_ivl_78", 0 0, L_000001305ff30390;  1 drivers
L_000001305ff320c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001305ff24420_0 .net/2u *"_ivl_82", 7 0, L_000001305ff320c8;  1 drivers
v000001305ff256e0_0 .net *"_ivl_84", 0 0, L_000001305ff307f0;  1 drivers
L_000001305ff32110 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001305ff25780_0 .net/2u *"_ivl_86", 22 0, L_000001305ff32110;  1 drivers
v000001305ff25820_0 .net *"_ivl_88", 0 0, L_000001305ff30430;  1 drivers
v000001305ff258c0_0 .net "a", 31 0, v000001305ff294a0_0;  alias, 1 drivers
v000001305ff23480_0 .net "a_denormal", 0 0, L_000001305feb4340;  alias, 1 drivers
v000001305ff25960_0 .net "a_exp", 7 0, L_000001305ff2dd70;  1 drivers
v000001305ff235c0_0 .net "a_inf", 0 0, L_000001305feb4180;  alias, 1 drivers
v000001305ff23520_0 .net "a_mant", 22 0, L_000001305ff31330;  1 drivers
v000001305ff24560_0 .net "a_nan", 0 0, L_000001305feb42d0;  alias, 1 drivers
v000001305ff23660_0 .net "a_sign", 0 0, L_000001305ff2d5f0;  1 drivers
v000001305ff23700_0 .net "a_zero", 0 0, L_000001305feb3e70;  alias, 1 drivers
v000001305ff23ac0_0 .net "b", 31 0, v000001305ff2aa80_0;  alias, 1 drivers
v000001305ff26c20_0 .net "b_denormal", 0 0, L_000001305feb2890;  alias, 1 drivers
v000001305ff26d60_0 .net "b_exp", 7 0, L_000001305ff2de10;  1 drivers
v000001305ff271c0_0 .net "b_inf", 0 0, L_000001305feb3460;  alias, 1 drivers
v000001305ff26ea0_0 .net "b_mant", 22 0, L_000001305ff30070;  1 drivers
v000001305ff26720_0 .net "b_nan", 0 0, L_000001305feb2dd0;  alias, 1 drivers
v000001305ff26040_0 .net "b_sign", 0 0, L_000001305ff2dcd0;  1 drivers
v000001305ff26900_0 .net "b_zero", 0 0, L_000001305feb40a0;  alias, 1 drivers
v000001305ff269a0_0 .net "res_sign", 0 0, L_000001305feb3000;  alias, 1 drivers
L_000001305ff2d5f0 .part v000001305ff294a0_0, 31, 1;
L_000001305ff2dcd0 .part v000001305ff2aa80_0, 31, 1;
L_000001305ff2dd70 .part v000001305ff294a0_0, 23, 8;
L_000001305ff2de10 .part v000001305ff2aa80_0, 23, 8;
L_000001305ff31330 .part v000001305ff294a0_0, 0, 23;
L_000001305ff30070 .part v000001305ff2aa80_0, 0, 23;
L_000001305ff30f70 .cmp/eq 8, L_000001305ff2dd70, L_000001305ff31cd8;
L_000001305ff30a70 .cmp/eq 23, L_000001305ff31330, L_000001305ff31d20;
L_000001305ff301b0 .cmp/eq 8, L_000001305ff2de10, L_000001305ff31d68;
L_000001305ff30110 .cmp/eq 23, L_000001305ff30070, L_000001305ff31db0;
L_000001305ff2ff30 .cmp/eq 8, L_000001305ff2dd70, L_000001305ff31df8;
L_000001305ff2fcb0 .cmp/eq 23, L_000001305ff31330, L_000001305ff31e40;
L_000001305ff30570 .cmp/eq 8, L_000001305ff2de10, L_000001305ff31e88;
L_000001305ff30d90 .cmp/eq 23, L_000001305ff30070, L_000001305ff31ed0;
L_000001305ff306b0 .cmp/eq 8, L_000001305ff2dd70, L_000001305ff31f18;
L_000001305ff30bb0 .cmp/ne 23, L_000001305ff31330, L_000001305ff31f60;
L_000001305ff2fe90 .cmp/eq 8, L_000001305ff2de10, L_000001305ff31fa8;
L_000001305ff30250 .cmp/ne 23, L_000001305ff30070, L_000001305ff31ff0;
L_000001305ff302f0 .cmp/eq 8, L_000001305ff2dd70, L_000001305ff32038;
L_000001305ff30390 .cmp/ne 23, L_000001305ff31330, L_000001305ff32080;
L_000001305ff307f0 .cmp/eq 8, L_000001305ff2de10, L_000001305ff320c8;
L_000001305ff30430 .cmp/ne 23, L_000001305ff30070, L_000001305ff32110;
S_000001305ff288d0 .scope module, "handler" "special_cases_handler" 17 49, 19 1 0, S_000001305ff19bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_nan";
    .port_info 1 /INPUT 1 "b_nan";
    .port_info 2 /INPUT 1 "a_zero";
    .port_info 3 /INPUT 1 "b_zero";
    .port_info 4 /INPUT 1 "a_inf";
    .port_info 5 /INPUT 1 "b_inf";
    .port_info 6 /INPUT 1 "res_sign";
    .port_info 7 /OUTPUT 32 "special_result";
    .port_info 8 /OUTPUT 1 "is_special_case";
v000001305ff26180_0 .net "a_inf", 0 0, L_000001305feb4180;  alias, 1 drivers
v000001305ff26540_0 .net "a_nan", 0 0, L_000001305feb42d0;  alias, 1 drivers
v000001305ff25f00_0 .net "a_zero", 0 0, L_000001305feb3e70;  alias, 1 drivers
v000001305ff26a40_0 .net "b_inf", 0 0, L_000001305feb3460;  alias, 1 drivers
v000001305ff26ae0_0 .net "b_nan", 0 0, L_000001305feb2dd0;  alias, 1 drivers
v000001305ff262c0_0 .net "b_zero", 0 0, L_000001305feb40a0;  alias, 1 drivers
v000001305ff25dc0_0 .var "is_special_case", 0 0;
v000001305ff26e00_0 .net "res_sign", 0 0, L_000001305feb3000;  alias, 1 drivers
v000001305ff26f40_0 .var "special_result", 31 0;
E_000001305fe869e0/0 .event edge, v000001305ff269a0_0, v000001305ff24560_0, v000001305ff26720_0, v000001305ff23700_0;
E_000001305fe869e0/1 .event edge, v000001305ff271c0_0, v000001305ff235c0_0, v000001305ff26900_0;
E_000001305fe869e0 .event/or E_000001305fe869e0/0, E_000001305fe869e0/1;
S_000001305ff290a0 .scope module, "multiplier" "mantissa_multiplier" 17 73, 20 1 0, S_000001305ff19bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "norm_a_mant";
    .port_info 1 /INPUT 24 "norm_b_mant";
    .port_info 2 /OUTPUT 48 "product_mant";
    .port_info 3 /OUTPUT 1 "product_msb";
v000001305ff26b80_0 .net "norm_a_mant", 23 0, v000001305ff25e60_0;  alias, 1 drivers
v000001305ff267c0_0 .net "norm_b_mant", 23 0, v000001305ff26860_0;  alias, 1 drivers
v000001305ff26cc0_0 .var "product_mant", 47 0;
v000001305ff265e0_0 .var "product_msb", 0 0;
E_000001305fe86be0 .event edge, v000001305ff26b80_0, v000001305ff267c0_0, v000001305ff26cc0_0;
S_000001305ff28f10 .scope module, "normalizer" "normalization_unit" 17 61, 21 1 0, S_000001305ff19bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a_exp";
    .port_info 1 /INPUT 8 "b_exp";
    .port_info 2 /INPUT 23 "a_mant";
    .port_info 3 /INPUT 23 "b_mant";
    .port_info 4 /INPUT 1 "a_denormal";
    .port_info 5 /INPUT 1 "b_denormal";
    .port_info 6 /OUTPUT 24 "norm_a_mant";
    .port_info 7 /OUTPUT 24 "norm_b_mant";
    .port_info 8 /OUTPUT 10 "exp_sum";
v000001305ff26680_0 .net "a_denormal", 0 0, L_000001305feb4340;  alias, 1 drivers
v000001305ff27300_0 .net "a_exp", 7 0, L_000001305ff30e30;  1 drivers
v000001305ff26220_0 .net "a_mant", 22 0, L_000001305ff30b10;  1 drivers
v000001305ff27080_0 .net "b_denormal", 0 0, L_000001305feb2890;  alias, 1 drivers
v000001305ff25fa0_0 .net "b_exp", 7 0, L_000001305ff304d0;  1 drivers
v000001305ff27120_0 .net "b_mant", 22 0, L_000001305ff30610;  1 drivers
v000001305ff25c80_0 .var/s "exp_sum", 9 0;
v000001305ff25e60_0 .var "norm_a_mant", 23 0;
v000001305ff26860_0 .var "norm_b_mant", 23 0;
E_000001305fe85da0/0 .event edge, v000001305ff23480_0, v000001305ff26220_0, v000001305ff26c20_0, v000001305ff27120_0;
E_000001305fe85da0/1 .event edge, v000001305ff27300_0, v000001305ff25fa0_0;
E_000001305fe85da0 .event/or E_000001305fe85da0/0, E_000001305fe85da0/1;
S_000001305ff27ac0 .scope module, "result_norm" "result_normalizer" 17 80, 22 1 0, S_000001305ff19bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "exp_sum_in";
    .port_info 1 /INPUT 48 "product_mant_in";
    .port_info 2 /INPUT 1 "product_msb";
    .port_info 3 /INPUT 1 "res_sign";
    .port_info 4 /OUTPUT 32 "normalized_result";
v000001305ff25d20_0 .var/s "exp_sum", 9 0;
v000001305ff260e0_0 .net/s "exp_sum_in", 9 0, v000001305ff25c80_0;  alias, 1 drivers
v000001305ff26360_0 .var "normalized_result", 31 0;
v000001305ff26400_0 .var "product_mant", 47 0;
v000001305ff264a0_0 .net "product_mant_in", 47 0, v000001305ff26cc0_0;  alias, 1 drivers
v000001305ff2d140_0 .net "product_msb", 0 0, v000001305ff265e0_0;  alias, 1 drivers
v000001305ff2c420_0 .net "res_sign", 0 0, L_000001305feb3000;  alias, 1 drivers
v000001305ff2cce0_0 .var/i "shift_amount", 31 0;
E_000001305fe872a0/0 .event edge, v000001305ff26cc0_0, v000001305ff25c80_0, v000001305ff265e0_0, v000001305ff26400_0;
E_000001305fe872a0/1 .event edge, v000001305ff25d20_0, v000001305ff269a0_0, v000001305ff2cce0_0;
E_000001305fe872a0 .event/or E_000001305fe872a0/0, E_000001305fe872a0/1;
S_000001305ff29230 .scope module, "selector" "fpu_mux" 3 54, 23 3 0, S_000001305fdd6b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 32 "adder_res";
    .port_info 2 /INPUT 1 "adder_err";
    .port_info 3 /INPUT 1 "adder_ovf";
    .port_info 4 /INPUT 1 "adder_udf";
    .port_info 5 /INPUT 32 "mult_res";
    .port_info 6 /INPUT 1 "mult_err";
    .port_info 7 /INPUT 1 "mult_ovf";
    .port_info 8 /INPUT 1 "mult_udf";
    .port_info 9 /INPUT 32 "div_res";
    .port_info 10 /INPUT 1 "div_err";
    .port_info 11 /INPUT 1 "div_ovf";
    .port_info 12 /INPUT 1 "div_udf";
    .port_info 13 /OUTPUT 32 "result";
    .port_info 14 /OUTPUT 1 "error";
    .port_info 15 /OUTPUT 1 "overflow";
    .port_info 16 /OUTPUT 1 "underflow";
v000001305ff29900_0 .net "adder_err", 0 0, v000001305ff11160_0;  alias, 1 drivers
v000001305ff2b020_0 .net "adder_ovf", 0 0, L_000001305feb4260;  alias, 1 drivers
v000001305ff2a800_0 .net "adder_res", 31 0, v000001305ff10440_0;  alias, 1 drivers
v000001305ff29b80_0 .net "adder_udf", 0 0, L_000001305feb3e00;  alias, 1 drivers
v000001305ff29cc0_0 .net "div_err", 0 0, v000001305ff242e0_0;  alias, 1 drivers
v000001305ff29a40_0 .net "div_ovf", 0 0, v000001305ff24920_0;  alias, 1 drivers
v000001305ff2a120_0 .net "div_res", 31 0, v000001305ff23c00_0;  alias, 1 drivers
v000001305ff2ad00_0 .net "div_udf", 0 0, v000001305ff249c0_0;  alias, 1 drivers
v000001305ff29ea0_0 .var "error", 0 0;
v000001305ff2ae40_0 .net "mult_err", 0 0, L_000001305feb31c0;  alias, 1 drivers
v000001305ff2b660_0 .net "mult_ovf", 0 0, L_000001305feb38c0;  alias, 1 drivers
v000001305ff2b480_0 .net "mult_res", 31 0, L_000001305feb2900;  alias, 1 drivers
v000001305ff2b5c0_0 .net "mult_udf", 0 0, L_000001305feb3230;  alias, 1 drivers
v000001305ff297c0_0 .net "op", 1 0, v000001305ff29c20_0;  alias, 1 drivers
v000001305ff299a0_0 .var "overflow", 0 0;
v000001305ff2a8a0_0 .var "result", 31 0;
v000001305ff29d60_0 .var "underflow", 0 0;
E_000001305fe842e0/0 .event edge, v000001305ff297c0_0, v000001305ff10440_0, v000001305ff11160_0, v000001305ff110c0_0;
E_000001305fe842e0/1 .event edge, v000001305ff109e0_0, v000001305ff2bf20_0, v000001305ff2d280_0, v000001305ff2bd40_0;
E_000001305fe842e0/2 .event edge, v000001305ff2ca60_0, v000001305ff23c00_0, v000001305ff242e0_0, v000001305ff24920_0;
E_000001305fe842e0/3 .event edge, v000001305ff249c0_0;
E_000001305fe842e0 .event/or E_000001305fe842e0/0, E_000001305fe842e0/1, E_000001305fe842e0/2, E_000001305fe842e0/3;
S_000001305ff28290 .scope task, "verify_result" "verify_result" 2 83, 2 83 0, S_000001305febaed0;
 .timescale -9 -12;
v000001305ff2a940_0 .var "a_bits", 31 0;
v000001305ff2af80_0 .var "actual", 31 0;
v000001305ff2a1c0_0 .var/real "actual_r", 0 0;
v000001305ff2b340_0 .var "b_bits", 31 0;
v000001305ff2b3e0_0 .var/real "diff", 0 0;
v000001305ff29680_0 .var/i "error_counter", 31 0;
v000001305ff2b520_0 .var/real "expected", 0 0;
v000001305ff2a300_0 .var "op_name", 96 1;
v000001305ff2a3a0_0 .var "op_sel", 1 0;
v000001305ff2ba20_0 .var/real "ra", 0 0;
v000001305ff2b7a0_0 .var/real "rb", 0 0;
v000001305ff2b840_0 .var/real "tolerance", 0 0;
TD_fpu_random_tester.verify_result ;
    %load/vec4 v000001305ff2a940_0;
    %store/vec4 v000001305feba180_0, 0, 32;
    %callf/real TD_fpu_random_tester.ieee754_to_real, S_000001305febbc10;
    %store/real v000001305ff2ba20_0;
    %load/vec4 v000001305ff2b340_0;
    %store/vec4 v000001305feba180_0, 0, 32;
    %callf/real TD_fpu_random_tester.ieee754_to_real, S_000001305febbc10;
    %store/real v000001305ff2b7a0_0;
    %load/vec4 v000001305ff2a3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.34 ;
    %load/real v000001305ff2ba20_0;
    %load/real v000001305ff2b7a0_0;
    %add/wr;
    %store/real v000001305ff2b520_0;
    %jmp T_3.38;
T_3.35 ;
    %load/real v000001305ff2ba20_0;
    %load/real v000001305ff2b7a0_0;
    %sub/wr;
    %store/real v000001305ff2b520_0;
    %jmp T_3.38;
T_3.36 ;
    %load/real v000001305ff2ba20_0;
    %load/real v000001305ff2b7a0_0;
    %mul/wr;
    %store/real v000001305ff2b520_0;
    %jmp T_3.38;
T_3.37 ;
    %load/real v000001305ff2b7a0_0;
    %pushi/real 0, 4065; load=0.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/1  T_3.39, 8;
    %load/real v000001305ff2ba20_0;
    %load/real v000001305ff2b7a0_0;
    %div/wr;
    %jmp/0  T_3.40, 8; End of false expr.
    %pushi/real 1, 16383; load=NaN
    %blend/wr;
    %jmp  T_3.40; End of blend
T_3.39 ;
    %pushi/real 1, 16383; load=NaN
T_3.40 ;
    %store/real v000001305ff2b520_0;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
    %load/vec4 v000001305ff2af80_0;
    %store/vec4 v000001305feba180_0, 0, 32;
    %callf/real TD_fpu_random_tester.ieee754_to_real, S_000001305febbc10;
    %store/real v000001305ff2a1c0_0;
    %load/real v000001305ff2a1c0_0;
    %load/real v000001305ff2b520_0;
    %sub/wr;
    %store/real v000001305ff2b3e0_0;
    %pushi/real 1759218604, 4052; load=0.000100000
    %pushi/real 1852205, 4030; load=0.000100000
    %add/wr;
    %store/real v000001305ff2b840_0;
    %load/vec4 v000001305ff2a580_0;
    %addi 1, 0, 32;
    %vpi_call 2 106 "$display", "=== %s Test %0d ===", v000001305ff2a300_0, S<0,vec4,s32> {1 0 0};
    %vpi_call 2 107 "$display", "A = %.8f (%h)", v000001305ff2ba20_0, v000001305ff2a940_0 {0 0 0};
    %vpi_call 2 108 "$display", "B = %.8f (%h)", v000001305ff2b7a0_0, v000001305ff2b340_0 {0 0 0};
    %vpi_call 2 109 "$display", "Expected = %.8f", v000001305ff2b520_0 {0 0 0};
    %vpi_call 2 110 "$display", "Actual   = %.8f (%h)", v000001305ff2a1c0_0, v000001305ff2af80_0 {0 0 0};
    %load/real v000001305ff2b520_0;
    %load/real v000001305ff2b520_0;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %load/real v000001305ff2a1c0_0;
    %load/real v000001305ff2a1c0_0;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.41, 8;
    %vpi_call 2 113 "$display", "PASS: NaN detected" {0 0 0};
    %jmp T_3.42;
T_3.41 ;
    %load/real v000001305ff2b520_0;
    %pushi/real 1262177448, 4192; load=1.00000e+38
    %pushi/real 1483185, 4170; load=1.00000e+38
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %load/real v000001305ff2a1c0_0;
    %pushi/real 1262177448, 4192; load=1.00000e+38
    %pushi/real 1483185, 4170; load=1.00000e+38
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/real v000001305ff2b520_0;
    %pushi/real 1262177448, 20576; load=-1.00000e+38
    %pushi/real 1483185, 20554; load=-1.00000e+38
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %load/real v000001305ff2a1c0_0;
    %pushi/real 1262177448, 20576; load=-1.00000e+38
    %pushi/real 1483185, 20554; load=-1.00000e+38
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.43, 9;
    %vpi_call 2 116 "$display", "PASS: Inf simulated" {0 0 0};
    %jmp T_3.44;
T_3.43 ;
    %load/real v000001305ff2b520_0;
    %pushi/real 0, 4065; load=0.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %load/real v000001305ff2a1c0_0;
    %pushi/real 0, 4065; load=0.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/real v000001305ff2b520_0;
    %pushi/real 0, 4065; load=0.00000
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %load/real v000001305ff2b3e0_0;
    %load/real v000001305ff2b520_0;
    %div/wr;
    %load/real v000001305ff2b840_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %pushi/real 0, 0; load 0.0
    %load/real v000001305ff2b840_0;
    %sub/wr;
    %load/real v000001305ff2b3e0_0;
    %load/real v000001305ff2b520_0;
    %div/wr;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.45, 9;
    %vpi_call 2 119 "$display", "PASS" {0 0 0};
    %jmp T_3.46;
T_3.45 ;
    %vpi_call 2 121 "$display", "FAIL" {0 0 0};
    %load/vec4 v000001305ff29680_0;
    %addi 1, 0, 32;
    %store/vec4 v000001305ff29680_0, 0, 32;
T_3.46 ;
T_3.44 ;
T_3.42 ;
    %vpi_call 2 124 "$display", "\000" {0 0 0};
    %end;
    .scope S_000001305fdd11c0;
T_4 ;
    %wait E_000001305fe84060;
    %load/vec4 v000001305ff11200_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000001305ff10080_0, 0, 1;
    %load/vec4 v000001305ff11200_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000001305ff0fc20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001305ff11200_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001305ff10c60_0, 0, 24;
    %load/vec4 v000001305ff0fc20_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001305ff11200_0;
    %parti/s 23, 0, 2;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001305ff103a0_0, 0, 1;
    %load/vec4 v000001305ff0fc20_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001305ff11200_0;
    %parti/s 23, 0, 2;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001305ff0fcc0_0, 0, 1;
    %load/vec4 v000001305ff0fc20_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001305ff11200_0;
    %parti/s 23, 0, 2;
    %pushi/vec4 0, 0, 23;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001305ff10b20_0, 0, 1;
    %load/vec4 v000001305ff0fc20_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001305ff0fcc0_0;
    %nor/r;
    %and;
    %load/vec4 v000001305ff10b20_0;
    %nor/r;
    %and;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001305ff10c60_0, 4, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001305fdd1350;
T_5 ;
    %wait E_000001305fe84260;
    %load/vec4 v000001305ff0f900_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000001305ff0ff40_0, 0, 1;
    %load/vec4 v000001305ff0f900_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000001305ff112a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001305ff0f900_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001305ff104e0_0, 0, 24;
    %load/vec4 v000001305ff112a0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001305ff0f900_0;
    %parti/s 23, 0, 2;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001305ff10620_0, 0, 1;
    %load/vec4 v000001305ff112a0_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001305ff0f900_0;
    %parti/s 23, 0, 2;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001305ff10bc0_0, 0, 1;
    %load/vec4 v000001305ff112a0_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001305ff0f900_0;
    %parti/s 23, 0, 2;
    %pushi/vec4 0, 0, 23;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001305ff10da0_0, 0, 1;
    %load/vec4 v000001305ff112a0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001305ff10bc0_0;
    %nor/r;
    %and;
    %load/vec4 v000001305ff10da0_0;
    %nor/r;
    %and;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001305ff104e0_0, 4, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001305fdbac00;
T_6 ;
    %wait E_000001305fe84760;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001305feb9640_0, 0, 1;
    %load/vec4 v000001305feb9460_0;
    %flag_set/vec4 8;
    %load/vec4 v000001305feb9820_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.0, 9;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001305feb9e60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %concati/vec4 0, 0, 22;
    %load/vec4 v000001305feb9b40_0;
    %parti/s 22, 0, 2;
    %or/r;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001305feb8ce0_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %concati/vec4 0, 0, 22;
    %load/vec4 v000001305feb9dc0_0;
    %parti/s 22, 0, 2;
    %or/r;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001305feb9280_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001305feb9640_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001305feb9500_0;
    %load/vec4 v000001305feb9320_0;
    %and;
    %load/vec4 v000001305feb9b40_0;
    %parti/s 1, 23, 6;
    %load/vec4 v000001305feb9dc0_0;
    %parti/s 1, 23, 6;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001305feb9e60_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001305feb8ce0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001305feb9280_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001305feb9640_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001305feb98c0_0;
    %load/vec4 v000001305feb9aa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001305feb9e60_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001305feb8ce0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001305feb9280_0, 0, 24;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001305feb8ec0_0;
    %load/vec4 v000001305feb8d80_0;
    %cmp/u;
    %jmp/0xz  T_6.6, 5;
    %load/vec4 v000001305feb8d80_0;
    %store/vec4 v000001305feb9e60_0, 0, 8;
    %load/vec4 v000001305feb8d80_0;
    %load/vec4 v000001305feb8ec0_0;
    %sub;
    %store/vec4 v000001305feb8f60_0, 0, 8;
    %load/vec4 v000001305feb9b40_0;
    %store/vec4 v000001305feb8ce0_0, 0, 24;
    %load/vec4 v000001305feb9dc0_0;
    %ix/getv 4, v000001305feb8f60_0;
    %shiftr 4;
    %store/vec4 v000001305feb9280_0, 0, 24;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v000001305feb8ec0_0;
    %store/vec4 v000001305feb9e60_0, 0, 8;
    %load/vec4 v000001305feb8ec0_0;
    %load/vec4 v000001305feb8d80_0;
    %sub;
    %store/vec4 v000001305feb8f60_0, 0, 8;
    %load/vec4 v000001305feb9dc0_0;
    %store/vec4 v000001305feb9280_0, 0, 24;
    %load/vec4 v000001305feb9b40_0;
    %ix/getv 4, v000001305feb8f60_0;
    %shiftr 4;
    %store/vec4 v000001305feb8ce0_0, 0, 24;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001305fdd6e90;
T_7 ;
    %wait E_000001305fe83f60;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v000001305feba900_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001305feba7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001305feba540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001305feba9a0_0, 0, 1;
    %load/vec4 v000001305feb9960_0;
    %flag_set/vec4 8;
    %load/vec4 v000001305feb9a00_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v000001305feba4a0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001305feba540_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001305feb95a0_0;
    %load/vec4 v000001305feba400_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001305feb8e20_0;
    %load/vec4 v000001305feb9d20_0;
    %xor;
    %store/vec4 v000001305feba540_0, 0, 1;
    %load/vec4 v000001305feb8e20_0;
    %store/vec4 v000001305feba7c0_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001305feb95a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000001305feb8e20_0;
    %store/vec4 v000001305feba7c0_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v000001305feba400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v000001305feb9d20_0;
    %store/vec4 v000001305feba7c0_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001305feba680_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001305feb91e0_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001305feb96e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001305feba720_0, 0, 25;
    %load/vec4 v000001305feb8e20_0;
    %load/vec4 v000001305feb9d20_0;
    %cmp/e;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v000001305feb91e0_0;
    %pad/u 26;
    %load/vec4 v000001305feba720_0;
    %pad/u 26;
    %add;
    %store/vec4 v000001305feb8c40_0, 0, 26;
    %load/vec4 v000001305feb8e20_0;
    %store/vec4 v000001305feba7c0_0, 0, 1;
    %load/vec4 v000001305feb8c40_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v000001305feba360_0;
    %pushi/vec4 254, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001305feba9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001305feb8c40_0;
    %parti/s 24, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001305feba900_0, 0, 25;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v000001305feb8c40_0;
    %parti/s 25, 0, 2;
    %store/vec4 v000001305feba900_0, 0, 25;
T_7.11 ;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v000001305feba720_0;
    %load/vec4 v000001305feb91e0_0;
    %cmp/u;
    %jmp/0xz  T_7.12, 5;
    %load/vec4 v000001305feb91e0_0;
    %load/vec4 v000001305feba720_0;
    %sub;
    %store/vec4 v000001305feba900_0, 0, 25;
    %load/vec4 v000001305feb8e20_0;
    %store/vec4 v000001305feba7c0_0, 0, 1;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v000001305feb91e0_0;
    %load/vec4 v000001305feba720_0;
    %cmp/u;
    %jmp/0xz  T_7.14, 5;
    %load/vec4 v000001305feba720_0;
    %load/vec4 v000001305feb91e0_0;
    %sub;
    %store/vec4 v000001305feba900_0, 0, 25;
    %load/vec4 v000001305feb9d20_0;
    %store/vec4 v000001305feba7c0_0, 0, 1;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v000001305feba900_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001305feba7c0_0, 0, 1;
T_7.15 ;
T_7.13 ;
T_7.9 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001305ff19d80;
T_8 ;
    %wait E_000001305fe83f20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001305ff1d980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001305ff1c760_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001305ff1d2a0_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001305ff1ad90_0, 0, 8;
    %load/vec4 v000001305ff1d700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001305ff1ad90_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001305ff1d2a0_0, 0, 24;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001305ff1d700_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %load/vec4 v000001305ff1cd00_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.2, 9;
    %load/vec4 v000001305ff1d700_0;
    %parti/s 24, 1, 2;
    %store/vec4 v000001305ff1d2a0_0, 0, 24;
    %load/vec4 v000001305ff1ac50_0;
    %addi 1, 0, 8;
    %store/vec4 v000001305ff1b290_0, 0, 8;
    %load/vec4 v000001305ff1b290_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001305ff1c760_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001305ff1ad90_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001305ff1d2a0_0, 0, 24;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000001305ff1b290_0;
    %store/vec4 v000001305ff1ad90_0, 0, 8;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001305ff1ac50_0;
    %load/vec4 v000001305ff1b650_0;
    %pad/u 8;
    %cmp/u;
    %jmp/0xz  T_8.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001305ff1d980_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001305ff1ad90_0, 0, 8;
    %load/vec4 v000001305ff1d700_0;
    %parti/s 24, 0, 2;
    %load/vec4 v000001305ff1b650_0;
    %pad/u 32;
    %load/vec4 v000001305ff1ac50_0;
    %pad/u 32;
    %sub;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001305ff1d2a0_0, 0, 24;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v000001305ff1ac50_0;
    %load/vec4 v000001305ff1b650_0;
    %pad/u 8;
    %sub;
    %store/vec4 v000001305ff1b290_0, 0, 8;
    %load/vec4 v000001305ff1b290_0;
    %store/vec4 v000001305ff1ad90_0, 0, 8;
    %load/vec4 v000001305ff1d700_0;
    %parti/s 24, 0, 2;
    %ix/getv 4, v000001305ff1b650_0;
    %shiftl 4;
    %store/vec4 v000001305ff1d2a0_0, 0, 24;
T_8.7 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001305ff19420;
T_9 ;
    %wait E_000001305fe83da0;
    %load/vec4 v000001305ff1d340_0;
    %load/vec4 v000001305ff1c440_0;
    %load/vec4 v000001305ff1cee0_0;
    %or;
    %load/vec4 v000001305ff1c8a0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001305ff1c8a0_0;
    %parti/s 23, 0, 2;
    %cmpi/e 8388607, 0, 23;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001305ff1d200_0, 0, 23;
    %load/vec4 v000001305ff1c800_0;
    %addi 1, 0, 8;
    %store/vec4 v000001305ff1dde0_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001305ff1c8a0_0;
    %parti/s 23, 0, 2;
    %addi 1, 0, 23;
    %store/vec4 v000001305ff1d200_0, 0, 23;
    %load/vec4 v000001305ff1c800_0;
    %store/vec4 v000001305ff1dde0_0, 0, 8;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001305ff1c800_0;
    %store/vec4 v000001305ff1dde0_0, 0, 8;
    %load/vec4 v000001305ff1c8a0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v000001305ff1d200_0, 0, 23;
T_9.1 ;
    %load/vec4 v000001305ff1dde0_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.4, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001305ff1dde0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001305ff1d200_0, 0, 23;
T_9.4 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001305fdbae80;
T_10 ;
    %wait E_000001305fe84be0;
    %load/vec4 v000001305ff10760_0;
    %load/vec4 v000001305ff110c0_0;
    %or;
    %load/vec4 v000001305ff109e0_0;
    %or;
    %store/vec4 v000001305ff11160_0, 0, 1;
    %load/vec4 v000001305ff10760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v000001305ff10440_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001305ff0fd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001305ff0fea0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v000001305ff10440_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001305ff110c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v000001305ff0fea0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v000001305ff10440_0, 0, 32;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v000001305ff11020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v000001305ff0fea0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v000001305ff10440_0, 0, 32;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v000001305ff0fea0_0;
    %load/vec4 v000001305ff0fe00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001305ff0f9a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001305ff10440_0, 0, 32;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001305ff288d0;
T_11 ;
    %wait E_000001305fe869e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001305ff25dc0_0, 0, 1;
    %load/vec4 v000001305ff26e00_0;
    %concati/vec4 0, 0, 31;
    %store/vec4 v000001305ff26f40_0, 0, 32;
    %load/vec4 v000001305ff26540_0;
    %flag_set/vec4 8;
    %load/vec4 v000001305ff26ae0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.0, 9;
    %load/vec4 v000001305ff26e00_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 1, 0, 23;
    %store/vec4 v000001305ff26f40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001305ff25dc0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001305ff25f00_0;
    %load/vec4 v000001305ff26a40_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001305ff26180_0;
    %load/vec4 v000001305ff262c0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.2, 9;
    %load/vec4 v000001305ff26e00_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 1, 0, 23;
    %store/vec4 v000001305ff26f40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001305ff25dc0_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000001305ff26180_0;
    %flag_set/vec4 8;
    %load/vec4 v000001305ff26a40_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.4, 9;
    %load/vec4 v000001305ff26e00_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v000001305ff26f40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001305ff25dc0_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v000001305ff25f00_0;
    %flag_set/vec4 8;
    %load/vec4 v000001305ff262c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.6, 9;
    %load/vec4 v000001305ff26e00_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v000001305ff26f40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001305ff25dc0_0, 0, 1;
T_11.6 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001305ff28f10;
T_12 ;
    %wait E_000001305fe85da0;
    %load/vec4 v000001305ff26680_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001305ff26220_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001305ff26220_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v000001305ff25e60_0, 0, 24;
    %load/vec4 v000001305ff27080_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001305ff27120_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_12.3, 8;
T_12.2 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001305ff27120_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_12.3, 8;
 ; End of false expr.
    %blend;
T_12.3;
    %store/vec4 v000001305ff26860_0, 0, 24;
    %load/vec4 v000001305ff26680_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.4, 8;
    %pushi/vec4 1, 0, 10;
    %jmp/1 T_12.5, 8;
T_12.4 ; End of true expr.
    %load/vec4 v000001305ff27300_0;
    %pad/u 10;
    %jmp/0 T_12.5, 8;
 ; End of false expr.
    %blend;
T_12.5;
    %load/vec4 v000001305ff27080_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.6, 8;
    %pushi/vec4 1, 0, 10;
    %jmp/1 T_12.7, 8;
T_12.6 ; End of true expr.
    %load/vec4 v000001305ff25fa0_0;
    %pad/u 10;
    %jmp/0 T_12.7, 8;
 ; End of false expr.
    %blend;
T_12.7;
    %add;
    %subi 127, 0, 10;
    %store/vec4 v000001305ff25c80_0, 0, 10;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001305ff290a0;
T_13 ;
    %wait E_000001305fe86be0;
    %load/vec4 v000001305ff26b80_0;
    %pad/u 48;
    %load/vec4 v000001305ff267c0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v000001305ff26cc0_0, 0, 48;
    %load/vec4 v000001305ff26cc0_0;
    %parti/s 1, 47, 7;
    %store/vec4 v000001305ff265e0_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001305ff27ac0;
T_14 ;
    %wait E_000001305fe872a0;
    %load/vec4 v000001305ff264a0_0;
    %store/vec4 v000001305ff26400_0, 0, 48;
    %load/vec4 v000001305ff260e0_0;
    %store/vec4 v000001305ff25d20_0, 0, 10;
    %load/vec4 v000001305ff2d140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001305ff26400_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001305ff26400_0, 0, 48;
    %load/vec4 v000001305ff25d20_0;
    %addi 1, 0, 10;
    %store/vec4 v000001305ff25d20_0, 0, 10;
T_14.0 ;
    %load/vec4 v000001305ff25d20_0;
    %pad/s 32;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_14.2, 5;
    %load/vec4 v000001305ff2c420_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v000001305ff26360_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000001305ff25d20_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_14.4, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v000001305ff25d20_0;
    %pad/s 32;
    %sub;
    %store/vec4 v000001305ff2cce0_0, 0, 32;
    %load/vec4 v000001305ff2cce0_0;
    %cmpi/s 48, 0, 32;
    %jmp/0xz  T_14.6, 5;
    %load/vec4 v000001305ff26400_0;
    %load/vec4 v000001305ff2cce0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001305ff26400_0, 0, 48;
    %load/vec4 v000001305ff2c420_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v000001305ff26400_0;
    %parti/s 23, 23, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001305ff26360_0, 0, 32;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v000001305ff2c420_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v000001305ff26360_0, 0, 32;
T_14.7 ;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v000001305ff2c420_0;
    %load/vec4 v000001305ff25d20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001305ff26400_0;
    %parti/s 23, 23, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001305ff26360_0, 0, 32;
T_14.5 ;
T_14.3 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001305ff19bf0;
T_15 ;
    %wait E_000001305fe86720;
    %load/vec4 v000001305ff2c1a0_0;
    %load/vec4 v000001305ff2c060_0;
    %or;
    %load/vec4 v000001305ff2bca0_0;
    %load/vec4 v000001305ff2cb00_0;
    %and;
    %load/vec4 v000001305ff2d000_0;
    %load/vec4 v000001305ff2c560_0;
    %and;
    %or;
    %or;
    %store/vec4 v000001305ff2cba0_0, 0, 1;
    %load/vec4 v000001305ff2c920_0;
    %load/vec4 v000001305ff2d320_0;
    %parti/s 8, 23, 6;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001305ff2cba0_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v000001305ff2c880_0, 0, 1;
    %load/vec4 v000001305ff2c7e0_0;
    %load/vec4 v000001305ff2d320_0;
    %parti/s 8, 23, 6;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001305ff2cba0_0;
    %nor/r;
    %and;
    %load/vec4 v000001305ff2d320_0;
    %parti/s 23, 0, 2;
    %pushi/vec4 0, 0, 23;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %store/vec4 v000001305ff29e00_0, 0, 1;
    %load/vec4 v000001305ff2cc40_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %load/vec4 v000001305ff2c9c0_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v000001305ff2d320_0;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v000001305ff2c2e0_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001305ff1a230;
T_16 ;
    %wait E_000001305fe84de0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001305ff20d00_0, 0, 1;
    %load/vec4 v000001305ff21de0_0;
    %concati/vec4 0, 0, 31;
    %store/vec4 v000001305ff20da0_0, 0, 32;
    %load/vec4 v000001305ff22240_0;
    %flag_set/vec4 8;
    %load/vec4 v000001305ff21980_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_16.0, 9;
    %load/vec4 v000001305ff21de0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 1, 0, 23;
    %store/vec4 v000001305ff20da0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001305ff20d00_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001305ff218e0_0;
    %load/vec4 v000001305ff21340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000001305ff21de0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 1, 0, 23;
    %store/vec4 v000001305ff20da0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001305ff20d00_0, 0, 1;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v000001305ff217a0_0;
    %load/vec4 v000001305ff21160_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v000001305ff21de0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 1, 0, 23;
    %store/vec4 v000001305ff20da0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001305ff20d00_0, 0, 1;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v000001305ff21340_0;
    %load/vec4 v000001305ff218e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v000001305ff21de0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v000001305ff20da0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001305ff20d00_0, 0, 1;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v000001305ff217a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v000001305ff21de0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v000001305ff20da0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001305ff20d00_0, 0, 1;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v000001305ff218e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v000001305ff21de0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v000001305ff20da0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001305ff20d00_0, 0, 1;
T_16.10 ;
T_16.9 ;
T_16.7 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001305ff19740;
T_17 ;
    %wait E_000001305fe85160;
    %load/vec4 v000001305ff21a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001305ff21ca0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001305ff21ca0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v000001305ff21c00_0, 0, 24;
    %load/vec4 v000001305ff21ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001305ff20ee0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.3, 8;
T_17.2 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001305ff20ee0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.3, 8;
 ; End of false expr.
    %blend;
T_17.3;
    %store/vec4 v000001305ff22060_0, 0, 24;
    %load/vec4 v000001305ff21a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.4, 8;
    %pushi/vec4 1, 0, 10;
    %jmp/1 T_17.5, 8;
T_17.4 ; End of true expr.
    %load/vec4 v000001305ff20e40_0;
    %pad/u 10;
    %jmp/0 T_17.5, 8;
 ; End of false expr.
    %blend;
T_17.5;
    %load/vec4 v000001305ff21ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.6, 8;
    %pushi/vec4 1, 0, 10;
    %jmp/1 T_17.7, 8;
T_17.6 ; End of true expr.
    %load/vec4 v000001305ff21d40_0;
    %pad/u 10;
    %jmp/0 T_17.7, 8;
 ; End of false expr.
    %blend;
T_17.7;
    %sub;
    %addi 127, 0, 10;
    %store/vec4 v000001305ff21f20_0, 0, 10;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001305ff195b0;
T_18 ;
    %wait E_000001305fe85b60;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001305ff20f80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001305ff212a0_0, 0, 48;
    %load/vec4 v000001305ff20c60_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v000001305ff1f540_0, 0, 48;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001305ff21b60_0, 0, 24;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001305ff21840_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001305ff21840_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_18.1, 5;
    %load/vec4 v000001305ff212a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001305ff212a0_0, 0, 48;
    %load/vec4 v000001305ff1f540_0;
    %load/vec4 v000001305ff212a0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.2, 5;
    %load/vec4 v000001305ff212a0_0;
    %load/vec4 v000001305ff1f540_0;
    %sub;
    %store/vec4 v000001305ff212a0_0, 0, 48;
    %load/vec4 v000001305ff21b60_0;
    %parti/s 23, 0, 2;
    %concati/vec4 1, 0, 1;
    %store/vec4 v000001305ff21b60_0, 0, 24;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v000001305ff21b60_0;
    %parti/s 23, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001305ff21b60_0, 0, 24;
T_18.3 ;
    %load/vec4 v000001305ff21840_0;
    %addi 1, 0, 32;
    %store/vec4 v000001305ff21840_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001305ff198d0;
T_19 ;
    %wait E_000001305fe86220;
    %load/vec4 v000001305ff210c0_0;
    %store/vec4 v000001305ff21480_0, 0, 24;
    %load/vec4 v000001305ff21020_0;
    %store/vec4 v000001305ff213e0_0, 0, 10;
    %load/vec4 v000001305ff213e0_0;
    %pad/s 32;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.0, 5;
    %load/vec4 v000001305ff22100_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v000001305ff21fc0_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001305ff213e0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_19.2, 5;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v000001305ff213e0_0;
    %pad/s 32;
    %sub;
    %store/vec4 v000001305ff221a0_0, 0, 32;
    %load/vec4 v000001305ff221a0_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz  T_19.4, 5;
    %load/vec4 v000001305ff21480_0;
    %load/vec4 v000001305ff221a0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001305ff21480_0, 0, 24;
    %load/vec4 v000001305ff22100_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v000001305ff21480_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001305ff21fc0_0, 0, 32;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v000001305ff22100_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v000001305ff21fc0_0, 0, 32;
T_19.5 ;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v000001305ff21480_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v000001305ff21480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001305ff21480_0, 0, 24;
    %load/vec4 v000001305ff213e0_0;
    %addi 1, 0, 10;
    %store/vec4 v000001305ff213e0_0, 0, 10;
T_19.6 ;
    %load/vec4 v000001305ff22100_0;
    %load/vec4 v000001305ff213e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001305ff21480_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001305ff21fc0_0, 0, 32;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001305ff19a60;
T_20 ;
    %wait E_000001305fe85560;
    %load/vec4 v000001305ff24d80_0;
    %load/vec4 v000001305ff23d40_0;
    %or;
    %load/vec4 v000001305ff24880_0;
    %load/vec4 v000001305ff25320_0;
    %and;
    %load/vec4 v000001305ff23b60_0;
    %load/vec4 v000001305ff25500_0;
    %and;
    %or;
    %or;
    %store/vec4 v000001305ff242e0_0, 0, 1;
    %load/vec4 v000001305ff25140_0;
    %load/vec4 v000001305ff23e80_0;
    %parti/s 8, 23, 6;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001305ff242e0_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v000001305ff24920_0, 0, 1;
    %load/vec4 v000001305ff24240_0;
    %load/vec4 v000001305ff23e80_0;
    %parti/s 8, 23, 6;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001305ff242e0_0;
    %nor/r;
    %and;
    %load/vec4 v000001305ff23e80_0;
    %parti/s 23, 0, 2;
    %pushi/vec4 0, 0, 23;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %store/vec4 v000001305ff249c0_0, 0, 1;
    %load/vec4 v000001305ff251e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000001305ff24a60_0;
    %store/vec4 v000001305ff23c00_0, 0, 32;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001305ff23e80_0;
    %store/vec4 v000001305ff23c00_0, 0, 32;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001305ff29230;
T_21 ;
    %wait E_000001305fe842e0;
    %load/vec4 v000001305ff297c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001305ff2a8a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001305ff29ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001305ff299a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001305ff29d60_0, 0, 1;
    %jmp T_21.5;
T_21.0 ;
    %load/vec4 v000001305ff2a800_0;
    %store/vec4 v000001305ff2a8a0_0, 0, 32;
    %load/vec4 v000001305ff29900_0;
    %store/vec4 v000001305ff29ea0_0, 0, 1;
    %load/vec4 v000001305ff2b020_0;
    %store/vec4 v000001305ff299a0_0, 0, 1;
    %load/vec4 v000001305ff29b80_0;
    %store/vec4 v000001305ff29d60_0, 0, 1;
    %jmp T_21.5;
T_21.1 ;
    %load/vec4 v000001305ff2a800_0;
    %store/vec4 v000001305ff2a8a0_0, 0, 32;
    %load/vec4 v000001305ff29900_0;
    %store/vec4 v000001305ff29ea0_0, 0, 1;
    %load/vec4 v000001305ff2b020_0;
    %store/vec4 v000001305ff299a0_0, 0, 1;
    %load/vec4 v000001305ff29b80_0;
    %store/vec4 v000001305ff29d60_0, 0, 1;
    %jmp T_21.5;
T_21.2 ;
    %load/vec4 v000001305ff2b480_0;
    %store/vec4 v000001305ff2a8a0_0, 0, 32;
    %load/vec4 v000001305ff2ae40_0;
    %store/vec4 v000001305ff29ea0_0, 0, 1;
    %load/vec4 v000001305ff2b660_0;
    %store/vec4 v000001305ff299a0_0, 0, 1;
    %load/vec4 v000001305ff2b5c0_0;
    %store/vec4 v000001305ff29d60_0, 0, 1;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v000001305ff2a120_0;
    %store/vec4 v000001305ff2a8a0_0, 0, 32;
    %load/vec4 v000001305ff29cc0_0;
    %store/vec4 v000001305ff29ea0_0, 0, 1;
    %load/vec4 v000001305ff29a40_0;
    %store/vec4 v000001305ff299a0_0, 0, 1;
    %load/vec4 v000001305ff2ad00_0;
    %store/vec4 v000001305ff29d60_0, 0, 1;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001305febaed0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001305ff2b8e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001305ff2a4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001305ff2a440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001305ff2ab20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001305ff2a580_0, 0, 32;
    %vpi_call 2 150 "$display", "=== Iniciando pruebas aleatorias FPU ===" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001305feb90a0_0, 0, 2;
    %pushi/vec4 2290651816, 0, 33;
    %concati/vec4 2459868224, 0, 32;
    %concati/vec4 538976288, 0, 31;
    %store/vec4 v000001305feba2c0_0, 0, 96;
    %load/vec4 v000001305ff2b8e0_0;
    %store/vec4 v000001305feb9be0_0, 0, 32;
    %fork TD_fpu_random_tester.run_tests, S_000001305febcdd0;
    %join;
    %load/vec4 v000001305feb9be0_0;
    %store/vec4 v000001305ff2b8e0_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001305feb90a0_0, 0, 2;
    %pushi/vec4 2860820644, 0, 33;
    %concati/vec4 2189863058, 0, 32;
    %concati/vec4 1330520096, 0, 31;
    %store/vec4 v000001305feba2c0_0, 0, 96;
    %load/vec4 v000001305ff2a4e0_0;
    %store/vec4 v000001305feb9be0_0, 0, 32;
    %fork TD_fpu_random_tester.run_tests, S_000001305febcdd0;
    %join;
    %load/vec4 v000001305feb9be0_0;
    %store/vec4 v000001305ff2a4e0_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001305feb90a0_0, 0, 2;
    %pushi/vec4 2561184416, 0, 33;
    %concati/vec4 2559739522, 0, 32;
    %concati/vec4 1414090574, 0, 31;
    %store/vec4 v000001305feba2c0_0, 0, 96;
    %load/vec4 v000001305ff2a440_0;
    %store/vec4 v000001305feb9be0_0, 0, 32;
    %fork TD_fpu_random_tester.run_tests, S_000001305febcdd0;
    %join;
    %load/vec4 v000001305feb9be0_0;
    %store/vec4 v000001305ff2a440_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001305feb90a0_0, 0, 2;
    %pushi/vec4 2460783270, 0, 33;
    %concati/vec4 2459868224, 0, 32;
    %concati/vec4 538976288, 0, 31;
    %store/vec4 v000001305feba2c0_0, 0, 96;
    %load/vec4 v000001305ff2ab20_0;
    %store/vec4 v000001305feb9be0_0, 0, 32;
    %fork TD_fpu_random_tester.run_tests, S_000001305febcdd0;
    %join;
    %load/vec4 v000001305feb9be0_0;
    %store/vec4 v000001305ff2ab20_0, 0, 32;
    %vpi_call 2 157 "$display", "=== Resumen ===" {0 0 0};
    %vpi_call 2 158 "$display", "Total pruebas: %0d", v000001305ff2a580_0 {0 0 0};
    %vpi_call 2 159 "$display", "Errores suma : %0d", v000001305ff2b8e0_0 {0 0 0};
    %vpi_call 2 160 "$display", "Errores resta: %0d", v000001305ff2a4e0_0 {0 0 0};
    %vpi_call 2 161 "$display", "Errores mult.: %0d", v000001305ff2a440_0 {0 0 0};
    %vpi_call 2 162 "$display", "Errores div. : %0d", v000001305ff2ab20_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v000001305ff2b8e0_0;
    %load/vec4 v000001305ff2a4e0_0;
    %add;
    %load/vec4 v000001305ff2a440_0;
    %add;
    %load/vec4 v000001305ff2ab20_0;
    %add;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v000001305ff2a580_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 163 "$display", "Error total  : %.2f%%", W<0,r> {0 1 0};
    %vpi_call 2 166 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "fpu_random_tester_verilog.v";
    "Fpu_top.v";
    "Fpu_adder_top.v";
    "Mantissa_adder.v";
    "Align_adder.v";
    "Res_asm.v";
    "Float_deco.v";
    "Normalizer.v";
    "Rounder.v";
    "float_divider.v";
    "special_cases_detector_div.v";
    "mantissa_divider.v";
    "special_cases_handler_div.v";
    "normalization_unit_div.v";
    "result_normalizer_div.v";
    "float_multiplier.v";
    "special_cases_detector.v";
    "special_cases_handler.v";
    "mantissa_multiplier.v";
    "normalization_unit.v";
    "result_normalizer.v";
    "fpu_mux.v";
