// Seed: 1471757826
macromodule module_0 (
    input wire id_0
);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply1 id_3
    , id_6,
    input tri id_4
);
  assign id_0 = -1 << id_1;
  module_0 modCall_1 (id_2);
  final begin : LABEL_0
    id_6 = -1;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  localparam id_12 = (1);
endmodule
module module_3 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    output tri0 id_3,
    output supply1 id_4,
    input supply1 id_5,
    output supply1 id_6,
    input tri id_7,
    input wand id_8,
    input wand id_9,
    input supply1 id_10,
    input wire id_11,
    input wire id_12,
    output wand id_13,
    input supply0 id_14,
    input supply1 id_15,
    input supply0 id_16,
    output supply1 id_17,
    output wire id_18,
    output tri id_19,
    input uwire id_20,
    output wire id_21,
    input wor id_22,
    output wire id_23,
    input tri1 id_24,
    input supply1 id_25,
    input wor id_26
    , id_28
);
  logic id_29;
  logic id_30;
  and primCall (
      id_4,
      id_2,
      id_7,
      id_29,
      id_8,
      id_22,
      id_10,
      id_20,
      id_11,
      id_25,
      id_24,
      id_9,
      id_12,
      id_15,
      id_0,
      id_1,
      id_30,
      id_26,
      id_28,
      id_16
  );
  module_2 modCall_1 (
      id_28,
      id_28,
      id_29,
      id_29,
      id_28,
      id_29,
      id_28,
      id_30,
      id_29,
      id_29,
      id_29
  );
endmodule
