0.6
2019.1
May 24 2019
15:06:07
E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v,1572176637,verilog,,,,final_test,,,,,,,,
E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v,1572167557,verilog,,E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v,,blk_mem_gen_0,,,,,,,,
E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v,1572179971,verilog,,E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v,,vga_syncIndex,,,,,,,,
