Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Apr 02 18:48:54 2018
| Host         : Jack-GL552VW running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab05bo_control_sets_placed.rpt
| Design       : lab05bo
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |              35 |           12 |
| No           | Yes                   | No                     |               3 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              14 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------+---------------------------+------------------+----------------+
|       Clock Signal      |      Enable Signal     |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-------------------------+------------------------+---------------------------+------------------+----------------+
|  U_fsm/value_reg[0]_C_0 |                        | U_fsm/value_reg[0]_P      |                1 |              1 |
|  U_fsm/value_reg[0]_P   |                        | U_fsm/value_reg[0]_C_0    |                1 |              1 |
|  U_FD/clk_d             |                        | U_fsm/in_latch[0]_i_1_n_0 |                1 |              1 |
|  U_FD/clk_d             |                        | U_fsm/rst_enable          |                1 |              3 |
|  U_FD/clk_d             |                        | U_fsm/value_reg[0]_C_0    |                2 |              3 |
|  U_FD/clk_d             |                        | U_fsm/value_reg[0]_P      |                2 |              3 |
|  U_FD/clk_d             |                        |                           |                1 |              4 |
|  U_FD/clk_d             | U_sw/Udc2/value_reg[0] | U_fsm/rst_enable          |                2 |              4 |
|  U_FD/clk_d             | U_fsm/E[0]             | U_fsm/rst_enable          |                4 |             10 |
|  clk_IBUF_BUFG          |                        | U_fsm/rst_enable          |                7 |             26 |
+-------------------------+------------------------+---------------------------+------------------+----------------+


