---
layout: page
title: Publications
subtitle: Marcelo Brandalero
---


# Conference Publications

**M Brandalero**, GM Malfatti, GF Oliveira, LA Da, LR Gonçalves, BC Da, L Carro, ACS Beck: *Efficient Local Memory Support for Approximate Computing*. In: 2018 VIII Brazilian Symposium on Computing Systems Engineering (SBESC), 2019.

GF Oliveira, LR Gonçalves, **M Brandalero**, ACS Beck, L Carro: *Employing classification-based algorithms for general-purpose approximate computing*. In: Proceedings of the 55th Annual Design Automation Conference, 2018.

PH Exenberger, AL Sartor, **M Brandalero**, TT Jost, S Wong, L Carro, AC Beck: *A Low-Cost BRAM-Based Function Reuse for Configurable Soft-Core Processors in FPGAs*. In: Applied Reconfigurable Computing. Architectures, Tools, and Applications: 14th International Symposium, ARC 2018, Santorini, Greece, May 2-4, 2018, Proceedings 14, 2018.

**M Brandalero**, L Carro, ACS Beck, M Shafique: *Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications*. In: 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC), 2018.

**M Brandalero**, ACS Beck: *A Mechanism for energy-efficient reuse of decoding and scheduling of x86 instruction streams*. In: Proceedings of the Conference on Design, Automation & Test in Europe, 2017.

LA Silveira, **M Brandalero**, JD Souza, ACS Beck: *The Potential of Accelerating Image-Processing Applications by using Approximate Function Reuse*. In: 2016 VI Brazilian Symposium on Computing Systems Engineering (SBESC), 2016.

**M Brandalero**, ACS Beck: *Potential of using a reconfigurable system on a superscalar core for ILP improvements*. In: 2014 Brazilian Symposium on Computing Systems Engineering, 2014.


# Journal Publications

**M Brandalero**, LA Silveira, JD Souza, ACS Beck: *Accelerating error-tolerant applications with approximate function reuse*. Science of Computer Programming, 2018.

PHE Becker, AL Sartor, **M Brandalero**, ACS Beck: *BRAM-based function reuse for multi-core architectures in FPGAs*. Microprocessors and Microsystems, 2018.

**M Brandalero**, ACS Beck: *Potential analysis of a superscalar core employing a reconfigurable array for improving instruction-level parallelism*. Design Automation for Embedded Systems, 2016.

FM Capella, **M Brandalero**, L Carro, AC Beck: *A multiple-ISA reconfigurable architecture*. Design Automation for Embedded Systems, 2015.

