

================================================================
== Vitis HLS Report for 'v_mix_core_alpha_true_true_s'
================================================================
* Date:           Mon Sep  5 13:09:05 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  8.469 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                 |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190  |v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_reg_unsigned_short_s_fu_215                                  |reg_unsigned_short_s                                  |        1|        1|  20.000 ns|  20.000 ns|    1|    1|      yes|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_269_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    310|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   3|    154|    369|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    210|    -|
|Register         |        -|   -|    192|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   3|    346|    889|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   3|     ~0|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_reg_unsigned_short_s_fu_215                                  |reg_unsigned_short_s                                  |        0|   0|   10|    0|    0|
    |grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190  |v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3  |        0|   3|  144|  369|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                            |                                                      |        0|   3|  154|  369|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add64_fu_278_p2       |         +|   0|  0|   24|          17|          17|
    |add75_fu_291_p2       |         +|   0|  0|   24|          17|          17|
    |y_12_fu_318_p2        |         +|   0|  0|   17|          10|           1|
    |and_ln285_fu_340_p2   |       and|   0|  0|    2|           1|           1|
    |icmp_ln269_fu_313_p2  |      icmp|   0|  0|   11|          10|          10|
    |notrhs_fu_335_p2      |      icmp|   0|  0|   13|          17|          17|
    |ult_fu_324_p2         |      icmp|   0|  0|   13|          16|          16|
    |ap_block_state1       |        or|   0|  0|    2|           1|           1|
    |shl_ln251_fu_244_p2   |       shl|   0|  0|  100|          32|          32|
    |shl_ln252_fu_253_p2   |       shl|   0|  0|  100|          32|          32|
    |rev12_fu_329_p2       |       xor|   0|  0|    2|           1|           2|
    |rev_fu_297_p2         |       xor|   0|  0|    2|           1|           2|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  310|         155|         148|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |HwReg_height_c45_blk_n          |   9|          2|    1|          2|
    |HwReg_width_c41_blk_n           |   9|          2|    1|          2|
    |ap_NS_fsm                       |  21|          5|    1|          5|
    |ap_done                         |   9|          2|    1|          2|
    |hwReg_background_U_G_blk_n      |   9|          2|    1|          2|
    |hwReg_background_V_B_blk_n      |   9|          2|    1|          2|
    |hwReg_background_Y_R_blk_n      |   9|          2|    1|          2|
    |hwReg_height_blk_n              |   9|          2|    1|          2|
    |hwReg_layerAlpha_1_blk_n        |   9|          2|    1|          2|
    |hwReg_layerEnable_blk_n         |   9|          2|    1|          2|
    |hwReg_layerHeight_1_blk_n       |   9|          2|    1|          2|
    |hwReg_layerScaleFactor_1_blk_n  |   9|          2|    1|          2|
    |hwReg_layerStartX_1_blk_n       |   9|          2|    1|          2|
    |hwReg_layerStartY_1_blk_n       |   9|          2|    1|          2|
    |hwReg_layerWidth_1_blk_n        |   9|          2|    1|          2|
    |hwReg_width_blk_n               |   9|          2|    1|          2|
    |outLayer0_read                  |   9|          2|    1|          2|
    |outLayer1_write                 |   9|          2|    1|          2|
    |real_start                      |   9|          2|    1|          2|
    |srcLayer1Alphax_read            |   9|          2|    1|          2|
    |srcLayer1x_read                 |   9|          2|    1|          2|
    |y_fu_86                         |   9|          2|   10|         20|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 210|         47|   31|         65|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |add64_reg_441                                                                 |  17|   0|   17|          0|
    |add75_reg_446                                                                 |  17|   0|   17|          0|
    |and_ln285_reg_459                                                             |   1|   0|    1|          0|
    |ap_CS_fsm                                                                     |   4|   0|    4|          0|
    |ap_done_reg                                                                   |   1|   0|    1|          0|
    |bkgpix_val_V_1_reg_406                                                        |   8|   0|    8|          0|
    |bkgpix_val_V_2_reg_401                                                        |   8|   0|    8|          0|
    |bkgpix_val_V_reg_411                                                          |   8|   0|    8|          0|
    |empty_reg_426                                                                 |   1|   0|    1|          0|
    |grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg  |   1|   0|    1|          0|
    |height_reg_416                                                                |  10|   0|   10|          0|
    |hwReg_layerHeight_1_read_reg_379                                              |  10|   0|   10|          0|
    |hwReg_layerScaleFactor_1_read_reg_374                                         |   8|   0|    8|          0|
    |hwReg_layerWidth_1_read_reg_384                                               |  10|   0|   10|          0|
    |layerStartX_reg_395                                                           |  16|   0|   16|          0|
    |layerStartY_reg_389                                                           |  16|   0|   16|          0|
    |p_0_0_0_0_023_lcssa38_fu_90                                                   |   8|   0|    8|          0|
    |p_0_1_0_0_025_lcssa41_fu_94                                                   |   8|   0|    8|          0|
    |p_0_2_0_0_027_lcssa44_fu_98                                                   |   8|   0|    8|          0|
    |rev_reg_451                                                                   |   1|   0|    1|          0|
    |start_once_reg                                                                |   1|   0|    1|          0|
    |tmp_reg_431                                                                   |   1|   0|    1|          0|
    |trunc_ln246_reg_436                                                           |   9|   0|    9|          0|
    |width_reg_421                                                                 |  10|   0|   10|          0|
    |y_fu_86                                                                       |  10|   0|   10|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 192|   0|  192|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-----------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>|  return value|
|start_full_n                             |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>|  return value|
|ap_continue                              |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>|  return value|
|start_out                                |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>|  return value|
|start_write                              |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>|  return value|
|outLayer0_dout                           |   in|   24|     ap_fifo|                     outLayer0|       pointer|
|outLayer0_num_data_valid                 |   in|    2|     ap_fifo|                     outLayer0|       pointer|
|outLayer0_fifo_cap                       |   in|    2|     ap_fifo|                     outLayer0|       pointer|
|outLayer0_empty_n                        |   in|    1|     ap_fifo|                     outLayer0|       pointer|
|outLayer0_read                           |  out|    1|     ap_fifo|                     outLayer0|       pointer|
|srcLayer1x_dout                          |   in|   24|     ap_fifo|                    srcLayer1x|       pointer|
|srcLayer1x_num_data_valid                |   in|    2|     ap_fifo|                    srcLayer1x|       pointer|
|srcLayer1x_fifo_cap                      |   in|    2|     ap_fifo|                    srcLayer1x|       pointer|
|srcLayer1x_empty_n                       |   in|    1|     ap_fifo|                    srcLayer1x|       pointer|
|srcLayer1x_read                          |  out|    1|     ap_fifo|                    srcLayer1x|       pointer|
|srcLayer1Alphax_dout                     |   in|    8|     ap_fifo|               srcLayer1Alphax|       pointer|
|srcLayer1Alphax_num_data_valid           |   in|    5|     ap_fifo|               srcLayer1Alphax|       pointer|
|srcLayer1Alphax_fifo_cap                 |   in|    5|     ap_fifo|               srcLayer1Alphax|       pointer|
|srcLayer1Alphax_empty_n                  |   in|    1|     ap_fifo|               srcLayer1Alphax|       pointer|
|srcLayer1Alphax_read                     |  out|    1|     ap_fifo|               srcLayer1Alphax|       pointer|
|hwReg_width_dout                         |   in|   10|     ap_fifo|                   hwReg_width|       pointer|
|hwReg_width_num_data_valid               |   in|    4|     ap_fifo|                   hwReg_width|       pointer|
|hwReg_width_fifo_cap                     |   in|    4|     ap_fifo|                   hwReg_width|       pointer|
|hwReg_width_empty_n                      |   in|    1|     ap_fifo|                   hwReg_width|       pointer|
|hwReg_width_read                         |  out|    1|     ap_fifo|                   hwReg_width|       pointer|
|hwReg_height_dout                        |   in|   10|     ap_fifo|                  hwReg_height|       pointer|
|hwReg_height_num_data_valid              |   in|    4|     ap_fifo|                  hwReg_height|       pointer|
|hwReg_height_fifo_cap                    |   in|    4|     ap_fifo|                  hwReg_height|       pointer|
|hwReg_height_empty_n                     |   in|    1|     ap_fifo|                  hwReg_height|       pointer|
|hwReg_height_read                        |  out|    1|     ap_fifo|                  hwReg_height|       pointer|
|hwReg_background_Y_R_dout                |   in|    8|     ap_fifo|          hwReg_background_Y_R|       pointer|
|hwReg_background_Y_R_num_data_valid      |   in|    4|     ap_fifo|          hwReg_background_Y_R|       pointer|
|hwReg_background_Y_R_fifo_cap            |   in|    4|     ap_fifo|          hwReg_background_Y_R|       pointer|
|hwReg_background_Y_R_empty_n             |   in|    1|     ap_fifo|          hwReg_background_Y_R|       pointer|
|hwReg_background_Y_R_read                |  out|    1|     ap_fifo|          hwReg_background_Y_R|       pointer|
|hwReg_background_U_G_dout                |   in|    8|     ap_fifo|          hwReg_background_U_G|       pointer|
|hwReg_background_U_G_num_data_valid      |   in|    4|     ap_fifo|          hwReg_background_U_G|       pointer|
|hwReg_background_U_G_fifo_cap            |   in|    4|     ap_fifo|          hwReg_background_U_G|       pointer|
|hwReg_background_U_G_empty_n             |   in|    1|     ap_fifo|          hwReg_background_U_G|       pointer|
|hwReg_background_U_G_read                |  out|    1|     ap_fifo|          hwReg_background_U_G|       pointer|
|hwReg_background_V_B_dout                |   in|    8|     ap_fifo|          hwReg_background_V_B|       pointer|
|hwReg_background_V_B_num_data_valid      |   in|    4|     ap_fifo|          hwReg_background_V_B|       pointer|
|hwReg_background_V_B_fifo_cap            |   in|    4|     ap_fifo|          hwReg_background_V_B|       pointer|
|hwReg_background_V_B_empty_n             |   in|    1|     ap_fifo|          hwReg_background_V_B|       pointer|
|hwReg_background_V_B_read                |  out|    1|     ap_fifo|          hwReg_background_V_B|       pointer|
|hwReg_layerEnable_dout                   |   in|    2|     ap_fifo|             hwReg_layerEnable|       pointer|
|hwReg_layerEnable_num_data_valid         |   in|    4|     ap_fifo|             hwReg_layerEnable|       pointer|
|hwReg_layerEnable_fifo_cap               |   in|    4|     ap_fifo|             hwReg_layerEnable|       pointer|
|hwReg_layerEnable_empty_n                |   in|    1|     ap_fifo|             hwReg_layerEnable|       pointer|
|hwReg_layerEnable_read                   |  out|    1|     ap_fifo|             hwReg_layerEnable|       pointer|
|hwReg_layerAlpha_1_dout                  |   in|   10|     ap_fifo|            hwReg_layerAlpha_1|       pointer|
|hwReg_layerAlpha_1_num_data_valid        |   in|    4|     ap_fifo|            hwReg_layerAlpha_1|       pointer|
|hwReg_layerAlpha_1_fifo_cap              |   in|    4|     ap_fifo|            hwReg_layerAlpha_1|       pointer|
|hwReg_layerAlpha_1_empty_n               |   in|    1|     ap_fifo|            hwReg_layerAlpha_1|       pointer|
|hwReg_layerAlpha_1_read                  |  out|    1|     ap_fifo|            hwReg_layerAlpha_1|       pointer|
|hwReg_layerStartX_1_dout                 |   in|   16|     ap_fifo|           hwReg_layerStartX_1|       pointer|
|hwReg_layerStartX_1_num_data_valid       |   in|    4|     ap_fifo|           hwReg_layerStartX_1|       pointer|
|hwReg_layerStartX_1_fifo_cap             |   in|    4|     ap_fifo|           hwReg_layerStartX_1|       pointer|
|hwReg_layerStartX_1_empty_n              |   in|    1|     ap_fifo|           hwReg_layerStartX_1|       pointer|
|hwReg_layerStartX_1_read                 |  out|    1|     ap_fifo|           hwReg_layerStartX_1|       pointer|
|hwReg_layerStartY_1_dout                 |   in|   16|     ap_fifo|           hwReg_layerStartY_1|       pointer|
|hwReg_layerStartY_1_num_data_valid       |   in|    4|     ap_fifo|           hwReg_layerStartY_1|       pointer|
|hwReg_layerStartY_1_fifo_cap             |   in|    4|     ap_fifo|           hwReg_layerStartY_1|       pointer|
|hwReg_layerStartY_1_empty_n              |   in|    1|     ap_fifo|           hwReg_layerStartY_1|       pointer|
|hwReg_layerStartY_1_read                 |  out|    1|     ap_fifo|           hwReg_layerStartY_1|       pointer|
|hwReg_layerWidth_1_dout                  |   in|   10|     ap_fifo|            hwReg_layerWidth_1|       pointer|
|hwReg_layerWidth_1_num_data_valid        |   in|    2|     ap_fifo|            hwReg_layerWidth_1|       pointer|
|hwReg_layerWidth_1_fifo_cap              |   in|    2|     ap_fifo|            hwReg_layerWidth_1|       pointer|
|hwReg_layerWidth_1_empty_n               |   in|    1|     ap_fifo|            hwReg_layerWidth_1|       pointer|
|hwReg_layerWidth_1_read                  |  out|    1|     ap_fifo|            hwReg_layerWidth_1|       pointer|
|hwReg_layerHeight_1_dout                 |   in|   10|     ap_fifo|           hwReg_layerHeight_1|       pointer|
|hwReg_layerHeight_1_num_data_valid       |   in|    2|     ap_fifo|           hwReg_layerHeight_1|       pointer|
|hwReg_layerHeight_1_fifo_cap             |   in|    2|     ap_fifo|           hwReg_layerHeight_1|       pointer|
|hwReg_layerHeight_1_empty_n              |   in|    1|     ap_fifo|           hwReg_layerHeight_1|       pointer|
|hwReg_layerHeight_1_read                 |  out|    1|     ap_fifo|           hwReg_layerHeight_1|       pointer|
|hwReg_layerScaleFactor_1_dout            |   in|    8|     ap_fifo|      hwReg_layerScaleFactor_1|       pointer|
|hwReg_layerScaleFactor_1_num_data_valid  |   in|    4|     ap_fifo|      hwReg_layerScaleFactor_1|       pointer|
|hwReg_layerScaleFactor_1_fifo_cap        |   in|    4|     ap_fifo|      hwReg_layerScaleFactor_1|       pointer|
|hwReg_layerScaleFactor_1_empty_n         |   in|    1|     ap_fifo|      hwReg_layerScaleFactor_1|       pointer|
|hwReg_layerScaleFactor_1_read            |  out|    1|     ap_fifo|      hwReg_layerScaleFactor_1|       pointer|
|outLayer1_din                            |  out|   24|     ap_fifo|                     outLayer1|       pointer|
|outLayer1_num_data_valid                 |   in|    2|     ap_fifo|                     outLayer1|       pointer|
|outLayer1_fifo_cap                       |   in|    2|     ap_fifo|                     outLayer1|       pointer|
|outLayer1_full_n                         |   in|    1|     ap_fifo|                     outLayer1|       pointer|
|outLayer1_write                          |  out|    1|     ap_fifo|                     outLayer1|       pointer|
|HwReg_width_c41_din                      |  out|   10|     ap_fifo|               HwReg_width_c41|       pointer|
|HwReg_width_c41_num_data_valid           |   in|    2|     ap_fifo|               HwReg_width_c41|       pointer|
|HwReg_width_c41_fifo_cap                 |   in|    2|     ap_fifo|               HwReg_width_c41|       pointer|
|HwReg_width_c41_full_n                   |   in|    1|     ap_fifo|               HwReg_width_c41|       pointer|
|HwReg_width_c41_write                    |  out|    1|     ap_fifo|               HwReg_width_c41|       pointer|
|HwReg_height_c45_din                     |  out|   10|     ap_fifo|              HwReg_height_c45|       pointer|
|HwReg_height_c45_num_data_valid          |   in|    2|     ap_fifo|              HwReg_height_c45|       pointer|
|HwReg_height_c45_fifo_cap                |   in|    2|     ap_fifo|              HwReg_height_c45|       pointer|
|HwReg_height_c45_full_n                  |   in|    1|     ap_fifo|              HwReg_height_c45|       pointer|
|HwReg_height_c45_write                   |  out|    1|     ap_fifo|              HwReg_height_c45|       pointer|
+-----------------------------------------+-----+-----+------------+------------------------------+--------------+

