Object              Attribute           Value               

AxB_i               syn_multstyle       logic               
A_pipe              syn_ramstyle        registers           
X_pipe              syn_ramstyle        registers           
pp_pipe             syn_multstyle       logic               
AxB_i               syn_multstyle       DSP                 
A_pipe              syn_ramstyle        registers           
X_pipe              syn_ramstyle        registers           
pp_pipe             syn_multstyle       DSP                 
mem                 syn_ramstyle        distributed         
mem                 syn_ramstyle        distributed         
mem                 syn_romstyle        logic               
mem                 syn_ramstyle        block_ram           
mem                 syn_ramstyle        registers           
mem                 syn_ramstyle        distributed         
full_r              syn_preserve        1                   
full_mem_r          syn_preserve        1                   
full_ext_r          syn_preserve        1                   
empty_r             syn_preserve        1                   
empty_mem_r         syn_preserve        1                   
empty_ext_r         syn_preserve        1                   
wr_addr_r           syn_preserve        1                   
wr_addr_p1_r        syn_preserve        1                   
wr_addr_p1cmp_r     syn_preserve        1                   
wr_cmpaddr_r        syn_preserve        1                   
waddr_r             syn_preserve        1                   
wr_cmpaddr_p1_r     syn_preserve        1                   
rd_addr_r           syn_preserve        1                   
rd_addr_p1_r        syn_preserve        1                   
rd_addr_p1cmp_r     syn_preserve        1                   
rd_cmpaddr_r        syn_preserve        1                   
raddr_r             syn_preserve        1                   
rd_cmpaddr_p1_r     syn_preserve        1                   
full_flag_r         syn_preserve        1                   
empty_flag_r        syn_preserve        1                   
wr_flag_addr_r      syn_preserve        1                   
wr_flag_addr_p1_r   syn_preserve        1                   
rd_flag_addr_r      syn_preserve        1                   
rd_flag_addr_p1_r   syn_preserve        1                   
mem                 syn_ramstyle        block_ram           
mem                 syn_ramstyle        distributed         
mem                 syn_ramstyle        registers           
full_r              syn_preserve        1                   
full_ext_r          syn_preserve        1                   
wr_addr_r           syn_preserve        1                   
wr_addr_arith_r     syn_preserve        1                   
wr_addr_nxt_c       syn_keep            1                   
rp_sync1_r          syn_maxfan          1                   
rp_sync1_r          CDC_Register        2                   
rp_sync1_r          syn_preserve        1                   
rp_sync2_r          syn_preserve        1                   
wr_grey_w           syn_keep            1                   
wr_grey_sync_r      syn_preserve        1                   
rp_sync_w           syn_keep            1                   
full_nxt_c          syn_keep            1                   
empty_r             syn_preserve        1                   
empty_ext_r         syn_preserve        1                   
rd_addr_r           syn_preserve        1                   
rd_addr_arith_r     syn_preserve        1                   
rd_addr_nxt_c       syn_keep            1                   
wp_sync1_r          syn_maxfan          1                   
wp_sync1_r          CDC_Register        2                   
wp_sync1_r          syn_preserve        1                   
wp_sync2_r          syn_preserve        1                   
rd_grey_w           syn_keep            1                   
rd_grey_sync_r      syn_preserve        1                   
wp_sync_w           syn_keep            1                   
empty_nxt_c         syn_keep            1                   
af_flag_r           syn_preserve        1                   
af_flag_ext_r       syn_preserve        1                   
ae_flag_r           syn_preserve        1                   
ae_flag_ext_r       syn_preserve        1                   
distmem             syn_ramstyle        distributed         
distmem             syn_ramstyle        registers           
dest_rst            syn_preserve        1                   
dest_rst_n          syn_preserve        1                   
lscc_reset_async    LATTICE_IP_MODULE   1                   
rstn_sync           syn_preserve        1                   
rst_sync            syn_preserve        1                   
mem                 syn_ramstyle        block_ram           
mem                 syn_ramstyle        block_ram           
mem                 syn_ramstyle        block_ram           
mem                 syn_ramstyle        block_ram           
mem                 syn_ramstyle        block_ram           
mem                 syn_ramstyle        block_ram           
mem                 syn_ramstyle        block_ram           
execute_RS1         syn_keep            1                   
execute_RS1         syn_keep            <nullexpr>          
execute_RS1         keep                <nullexpr>          
execute_RS2         syn_keep            1                   
execute_RS2         syn_keep            <nullexpr>          
execute_RS2         keep                <nullexpr>          
IBusCachedPlugin_predictionJumpInterface_payloadsyn_keep            1                   
IBusCachedPlugin_predictionJumpInterface_payloadsyn_keep            <nullexpr>          
IBusCachedPlugin_predictionJumpInterface_payloadkeep                <nullexpr>          
lineLoader_address  syn_keep            <nullexpr>          
lineLoader_address  keep                <nullexpr>          
lineLoader_address  syn_keep            1                   
lineLoader_wordIndexsyn_keep            <nullexpr>          
lineLoader_wordIndexkeep                <nullexpr>          
lineLoader_wordIndexsyn_keep            1                   
pwr_on              init                1'b1                
bus__bte            enum_base_type      BurstTypeExt        
bus__bte            enum_value_00       LINEAR              
bus__bte            enum_value_01       WRAP_4              
bus__bte            enum_value_10       WRAP_8              
bus__bte            enum_value_11       WRAP_16             
bus__bte$5          enum_base_type      BurstTypeExt        
bus__bte$5          enum_value_00       LINEAR              
bus__bte$5          enum_value_01       WRAP_4              
bus__bte$5          enum_value_10       WRAP_8              
bus__bte$5          enum_value_11       WRAP_16             
bus__cti            enum_base_type      CycleType           
bus__cti            enum_value_000      CLASSIC             
bus__cti            enum_value_001      CONST_BURST         
bus__cti            enum_value_010      INCR_BURST          
bus__cti            enum_value_111      END_OF_BURST        
bus__cti$7          enum_base_type      CycleType           
bus__cti$7          enum_value_000      CLASSIC             
bus__cti$7          enum_value_001      CONST_BURST         
bus__cti$7          enum_value_010      INCR_BURST          
bus__cti$7          enum_value_111      END_OF_BURST        
dbus__bte           enum_base_type      BurstTypeExt        
dbus__bte           enum_value_00       LINEAR              
dbus__bte           enum_value_01       WRAP_4              
dbus__bte           enum_value_10       WRAP_8              
dbus__bte           enum_value_11       WRAP_16             
dbus__cti           enum_base_type      CycleType           
dbus__cti           enum_value_000      CLASSIC             
dbus__cti           enum_value_001      CONST_BURST         
dbus__cti           enum_value_010      INCR_BURST          
dbus__cti           enum_value_111      END_OF_BURST        
ibus__bte           enum_base_type      BurstTypeExt        
ibus__bte           enum_value_00       LINEAR              
ibus__bte           enum_value_01       WRAP_4              
ibus__bte           enum_value_10       WRAP_8              
ibus__bte           enum_value_11       WRAP_16             
ibus__cti           enum_base_type      CycleType           
ibus__cti           enum_value_000      CLASSIC             
ibus__cti           enum_value_001      CONST_BURST         
ibus__cti           enum_value_010      INCR_BURST          
ibus__cti           enum_value_111      END_OF_BURST        
dbus__bte           enum_base_type      BurstTypeExt        
dbus__bte           enum_value_00       LINEAR              
dbus__bte           enum_value_01       WRAP_4              
dbus__bte           enum_value_10       WRAP_8              
dbus__bte           enum_value_11       WRAP_16             
dbus__cti           enum_base_type      CycleType           
dbus__cti           enum_value_000      CLASSIC             
dbus__cti           enum_value_001      CONST_BURST         
dbus__cti           enum_value_010      INCR_BURST          
dbus__cti           enum_value_111      END_OF_BURST        
ibus__bte           enum_base_type      BurstTypeExt        
ibus__bte           enum_value_00       LINEAR              
ibus__bte           enum_value_01       WRAP_4              
ibus__bte           enum_value_10       WRAP_8              
ibus__bte           enum_value_11       WRAP_16             
ibus__cti           enum_base_type      CycleType           
ibus__cti           enum_value_000      CLASSIC             
ibus__cti           enum_value_001      CONST_BURST         
ibus__cti           enum_value_010      INCR_BURST          
ibus__cti           enum_value_111      END_OF_BURST        
ch_0_latched        init                16'b0               
ch_10_latched       init                16'b0               
ch_11_latched       init                16'b0               
ch_12_latched       init                16'b0               
ch_13_latched       init                16'b0               
ch_1_latched        init                16'b0               
ch_2_latched        init                16'b0               
ch_3_latched        init                16'b0               
ch_4_latched        init                16'b0               
ch_5_latched        init                16'b0               
ch_6_latched        init                16'b0               
ch_7_latched        init                16'b0               
ch_8_latched        init                16'b0               
ch_9_latched        init                16'b0               
data                enum_base_type      PinMode             
data                enum_value_00       INPUT_ONLY          
data                enum_value_01       PUSH_PULL           
data                enum_value_10       OPEN_DRAIN          
data                enum_value_11       ALTERNATE           
data$31             enum_base_type      PinMode             
data$31             enum_value_00       INPUT_ONLY          
data$31             enum_value_01       PUSH_PULL           
data$31             enum_value_10       OPEN_DRAIN          
data$31             enum_value_11       ALTERNATE           
pin_0_i_sync_ff_1   init                1'b0                
pin_1_i_sync_ff_1   init                1'b0                
data                enum_base_type      PinMode             
data                enum_value_00       INPUT_ONLY          
data                enum_value_01       PUSH_PULL           
data                enum_value_10       OPEN_DRAIN          
data                enum_value_11       ALTERNATE           
data$17             enum_base_type      PinMode             
data$17             enum_value_00       INPUT_ONLY          
data$17             enum_value_01       PUSH_PULL           
data$17             enum_value_10       OPEN_DRAIN          
data$17             enum_value_11       ALTERNATE           
data                enum_base_type      PinMode             
data                enum_value_00       INPUT_ONLY          
data                enum_value_01       PUSH_PULL           
data                enum_value_10       OPEN_DRAIN          
data                enum_value_11       ALTERNATE           
data$15             enum_base_type      PinMode             
data$15             enum_value_00       INPUT_ONLY          
data$15             enum_value_01       PUSH_PULL           
data$15             enum_value_10       OPEN_DRAIN          
data$15             enum_value_11       ALTERNATE           
port__r_data        enum_base_type      PinMode             
port__r_data        enum_value_00       INPUT_ONLY          
port__r_data        enum_value_01       PUSH_PULL           
port__r_data        enum_value_10       OPEN_DRAIN          
port__r_data        enum_value_11       ALTERNATE           
port__r_data$8      enum_base_type      PinMode             
port__r_data$8      enum_value_00       INPUT_ONLY          
port__r_data$8      enum_value_01       PUSH_PULL           
port__r_data$8      enum_value_10       OPEN_DRAIN          
port__r_data$8      enum_value_11       ALTERNATE           
_storage            enum_base_type      PinMode             
_storage            enum_value_00       INPUT_ONLY          
_storage            enum_value_01       PUSH_PULL           
_storage            enum_value_10       OPEN_DRAIN          
_storage            enum_value_11       ALTERNATE           
data                enum_base_type      PinMode             
data                enum_value_00       INPUT_ONLY          
data                enum_value_01       PUSH_PULL           
data                enum_value_10       OPEN_DRAIN          
data                enum_value_11       ALTERNATE           
data                init                2'b0                
port__r_data        enum_base_type      PinMode             
port__r_data        enum_value_00       INPUT_ONLY          
port__r_data        enum_value_01       PUSH_PULL           
port__r_data        enum_value_10       OPEN_DRAIN          
port__r_data        enum_value_11       ALTERNATE           
port__r_data        init                2'b0                
_storage            enum_base_type      PinMode             
_storage            enum_value_00       INPUT_ONLY          
_storage            enum_value_01       PUSH_PULL           
_storage            enum_value_10       OPEN_DRAIN          
_storage            enum_value_11       ALTERNATE           
data                enum_base_type      PinMode             
data                enum_value_00       INPUT_ONLY          
data                enum_value_01       PUSH_PULL           
data                enum_value_10       OPEN_DRAIN          
data                enum_value_11       ALTERNATE           
data                init                2'b0                
port__r_data        enum_base_type      PinMode             
port__r_data        enum_value_00       INPUT_ONLY          
port__r_data        enum_value_01       PUSH_PULL           
port__r_data        enum_value_10       OPEN_DRAIN          
port__r_data        enum_value_11       ALTERNATE           
port__r_data        init                2'b0                
data                init                1'b0                
port__r_data        init                1'b0                
data                init                1'b0                
port__r_data        init                1'b0                
data                enum_base_type      PinMode             
data                enum_value_00       INPUT_ONLY          
data                enum_value_01       PUSH_PULL           
data                enum_value_10       OPEN_DRAIN          
data                enum_value_11       ALTERNATE           
pin_0_i_sync_ff_1   init                1'b0                
data                enum_base_type      PinMode             
data                enum_value_00       INPUT_ONLY          
data                enum_value_01       PUSH_PULL           
data                enum_value_10       OPEN_DRAIN          
data                enum_value_11       ALTERNATE           
element__r_data     enum_base_type      PinMode             
element__r_data     enum_value_00       INPUT_ONLY          
element__r_data     enum_value_01       PUSH_PULL           
element__r_data     enum_value_10       OPEN_DRAIN          
element__r_data     enum_value_11       ALTERNATE           
data                enum_base_type      PinMode             
data                enum_value_00       INPUT_ONLY          
data                enum_value_01       PUSH_PULL           
data                enum_value_10       OPEN_DRAIN          
data                enum_value_11       ALTERNATE           
element__r_data     enum_base_type      PinMode             
element__r_data     enum_value_00       INPUT_ONLY          
element__r_data     enum_value_01       PUSH_PULL           
element__r_data     enum_value_10       OPEN_DRAIN          
element__r_data     enum_value_11       ALTERNATE           
_storage            enum_base_type      PinMode             
_storage            enum_value_00       INPUT_ONLY          
_storage            enum_value_01       PUSH_PULL           
_storage            enum_value_10       OPEN_DRAIN          
_storage            enum_value_11       ALTERNATE           
data                enum_base_type      PinMode             
data                enum_value_00       INPUT_ONLY          
data                enum_value_01       PUSH_PULL           
data                enum_value_10       OPEN_DRAIN          
data                enum_value_11       ALTERNATE           
data                init                2'b0                
port__r_data        enum_base_type      PinMode             
port__r_data        enum_value_00       INPUT_ONLY          
port__r_data        enum_value_01       PUSH_PULL           
port__r_data        enum_value_10       OPEN_DRAIN          
port__r_data        enum_value_11       ALTERNATE           
port__r_data        init                2'b0                
data                init                1'b0                
port__r_data        init                1'b0                
data                init                6'b0                
port__r_data        init                6'b0                
data                init                8'b0                
port__r_data        init                8'b0                
data                init                4'b0                
port__r_data        init                4'b0                
cs$5                init                1'b0                
storage             src                 /Users/lucy/personal/girlvoice/girlvoice-gateware/__pypackages__/3.12/lib/amaranth/lib/fifo.py:458
consume_w_gry       init                5'b0                
produce_r_gry       init                5'b0                
r_rst               init                1'b1                
sr_in               init                32'b0               
posedge_reg2        init                1'b0                
data                init                1'b0                
port__r_data        init                1'b0                
data                init                1'b0                
port__r_data        init                1'b0                
data                init                32'b0               
port__r_data        init                32'b0               
enable              init                1'b0                
r_data$28           init                1'b0                
rx_buf              init                8'b0                
data                init                24'b01000001000     
port__r_data        init                24'b01000001000     
element__w_data     init                8'b0                
acc                 init                38'b0               
mult_in_node_a      init                16'b0               
mult_in_node_b      init                16'b0               
acc                 init                38'b0               
mult_in_node_a      init                16'b0               
mult_in_node_b      init                16'b0               
acc                 init                38'b0               
mult_in_node_a      init                16'b0               
mult_in_node_b      init                16'b0               
acc                 init                38'b0               
mult_in_node_a      init                16'b0               
mult_in_node_b      init                16'b0               
acc                 init                38'b0               
mult_in_node_a      init                16'b0               
mult_in_node_b      init                16'b0               
acc                 init                38'b0               
mult_in_node_a      init                16'b0               
mult_in_node_b      init                16'b0               
acc                 init                38'b0               
mult_in_node_a      init                16'b0               
mult_in_node_b      init                16'b0               
acc                 init                38'b0               
mult_in_node_a      init                16'b0               
mult_in_node_b      init                16'b0               
acc                 init                38'b0               
mult_in_node_a      init                16'b0               
mult_in_node_b      init                16'b0               
acc                 init                38'b0               
mult_in_node_a      init                16'b0               
mult_in_node_b      init                16'b0               
acc                 init                38'b0               
mult_in_node_a      init                16'b0               
mult_in_node_b      init                16'b0               
acc                 init                38'b0               
mult_in_node_a      init                16'b0               
mult_in_node_b      init                16'b0               
acc                 init                38'b0               
mult_in_node_a      init                16'b0               
mult_in_node_b      init                16'b0               
acc                 init                38'b0               
mult_in_node_a      init                16'b0               
mult_in_node_b      init                16'b0               
phase_delta_rom     src                 /Users/lucy/personal/girlvoice/girlvoice-gateware/girlvoice/dsp/sine_synth.py:130
phase_offset_mem    src                 /Users/lucy/personal/girlvoice/girlvoice-gateware/girlvoice/dsp/sine_synth.py:139
mem                 src                 /Users/lucy/personal/girlvoice/girlvoice-gateware/__pypackages__/3.12/lib/amaranth_soc/wishbone/sram.py:62
bus__bte            enum_base_type      BurstTypeExt        
bus__bte            enum_value_00       LINEAR              
bus__bte            enum_value_01       WRAP_4              
bus__bte            enum_value_10       WRAP_8              
bus__bte            enum_value_11       WRAP_16             
bus__cti            enum_base_type      CycleType           
bus__cti            enum_value_000      CLASSIC             
bus__cti            enum_value_001      CONST_BURST         
bus__cti            enum_value_010      INCR_BURST          
bus__cti            enum_value_111      END_OF_BURST        
dbus__bte           enum_base_type      BurstTypeExt        
dbus__bte           enum_value_00       LINEAR              
dbus__bte           enum_value_01       WRAP_4              
dbus__bte           enum_value_10       WRAP_8              
dbus__bte           enum_value_11       WRAP_16             
dbus__cti           enum_base_type      CycleType           
dbus__cti           enum_value_000      CLASSIC             
dbus__cti           enum_value_001      CONST_BURST         
dbus__cti           enum_value_010      INCR_BURST          
dbus__cti           enum_value_111      END_OF_BURST        
ibus__bte           enum_base_type      BurstTypeExt        
ibus__bte           enum_value_00       LINEAR              
ibus__bte           enum_value_01       WRAP_4              
ibus__bte           enum_value_10       WRAP_8              
ibus__bte           enum_value_11       WRAP_16             
ibus__cti           enum_base_type      CycleType           
ibus__cti           enum_value_000      CLASSIC             
ibus__cti           enum_value_001      CONST_BURST         
ibus__cti           enum_value_010      INCR_BURST          
ibus__cti           enum_value_111      END_OF_BURST        
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input A enable      
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input A reset       
CEB                 \pintype            ENABLE              
CEB                 \desc               Input clock enable  
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input register reset
SIGNEDA             \pintype            DATA                
SIGNEDA             \desc               Operand A signed    
SIGNEDB             \pintype            DATA                
SIGNEDB             \desc               Operand B signed    
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
MULT18X36           \user               Yes                 
MULT18X36           \infer              Yes                 
MULT18X36           \desc               18X36 multiplier with optional input/output register
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input clock enable  
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input clock enable  
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input register reset
SIGNEDA             \pintype            DATA                
SIGNEDA             \desc               Operand A signed    
SIGNEDB             \pintype            DATA                
SIGNEDB             \desc               Operand B signed    
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
MULT36X36           \user               Yes                 
MULT36X36           \infer              Yes                 
MULT36X36           \desc               36X36 multiplier with optional input and output registers
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input A clock enable
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input A register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input B clock enable
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input B register reset
SIGNEDA             \pintype            DATA                
SIGNEDA             \desc               Operand A signed    
SIGNEDB             \pintype            DATA                
SIGNEDB             \desc               Operand B signed    
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
MULT9X9             \user               Yes                 
MULT9X9             \infer              Yes                 
MULT9X9             \desc               9X9 multiplier with optional input and output registers
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input A clock enable
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input A reset       
CEB                 \pintype            ENABLE              
CEB                 \desc               Input B clock enable
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input B reset       
SIGNEDA             \pintype            DATA                
SIGNEDA             \desc               Operand A signed    
SIGNEDB             \pintype            DATA                
SIGNEDB             \desc               Operand B signed    
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
MULTADDSUB18X18     \user               Yes                 
MULTADDSUB18X18     \infer              Yes                 
MULTADDSUB18X18     \desc               18X18 multiplier and accumulator
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Input clock         
CEA                 \pintype            ENABLE              
CEA                 \desc               Input clock enable  
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input clock enable  
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input register reset
CEC                 \pintype            ENABLE              
CEC                 \desc               Input clock enable  
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input register reset
SIGNED              \pintype            DATA                
SIGNED              \desc               One SIGNED port for all inputs due to ACC54 HW limitation.
RSTPIPE             \pintype            RSTDIRECT           
RSTPIPE             \desc               Output register reset
CEPIPE              \pintype            ENABLE              
CEPIPE              \desc               Output clock enable 
RSTCTRL             \pintype            RSTDIRECT           
RSTCTRL             \desc               Input control (addsub, m9addsub, signed, and loadc) reset.
CECTRL              \pintype            ENABLE              
CECTRL              \desc               Input control (addsub, m9addsub, signed, and loadc) enable.
RSTCIN              \pintype            RSTDIRECT           
RSTCIN              \desc               Input carryin reset.
CECIN               \pintype            ENABLE              
CECIN               \desc               Input carryin enable.
LOADC               \pintype            CONTROL             
LOADC               \desc               1=Load value from C input
ADDSUB              \pintype            CONTROL             
ADDSUB              \desc               0=Add, 1=subtract   
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
CIN                 \pintype            DATA                
CIN                 \desc               Carry in            
MULTADDSUB18X36     \user               Yes                 
MULTADDSUB18X36     \infer              Yes                 
MULTADDSUB18X36     \desc               18X36 multiplier and accumulator
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input A clock enable
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input A register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input B clock enable
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input B register reset
CEC                 \pintype            ENABLE              
CEC                 \desc               Input C clock enable
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input C register reset
RSTCTRL             \pintype            RSTDIRECT           
RSTCTRL             \desc               Input control (addsub, m9addsub, signed, and loadc) reset.
CECTRL              \pintype            ENABLE              
CECTRL              \desc               Input control (addsub, m9addsub, signed, and loadc) enable.
RSTCIN              \pintype            RSTDIRECT           
RSTCIN              \desc               Input carryin reset.
CECIN               \pintype            ENABLE              
CECIN               \desc               Input carryin enable.
SIGNED              \pintype            DATA                
SIGNED              \desc               One SIGNED port for all inputs due to ACC54 HW limitation.
RSTPIPE             \pintype            RSTDIRECT           
RSTPIPE             \desc               Pipeline register reset
CEPIPE              \pintype            ENABLE              
CEPIPE              \desc               Pipeline clock enable
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
LOADC               \pintype            CONTROL             
LOADC               \desc               1=Load value from input C
ADDSUB              \pintype            CONTROL             
ADDSUB              \desc               0=add, 1=subtract   
CIN                 \pintype            DATA                
CIN                 \desc               Carry in            
MULTADDSUB36X36     \user               Yes                 
MULTADDSUB36X36     \infer              Yes                 
MULTADDSUB36X36     \desc               36X36 multiplier and accumulator
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input A clock enable
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input A register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input B clock enable
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input B register reset
CEC                 \pintype            ENABLE              
CEC                 \desc               Input C clock enable
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input C register reset
RSTCTRL             \pintype            RSTDIRECT           
RSTCTRL             \desc               Input control (addsub, m9addsub, signed, and loadc) reset.
CECTRL              \pintype            ENABLE              
CECTRL              \desc               Input control (addsub, m9addsub, signed, and loadc) enable.
RSTCIN              \pintype            RSTDIRECT           
RSTCIN              \desc               Input carryin reset.
CECIN               \pintype            ENABLE              
CECIN               \desc               Input carryin enable.
SIGNED              \pintype            DATA                
SIGNED              \desc               One SIGNED port for all inputs due to ACC54 HW limitation.
RSTPIPE             \pintype            RSTDIRECT           
RSTPIPE             \desc               Pipeline register reset
CEPIPE              \pintype            ENABLE              
CEPIPE              \desc               Pipeline clock enable
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
LOADC               \pintype            CONTROL             
LOADC               \desc               1=Load value from input C
ADDSUB              \pintype            CONTROL             
ADDSUB              \desc               0=add, 1=subtract   
CIN                 \pintype            DATA                
CIN                 \desc               Carry in            
MULTPREADD18X18     \user               Yes                 
MULTPREADD18X18     \infer              Yes                 
MULTPREADD18X18     \desc               18X18 multiplier with pre-adder
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input clock enable  
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input clock enable  
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input register reset
CEC                 \pintype            ENABLE              
CEC                 \desc               Input clock enable  
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input register reset
SIGNEDA             \pintype            DATA                
SIGNEDA             \desc               Operand A signed    
SIGNEDB             \pintype            DATA                
SIGNEDB             \desc               Operand B signed    
SIGNEDC             \pintype            DATA                
SIGNEDC             \desc               Operand C signed    
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
MULTPREADD9X9       \user               Yes                 
MULTPREADD9X9       \infer              Yes                 
MULTPREADD9X9       \desc               9X9 multiplier with pre-adder
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input clock enable  
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input clock enable  
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input register reset
CEC                 \pintype            ENABLE              
CEC                 \desc               Input clock enable  
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input register reset
SIGNEDA             \pintype            DATA                
SIGNEDA             \desc               Operand A signed    
SIGNEDB             \pintype            DATA                
SIGNEDB             \desc               Operand B signed    
SIGNEDC             \pintype            DATA                
SIGNEDC             \desc               Operand C signed    
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
MULTADDSUB18X18WIDE \user               Yes                 
MULTADDSUB18X18WIDE \infer              Yes                 
MULTADDSUB18X18WIDE \desc               18x18 wide multiply add/sub
A0                  \pintype            DATA                
A0                  \desc               Operand A0          
B0                  \pintype            DATA                
B0                  \desc               Operand B0          
A1                  \pintype            DATA                
A1                  \desc               Operand A1          
B1                  \pintype            DATA                
B1                  \desc               Operand B1          
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA0                \pintype            ENABLE              
CEA0                \desc               Input A0 clock enable
CEA1                \pintype            ENABLE              
CEA1                \desc               Input A1 clock enable
RSTA0               \pintype            RSTDIRECT           
RSTA0               \desc               Input A0 register reset
RSTA1               \pintype            RSTDIRECT           
RSTA1               \desc               Input A1 register reset
CEB0                \pintype            ENABLE              
CEB0                \desc               Input B0 clock enable
CEB1                \pintype            ENABLE              
CEB1                \desc               Input B1 clock enable
RSTB0               \pintype            RSTDIRECT           
RSTB0               \desc               Input B0 register reset
RSTB1               \pintype            RSTDIRECT           
RSTB1               \desc               Input B1 register reset
CEC                 \pintype            ENABLE              
CEC                 \desc               Input C register clock enable
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input C register reset
RSTCTRL             \pintype            RSTDIRECT           
RSTCTRL             \desc               Input control (addsub, m9addsub, signed, and loadc) reset.
CECTRL              \pintype            ENABLE              
CECTRL              \desc               Input control (addsub, m9addsub, signed, and loadc) enable.
SIGNED              \pintype            DATA                
SIGNED              \desc               One SIGNED port for all inputs due to ACC54 HW limitation.
RSTPIPE             \pintype            RSTDIRECT           
RSTPIPE             \desc               Pipeline register reset
CEPIPE              \pintype            ENABLE              
CEPIPE              \desc               Pipeline clock enable
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output register clock enable
LOADC               \pintype            CONTROL             
LOADC               \desc               1=Load value from C input
ADDSUB              \pintype            CONTROL             
ADDSUB              \desc               0=add, 1=subtract   
MULTADDSUB9X9WIDE   \user               Yes                 
MULTADDSUB9X9WIDE   \infer              Yes                 
MULTADDSUB9X9WIDE   \desc               9x9 wide multiply add/sub
A0                  \pintype            DATA                
A0                  \desc               Operand A0          
B0                  \pintype            DATA                
B0                  \desc               Operand B0          
A1                  \pintype            DATA                
A1                  \desc               Operand A1          
B1                  \pintype            DATA                
B1                  \desc               Operand B1          
A2                  \pintype            DATA                
A2                  \desc               Operand A2          
B2                  \pintype            DATA                
B2                  \desc               Operand B2          
A3                  \pintype            DATA                
A3                  \desc               Operand A3          
B3                  \pintype            DATA                
B3                  \desc               Operand B3          
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA0A1              \pintype            ENABLE              
CEA0A1              \desc               Input A0 and A1 clock enable.
CEA2A3              \pintype            ENABLE              
CEA2A3              \desc               Input A2 and A3 clock enable.
RSTA0A1             \pintype            RSTDIRECT           
RSTA0A1             \desc               Input A0 and A1 register reset.
RSTA2A3             \pintype            RSTDIRECT           
RSTA2A3             \desc               Input A2 and A3 register reset.
CEB0B1              \pintype            ENABLE              
CEB0B1              \desc               Input B0 and B1 clock enable.
CEB2B3              \pintype            ENABLE              
CEB2B3              \desc               Input B2 and B3 clock enable.
RSTB0B1             \pintype            RSTDIRECT           
RSTB0B1             \desc               Input B0 and B1 register reset.
RSTB2B3             \pintype            RSTDIRECT           
RSTB2B3             \desc               Input B2 and B3 register reset.
CEC                 \pintype            ENABLE              
CEC                 \desc               Input C clock enable
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input C register reset
RSTCTRL             \pintype            RSTDIRECT           
RSTCTRL             \desc               Input control (addsub, m9addsub, signed, and loadc) reset.
CECTRL              \pintype            ENABLE              
CECTRL              \desc               Input control (addsub, m9addsub, signed, and loadc) enable.
SIGNED              \pintype            DATA                
SIGNED              \desc               One SIGNED port for all inputs due to ACC54 HW limitation.
RSTPIPE             \pintype            RSTDIRECT           
RSTPIPE             \desc               Output register reset
CEPIPE              \pintype            ENABLE              
CEPIPE              \desc               Output clock enable 
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output register clock enable
LOADC               \pintype            CONTROL             
LOADC               \desc               1=Load value from input C
ADDSUB              \pintype            CONTROL             
ADDSUB              \desc               0=add, 1=subtract   
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input A enable      
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input A reset       
CEB                 \pintype            ENABLE              
CEB                 \desc               Input clock enable  
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input register reset
SIGNEDA             \pintype            DATA                
SIGNEDA             \desc               Operand A signed    
SIGNEDB             \pintype            DATA                
SIGNEDB             \desc               Operand B signed    
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
MULT18X36           \user               Yes                 
MULT18X36           \infer              Yes                 
MULT18X36           \desc               18X36 multiplier with optional input/output register
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input clock enable  
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input clock enable  
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input register reset
SIGNEDA             \pintype            DATA                
SIGNEDA             \desc               Operand A signed    
SIGNEDB             \pintype            DATA                
SIGNEDB             \desc               Operand B signed    
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
MULT36X36           \user               Yes                 
MULT36X36           \infer              Yes                 
MULT36X36           \desc               36X36 multiplier with optional input and output registers
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input A clock enable
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input A register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input B clock enable
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input B register reset
SIGNEDA             \pintype            DATA                
SIGNEDA             \desc               Operand A signed    
SIGNEDB             \pintype            DATA                
SIGNEDB             \desc               Operand B signed    
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
MULT9X9             \user               Yes                 
MULT9X9             \infer              Yes                 
MULT9X9             \desc               9X9 multiplier with optional input and output registers
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input A clock enable
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input A reset       
CEB                 \pintype            ENABLE              
CEB                 \desc               Input B clock enable
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input B reset       
SIGNEDA             \pintype            DATA                
SIGNEDA             \desc               Operand A signed    
SIGNEDB             \pintype            DATA                
SIGNEDB             \desc               Operand B signed    
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
MULTADDSUB18X18     \user               Yes                 
MULTADDSUB18X18     \infer              Yes                 
MULTADDSUB18X18     \desc               18X18 multiplier and accumulator
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Input clock         
CEA                 \pintype            ENABLE              
CEA                 \desc               Input clock enable  
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input clock enable  
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input register reset
CEC                 \pintype            ENABLE              
CEC                 \desc               Input clock enable  
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input register reset
SIGNED              \pintype            DATA                
SIGNED              \desc               One SIGNED port for all inputs due to ACC54 HW limitation.
RSTPIPE             \pintype            RSTDIRECT           
RSTPIPE             \desc               Output register reset
CEPIPE              \pintype            ENABLE              
CEPIPE              \desc               Output clock enable 
RSTCTRL             \pintype            RSTDIRECT           
RSTCTRL             \desc               Input control (addsub, m9addsub, signed, and loadc) reset.
CECTRL              \pintype            ENABLE              
CECTRL              \desc               Input control (addsub, m9addsub, signed, and loadc) enable.
RSTCIN              \pintype            RSTDIRECT           
RSTCIN              \desc               Input carryin reset.
CECIN               \pintype            ENABLE              
CECIN               \desc               Input carryin enable.
LOADC               \pintype            CONTROL             
LOADC               \desc               1=Load value from C input
ADDSUB              \pintype            CONTROL             
ADDSUB              \desc               0=Add, 1=subtract   
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
CIN                 \pintype            DATA                
CIN                 \desc               Carry in            
MULTADDSUB18X36     \user               Yes                 
MULTADDSUB18X36     \infer              Yes                 
MULTADDSUB18X36     \desc               18X36 multiplier and accumulator
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input A clock enable
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input A register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input B clock enable
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input B register reset
CEC                 \pintype            ENABLE              
CEC                 \desc               Input C clock enable
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input C register reset
RSTCTRL             \pintype            RSTDIRECT           
RSTCTRL             \desc               Input control (addsub, m9addsub, signed, and loadc) reset.
CECTRL              \pintype            ENABLE              
CECTRL              \desc               Input control (addsub, m9addsub, signed, and loadc) enable.
RSTCIN              \pintype            RSTDIRECT           
RSTCIN              \desc               Input carryin reset.
CECIN               \pintype            ENABLE              
CECIN               \desc               Input carryin enable.
SIGNED              \pintype            DATA                
SIGNED              \desc               One SIGNED port for all inputs due to ACC54 HW limitation.
RSTPIPE             \pintype            RSTDIRECT           
RSTPIPE             \desc               Pipeline register reset
CEPIPE              \pintype            ENABLE              
CEPIPE              \desc               Pipeline clock enable
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
LOADC               \pintype            CONTROL             
LOADC               \desc               1=Load value from input C
ADDSUB              \pintype            CONTROL             
ADDSUB              \desc               0=add, 1=subtract   
CIN                 \pintype            DATA                
CIN                 \desc               Carry in            
MULTADDSUB36X36     \user               Yes                 
MULTADDSUB36X36     \infer              Yes                 
MULTADDSUB36X36     \desc               36X36 multiplier and accumulator
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input A clock enable
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input A register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input B clock enable
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input B register reset
CEC                 \pintype            ENABLE              
CEC                 \desc               Input C clock enable
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input C register reset
RSTCTRL             \pintype            RSTDIRECT           
RSTCTRL             \desc               Input control (addsub, m9addsub, signed, and loadc) reset.
CECTRL              \pintype            ENABLE              
CECTRL              \desc               Input control (addsub, m9addsub, signed, and loadc) enable.
RSTCIN              \pintype            RSTDIRECT           
RSTCIN              \desc               Input carryin reset.
CECIN               \pintype            ENABLE              
CECIN               \desc               Input carryin enable.
SIGNED              \pintype            DATA                
SIGNED              \desc               One SIGNED port for all inputs due to ACC54 HW limitation.
RSTPIPE             \pintype            RSTDIRECT           
RSTPIPE             \desc               Pipeline register reset
CEPIPE              \pintype            ENABLE              
CEPIPE              \desc               Pipeline clock enable
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
LOADC               \pintype            CONTROL             
LOADC               \desc               1=Load value from input C
ADDSUB              \pintype            CONTROL             
ADDSUB              \desc               0=add, 1=subtract   
CIN                 \pintype            DATA                
CIN                 \desc               Carry in            
MULTPREADD18X18     \user               Yes                 
MULTPREADD18X18     \infer              Yes                 
MULTPREADD18X18     \desc               18X18 multiplier with pre-adder
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input clock enable  
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input clock enable  
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input register reset
CEC                 \pintype            ENABLE              
CEC                 \desc               Input clock enable  
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input register reset
SIGNEDA             \pintype            DATA                
SIGNEDA             \desc               Operand A signed    
SIGNEDB             \pintype            DATA                
SIGNEDB             \desc               Operand B signed    
SIGNEDC             \pintype            DATA                
SIGNEDC             \desc               Operand C signed    
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
MULTPREADD9X9       \user               Yes                 
MULTPREADD9X9       \infer              Yes                 
MULTPREADD9X9       \desc               9X9 multiplier with pre-adder
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input clock enable  
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input clock enable  
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input register reset
CEC                 \pintype            ENABLE              
CEC                 \desc               Input clock enable  
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input register reset
SIGNEDA             \pintype            DATA                
SIGNEDA             \desc               Operand A signed    
SIGNEDB             \pintype            DATA                
SIGNEDB             \desc               Operand B signed    
SIGNEDC             \pintype            DATA                
SIGNEDC             \desc               Operand C signed    
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
MULTADDSUB18X18WIDE \user               Yes                 
MULTADDSUB18X18WIDE \infer              Yes                 
MULTADDSUB18X18WIDE \desc               18x18 wide multiply add/sub
A0                  \pintype            DATA                
A0                  \desc               Operand A0          
B0                  \pintype            DATA                
B0                  \desc               Operand B0          
A1                  \pintype            DATA                
A1                  \desc               Operand A1          
B1                  \pintype            DATA                
B1                  \desc               Operand B1          
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA0                \pintype            ENABLE              
CEA0                \desc               Input A0 clock enable
CEA1                \pintype            ENABLE              
CEA1                \desc               Input A1 clock enable
RSTA0               \pintype            RSTDIRECT           
RSTA0               \desc               Input A0 register reset
RSTA1               \pintype            RSTDIRECT           
RSTA1               \desc               Input A1 register reset
CEB0                \pintype            ENABLE              
CEB0                \desc               Input B0 clock enable
CEB1                \pintype            ENABLE              
CEB1                \desc               Input B1 clock enable
RSTB0               \pintype            RSTDIRECT           
RSTB0               \desc               Input B0 register reset
RSTB1               \pintype            RSTDIRECT           
RSTB1               \desc               Input B1 register reset
CEC                 \pintype            ENABLE              
CEC                 \desc               Input C register clock enable
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input C register reset
RSTCTRL             \pintype            RSTDIRECT           
RSTCTRL             \desc               Input control (addsub, m9addsub, signed, and loadc) reset.
CECTRL              \pintype            ENABLE              
CECTRL              \desc               Input control (addsub, m9addsub, signed, and loadc) enable.
SIGNED              \pintype            DATA                
SIGNED              \desc               One SIGNED port for all inputs due to ACC54 HW limitation.
RSTPIPE             \pintype            RSTDIRECT           
RSTPIPE             \desc               Pipeline register reset
CEPIPE              \pintype            ENABLE              
CEPIPE              \desc               Pipeline clock enable
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output register clock enable
LOADC               \pintype            CONTROL             
LOADC               \desc               1=Load value from C input
ADDSUB              \pintype            CONTROL             
ADDSUB              \desc               0=add, 1=subtract   
MULTADDSUB9X9WIDE   \user               Yes                 
MULTADDSUB9X9WIDE   \infer              Yes                 
MULTADDSUB9X9WIDE   \desc               9x9 wide multiply add/sub
A0                  \pintype            DATA                
A0                  \desc               Operand A0          
B0                  \pintype            DATA                
B0                  \desc               Operand B0          
A1                  \pintype            DATA                
A1                  \desc               Operand A1          
B1                  \pintype            DATA                
B1                  \desc               Operand B1          
A2                  \pintype            DATA                
A2                  \desc               Operand A2          
B2                  \pintype            DATA                
B2                  \desc               Operand B2          
A3                  \pintype            DATA                
A3                  \desc               Operand A3          
B3                  \pintype            DATA                
B3                  \desc               Operand B3          
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA0A1              \pintype            ENABLE              
CEA0A1              \desc               Input A0 and A1 clock enable.
CEA2A3              \pintype            ENABLE              
CEA2A3              \desc               Input A2 and A3 clock enable.
RSTA0A1             \pintype            RSTDIRECT           
RSTA0A1             \desc               Input A0 and A1 register reset.
RSTA2A3             \pintype            RSTDIRECT           
RSTA2A3             \desc               Input A2 and A3 register reset.
CEB0B1              \pintype            ENABLE              
CEB0B1              \desc               Input B0 and B1 clock enable.
CEB2B3              \pintype            ENABLE              
CEB2B3              \desc               Input B2 and B3 clock enable.
RSTB0B1             \pintype            RSTDIRECT           
RSTB0B1             \desc               Input B0 and B1 register reset.
RSTB2B3             \pintype            RSTDIRECT           
RSTB2B3             \desc               Input B2 and B3 register reset.
CEC                 \pintype            ENABLE              
CEC                 \desc               Input C clock enable
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input C register reset
RSTCTRL             \pintype            RSTDIRECT           
RSTCTRL             \desc               Input control (addsub, m9addsub, signed, and loadc) reset.
CECTRL              \pintype            ENABLE              
CECTRL              \desc               Input control (addsub, m9addsub, signed, and loadc) enable.
SIGNED              \pintype            DATA                
SIGNED              \desc               One SIGNED port for all inputs due to ACC54 HW limitation.
RSTPIPE             \pintype            RSTDIRECT           
RSTPIPE             \desc               Output register reset
CEPIPE              \pintype            ENABLE              
CEPIPE              \desc               Output clock enable 
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output register clock enable
LOADC               \pintype            CONTROL             
LOADC               \desc               1=Load value from input C
ADDSUB              \pintype            CONTROL             
ADDSUB              \desc               0=add, 1=subtract   
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input A enable      
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input A reset       
CEB                 \pintype            ENABLE              
CEB                 \desc               Input clock enable  
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input register reset
SIGNEDA             \pintype            DATA                
SIGNEDA             \desc               Operand A signed    
SIGNEDB             \pintype            DATA                
SIGNEDB             \desc               Operand B signed    
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
MULT18X36           \user               Yes                 
MULT18X36           \infer              Yes                 
MULT18X36           \desc               18X36 multiplier with optional input/output register
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input clock enable  
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input clock enable  
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input register reset
SIGNEDA             \pintype            DATA                
SIGNEDA             \desc               Operand A signed    
SIGNEDB             \pintype            DATA                
SIGNEDB             \desc               Operand B signed    
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
MULT36X36           \user               Yes                 
MULT36X36           \infer              Yes                 
MULT36X36           \desc               36X36 multiplier with optional input and output registers
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input A clock enable
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input A register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input B clock enable
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input B register reset
SIGNEDA             \pintype            DATA                
SIGNEDA             \desc               Operand A signed    
SIGNEDB             \pintype            DATA                
SIGNEDB             \desc               Operand B signed    
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
MULT9X9             \user               Yes                 
MULT9X9             \infer              Yes                 
MULT9X9             \desc               9X9 multiplier with optional input and output registers
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input A clock enable
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input A reset       
CEB                 \pintype            ENABLE              
CEB                 \desc               Input B clock enable
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input B reset       
SIGNEDA             \pintype            DATA                
SIGNEDA             \desc               Operand A signed    
SIGNEDB             \pintype            DATA                
SIGNEDB             \desc               Operand B signed    
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
MULTADDSUB18X18     \user               Yes                 
MULTADDSUB18X18     \infer              Yes                 
MULTADDSUB18X18     \desc               18X18 multiplier and accumulator
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Input clock         
CEA                 \pintype            ENABLE              
CEA                 \desc               Input clock enable  
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input clock enable  
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input register reset
CEC                 \pintype            ENABLE              
CEC                 \desc               Input clock enable  
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input register reset
SIGNED              \pintype            DATA                
SIGNED              \desc               One SIGNED port for all inputs due to ACC54 HW limitation.
RSTPIPE             \pintype            RSTDIRECT           
RSTPIPE             \desc               Output register reset
CEPIPE              \pintype            ENABLE              
CEPIPE              \desc               Output clock enable 
RSTCTRL             \pintype            RSTDIRECT           
RSTCTRL             \desc               Input control (addsub, m9addsub, signed, and loadc) reset.
CECTRL              \pintype            ENABLE              
CECTRL              \desc               Input control (addsub, m9addsub, signed, and loadc) enable.
RSTCIN              \pintype            RSTDIRECT           
RSTCIN              \desc               Input carryin reset.
CECIN               \pintype            ENABLE              
CECIN               \desc               Input carryin enable.
LOADC               \pintype            CONTROL             
LOADC               \desc               1=Load value from C input
ADDSUB              \pintype            CONTROL             
ADDSUB              \desc               0=Add, 1=subtract   
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
CIN                 \pintype            DATA                
CIN                 \desc               Carry in            
MULTADDSUB18X36     \user               Yes                 
MULTADDSUB18X36     \infer              Yes                 
MULTADDSUB18X36     \desc               18X36 multiplier and accumulator
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input A clock enable
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input A register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input B clock enable
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input B register reset
CEC                 \pintype            ENABLE              
CEC                 \desc               Input C clock enable
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input C register reset
RSTCTRL             \pintype            RSTDIRECT           
RSTCTRL             \desc               Input control (addsub, m9addsub, signed, and loadc) reset.
CECTRL              \pintype            ENABLE              
CECTRL              \desc               Input control (addsub, m9addsub, signed, and loadc) enable.
RSTCIN              \pintype            RSTDIRECT           
RSTCIN              \desc               Input carryin reset.
CECIN               \pintype            ENABLE              
CECIN               \desc               Input carryin enable.
SIGNED              \pintype            DATA                
SIGNED              \desc               One SIGNED port for all inputs due to ACC54 HW limitation.
RSTPIPE             \pintype            RSTDIRECT           
RSTPIPE             \desc               Pipeline register reset
CEPIPE              \pintype            ENABLE              
CEPIPE              \desc               Pipeline clock enable
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
LOADC               \pintype            CONTROL             
LOADC               \desc               1=Load value from input C
ADDSUB              \pintype            CONTROL             
ADDSUB              \desc               0=add, 1=subtract   
CIN                 \pintype            DATA                
CIN                 \desc               Carry in            
MULTADDSUB36X36     \user               Yes                 
MULTADDSUB36X36     \infer              Yes                 
MULTADDSUB36X36     \desc               36X36 multiplier and accumulator
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input A clock enable
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input A register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input B clock enable
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input B register reset
CEC                 \pintype            ENABLE              
CEC                 \desc               Input C clock enable
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input C register reset
RSTCTRL             \pintype            RSTDIRECT           
RSTCTRL             \desc               Input control (addsub, m9addsub, signed, and loadc) reset.
CECTRL              \pintype            ENABLE              
CECTRL              \desc               Input control (addsub, m9addsub, signed, and loadc) enable.
RSTCIN              \pintype            RSTDIRECT           
RSTCIN              \desc               Input carryin reset.
CECIN               \pintype            ENABLE              
CECIN               \desc               Input carryin enable.
SIGNED              \pintype            DATA                
SIGNED              \desc               One SIGNED port for all inputs due to ACC54 HW limitation.
RSTPIPE             \pintype            RSTDIRECT           
RSTPIPE             \desc               Pipeline register reset
CEPIPE              \pintype            ENABLE              
CEPIPE              \desc               Pipeline clock enable
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
LOADC               \pintype            CONTROL             
LOADC               \desc               1=Load value from input C
ADDSUB              \pintype            CONTROL             
ADDSUB              \desc               0=add, 1=subtract   
CIN                 \pintype            DATA                
CIN                 \desc               Carry in            
MULTPREADD18X18     \user               Yes                 
MULTPREADD18X18     \infer              Yes                 
MULTPREADD18X18     \desc               18X18 multiplier with pre-adder
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input clock enable  
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input clock enable  
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input register reset
CEC                 \pintype            ENABLE              
CEC                 \desc               Input clock enable  
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input register reset
SIGNEDA             \pintype            DATA                
SIGNEDA             \desc               Operand A signed    
SIGNEDB             \pintype            DATA                
SIGNEDB             \desc               Operand B signed    
SIGNEDC             \pintype            DATA                
SIGNEDC             \desc               Operand C signed    
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
MULTPREADD9X9       \user               Yes                 
MULTPREADD9X9       \infer              Yes                 
MULTPREADD9X9       \desc               9X9 multiplier with pre-adder
A                   \pintype            DATA                
A                   \desc               Operand A           
B                   \pintype            DATA                
B                   \desc               Operand B           
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA                 \pintype            ENABLE              
CEA                 \desc               Input clock enable  
RSTA                \pintype            RSTDIRECT           
RSTA                \desc               Input register reset
CEB                 \pintype            ENABLE              
CEB                 \desc               Input clock enable  
RSTB                \pintype            RSTDIRECT           
RSTB                \desc               Input register reset
CEC                 \pintype            ENABLE              
CEC                 \desc               Input clock enable  
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input register reset
SIGNEDA             \pintype            DATA                
SIGNEDA             \desc               Operand A signed    
SIGNEDB             \pintype            DATA                
SIGNEDB             \desc               Operand B signed    
SIGNEDC             \pintype            DATA                
SIGNEDC             \desc               Operand C signed    
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output clock enable 
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
MULTADDSUB18X18WIDE \user               Yes                 
MULTADDSUB18X18WIDE \infer              Yes                 
MULTADDSUB18X18WIDE \desc               18x18 wide multiply add/sub
A0                  \pintype            DATA                
A0                  \desc               Operand A0          
B0                  \pintype            DATA                
B0                  \desc               Operand B0          
A1                  \pintype            DATA                
A1                  \desc               Operand A1          
B1                  \pintype            DATA                
B1                  \desc               Operand B1          
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA0                \pintype            ENABLE              
CEA0                \desc               Input A0 clock enable
CEA1                \pintype            ENABLE              
CEA1                \desc               Input A1 clock enable
RSTA0               \pintype            RSTDIRECT           
RSTA0               \desc               Input A0 register reset
RSTA1               \pintype            RSTDIRECT           
RSTA1               \desc               Input A1 register reset
CEB0                \pintype            ENABLE              
CEB0                \desc               Input B0 clock enable
CEB1                \pintype            ENABLE              
CEB1                \desc               Input B1 clock enable
RSTB0               \pintype            RSTDIRECT           
RSTB0               \desc               Input B0 register reset
RSTB1               \pintype            RSTDIRECT           
RSTB1               \desc               Input B1 register reset
CEC                 \pintype            ENABLE              
CEC                 \desc               Input C register clock enable
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input C register reset
RSTCTRL             \pintype            RSTDIRECT           
RSTCTRL             \desc               Input control (addsub, m9addsub, signed, and loadc) reset.
CECTRL              \pintype            ENABLE              
CECTRL              \desc               Input control (addsub, m9addsub, signed, and loadc) enable.
SIGNED              \pintype            DATA                
SIGNED              \desc               One SIGNED port for all inputs due to ACC54 HW limitation.
RSTPIPE             \pintype            RSTDIRECT           
RSTPIPE             \desc               Pipeline register reset
CEPIPE              \pintype            ENABLE              
CEPIPE              \desc               Pipeline clock enable
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output register clock enable
LOADC               \pintype            CONTROL             
LOADC               \desc               1=Load value from C input
ADDSUB              \pintype            CONTROL             
ADDSUB              \desc               0=add, 1=subtract   
MULTADDSUB9X9WIDE   \user               Yes                 
MULTADDSUB9X9WIDE   \infer              Yes                 
MULTADDSUB9X9WIDE   \desc               9x9 wide multiply add/sub
A0                  \pintype            DATA                
A0                  \desc               Operand A0          
B0                  \pintype            DATA                
B0                  \desc               Operand B0          
A1                  \pintype            DATA                
A1                  \desc               Operand A1          
B1                  \pintype            DATA                
B1                  \desc               Operand B1          
A2                  \pintype            DATA                
A2                  \desc               Operand A2          
B2                  \pintype            DATA                
B2                  \desc               Operand B2          
A3                  \pintype            DATA                
A3                  \desc               Operand A3          
B3                  \pintype            DATA                
B3                  \desc               Operand B3          
C                   \pintype            DATA                
C                   \desc               Operand C           
CLK                 \pintype            CLOCK               
CLK                 \desc               Clock               
CEA0A1              \pintype            ENABLE              
CEA0A1              \desc               Input A0 and A1 clock enable.
CEA2A3              \pintype            ENABLE              
CEA2A3              \desc               Input A2 and A3 clock enable.
RSTA0A1             \pintype            RSTDIRECT           
RSTA0A1             \desc               Input A0 and A1 register reset.
RSTA2A3             \pintype            RSTDIRECT           
RSTA2A3             \desc               Input A2 and A3 register reset.
CEB0B1              \pintype            ENABLE              
CEB0B1              \desc               Input B0 and B1 clock enable.
CEB2B3              \pintype            ENABLE              
CEB2B3              \desc               Input B2 and B3 clock enable.
RSTB0B1             \pintype            RSTDIRECT           
RSTB0B1             \desc               Input B0 and B1 register reset.
RSTB2B3             \pintype            RSTDIRECT           
RSTB2B3             \desc               Input B2 and B3 register reset.
CEC                 \pintype            ENABLE              
CEC                 \desc               Input C clock enable
RSTC                \pintype            RSTDIRECT           
RSTC                \desc               Input C register reset
RSTCTRL             \pintype            RSTDIRECT           
RSTCTRL             \desc               Input control (addsub, m9addsub, signed, and loadc) reset.
CECTRL              \pintype            ENABLE              
CECTRL              \desc               Input control (addsub, m9addsub, signed, and loadc) enable.
SIGNED              \pintype            DATA                
SIGNED              \desc               One SIGNED port for all inputs due to ACC54 HW limitation.
RSTPIPE             \pintype            RSTDIRECT           
RSTPIPE             \desc               Output register reset
CEPIPE              \pintype            ENABLE              
CEPIPE              \desc               Output clock enable 
RSTOUT              \pintype            RSTDIRECT           
RSTOUT              \desc               Output register reset
CEOUT               \pintype            ENABLE              
CEOUT               \desc               Output register clock enable
LOADC               \pintype            CONTROL             
LOADC               \desc               1=Load value from input C
ADDSUB              \pintype            CONTROL             
ADDSUB              \desc               0=add, 1=subtract   
Z                   \pintype            DATA                
Z                   \desc               Multiplication result
