###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Oct  9 18:19:41 2023
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin FSM/\address__reg[0] /CK 
Endpoint:   FSM/\address__reg[0] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SI[3]                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.651
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.691
  Arrival Time                  0.751
  Slack Time                    0.060
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.053
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | SI[3] ^    |           | 0.108 |       |   0.053 |   -0.007 | 
     | FSM/FE_PHC12_SI_3_   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.350 |   0.404 |    0.344 | 
     | FSM/FE_PHC13_SI_3_   | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.347 |   0.751 |    0.691 | 
     | FSM/\address__reg[0] | SI ^       | SDFFRQX2M | 0.052 | 0.000 |   0.751 |    0.691 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.060 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.074 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.091 | 
     | scan_clk__L3_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.137 | 
     | scan_clk__L4_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.189 | 
     | scan_clk__L5_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.238 | 
     | scan_clk__L6_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.284 | 
     | scan_clk__L7_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.332 | 
     | scan_clk__L8_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.379 | 
     | scan_clk__L9_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.424 | 
     | refmux/U1            | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.508 | 
     | ref_clock__L1_I0     | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.584 | 
     | ref_clock__L2_I0     | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.616 | 
     | ref_clock__L3_I0     | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.647 | 
     | ref_clock__L4_I0     | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.677 | 
     | ref_clock__L5_I0     | A v -> Y ^ | CLKINVX40M | 0.032 | 0.032 |   0.648 |    0.708 | 
     | FSM/\address__reg[0] | CK ^       | SDFFRQX2M  | 0.032 | 0.003 |   0.651 |    0.711 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin fifo/write_synch/\synchronized_pointer_reg[1] /
CK 
Endpoint:   fifo/write_synch/\synchronized_pointer_reg[1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: SI[0]                                             (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.660
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.700
  Arrival Time                  0.769
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | SI[0] ^    |           | 0.120 |       |   0.060 |   -0.009 | 
     | fifo/write_synch/FE_PHC6_SI_0_                | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.356 |   0.416 |    0.347 | 
     | fifo/write_synch/FE_PHC7_SI_0_                | A ^ -> Y ^ | DLY4X1M   | 0.059 | 0.353 |   0.768 |    0.700 | 
     | fifo/write_synch/\synchronized_pointer_reg[1] | SI ^       | SDFFRQX2M | 0.059 | 0.000 |   0.769 |    0.700 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.069 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.083 | 
     | scan_clk__L2_I0                               | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.100 | 
     | scan_clk__L3_I0                               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.146 | 
     | scan_clk__L4_I0                               | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.197 | 
     | scan_clk__L5_I1                               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.247 | 
     | scan_clk__L6_I1                               | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.295 | 
     | scan_clk__L7_I1                               | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.341 | 
     | scan_clk__L8_I1                               | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.386 | 
     | scan_clk__L9_I1                               | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.433 | 
     | scan_clk__L10_I0                              | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.486 | 
     | scan_clk__L11_I0                              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.506 | 
     | scan_clk__L12_I0                              | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.519 | 
     | txmux/U1                                      | B ^ -> Y ^ | MX2X2M     | 0.065 | 0.078 |   0.529 |    0.598 | 
     | tx_clock__L1_I0                               | A ^ -> Y ^ | CLKBUFX20M | 0.043 | 0.064 |   0.593 |    0.661 | 
     | tx_clock__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.038 |   0.631 |    0.700 | 
     | tx_clock__L3_I0                               | A v -> Y ^ | CLKINVX24M | 0.023 | 0.028 |   0.659 |    0.728 | 
     | fifo/write_synch/\synchronized_pointer_reg[1] | CK ^       | SDFFRQX2M  | 0.023 | 0.002 |   0.660 |    0.729 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin RegFile/\mem_reg[9][4] /CK 
Endpoint:   RegFile/\mem_reg[9][4] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SI[2]                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.654
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.692
  Arrival Time                  0.780
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.032
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | SI[2] ^    |           | 0.069 |       |   0.032 |   -0.056 | 
     | RegFile/FE_PHC10_SI_2_ | A ^ -> Y ^ | DLY4X1M   | 0.093 | 0.378 |   0.410 |    0.322 | 
     | RegFile/FE_PHC11_SI_2_ | A ^ -> Y ^ | DLY4X1M   | 0.081 | 0.370 |   0.780 |    0.692 | 
     | RegFile/\mem_reg[9][4] | SI ^       | SDFFRQX2M | 0.081 | 0.000 |   0.780 |    0.692 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.088 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.103 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.119 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.165 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.217 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.266 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.312 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.360 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.407 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.452 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.536 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.612 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.644 | 
     | ref_clock__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.036 | 0.031 |   0.586 |    0.675 | 
     | ref_clock__L4_I2       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.038 |   0.624 |    0.713 | 
     | ref_clock__L5_I5       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.027 |   0.651 |    0.740 | 
     | RegFile/\mem_reg[9][4] | CK ^       | SDFFRQX2M  | 0.031 | 0.002 |   0.654 |    0.742 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u1/\count_reg[0] /CK 
Endpoint:   u1/\count_reg[0] /SI (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u0/o_div_clk__reg/Q  (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.670
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.721
  Arrival Time                  0.810
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.089 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.075 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.058 | 
     | uartmux/U1                     | B ^ -> Y ^  | MX2X2M     | 0.063 | 0.078 |   0.109 |    0.020 | 
     | uart_clock__L1_I0              | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.061 |   0.170 |    0.081 | 
     | uart_clock__L2_I0              | A ^ -> Y v  | CLKINVX32M | 0.032 | 0.041 |   0.211 |    0.122 | 
     | uart_clock__L3_I0              | A v -> Y ^  | CLKINVX24M | 0.013 | 0.023 |   0.234 |    0.145 | 
     | u0/o_div_clk__reg              | CK ^ -> Q ^ | SDFFRQX2M  | 0.075 | 0.167 |   0.401 |    0.312 | 
     | n12__Exclude_0                 | A ^ -> Y ^  | BUFX8M     | 0.032 | 0.049 |   0.450 |    0.361 | 
     | u1/FE_PHC17_n12__Exclude_0_NET | A ^ -> Y ^  | DLY4X1M    | 0.069 | 0.360 |   0.810 |    0.721 | 
     | u1/\count_reg[0]               | SI ^        | SDFFSQX2M  | 0.069 | 0.000 |   0.810 |    0.721 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.089 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.104 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.120 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.078 |   0.110 |    0.199 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.061 |   0.171 |    0.260 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.032 | 0.041 |   0.211 |    0.300 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.059 |   0.270 |    0.359 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.037 | 0.064 |   0.334 |    0.424 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.390 |    0.479 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.442 |    0.531 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.494 |    0.583 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.547 |    0.636 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.601 |    0.690 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.624 |    0.714 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.023 |   0.647 |    0.736 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.023 | 0.023 |   0.670 |    0.759 | 
     | u1/\count_reg[0]   | CK ^       | SDFFSQX2M  | 0.023 | 0.001 |   0.670 |    0.759 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin data_synch/\sync_bus_reg[2] /CK 
Endpoint:   data_synch/\sync_bus_reg[2] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[1]                           (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.650
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.689
  Arrival Time                  0.779
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.053
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | SI[1] ^    |           | 0.108 |       |   0.053 |   -0.036 | 
     | data_synch/FE_PHC8_SI_1_    | A ^ -> Y ^ | DLY4X1M   | 0.081 | 0.372 |   0.425 |    0.335 | 
     | data_synch/FE_PHC9_SI_1_    | A ^ -> Y ^ | DLY4X1M   | 0.058 | 0.353 |   0.779 |    0.689 | 
     | data_synch/\sync_bus_reg[2] | SI ^       | SDFFRQX2M | 0.058 | 0.000 |   0.779 |    0.689 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.090 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.104 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.121 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.167 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.218 | 
     | scan_clk__L5_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.267 | 
     | scan_clk__L6_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.314 | 
     | scan_clk__L7_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.361 | 
     | scan_clk__L8_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.408 | 
     | scan_clk__L9_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.454 | 
     | refmux/U1                   | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.538 | 
     | ref_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.613 | 
     | ref_clock__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.646 | 
     | ref_clock__L3_I0            | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.677 | 
     | ref_clock__L4_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.706 | 
     | ref_clock__L5_I0            | A v -> Y ^ | CLKINVX40M | 0.032 | 0.032 |   0.648 |    0.738 | 
     | data_synch/\sync_bus_reg[2] | CK ^       | SDFFRQX2M  | 0.032 | 0.001 |   0.650 |    0.739 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin fifo/write_synch/\synchronized_pointer_reg[2] /
CK 
Endpoint:   fifo/write_synch/\synchronized_pointer_reg[2] /D (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: fifo/write_synch/\internal_pointer_reg[2] /Q     (^) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.659
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  0.800
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.093 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.081 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M  | 0.011 | 0.011 |   0.023 |   -0.070 | 
     | uartmux/U1                                    | A ^ -> Y ^  | MX2X2M     | 0.062 | 0.072 |   0.095 |    0.002 | 
     | uart_clock__L1_I0                             | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.061 |   0.156 |    0.063 | 
     | uart_clock__L2_I0                             | A ^ -> Y v  | CLKINVX32M | 0.032 | 0.041 |   0.196 |    0.103 | 
     | uart_clock__L3_I2                             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.059 |   0.255 |    0.162 | 
     | uart_clock__L4_I0                             | A v -> Y v  | CLKBUFX20M | 0.037 | 0.064 |   0.320 |    0.226 | 
     | uart_clock__L5_I0                             | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.347 |    0.254 | 
     | uart_clock__L6_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.024 |   0.371 |    0.278 | 
     | uart_clock__L7_I0                             | A v -> Y ^  | CLKINVX24M | 0.010 | 0.016 |   0.388 |    0.295 | 
     | u0/U34                                        | B ^ -> Y ^  | MX2X2M     | 0.034 | 0.060 |   0.448 |    0.355 | 
     | txmux/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.064 | 0.077 |   0.525 |    0.431 | 
     | tx_clock__L1_I0                               | A ^ -> Y ^  | CLKBUFX20M | 0.043 | 0.064 |   0.588 |    0.495 | 
     | tx_clock__L2_I0                               | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.038 |   0.627 |    0.533 | 
     | tx_clock__L3_I0                               | A v -> Y ^  | CLKINVX24M | 0.023 | 0.028 |   0.654 |    0.561 | 
     | fifo/write_synch/\internal_pointer_reg[2]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.145 |   0.800 |    0.707 | 
     | fifo/write_synch/\synchronized_pointer_reg[2] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   0.800 |    0.707 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.093 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.105 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M  | 0.011 | 0.011 |   0.023 |    0.116 | 
     | uartmux/U1                                    | A ^ -> Y ^  | MX2X2M     | 0.062 | 0.072 |   0.095 |    0.188 | 
     | uart_clock__L1_I0                             | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.061 |   0.156 |    0.249 | 
     | uart_clock__L2_I0                             | A ^ -> Y v  | CLKINVX32M | 0.032 | 0.041 |   0.196 |    0.289 | 
     | uart_clock__L3_I0                             | A v -> Y ^  | CLKINVX24M | 0.013 | 0.023 |   0.219 |    0.313 | 
     | u0/o_div_clk__reg                             | CK ^ -> Q ^ | SDFFRQX2M  | 0.050 | 0.167 |   0.387 |    0.480 | 
     | u0/U34                                        | A ^ -> Y ^  | MX2X2M     | 0.034 | 0.065 |   0.451 |    0.544 | 
     | txmux/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.064 | 0.077 |   0.528 |    0.621 | 
     | tx_clock__L1_I0                               | A ^ -> Y ^  | CLKBUFX20M | 0.043 | 0.064 |   0.592 |    0.685 | 
     | tx_clock__L2_I0                               | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.038 |   0.630 |    0.723 | 
     | tx_clock__L3_I0                               | A v -> Y ^  | CLKINVX24M | 0.023 | 0.028 |   0.658 |    0.751 | 
     | fifo/write_synch/\synchronized_pointer_reg[2] | CK ^        | SDFFRQX2M  | 0.023 | 0.001 |   0.659 |    0.752 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin fifo/read_synch/\synchronized_pointer_reg[0] /
CK 
Endpoint:   fifo/read_synch/\synchronized_pointer_reg[0] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: fifo/read_synch/\internal_pointer_reg[0] /Q     (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.316
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.364
  Arrival Time                  0.459
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.095 | 
     | REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.083 | 
     | REF_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M  | 0.014 | 0.012 |   0.024 |   -0.071 | 
     | refmux/U1                                    | A ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.108 |    0.013 | 
     | ref_clock__L1_I0                             | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.184 |    0.089 | 
     | ref_clock__L2_I0                             | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.216 |    0.121 | 
     | ref_clock__L3_I0                             | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.247 |    0.152 | 
     | ref_clock__L4_I0                             | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.029 |   0.277 |    0.182 | 
     | ref_clock__L5_I1                             | A v -> Y ^  | CLKINVX40M | 0.033 | 0.035 |   0.311 |    0.216 | 
     | fifo/read_synch/\internal_pointer_reg[0]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.147 |   0.459 |    0.364 | 
     | fifo/read_synch/\synchronized_pointer_reg[0] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.459 |    0.364 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.095 | 
     | REF_CLK__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.107 | 
     | REF_CLK__L2_I0                               | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.012 |   0.024 |    0.119 | 
     | refmux/U1                                    | A ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.108 |    0.203 | 
     | ref_clock__L1_I0                             | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.184 |    0.279 | 
     | ref_clock__L2_I0                             | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.216 |    0.311 | 
     | ref_clock__L3_I0                             | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.247 |    0.342 | 
     | ref_clock__L4_I0                             | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.277 |    0.371 | 
     | ref_clock__L5_I1                             | A v -> Y ^ | CLKINVX40M | 0.033 | 0.035 |   0.311 |    0.406 | 
     | fifo/read_synch/\synchronized_pointer_reg[0] | CK ^       | SDFFRQX2M  | 0.034 | 0.005 |   0.316 |    0.411 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin data_synch/ex_enable_reg/CK 
Endpoint:   data_synch/ex_enable_reg/D (^) checked with  leading edge of 'REF_
CLK'
Beginpoint: data_synch/enable_reg/Q    (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.318
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.366
  Arrival Time                  0.463
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.097 | 
     | REF_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.085 | 
     | REF_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M  | 0.014 | 0.012 |   0.024 |   -0.073 | 
     | refmux/U1                | A ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.108 |    0.011 | 
     | ref_clock__L1_I0         | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.184 |    0.087 | 
     | ref_clock__L2_I0         | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.216 |    0.119 | 
     | ref_clock__L3_I0         | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.247 |    0.150 | 
     | ref_clock__L4_I0         | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.029 |   0.277 |    0.180 | 
     | ref_clock__L5_I1         | A v -> Y ^  | CLKINVX40M | 0.033 | 0.035 |   0.311 |    0.214 | 
     | data_synch/enable_reg    | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.152 |   0.463 |    0.366 | 
     | data_synch/ex_enable_reg | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.463 |    0.366 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.097 | 
     | REF_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.109 | 
     | REF_CLK__L2_I0           | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.012 |   0.024 |    0.121 | 
     | refmux/U1                | A ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.108 |    0.205 | 
     | ref_clock__L1_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.184 |    0.281 | 
     | ref_clock__L2_I0         | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.216 |    0.313 | 
     | ref_clock__L3_I0         | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.247 |    0.344 | 
     | ref_clock__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.277 |    0.373 | 
     | ref_clock__L5_I1         | A v -> Y ^ | CLKINVX40M | 0.033 | 0.035 |   0.311 |    0.408 | 
     | data_synch/ex_enable_reg | CK ^       | SDFFRQX2M  | 0.035 | 0.007 |   0.318 |    0.415 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin fifo/write_synch/\synchronized_pointer_reg[3] /
CK 
Endpoint:   fifo/write_synch/\synchronized_pointer_reg[3] /D (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: fifo/write_synch/\internal_pointer_reg[3] /Q     (^) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.659
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.706
  Arrival Time                  0.803
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.097 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.085 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M  | 0.011 | 0.011 |   0.023 |   -0.074 | 
     | uartmux/U1                                    | A ^ -> Y ^  | MX2X2M     | 0.062 | 0.072 |   0.095 |   -0.002 | 
     | uart_clock__L1_I0                             | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.061 |   0.156 |    0.059 | 
     | uart_clock__L2_I0                             | A ^ -> Y v  | CLKINVX32M | 0.032 | 0.041 |   0.196 |    0.099 | 
     | uart_clock__L3_I2                             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.059 |   0.255 |    0.158 | 
     | uart_clock__L4_I0                             | A v -> Y v  | CLKBUFX20M | 0.037 | 0.064 |   0.320 |    0.222 | 
     | uart_clock__L5_I0                             | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.347 |    0.250 | 
     | uart_clock__L6_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.024 |   0.371 |    0.274 | 
     | uart_clock__L7_I0                             | A v -> Y ^  | CLKINVX24M | 0.010 | 0.016 |   0.388 |    0.290 | 
     | u0/U34                                        | B ^ -> Y ^  | MX2X2M     | 0.034 | 0.060 |   0.448 |    0.350 | 
     | txmux/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.064 | 0.077 |   0.525 |    0.427 | 
     | tx_clock__L1_I0                               | A ^ -> Y ^  | CLKBUFX20M | 0.043 | 0.064 |   0.588 |    0.491 | 
     | tx_clock__L2_I0                               | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.038 |   0.627 |    0.529 | 
     | tx_clock__L3_I0                               | A v -> Y ^  | CLKINVX24M | 0.023 | 0.028 |   0.654 |    0.557 | 
     | fifo/write_synch/\internal_pointer_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.149 |   0.803 |    0.706 | 
     | fifo/write_synch/\synchronized_pointer_reg[3] | D ^         | SDFFRQX2M  | 0.042 | 0.000 |   0.803 |    0.706 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.097 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.109 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M  | 0.011 | 0.011 |   0.023 |    0.121 | 
     | uartmux/U1                                    | A ^ -> Y ^  | MX2X2M     | 0.062 | 0.072 |   0.095 |    0.192 | 
     | uart_clock__L1_I0                             | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.061 |   0.156 |    0.253 | 
     | uart_clock__L2_I0                             | A ^ -> Y v  | CLKINVX32M | 0.032 | 0.041 |   0.196 |    0.294 | 
     | uart_clock__L3_I0                             | A v -> Y ^  | CLKINVX24M | 0.013 | 0.023 |   0.219 |    0.317 | 
     | u0/o_div_clk__reg                             | CK ^ -> Q ^ | SDFFRQX2M  | 0.050 | 0.167 |   0.387 |    0.484 | 
     | u0/U34                                        | A ^ -> Y ^  | MX2X2M     | 0.034 | 0.065 |   0.451 |    0.549 | 
     | txmux/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.064 | 0.077 |   0.528 |    0.625 | 
     | tx_clock__L1_I0                               | A ^ -> Y ^  | CLKBUFX20M | 0.043 | 0.064 |   0.592 |    0.689 | 
     | tx_clock__L2_I0                               | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.038 |   0.630 |    0.727 | 
     | tx_clock__L3_I0                               | A v -> Y ^  | CLKINVX24M | 0.023 | 0.028 |   0.658 |    0.755 | 
     | fifo/write_synch/\synchronized_pointer_reg[3] | CK ^        | SDFFRQX2M  | 0.023 | 0.001 |   0.659 |    0.756 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin fifo/write_synch/\synchronized_pointer_reg[1] /
CK 
Endpoint:   fifo/write_synch/\synchronized_pointer_reg[1] /D (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: fifo/write_synch/\internal_pointer_reg[1] /Q     (^) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.660
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  0.804
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.098 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.085 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M  | 0.011 | 0.011 |   0.023 |   -0.074 | 
     | uartmux/U1                                    | A ^ -> Y ^  | MX2X2M     | 0.062 | 0.072 |   0.095 |   -0.003 | 
     | uart_clock__L1_I0                             | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.061 |   0.156 |    0.058 | 
     | uart_clock__L2_I0                             | A ^ -> Y v  | CLKINVX32M | 0.032 | 0.041 |   0.196 |    0.099 | 
     | uart_clock__L3_I2                             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.059 |   0.255 |    0.158 | 
     | uart_clock__L4_I0                             | A v -> Y v  | CLKBUFX20M | 0.037 | 0.064 |   0.320 |    0.222 | 
     | uart_clock__L5_I0                             | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.347 |    0.250 | 
     | uart_clock__L6_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.024 |   0.371 |    0.274 | 
     | uart_clock__L7_I0                             | A v -> Y ^  | CLKINVX24M | 0.010 | 0.016 |   0.388 |    0.290 | 
     | u0/U34                                        | B ^ -> Y ^  | MX2X2M     | 0.034 | 0.060 |   0.448 |    0.350 | 
     | txmux/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.064 | 0.077 |   0.525 |    0.427 | 
     | tx_clock__L1_I0                               | A ^ -> Y ^  | CLKBUFX20M | 0.043 | 0.064 |   0.588 |    0.491 | 
     | tx_clock__L2_I0                               | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.038 |   0.627 |    0.529 | 
     | tx_clock__L3_I0                               | A v -> Y ^  | CLKINVX24M | 0.023 | 0.028 |   0.654 |    0.557 | 
     | fifo/write_synch/\internal_pointer_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.150 |   0.804 |    0.707 | 
     | fifo/write_synch/\synchronized_pointer_reg[1] | D ^         | SDFFRQX2M  | 0.043 | 0.000 |   0.804 |    0.707 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.098 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.110 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M  | 0.011 | 0.011 |   0.023 |    0.121 | 
     | uartmux/U1                                    | A ^ -> Y ^  | MX2X2M     | 0.062 | 0.072 |   0.095 |    0.192 | 
     | uart_clock__L1_I0                             | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.061 |   0.156 |    0.253 | 
     | uart_clock__L2_I0                             | A ^ -> Y v  | CLKINVX32M | 0.032 | 0.041 |   0.196 |    0.294 | 
     | uart_clock__L3_I0                             | A v -> Y ^  | CLKINVX24M | 0.013 | 0.023 |   0.219 |    0.317 | 
     | u0/o_div_clk__reg                             | CK ^ -> Q ^ | SDFFRQX2M  | 0.050 | 0.167 |   0.387 |    0.484 | 
     | u0/U34                                        | A ^ -> Y ^  | MX2X2M     | 0.034 | 0.065 |   0.451 |    0.549 | 
     | txmux/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.064 | 0.077 |   0.528 |    0.626 | 
     | tx_clock__L1_I0                               | A ^ -> Y ^  | CLKBUFX20M | 0.043 | 0.064 |   0.592 |    0.689 | 
     | tx_clock__L2_I0                               | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.038 |   0.630 |    0.728 | 
     | tx_clock__L3_I0                               | A v -> Y ^  | CLKINVX24M | 0.023 | 0.028 |   0.658 |    0.756 | 
     | fifo/write_synch/\synchronized_pointer_reg[1] | CK ^        | SDFFRQX2M  | 0.023 | 0.002 |   0.660 |    0.757 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin fifo/write_synch/\synchronized_pointer_reg[0] /
CK 
Endpoint:   fifo/write_synch/\synchronized_pointer_reg[0] /D (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: fifo/write_synch/\internal_pointer_reg[0] /Q     (^) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.660
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  0.805
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.098 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.086 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M  | 0.011 | 0.011 |   0.023 |   -0.075 | 
     | uartmux/U1                                    | A ^ -> Y ^  | MX2X2M     | 0.062 | 0.072 |   0.095 |   -0.003 | 
     | uart_clock__L1_I0                             | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.061 |   0.156 |    0.058 | 
     | uart_clock__L2_I0                             | A ^ -> Y v  | CLKINVX32M | 0.032 | 0.041 |   0.196 |    0.098 | 
     | uart_clock__L3_I2                             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.059 |   0.255 |    0.157 | 
     | uart_clock__L4_I0                             | A v -> Y v  | CLKBUFX20M | 0.037 | 0.064 |   0.320 |    0.222 | 
     | uart_clock__L5_I0                             | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.347 |    0.249 | 
     | uart_clock__L6_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.024 |   0.371 |    0.273 | 
     | uart_clock__L7_I0                             | A v -> Y ^  | CLKINVX24M | 0.010 | 0.016 |   0.388 |    0.290 | 
     | u0/U34                                        | B ^ -> Y ^  | MX2X2M     | 0.034 | 0.060 |   0.448 |    0.350 | 
     | txmux/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.064 | 0.077 |   0.525 |    0.427 | 
     | tx_clock__L1_I0                               | A ^ -> Y ^  | CLKBUFX20M | 0.043 | 0.064 |   0.588 |    0.490 | 
     | tx_clock__L2_I0                               | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.038 |   0.627 |    0.529 | 
     | tx_clock__L3_I0                               | A v -> Y ^  | CLKINVX24M | 0.023 | 0.028 |   0.654 |    0.556 | 
     | fifo/write_synch/\internal_pointer_reg[0]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.150 |   0.805 |    0.707 | 
     | fifo/write_synch/\synchronized_pointer_reg[0] | D ^         | SDFFRQX2M  | 0.043 | 0.000 |   0.805 |    0.707 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |            | 0.000 |       |   0.000 |    0.098 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.110 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M  | 0.011 | 0.011 |   0.023 |    0.121 | 
     | uartmux/U1                                    | A ^ -> Y ^  | MX2X2M     | 0.062 | 0.072 |   0.095 |    0.193 | 
     | uart_clock__L1_I0                             | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.061 |   0.156 |    0.254 | 
     | uart_clock__L2_I0                             | A ^ -> Y v  | CLKINVX32M | 0.032 | 0.041 |   0.196 |    0.294 | 
     | uart_clock__L3_I0                             | A v -> Y ^  | CLKINVX24M | 0.013 | 0.023 |   0.220 |    0.317 | 
     | u0/o_div_clk__reg                             | CK ^ -> Q ^ | SDFFRQX2M  | 0.050 | 0.167 |   0.387 |    0.485 | 
     | u0/U34                                        | A ^ -> Y ^  | MX2X2M     | 0.034 | 0.065 |   0.451 |    0.549 | 
     | txmux/U1                                      | A ^ -> Y ^  | MX2X2M     | 0.064 | 0.077 |   0.528 |    0.626 | 
     | tx_clock__L1_I0                               | A ^ -> Y ^  | CLKBUFX20M | 0.043 | 0.064 |   0.592 |    0.690 | 
     | tx_clock__L2_I0                               | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.038 |   0.630 |    0.728 | 
     | tx_clock__L3_I0                               | A v -> Y ^  | CLKINVX24M | 0.023 | 0.028 |   0.658 |    0.756 | 
     | fifo/write_synch/\synchronized_pointer_reg[0] | CK ^        | SDFFRQX2M  | 0.023 | 0.002 |   0.660 |    0.757 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin fifo/read_synch/\synchronized_pointer_reg[1] /
CK 
Endpoint:   fifo/read_synch/\synchronized_pointer_reg[1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: fifo/read_synch/\internal_pointer_reg[1] /Q     (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.317
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.365
  Arrival Time                  0.464
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.099 | 
     | REF_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.088 | 
     | REF_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M  | 0.014 | 0.012 |   0.024 |   -0.075 | 
     | refmux/U1                                    | A ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.108 |    0.009 | 
     | ref_clock__L1_I0                             | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.184 |    0.084 | 
     | ref_clock__L2_I0                             | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.216 |    0.116 | 
     | ref_clock__L3_I0                             | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.247 |    0.148 | 
     | ref_clock__L4_I0                             | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.029 |   0.277 |    0.177 | 
     | ref_clock__L5_I1                             | A v -> Y ^  | CLKINVX40M | 0.033 | 0.035 |   0.311 |    0.212 | 
     | fifo/read_synch/\internal_pointer_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.152 |   0.464 |    0.364 | 
     | fifo/read_synch/\synchronized_pointer_reg[1] | D ^         | SDFFRQX2M  | 0.040 | 0.000 |   0.464 |    0.365 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.099 | 
     | REF_CLK__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.111 | 
     | REF_CLK__L2_I0                               | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.012 |   0.024 |    0.123 | 
     | refmux/U1                                    | A ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.108 |    0.207 | 
     | ref_clock__L1_I0                             | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.184 |    0.283 | 
     | ref_clock__L2_I0                             | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.216 |    0.315 | 
     | ref_clock__L3_I0                             | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.247 |    0.347 | 
     | ref_clock__L4_I0                             | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.277 |    0.376 | 
     | ref_clock__L5_I1                             | A v -> Y ^ | CLKINVX40M | 0.033 | 0.035 |   0.311 |    0.411 | 
     | fifo/read_synch/\synchronized_pointer_reg[1] | CK ^       | SDFFRQX2M  | 0.034 | 0.006 |   0.317 |    0.416 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin fifo/mem/\mem_reg[2][0] /CK 
Endpoint:   fifo/mem/\mem_reg[2][0] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[1][7] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.656
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.697
  Arrival Time                  0.797
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.100 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.086 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.069 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.023 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.028 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.078 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.124 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.171 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.219 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.264 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.348 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.424 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.456 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.487 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.518 | 
     | ref_clock__L5_I2        | A v -> Y ^  | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.544 | 
     | fifo/mem/\mem_reg[1][7] | CK ^ -> Q ^ | SDFFQX2M   | 0.056 | 0.152 |   0.797 |    0.697 | 
     | fifo/mem/\mem_reg[2][0] | SI ^        | SDFFQX2M   | 0.056 | 0.000 |   0.797 |    0.697 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.100 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.115 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.131 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.177 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.229 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.278 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.324 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.372 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.419 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.464 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.548 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.624 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.656 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.687 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.717 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX40M | 0.033 | 0.035 |   0.651 |    0.751 | 
     | fifo/mem/\mem_reg[2][0] | CK ^       | SDFFQX2M   | 0.034 | 0.005 |   0.656 |    0.756 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin fifo/mem/\mem_reg[7][4] /CK 
Endpoint:   fifo/mem/\mem_reg[7][4] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[7][3] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.659
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.700
  Arrival Time                  0.801
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.087 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.070 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.024 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.028 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.077 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.123 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.171 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.218 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.263 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.347 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.423 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.455 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.486 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.517 | 
     | ref_clock__L5_I3        | A v -> Y ^  | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.543 | 
     | fifo/mem/\mem_reg[7][3] | CK ^ -> Q ^ | SDFFQX2M   | 0.052 | 0.157 |   0.801 |    0.700 | 
     | fifo/mem/\mem_reg[7][4] | SI ^        | SDFFQX2M   | 0.052 | 0.000 |   0.801 |    0.700 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.115 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.132 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.178 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.229 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.279 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.325 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.372 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.420 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.465 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.549 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.624 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.657 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.688 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.719 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.745 | 
     | fifo/mem/\mem_reg[7][4] | CK ^       | SDFFQX2M   | 0.040 | 0.015 |   0.659 |    0.760 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u3/SYNC_RST_reg/CK 
Endpoint:   u3/SYNC_RST_reg/D (^) checked with  leading edge of 'UART_CLK'
Beginpoint: u3/internal_reg/Q (^) triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.656
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  0.800
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |            |       |       |  Time   |   Time   | 
     |--------------------+-------------+------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | UART_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.089 | 
     | UART_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.011 | 0.011 |   0.023 |   -0.078 | 
     | uartmux/U1         | A ^ -> Y ^  | MX2X2M     | 0.062 | 0.072 |   0.095 |   -0.006 | 
     | uart_clock__L1_I0  | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.061 |   0.156 |    0.055 | 
     | uart_clock__L2_I0  | A ^ -> Y v  | CLKINVX32M | 0.032 | 0.041 |   0.196 |    0.095 | 
     | uart_clock__L3_I2  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.059 |   0.255 |    0.154 | 
     | uart_clock__L4_I0  | A v -> Y v  | CLKBUFX20M | 0.037 | 0.064 |   0.320 |    0.219 | 
     | uart_clock__L5_I1  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.056 |   0.375 |    0.274 | 
     | uart_clock__L6_I1  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.427 |    0.326 | 
     | uart_clock__L7_I2  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.479 |    0.378 | 
     | uart_clock__L8_I0  | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.532 |    0.431 | 
     | uart_clock__L9_I0  | A v -> Y v  | CLKBUFX40M | 0.026 | 0.054 |   0.586 |    0.485 | 
     | uart_clock__L10_I0 | A v -> Y ^  | CLKINVX40M | 0.022 | 0.023 |   0.610 |    0.509 | 
     | uart_clock__L11_I0 | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.023 |   0.632 |    0.531 | 
     | uart_clock__L12_I0 | A v -> Y ^  | CLKINVX24M | 0.023 | 0.023 |   0.655 |    0.554 | 
     | u3/internal_reg    | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.146 |   0.800 |    0.699 | 
     | u3/SYNC_RST_reg    | D ^         | SDFFRQX1M  | 0.038 | 0.000 |   0.800 |    0.699 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | UART_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.113 | 
     | UART_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.011 | 0.011 |   0.023 |    0.124 | 
     | uartmux/U1         | A ^ -> Y ^ | MX2X2M     | 0.062 | 0.072 |   0.095 |    0.196 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.061 |   0.156 |    0.257 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.032 | 0.041 |   0.196 |    0.297 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.059 |   0.255 |    0.356 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.037 | 0.064 |   0.320 |    0.421 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.375 |    0.476 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.427 |    0.528 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.479 |    0.580 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.532 |    0.633 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.586 |    0.687 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.610 |    0.711 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.023 |   0.632 |    0.733 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.023 | 0.023 |   0.655 |    0.756 | 
     | u3/SYNC_RST_reg    | CK ^       | SDFFRQX1M  | 0.023 | 0.001 |   0.656 |    0.757 | 
     +-----------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u3/SYNC_RST_reg/CK 
Endpoint:   u3/SYNC_RST_reg/SI (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u2/internal_reg/Q  (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.671
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  0.808
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0  | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.087 | 
     | scan_clk__L2_I0  | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.070 | 
     | scan_clk__L3_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.024 | 
     | scan_clk__L4_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.028 | 
     | scan_clk__L5_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.077 | 
     | scan_clk__L6_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.123 | 
     | scan_clk__L7_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.171 | 
     | scan_clk__L8_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.218 | 
     | scan_clk__L9_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.263 | 
     | refmux/U1        | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.347 | 
     | ref_clock__L1_I0 | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.423 | 
     | ref_clock__L2_I0 | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.455 | 
     | ref_clock__L3_I0 | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.486 | 
     | ref_clock__L4_I0 | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.515 | 
     | ref_clock__L5_I1 | A v -> Y ^  | CLKINVX40M | 0.033 | 0.035 |   0.651 |    0.550 | 
     | u2/internal_reg  | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.156 |   0.808 |    0.707 | 
     | u3/SYNC_RST_reg  | SI ^        | SDFFRQX1M  | 0.042 | 0.000 |   0.808 |    0.707 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.115 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.132 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.078 |   0.110 |    0.210 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.061 |   0.171 |    0.271 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.032 | 0.041 |   0.211 |    0.312 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.059 |   0.270 |    0.371 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.037 | 0.064 |   0.334 |    0.435 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.390 |    0.491 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.442 |    0.543 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.494 |    0.595 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.547 |    0.648 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.601 |    0.702 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.624 |    0.725 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.023 |   0.647 |    0.748 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.023 | 0.023 |   0.670 |    0.771 | 
     | u3/SYNC_RST_reg    | CK ^       | SDFFRQX1M  | 0.023 | 0.001 |   0.671 |    0.772 | 
     +-----------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin fifo/mem/\mem_reg[3][0] /CK 
Endpoint:   fifo/mem/\mem_reg[3][0] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[2][7] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.694
  Arrival Time                  0.795
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.087 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.070 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.024 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.027 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.076 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.123 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.170 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.217 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.263 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.347 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.422 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.455 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.486 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.517 | 
     | ref_clock__L5_I2        | A v -> Y ^  | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.543 | 
     | fifo/mem/\mem_reg[2][7] | CK ^ -> Q ^ | SDFFQX2M   | 0.052 | 0.150 |   0.795 |    0.694 | 
     | fifo/mem/\mem_reg[3][0] | SI ^        | SDFFQX2M   | 0.052 | 0.000 |   0.795 |    0.694 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.116 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.132 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.178 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.230 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.279 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.325 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.373 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.420 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.465 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.549 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.625 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.657 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.688 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.719 | 
     | ref_clock__L5_I2        | A v -> Y ^ | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.746 | 
     | fifo/mem/\mem_reg[3][0] | CK ^       | SDFFQX2M   | 0.034 | 0.008 |   0.653 |    0.754 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin fifo/mem/\mem_reg[4][1] /CK 
Endpoint:   fifo/mem/\mem_reg[4][1] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[4][0] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.654
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.695
  Arrival Time                  0.796
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.087 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.070 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.025 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.027 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.076 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.123 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.170 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.217 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.262 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.346 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.422 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.454 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.486 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.517 | 
     | ref_clock__L5_I3        | A v -> Y ^  | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.543 | 
     | fifo/mem/\mem_reg[4][0] | CK ^ -> Q ^ | SDFFQX2M   | 0.053 | 0.152 |   0.796 |    0.695 | 
     | fifo/mem/\mem_reg[4][1] | SI ^        | SDFFQX2M   | 0.053 | 0.000 |   0.796 |    0.695 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.116 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.132 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.178 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.230 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.279 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.326 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.373 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.420 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.465 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.549 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.625 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.657 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.689 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.719 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.746 | 
     | fifo/mem/\mem_reg[4][1] | CK ^       | SDFFQX2M   | 0.039 | 0.010 |   0.654 |    0.755 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u2/SYNC_RST_reg/CK 
Endpoint:   u2/SYNC_RST_reg/SI  (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: u1/o_div_clk__reg/Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.658
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.693
  Arrival Time                  0.794
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.087 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.070 | 
     | uartmux/U1                     | B ^ -> Y ^  | MX2X2M     | 0.063 | 0.078 |   0.109 |    0.008 | 
     | uart_clock__L1_I0              | A ^ -> Y ^  | CLKBUFX20M | 0.041 | 0.061 |   0.170 |    0.069 | 
     | uart_clock__L2_I0              | A ^ -> Y v  | CLKINVX32M | 0.032 | 0.041 |   0.211 |    0.110 | 
     | uart_clock__L3_I1              | A v -> Y ^  | CLKINVX24M | 0.013 | 0.018 |   0.229 |    0.128 | 
     | u1/o_div_clk__reg              | CK ^ -> Q ^ | SDFFRQX2M  | 0.068 | 0.163 |   0.393 |    0.291 | 
     | n11__Exclude_0                 | A ^ -> Y ^  | BUFX8M     | 0.023 | 0.042 |   0.435 |    0.333 | 
     | u2/FE_PHC16_n11__Exclude_0_NET | A ^ -> Y ^  | DLY4X1M    | 0.071 | 0.359 |   0.794 |    0.693 | 
     | u2/SYNC_RST_reg                | SI ^        | SDFFRQX1M  | 0.071 | 0.000 |   0.794 |    0.693 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0  | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.116 | 
     | scan_clk__L2_I0  | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.132 | 
     | scan_clk__L3_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.178 | 
     | scan_clk__L4_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.230 | 
     | scan_clk__L5_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.279 | 
     | scan_clk__L6_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.326 | 
     | scan_clk__L7_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.373 | 
     | scan_clk__L8_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.420 | 
     | scan_clk__L9_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.465 | 
     | refmux/U1        | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.549 | 
     | ref_clock__L1_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.625 | 
     | ref_clock__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.657 | 
     | ref_clock__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.689 | 
     | ref_clock__L4_I0 | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.718 | 
     | ref_clock__L5_I1 | A v -> Y ^ | CLKINVX40M | 0.033 | 0.035 |   0.651 |    0.753 | 
     | u2/SYNC_RST_reg  | CK ^       | SDFFRQX1M  | 0.035 | 0.007 |   0.658 |    0.759 | 
     +---------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin fifo/mem/\mem_reg[3][5] /CK 
Endpoint:   fifo/mem/\mem_reg[3][5] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[3][4] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.656
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.697
  Arrival Time                  0.799
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.087 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.071 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.025 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.027 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.076 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.123 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.170 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.217 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.262 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.346 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.422 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.454 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.486 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.516 | 
     | ref_clock__L5_I2        | A v -> Y ^  | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.543 | 
     | fifo/mem/\mem_reg[3][4] | CK ^ -> Q ^ | SDFFQX2M   | 0.052 | 0.154 |   0.798 |    0.697 | 
     | fifo/mem/\mem_reg[3][5] | SI ^        | SDFFQX2M   | 0.052 | 0.000 |   0.799 |    0.697 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.116 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.133 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.178 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.230 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.279 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.326 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.373 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.420 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.465 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.549 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.625 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.657 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.689 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.720 | 
     | ref_clock__L5_I2        | A v -> Y ^ | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.746 | 
     | fifo/mem/\mem_reg[3][5] | CK ^       | SDFFQX2M   | 0.035 | 0.011 |   0.656 |    0.758 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin fifo/mem/\mem_reg[1][1] /CK 
Endpoint:   fifo/mem/\mem_reg[1][1] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[1][0] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.694
  Arrival Time                  0.797
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.088 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.072 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.026 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.026 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.075 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.122 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.169 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.216 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.261 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.345 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.421 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.453 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.485 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.515 | 
     | ref_clock__L5_I2        | A v -> Y ^  | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.542 | 
     | fifo/mem/\mem_reg[1][0] | CK ^ -> Q ^ | SDFFQX2M   | 0.058 | 0.152 |   0.797 |    0.694 | 
     | fifo/mem/\mem_reg[1][1] | SI ^        | SDFFQX2M   | 0.058 | 0.000 |   0.797 |    0.694 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.117 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.134 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.179 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.231 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.280 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.327 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.374 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.421 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.466 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.550 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.626 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.658 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.690 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.721 | 
     | ref_clock__L5_I2        | A v -> Y ^ | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.747 | 
     | fifo/mem/\mem_reg[1][1] | CK ^       | SDFFQX2M   | 0.035 | 0.009 |   0.653 |    0.756 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin fifo/mem/\mem_reg[0][2] /CK 
Endpoint:   fifo/mem/\mem_reg[0][2] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[0][1] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.654
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.695
  Arrival Time                  0.798
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.088 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.072 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.026 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.026 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.075 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.122 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.169 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.216 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.261 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.345 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.421 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.453 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.485 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.515 | 
     | ref_clock__L5_I2        | A v -> Y ^  | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.542 | 
     | fifo/mem/\mem_reg[0][1] | CK ^ -> Q ^ | SDFFQX2M   | 0.057 | 0.153 |   0.798 |    0.695 | 
     | fifo/mem/\mem_reg[0][2] | SI ^        | SDFFQX2M   | 0.057 | 0.000 |   0.798 |    0.695 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.117 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.134 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.179 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.231 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.280 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.327 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.374 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.421 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.466 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.550 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.626 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.658 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.690 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.721 | 
     | ref_clock__L5_I2        | A v -> Y ^ | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.747 | 
     | fifo/mem/\mem_reg[0][2] | CK ^       | SDFFQX2M   | 0.035 | 0.010 |   0.654 |    0.757 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin fifo/mem/\mem_reg[2][7] /CK 
Endpoint:   fifo/mem/\mem_reg[2][7] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[2][6] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.694
  Arrival Time                  0.796
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.088 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.072 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.026 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.026 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.075 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.122 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.169 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.216 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.261 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.345 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.421 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.453 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.485 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.515 | 
     | ref_clock__L5_I2        | A v -> Y ^  | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.542 | 
     | fifo/mem/\mem_reg[2][6] | CK ^ -> Q ^ | SDFFQX2M   | 0.054 | 0.152 |   0.796 |    0.694 | 
     | fifo/mem/\mem_reg[2][7] | SI ^        | SDFFQX2M   | 0.054 | 0.000 |   0.796 |    0.694 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.117 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.134 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.179 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.231 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.280 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.327 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.374 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.421 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.466 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.551 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.626 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.658 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.690 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.721 | 
     | ref_clock__L5_I2        | A v -> Y ^ | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.747 | 
     | fifo/mem/\mem_reg[2][7] | CK ^       | SDFFQX2M   | 0.034 | 0.008 |   0.653 |    0.756 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin fifo/read_synch/\internal_pointer_reg[1] /CK 
Endpoint:   fifo/read_synch/\internal_pointer_reg[1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: fifo/read_synch/\internal_pointer_reg[0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.696
  Arrival Time                  0.799
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.088 | 
     | scan_clk__L2_I0                          | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.072 | 
     | scan_clk__L3_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.026 | 
     | scan_clk__L4_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.026 | 
     | scan_clk__L5_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.075 | 
     | scan_clk__L6_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.121 | 
     | scan_clk__L7_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.169 | 
     | scan_clk__L8_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.216 | 
     | scan_clk__L9_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.261 | 
     | refmux/U1                                | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.345 | 
     | ref_clock__L1_I0                         | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.421 | 
     | ref_clock__L2_I0                         | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.453 | 
     | ref_clock__L3_I0                         | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.484 | 
     | ref_clock__L4_I0                         | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.514 | 
     | ref_clock__L5_I1                         | A v -> Y ^  | CLKINVX40M | 0.033 | 0.035 |   0.651 |    0.548 | 
     | fifo/read_synch/\internal_pointer_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.147 |   0.799 |    0.696 | 
     | fifo/read_synch/\internal_pointer_reg[1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.799 |    0.696 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.117 | 
     | scan_clk__L2_I0                          | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.134 | 
     | scan_clk__L3_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.180 | 
     | scan_clk__L4_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.231 | 
     | scan_clk__L5_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.280 | 
     | scan_clk__L6_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.327 | 
     | scan_clk__L7_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.374 | 
     | scan_clk__L8_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.421 | 
     | scan_clk__L9_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.467 | 
     | refmux/U1                                | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.551 | 
     | ref_clock__L1_I0                         | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.626 | 
     | ref_clock__L2_I0                         | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.659 | 
     | ref_clock__L3_I0                         | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.690 | 
     | ref_clock__L4_I0                         | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.719 | 
     | ref_clock__L5_I1                         | A v -> Y ^ | CLKINVX40M | 0.033 | 0.035 |   0.651 |    0.754 | 
     | fifo/read_synch/\internal_pointer_reg[1] | CK ^       | SDFFRQX2M  | 0.034 | 0.004 |   0.655 |    0.758 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin fifo/mem/\mem_reg[5][1] /CK 
Endpoint:   fifo/mem/\mem_reg[5][1] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[5][0] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.656
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.697
  Arrival Time                  0.800
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.088 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.072 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.026 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.026 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.075 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.121 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.169 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.216 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.261 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.345 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.421 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.453 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.484 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.515 | 
     | ref_clock__L5_I3        | A v -> Y ^  | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.541 | 
     | fifo/mem/\mem_reg[5][0] | CK ^ -> Q ^ | SDFFQX2M   | 0.055 | 0.156 |   0.800 |    0.697 | 
     | fifo/mem/\mem_reg[5][1] | SI ^        | SDFFQX2M   | 0.055 | 0.000 |   0.800 |    0.697 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.117 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.134 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.180 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.231 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.280 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.327 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.374 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.421 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.467 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.551 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.626 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.659 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.690 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.721 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.747 | 
     | fifo/mem/\mem_reg[5][1] | CK ^       | SDFFQX2M   | 0.041 | 0.012 |   0.656 |    0.759 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin fifo/mem/\mem_reg[6][1] /CK 
Endpoint:   fifo/mem/\mem_reg[6][1] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[6][0] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.696
  Arrival Time                  0.799
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.072 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.026 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.025 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.074 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.121 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.168 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.215 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.261 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.345 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.420 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.453 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.484 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.515 | 
     | ref_clock__L5_I3        | A v -> Y ^  | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.541 | 
     | fifo/mem/\mem_reg[6][0] | CK ^ -> Q ^ | SDFFQX2M   | 0.054 | 0.155 |   0.799 |    0.696 | 
     | fifo/mem/\mem_reg[6][1] | SI ^        | SDFFQX2M   | 0.054 | 0.000 |   0.799 |    0.696 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.134 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.180 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.232 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.281 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.327 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.375 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.422 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.467 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.551 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.627 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.659 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.690 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.721 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.747 | 
     | fifo/mem/\mem_reg[6][1] | CK ^       | SDFFQX2M   | 0.040 | 0.011 |   0.655 |    0.758 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin fifo/mem/\mem_reg[3][1] /CK 
Endpoint:   fifo/mem/\mem_reg[3][1] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[3][0] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.693
  Arrival Time                  0.797
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.072 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.026 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.025 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.074 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.121 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.168 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.215 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.261 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.345 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.420 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.452 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.484 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.515 | 
     | ref_clock__L5_I2        | A v -> Y ^  | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.541 | 
     | fifo/mem/\mem_reg[3][0] | CK ^ -> Q ^ | SDFFQX2M   | 0.055 | 0.152 |   0.797 |    0.693 | 
     | fifo/mem/\mem_reg[3][1] | SI ^        | SDFFQX2M   | 0.055 | 0.000 |   0.797 |    0.693 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.134 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.180 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.232 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.281 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.327 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.375 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.422 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.467 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.551 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.627 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.659 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.691 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.721 | 
     | ref_clock__L5_I2        | A v -> Y ^ | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.748 | 
     | fifo/mem/\mem_reg[3][1] | CK ^       | SDFFQX2M   | 0.034 | 0.008 |   0.653 |    0.756 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin fifo/mem/\mem_reg[2][3] /CK 
Endpoint:   fifo/mem/\mem_reg[2][3] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[2][2] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.696
  Arrival Time                  0.800
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.072 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.027 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.025 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.074 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.121 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.168 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.215 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.260 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.344 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.420 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.452 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.484 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.515 | 
     | ref_clock__L5_I2        | A v -> Y ^  | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.541 | 
     | fifo/mem/\mem_reg[2][2] | CK ^ -> Q ^ | SDFFQX2M   | 0.055 | 0.155 |   0.800 |    0.696 | 
     | fifo/mem/\mem_reg[2][3] | SI ^        | SDFFQX2M   | 0.055 | 0.000 |   0.800 |    0.696 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.134 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.180 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.232 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.281 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.328 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.375 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.422 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.467 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.551 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.627 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.659 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.691 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.721 | 
     | ref_clock__L5_I2        | A v -> Y ^ | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.748 | 
     | fifo/mem/\mem_reg[2][3] | CK ^       | SDFFQX2M   | 0.035 | 0.011 |   0.655 |    0.759 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin fifo/mem/\mem_reg[5][2] /CK 
Endpoint:   fifo/mem/\mem_reg[5][2] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[5][1] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.657
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.698
  Arrival Time                  0.801
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.072 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.027 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.025 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.074 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.121 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.168 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.215 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.260 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.344 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.420 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.452 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.484 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.514 | 
     | ref_clock__L5_I3        | A v -> Y ^  | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.541 | 
     | fifo/mem/\mem_reg[5][1] | CK ^ -> Q ^ | SDFFQX2M   | 0.055 | 0.157 |   0.801 |    0.698 | 
     | fifo/mem/\mem_reg[5][2] | SI ^        | SDFFQX2M   | 0.055 | 0.000 |   0.801 |    0.698 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.134 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.180 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.232 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.281 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.328 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.375 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.422 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.467 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.551 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.627 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.659 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.691 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.721 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.748 | 
     | fifo/mem/\mem_reg[5][2] | CK ^       | SDFFQX2M   | 0.041 | 0.013 |   0.657 |    0.760 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin fifo/mem/\mem_reg[3][7] /CK 
Endpoint:   fifo/mem/\mem_reg[3][7] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[3][6] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.694
  Arrival Time                  0.798
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.073 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.027 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.025 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.074 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.121 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.168 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.215 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.260 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.344 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.420 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.452 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.484 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.514 | 
     | ref_clock__L5_I2        | A v -> Y ^  | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.541 | 
     | fifo/mem/\mem_reg[3][6] | CK ^ -> Q ^ | SDFFQX2M   | 0.056 | 0.153 |   0.797 |    0.694 | 
     | fifo/mem/\mem_reg[3][7] | SI ^        | SDFFQX2M   | 0.056 | 0.000 |   0.798 |    0.694 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.135 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.180 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.232 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.281 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.328 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.375 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.422 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.467 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.551 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.627 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.659 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.691 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.722 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.748 | 
     | fifo/mem/\mem_reg[3][7] | CK ^       | SDFFQX2M   | 0.039 | 0.009 |   0.653 |    0.757 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin fifo/write_synch/\internal_pointer_reg[3] /CK 
Endpoint:   fifo/write_synch/\internal_pointer_reg[3] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: fifo/write_synch/\internal_pointer_reg[2] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.660
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.700
  Arrival Time                  0.804
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.073 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.027 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.025 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.074 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.122 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^  | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.168 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.213 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.260 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.313 | 
     | scan_clk__L11_I0                          | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.334 | 
     | scan_clk__L12_I0                          | A v -> Y ^  | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.347 | 
     | txmux/U1                                  | B ^ -> Y ^  | MX2X2M     | 0.065 | 0.078 |   0.529 |    0.425 | 
     | tx_clock__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M | 0.043 | 0.064 |   0.592 |    0.489 | 
     | tx_clock__L2_I0                           | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.038 |   0.631 |    0.527 | 
     | tx_clock__L3_I0                           | A v -> Y ^  | CLKINVX24M | 0.023 | 0.028 |   0.659 |    0.555 | 
     | fifo/write_synch/\internal_pointer_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.145 |   0.804 |    0.700 | 
     | fifo/write_synch/\internal_pointer_reg[3] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.804 |    0.700 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.135 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.180 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.232 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.281 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.329 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.375 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.421 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.467 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.520 | 
     | scan_clk__L11_I0                          | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.541 | 
     | scan_clk__L12_I0                          | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.554 | 
     | txmux/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.065 | 0.078 |   0.529 |    0.633 | 
     | tx_clock__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.043 | 0.064 |   0.593 |    0.696 | 
     | tx_clock__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.036 | 0.038 |   0.631 |    0.735 | 
     | tx_clock__L3_I0                           | A v -> Y ^ | CLKINVX24M | 0.023 | 0.028 |   0.659 |    0.762 | 
     | fifo/write_synch/\internal_pointer_reg[3] | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.660 |    0.764 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin fifo/mem/\mem_reg[4][2] /CK 
Endpoint:   fifo/mem/\mem_reg[4][2] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[4][1] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.658
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  0.802
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.073 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.027 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.025 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.074 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.121 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.168 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.215 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.260 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.344 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.420 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.452 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.484 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.514 | 
     | ref_clock__L5_I3        | A v -> Y ^  | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.540 | 
     | fifo/mem/\mem_reg[4][1] | CK ^ -> Q ^ | SDFFQX2M   | 0.061 | 0.158 |   0.802 |    0.698 | 
     | fifo/mem/\mem_reg[4][2] | SI ^        | SDFFQX2M   | 0.061 | 0.000 |   0.802 |    0.699 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.135 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.180 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.232 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.281 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.328 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.375 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.422 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.467 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.552 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.627 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.659 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.691 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.722 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.748 | 
     | fifo/mem/\mem_reg[4][2] | CK ^       | SDFFQX2M   | 0.041 | 0.014 |   0.658 |    0.761 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin fifo/read_synch/\synchronized_pointer_reg[2] /
CK 
Endpoint:   fifo/read_synch/\synchronized_pointer_reg[2] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: fifo/read_synch/\internal_pointer_reg[2] /Q     (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.659
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.706
  Arrival Time                  0.810
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I0                              | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.073 | 
     | scan_clk__L3_I0                              | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.027 | 
     | scan_clk__L4_I0                              | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.025 | 
     | scan_clk__L5_I0                              | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.074 | 
     | scan_clk__L6_I0                              | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.120 | 
     | scan_clk__L7_I0                              | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.168 | 
     | scan_clk__L8_I0                              | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.215 | 
     | scan_clk__L9_I0                              | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.260 | 
     | refmux/U1                                    | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.344 | 
     | ref_clock__L1_I0                             | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.420 | 
     | ref_clock__L2_I0                             | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.452 | 
     | ref_clock__L3_I0                             | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.484 | 
     | ref_clock__L4_I0                             | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.513 | 
     | ref_clock__L5_I1                             | A v -> Y ^  | CLKINVX40M | 0.033 | 0.035 |   0.651 |    0.548 | 
     | fifo/read_synch/\internal_pointer_reg[2]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.048 | 0.158 |   0.810 |    0.706 | 
     | fifo/read_synch/\synchronized_pointer_reg[2] | D ^         | SDFFRQX2M  | 0.048 | 0.000 |   0.810 |    0.706 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I0                              | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.135 | 
     | scan_clk__L3_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.181 | 
     | scan_clk__L4_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.232 | 
     | scan_clk__L5_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.281 | 
     | scan_clk__L6_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.328 | 
     | scan_clk__L7_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.375 | 
     | scan_clk__L8_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.422 | 
     | scan_clk__L9_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.468 | 
     | refmux/U1                                    | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.552 | 
     | ref_clock__L1_I0                             | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.627 | 
     | ref_clock__L2_I0                             | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.659 | 
     | ref_clock__L3_I0                             | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.691 | 
     | ref_clock__L4_I0                             | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.720 | 
     | ref_clock__L5_I1                             | A v -> Y ^ | CLKINVX40M | 0.033 | 0.035 |   0.651 |    0.755 | 
     | fifo/read_synch/\synchronized_pointer_reg[2] | CK ^       | SDFFRQX2M  | 0.035 | 0.008 |   0.659 |    0.763 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin fifo/mem/\mem_reg[2][4] /CK 
Endpoint:   fifo/mem/\mem_reg[2][4] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[2][3] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.696
  Arrival Time                  0.800
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.073 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.027 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.025 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.074 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.120 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.168 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.215 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.260 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.344 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.420 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.452 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.483 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.514 | 
     | ref_clock__L5_I2        | A v -> Y ^  | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.541 | 
     | fifo/mem/\mem_reg[2][3] | CK ^ -> Q ^ | SDFFQX2M   | 0.056 | 0.155 |   0.800 |    0.696 | 
     | fifo/mem/\mem_reg[2][4] | SI ^        | SDFFQX2M   | 0.056 | 0.000 |   0.800 |    0.696 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.135 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.181 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.232 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.282 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.328 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.375 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.423 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.468 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.552 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.628 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.660 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.691 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.722 | 
     | ref_clock__L5_I2        | A v -> Y ^ | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.749 | 
     | fifo/mem/\mem_reg[2][4] | CK ^       | SDFFQX2M   | 0.035 | 0.011 |   0.655 |    0.759 | 
     +----------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin fifo/mem/\mem_reg[3][4] /CK 
Endpoint:   fifo/mem/\mem_reg[3][4] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[3][3] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.656
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.697
  Arrival Time                  0.801
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.073 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.027 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.025 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.074 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.120 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.168 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.215 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.260 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.344 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.420 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.452 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.483 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.514 | 
     | ref_clock__L5_I2        | A v -> Y ^  | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.541 | 
     | fifo/mem/\mem_reg[3][3] | CK ^ -> Q ^ | SDFFQX2M   | 0.058 | 0.156 |   0.801 |    0.697 | 
     | fifo/mem/\mem_reg[3][4] | SI ^        | SDFFQX2M   | 0.058 | 0.000 |   0.801 |    0.697 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.135 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.181 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.232 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.282 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.328 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.375 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.423 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.468 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.552 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.628 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.660 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.691 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.722 | 
     | ref_clock__L5_I2        | A v -> Y ^ | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.749 | 
     | fifo/mem/\mem_reg[3][4] | CK ^       | SDFFQX2M   | 0.035 | 0.011 |   0.656 |    0.760 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin fifo/mem/\mem_reg[5][4] /CK 
Endpoint:   fifo/mem/\mem_reg[5][4] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[5][3] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.659
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.700
  Arrival Time                  0.804
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.073 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.027 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.025 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.074 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.120 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.168 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.215 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.260 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.344 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.420 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.452 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.483 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.514 | 
     | ref_clock__L5_I3        | A v -> Y ^  | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.540 | 
     | fifo/mem/\mem_reg[5][3] | CK ^ -> Q ^ | SDFFQX2M   | 0.056 | 0.160 |   0.804 |    0.700 | 
     | fifo/mem/\mem_reg[5][4] | SI ^        | SDFFQX2M   | 0.056 | 0.000 |   0.804 |    0.700 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.135 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.181 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.232 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.282 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.328 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.375 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.423 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.468 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.552 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.628 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.660 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.691 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.722 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.748 | 
     | fifo/mem/\mem_reg[5][4] | CK ^       | SDFFQX2M   | 0.040 | 0.015 |   0.659 |    0.763 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin fifo/read_synch/\synchronized_pointer_reg[3] /
CK 
Endpoint:   fifo/read_synch/\synchronized_pointer_reg[3] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: fifo/read_synch/\internal_pointer_reg[3] /Q     (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.659
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.706
  Arrival Time                  0.810
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0                              | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.073 | 
     | scan_clk__L3_I0                              | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.027 | 
     | scan_clk__L4_I0                              | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.024 | 
     | scan_clk__L5_I0                              | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.074 | 
     | scan_clk__L6_I0                              | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.120 | 
     | scan_clk__L7_I0                              | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.167 | 
     | scan_clk__L8_I0                              | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.215 | 
     | scan_clk__L9_I0                              | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.260 | 
     | refmux/U1                                    | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.344 | 
     | ref_clock__L1_I0                             | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.420 | 
     | ref_clock__L2_I0                             | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.452 | 
     | ref_clock__L3_I0                             | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.483 | 
     | ref_clock__L4_I0                             | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.512 | 
     | ref_clock__L5_I1                             | A v -> Y ^  | CLKINVX40M | 0.033 | 0.035 |   0.651 |    0.547 | 
     | fifo/read_synch/\internal_pointer_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.047 | 0.159 |   0.810 |    0.706 | 
     | fifo/read_synch/\synchronized_pointer_reg[3] | D ^         | SDFFRQX2M  | 0.047 | 0.000 |   0.810 |    0.706 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I0                              | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.135 | 
     | scan_clk__L3_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.181 | 
     | scan_clk__L4_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.233 | 
     | scan_clk__L5_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.282 | 
     | scan_clk__L6_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.328 | 
     | scan_clk__L7_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.376 | 
     | scan_clk__L8_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.423 | 
     | scan_clk__L9_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.468 | 
     | refmux/U1                                    | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.552 | 
     | ref_clock__L1_I0                             | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.628 | 
     | ref_clock__L2_I0                             | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.660 | 
     | ref_clock__L3_I0                             | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.691 | 
     | ref_clock__L4_I0                             | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.721 | 
     | ref_clock__L5_I1                             | A v -> Y ^ | CLKINVX40M | 0.033 | 0.035 |   0.651 |    0.755 | 
     | fifo/read_synch/\synchronized_pointer_reg[3] | CK ^       | SDFFRQX2M  | 0.035 | 0.008 |   0.659 |    0.763 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin fifo/mem/\mem_reg[7][3] /CK 
Endpoint:   fifo/mem/\mem_reg[7][3] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[7][2] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.658
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  0.803
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.073 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.028 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.024 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.073 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.120 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.167 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.214 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.259 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.344 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.419 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.451 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.483 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.514 | 
     | ref_clock__L5_I3        | A v -> Y ^  | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.540 | 
     | fifo/mem/\mem_reg[7][2] | CK ^ -> Q ^ | SDFFQX2M   | 0.055 | 0.159 |   0.803 |    0.699 | 
     | fifo/mem/\mem_reg[7][3] | SI ^        | SDFFQX2M   | 0.055 | 0.000 |   0.803 |    0.699 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.135 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.181 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.233 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.282 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.328 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.376 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.423 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.468 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.552 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.628 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.660 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.692 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.722 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.748 | 
     | fifo/mem/\mem_reg[7][3] | CK ^       | SDFFQX2M   | 0.041 | 0.013 |   0.658 |    0.762 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin data_synch/ex_enable_reg/CK 
Endpoint:   data_synch/ex_enable_reg/SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: data_synch/enable_reg/Q     (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.658
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  0.803
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0          | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.073 | 
     | scan_clk__L3_I0          | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.028 | 
     | scan_clk__L4_I0          | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.024 | 
     | scan_clk__L5_I0          | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.073 | 
     | scan_clk__L6_I0          | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.120 | 
     | scan_clk__L7_I0          | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.167 | 
     | scan_clk__L8_I0          | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.214 | 
     | scan_clk__L9_I0          | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.259 | 
     | refmux/U1                | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.344 | 
     | ref_clock__L1_I0         | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.419 | 
     | ref_clock__L2_I0         | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.451 | 
     | ref_clock__L3_I0         | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.483 | 
     | ref_clock__L4_I0         | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.512 | 
     | ref_clock__L5_I1         | A v -> Y ^  | CLKINVX40M | 0.033 | 0.035 |   0.651 |    0.547 | 
     | data_synch/enable_reg    | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.152 |   0.803 |    0.699 | 
     | data_synch/ex_enable_reg | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.803 |    0.699 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.135 | 
     | scan_clk__L3_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.181 | 
     | scan_clk__L4_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.233 | 
     | scan_clk__L5_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.282 | 
     | scan_clk__L6_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.328 | 
     | scan_clk__L7_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.376 | 
     | scan_clk__L8_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.423 | 
     | scan_clk__L9_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.468 | 
     | refmux/U1                | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.552 | 
     | ref_clock__L1_I0         | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.628 | 
     | ref_clock__L2_I0         | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.660 | 
     | ref_clock__L3_I0         | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.692 | 
     | ref_clock__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.721 | 
     | ref_clock__L5_I1         | A v -> Y ^ | CLKINVX40M | 0.033 | 0.035 |   0.651 |    0.756 | 
     | data_synch/ex_enable_reg | CK ^       | SDFFRQX2M  | 0.035 | 0.007 |   0.658 |    0.763 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin fifo/mem/\mem_reg[0][6] /CK 
Endpoint:   fifo/mem/\mem_reg[0][6] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[0][5] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.694
  Arrival Time                  0.798
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.073 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.028 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.024 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.073 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.120 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.167 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.214 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.259 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.343 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.419 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.451 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.483 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.513 | 
     | ref_clock__L5_I2        | A v -> Y ^  | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.540 | 
     | fifo/mem/\mem_reg[0][5] | CK ^ -> Q ^ | SDFFQX2M   | 0.057 | 0.154 |   0.798 |    0.694 | 
     | fifo/mem/\mem_reg[0][6] | SI ^        | SDFFQX2M   | 0.057 | 0.000 |   0.798 |    0.694 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.135 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.181 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.233 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.282 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.329 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.376 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.423 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.468 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.552 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.628 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.660 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.692 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.722 | 
     | ref_clock__L5_I2        | A v -> Y ^ | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.749 | 
     | fifo/mem/\mem_reg[0][6] | CK ^       | SDFFQX2M   | 0.034 | 0.009 |   0.653 |    0.758 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin fifo/mem/\mem_reg[1][5] /CK 
Endpoint:   fifo/mem/\mem_reg[1][5] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[1][4] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.656
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.697
  Arrival Time                  0.801
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.073 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.028 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.024 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.073 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.120 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.167 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.214 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.259 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.343 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.419 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.451 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.483 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.513 | 
     | ref_clock__L5_I2        | A v -> Y ^  | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.540 | 
     | fifo/mem/\mem_reg[1][4] | CK ^ -> Q ^ | SDFFQX2M   | 0.057 | 0.157 |   0.801 |    0.697 | 
     | fifo/mem/\mem_reg[1][5] | SI ^        | SDFFQX2M   | 0.057 | 0.000 |   0.801 |    0.697 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.135 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.181 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.233 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.282 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.329 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.376 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.423 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.468 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.552 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.628 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.660 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.692 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.722 | 
     | ref_clock__L5_I2        | A v -> Y ^ | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.749 | 
     | fifo/mem/\mem_reg[1][5] | CK ^       | SDFFQX2M   | 0.035 | 0.011 |   0.656 |    0.760 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin fifo/mem/\mem_reg[5][7] /CK 
Endpoint:   fifo/mem/\mem_reg[5][7] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[5][6] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.657
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.698
  Arrival Time                  0.803
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.073 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.028 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.024 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.073 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.120 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.167 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.214 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.259 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.343 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.419 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.451 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.483 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.513 | 
     | ref_clock__L5_I3        | A v -> Y ^  | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.540 | 
     | fifo/mem/\mem_reg[5][6] | CK ^ -> Q ^ | SDFFQX2M   | 0.056 | 0.158 |   0.803 |    0.698 | 
     | fifo/mem/\mem_reg[5][7] | SI ^        | SDFFQX1M   | 0.056 | 0.000 |   0.803 |    0.698 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.136 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.181 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.233 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.282 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.329 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.376 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.423 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.468 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.552 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.628 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.660 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.692 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.722 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.749 | 
     | fifo/mem/\mem_reg[5][7] | CK ^       | SDFFQX1M   | 0.040 | 0.013 |   0.657 |    0.762 | 
     +----------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin fifo/mem/\mem_reg[2][5] /CK 
Endpoint:   fifo/mem/\mem_reg[2][5] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[2][4] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.656
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.697
  Arrival Time                  0.801
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.073 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.028 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.024 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.073 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.120 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.167 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.214 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.259 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.343 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.419 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.451 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.483 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.513 | 
     | ref_clock__L5_I2        | A v -> Y ^  | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.540 | 
     | fifo/mem/\mem_reg[2][4] | CK ^ -> Q ^ | SDFFQX2M   | 0.058 | 0.157 |   0.801 |    0.697 | 
     | fifo/mem/\mem_reg[2][5] | SI ^        | SDFFQX2M   | 0.058 | 0.000 |   0.801 |    0.697 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.136 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.181 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.233 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.282 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.329 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.376 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.423 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.468 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.552 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.628 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.660 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.692 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.722 | 
     | ref_clock__L5_I2        | A v -> Y ^ | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.749 | 
     | fifo/mem/\mem_reg[2][5] | CK ^       | SDFFQX2M   | 0.035 | 0.011 |   0.656 |    0.760 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin fifo/mem/\mem_reg[4][3] /CK 
Endpoint:   fifo/mem/\mem_reg[4][3] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[4][2] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.658
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  0.804
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.074 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.028 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.024 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.073 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.120 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.167 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.214 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.259 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.343 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.419 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.451 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.483 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.513 | 
     | ref_clock__L5_I3        | A v -> Y ^  | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.539 | 
     | fifo/mem/\mem_reg[4][2] | CK ^ -> Q ^ | SDFFQX2M   | 0.057 | 0.160 |   0.804 |    0.699 | 
     | fifo/mem/\mem_reg[4][3] | SI ^        | SDFFQX2M   | 0.057 | 0.000 |   0.804 |    0.699 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.136 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.181 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.233 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.282 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.329 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.376 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.423 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.468 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.553 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.628 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.660 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.692 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.723 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.749 | 
     | fifo/mem/\mem_reg[4][3] | CK ^       | SDFFQX2M   | 0.041 | 0.014 |   0.658 |    0.763 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin fifo/mem/\mem_reg[7][1] /CK 
Endpoint:   fifo/mem/\mem_reg[7][1] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[7][0] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.693
  Arrival Time                  0.798
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.074 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.028 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.024 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.073 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.119 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.167 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.214 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.259 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.343 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.419 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.451 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.483 | 
     | ref_clock__L4_I0        | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.512 | 
     | ref_clock__L5_I1        | A v -> Y ^  | CLKINVX40M | 0.033 | 0.035 |   0.651 |    0.547 | 
     | fifo/mem/\mem_reg[7][0] | CK ^ -> Q ^ | SDFFQX2M   | 0.058 | 0.147 |   0.798 |    0.693 | 
     | fifo/mem/\mem_reg[7][1] | SI ^        | SDFFQX2M   | 0.058 | 0.000 |   0.798 |    0.693 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.136 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.181 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.233 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.282 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.329 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.376 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.423 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.468 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.553 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.628 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.660 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.692 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.721 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX40M | 0.033 | 0.035 |   0.651 |    0.756 | 
     | fifo/mem/\mem_reg[7][1] | CK ^       | SDFFQX2M   | 0.033 | 0.001 |   0.653 |    0.757 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin fifo/mem/\mem_reg[2][2] /CK 
Endpoint:   fifo/mem/\mem_reg[2][2] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[2][1] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.656
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.696
  Arrival Time                  0.801
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.074 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.028 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.024 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.073 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.119 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.167 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.214 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.259 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.343 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.419 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.451 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.483 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.513 | 
     | ref_clock__L5_I2        | A v -> Y ^  | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.540 | 
     | fifo/mem/\mem_reg[2][1] | CK ^ -> Q ^ | SDFFQX2M   | 0.062 | 0.156 |   0.801 |    0.696 | 
     | fifo/mem/\mem_reg[2][2] | SI ^        | SDFFQX2M   | 0.062 | 0.000 |   0.801 |    0.696 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.136 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.181 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.233 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.282 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.329 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.376 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.423 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.468 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.553 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.628 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.660 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.692 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.723 | 
     | ref_clock__L5_I2        | A v -> Y ^ | CLKINVX40M | 0.029 | 0.027 |   0.645 |    0.749 | 
     | fifo/mem/\mem_reg[2][2] | CK ^       | SDFFQX2M   | 0.035 | 0.011 |   0.656 |    0.760 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin fifo/mem/\mem_reg[5][5] /CK 
Endpoint:   fifo/mem/\mem_reg[5][5] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[5][4] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.659
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.700
  Arrival Time                  0.805
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.074 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.028 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.024 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.073 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.119 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.167 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.214 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.259 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.343 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.419 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.451 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.483 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.513 | 
     | ref_clock__L5_I3        | A v -> Y ^  | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.539 | 
     | fifo/mem/\mem_reg[5][4] | CK ^ -> Q ^ | SDFFQX2M   | 0.057 | 0.161 |   0.805 |    0.700 | 
     | fifo/mem/\mem_reg[5][5] | SI ^        | SDFFQX2M   | 0.057 | 0.000 |   0.805 |    0.700 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.136 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.181 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.233 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.282 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.329 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.376 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.423 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.468 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.553 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.628 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.660 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.692 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.723 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.749 | 
     | fifo/mem/\mem_reg[5][5] | CK ^       | SDFFQX2M   | 0.040 | 0.015 |   0.659 |    0.764 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin fifo/mem/\mem_reg[7][5] /CK 
Endpoint:   fifo/mem/\mem_reg[7][5] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[7][4] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.657
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.698
  Arrival Time                  0.803
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.091 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.074 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.028 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.024 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.073 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.119 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.167 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.214 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.259 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.343 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.419 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.451 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.482 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.513 | 
     | ref_clock__L5_I3        | A v -> Y ^  | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.539 | 
     | fifo/mem/\mem_reg[7][4] | CK ^ -> Q ^ | SDFFQX2M   | 0.053 | 0.158 |   0.803 |    0.698 | 
     | fifo/mem/\mem_reg[7][5] | SI ^        | SDFFQX2M   | 0.053 | 0.000 |   0.803 |    0.698 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.136 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.182 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.233 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.282 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.329 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.376 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.423 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.469 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.553 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.628 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.661 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.692 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.723 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.749 | 
     | fifo/mem/\mem_reg[7][5] | CK ^       | SDFFQX2M   | 0.041 | 0.013 |   0.657 |    0.762 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin fifo/mem/\mem_reg[6][3] /CK 
Endpoint:   fifo/mem/\mem_reg[6][3] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[6][2] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.658
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  0.804
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.091 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.074 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.028 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.023 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.073 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.119 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.166 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.214 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.259 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.343 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.419 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.451 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.482 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.513 | 
     | ref_clock__L5_I3        | A v -> Y ^  | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.539 | 
     | fifo/mem/\mem_reg[6][2] | CK ^ -> Q ^ | SDFFQX2M   | 0.057 | 0.160 |   0.804 |    0.699 | 
     | fifo/mem/\mem_reg[6][3] | SI ^        | SDFFQX2M   | 0.057 | 0.000 |   0.804 |    0.699 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.136 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.182 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.234 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.283 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.329 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.377 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.424 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.469 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.553 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.629 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.661 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.692 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.723 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.749 | 
     | fifo/mem/\mem_reg[6][3] | CK ^       | SDFFQX2M   | 0.041 | 0.014 |   0.658 |    0.763 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin fifo/mem/\mem_reg[5][3] /CK 
Endpoint:   fifo/mem/\mem_reg[5][3] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: fifo/mem/\mem_reg[5][2] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.659
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.700
  Arrival Time                  0.805
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.010 | 0.014 |   0.014 |   -0.091 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX16M | 0.017 | 0.017 |   0.031 |   -0.074 | 
     | scan_clk__L3_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.046 |   0.077 |   -0.028 | 
     | scan_clk__L4_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.023 | 
     | scan_clk__L5_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.073 | 
     | scan_clk__L6_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.119 | 
     | scan_clk__L7_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.166 | 
     | scan_clk__L8_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.214 | 
     | scan_clk__L9_I0         | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.259 | 
     | refmux/U1               | B ^ -> Y ^  | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.343 | 
     | ref_clock__L1_I0        | A ^ -> Y ^  | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.419 | 
     | ref_clock__L2_I0        | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.451 | 
     | ref_clock__L3_I0        | A v -> Y ^  | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.482 | 
     | ref_clock__L4_I1        | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.513 | 
     | ref_clock__L5_I3        | A v -> Y ^  | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.539 | 
     | fifo/mem/\mem_reg[5][2] | CK ^ -> Q ^ | SDFFQX2M   | 0.060 | 0.160 |   0.804 |    0.699 | 
     | fifo/mem/\mem_reg[5][3] | SI ^        | SDFFQX2M   | 0.060 | 0.000 |   0.805 |    0.700 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.136 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.182 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.234 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.283 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.329 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.377 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.424 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.469 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.553 | 
     | ref_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.629 | 
     | ref_clock__L2_I0        | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.661 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.692 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.029 | 0.031 |   0.618 |    0.723 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX40M | 0.028 | 0.026 |   0.644 |    0.749 | 
     | fifo/mem/\mem_reg[5][3] | CK ^       | SDFFQX2M   | 0.040 | 0.014 |   0.659 |    0.764 | 
     +----------------------------------------------------------------------------------------+ 

