Date: Mon, 11 Sep 2000 18:11:11 +0200
From: Jamie Lokier <>
Subject: Re: Availability of kdb
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2000/9/11/37

Jeff V. Merkey wrote:
> The best info I know of is to get an analyser that plugs into the
> processor socket (like an american arium) and enable branch trace
> messaging to monitor the interaction between the processor and the cache
> controllers.  You get info that's not in any Intel book just watching
> the thing run.  Nasty complicated stuff.  They explain some of it in the
> cache controller architecture manuals -- these are public.
I still don't see how processor traces will tell me what ordering
guarantees I can rely on across the range of processors.
-- Jamie
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
Please read the FAQ at 
http://www.tux.org/lkml/