#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jul  5 10:07:09 2023
# Process ID: 8554
# Current directory: /home/binhkieudo/Workspace/XRPIX/JTAG/vivado
# Command line: vivado ./jtag/jtag.xpr
# Log file: /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/vivado.log
# Journal file: /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/vivado.jou
# Running On: binhkieudo, OS: Linux, CPU Frequency: 3300.000 MHz, CPU Physical cores: 10, Host memory: 134739 MB
#-----------------------------------------------------------
start_gui
open_project ./jtag/jtag.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.ip_user_files'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::arty-a7-35:1.1' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 7370.992 ; gain = 253.531 ; free physical = 120359 ; free virtual = 126360
update_compile_order -fileset sources_1
file mkdir /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/sources_1/new
close [ open /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/sources_1/new/InputCell.v w ]
add_files /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/sources_1/new/InputCell.v
update_compile_order -fileset sources_1
set_property top InputCell [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/utils_1/imports/synth_1/OutputCell.dcp with file /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.runs/synth_1/OutputCell.dcp
launch_runs synth_1 -jobs 20
[Wed Jul  5 10:22:19 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/utils_1/imports/synth_1/OutputCell.dcp with file /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.runs/synth_1/InputCell.dcp
launch_runs synth_1 -jobs 20
[Wed Jul  5 10:25:17 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/utils_1/imports/synth_1/OutputCell.dcp with file /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.runs/synth_1/InputCell.dcp
launch_runs synth_1 -jobs 20
[Wed Jul  5 10:26:56 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/utils_1/imports/synth_1/OutputCell.dcp with file /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.runs/synth_1/InputCell.dcp
launch_runs synth_1 -jobs 20
[Wed Jul  5 12:09:35 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/utils_1/imports/synth_1/OutputCell.dcp with file /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.runs/synth_1/InputCell.dcp
launch_runs synth_1 -jobs 20
[Wed Jul  5 12:10:54 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.runs/synth_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
Top: InputCell
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8610.438 ; gain = 350.828 ; free physical = 115911 ; free virtual = 123069
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'InputCell' [/home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/sources_1/new/InputCell.v:23]
WARNING: [Synth 8-6104] Input port 'o_Pin' has an internal driver [/home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/sources_1/new/InputCell.v:47]
INFO: [Synth 8-6155] done synthesizing module 'InputCell' (0#1) [/home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/sources_1/new/InputCell.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8675.406 ; gain = 415.797 ; free physical = 115996 ; free virtual = 123157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8687.281 ; gain = 427.672 ; free physical = 115996 ; free virtual = 123157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8687.281 ; gain = 427.672 ; free physical = 115996 ; free virtual = 123157
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8687.281 ; gain = 0.000 ; free physical = 115993 ; free virtual = 123154
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8782.031 ; gain = 0.000 ; free physical = 115925 ; free virtual = 123086
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 8836.547 ; gain = 576.938 ; free physical = 115854 ; free virtual = 123015
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 8836.547 ; gain = 870.949 ; free physical = 115854 ; free virtual = 123015
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/utils_1/imports/synth_1/OutputCell.dcp with file /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.runs/synth_1/InputCell.dcp
launch_runs synth_1 -jobs 20
[Wed Jul  5 12:12:38 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.runs/synth_1/runme.log
close [ open /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/sources_1/new/tap_top.v w ]
add_files /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/sources_1/new/tap_top.v
update_compile_order -fileset sources_1
set_property top tap_top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.srcs/utils_1/imports/synth_1/OutputCell.dcp with file /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.runs/synth_1/InputCell.dcp
launch_runs synth_1 -jobs 20
[Wed Jul  5 18:00:42 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/JTAG/vivado/jtag/jtag.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul  5 18:29:44 2023...
