// Seed: 2058026917
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  inout id_2;
  inout id_1;
  assign id_4 = 1'h0;
  logic id_4;
  logic id_5 = id_2;
  tri0  id_6;
  logic id_7 = 1;
  assign id_7 = id_6[1 : 1'b0];
  logic id_8;
endmodule
