Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: Main_Component.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main_Component.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main_Component"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : Main_Component
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/tendan/Projekty/FPGA/seven_segment_demo/src/Seven_Segment_Element.vhd" into library work
Parsing entity <Seven_Segment_Element>.
Parsing architecture <Behavioral> of entity <seven_segment_element>.
Parsing VHDL file "/home/tendan/Projekty/FPGA/seven_segment_demo/src/Clock_Divider.vhd" into library work
Parsing entity <Clock_Divider>.
Parsing architecture <Behavioral> of entity <clock_divider>.
Parsing VHDL file "/home/tendan/Projekty/FPGA/seven_segment_demo/src/Seven_Segment_Converter.vhd" into library work
Parsing entity <Seven_Segment_Converter>.
Parsing architecture <Behavioral> of entity <seven_segment_converter>.
Parsing VHDL file "/home/tendan/Projekty/FPGA/seven_segment_demo/src/Segment_Counter.vhd" into library work
Parsing entity <Digit_Placer>.
Parsing architecture <Behavioral> of entity <digit_placer>.
Parsing VHDL file "/home/tendan/Projekty/FPGA/seven_segment_demo/src/BCD_Counter.vhd" into library work
Parsing entity <BCD_Counter>.
Parsing architecture <Behavioral> of entity <bcd_counter>.
Parsing VHDL file "/home/tendan/Projekty/FPGA/seven_segment_demo/src/Main_Component.vhd" into library work
Parsing entity <Main_Component>.
Parsing architecture <Behavioral> of entity <main_component>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Main_Component> (architecture <Behavioral>) from library <work>.

Elaborating entity <Seven_Segment_Converter> (architecture <Behavioral>) from library <work>.

Elaborating entity <Seven_Segment_Element> (architecture <Behavioral>) from library <work>.

Elaborating entity <Digit_Placer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Clock_Divider> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BCD_Counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Clock_Divider> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/tendan/Projekty/FPGA/seven_segment_demo/src/BCD_Counter.vhd" Line 56: Net <QH[3]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Main_Component>.
    Related source file is "/home/tendan/Projekty/FPGA/seven_segment_demo/src/Main_Component.vhd".
    Summary:
	no macro.
Unit <Main_Component> synthesized.

Synthesizing Unit <Seven_Segment_Converter>.
    Related source file is "/home/tendan/Projekty/FPGA/seven_segment_demo/src/Seven_Segment_Converter.vhd".
    Summary:
	no macro.
Unit <Seven_Segment_Converter> synthesized.

Synthesizing Unit <Seven_Segment_Element>.
    Related source file is "/home/tendan/Projekty/FPGA/seven_segment_demo/src/Seven_Segment_Element.vhd".
    Found 16x8-bit Read Only RAM for signal <Segments>
    Summary:
	inferred   1 RAM(s).
Unit <Seven_Segment_Element> synthesized.

Synthesizing Unit <Digit_Placer>.
    Related source file is "/home/tendan/Projekty/FPGA/seven_segment_demo/src/Segment_Counter.vhd".
        CLOCK_RANGE = 100000
    Found 4-bit register for signal <SegmentsActive>.
    Found 1-bit register for signal <Tens_Enable>.
    Found 1-bit register for signal <Hundreds_Enable>.
    Found 3-bit register for signal <Counter.COUNTER>.
    Found 1-bit register for signal <Units_Enable>.
    Found 3-bit adder for signal <Counter.COUNTER[2]_GND_8_o_add_4_OUT> created at line 90.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Digit_Placer> synthesized.

Synthesizing Unit <Clock_Divider_1>.
    Related source file is "/home/tendan/Projekty/FPGA/seven_segment_demo/src/Clock_Divider.vhd".
        CLOCK_RANGE = 100000
    Found 17-bit register for signal <Clock_Div.TICK_COUNT>.
    Found 1-bit register for signal <TICK>.
    Found 17-bit adder for signal <Clock_Div.TICK_COUNT[16]_GND_9_o_add_1_OUT> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <Clock_Divider_1> synthesized.

Synthesizing Unit <BCD_Counter>.
    Related source file is "/home/tendan/Projekty/FPGA/seven_segment_demo/src/BCD_Counter.vhd".
        CLOCK_FREQ = 75000000
WARNING:Xst:653 - Signal <QH> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <QT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <QU>.
    Found 4-bit adder for signal <QU[3]_GND_10_o_add_1_OUT> created at line 73.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <BCD_Counter> synthesized.

Synthesizing Unit <Clock_Divider_2>.
    Related source file is "/home/tendan/Projekty/FPGA/seven_segment_demo/src/Clock_Divider.vhd".
        CLOCK_RANGE = 75000000
    Found 27-bit register for signal <Clock_Div.TICK_COUNT>.
    Found 1-bit register for signal <TICK>.
    Found 27-bit adder for signal <Clock_Div.TICK_COUNT[26]_GND_11_o_add_1_OUT> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <Clock_Divider_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 17-bit adder                                          : 1
 27-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 5
 17-bit register                                       : 1
 27-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 2
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <BCD_Counter>.
The following registers are absorbed into counter <QU>: 1 register on signal <QU>.
Unit <BCD_Counter> synthesized (advanced).

Synthesizing (advanced) Unit <Clock_Divider_1>.
The following registers are absorbed into counter <Clock_Div.TICK_COUNT>: 1 register on signal <Clock_Div.TICK_COUNT>.
Unit <Clock_Divider_1> synthesized (advanced).

Synthesizing (advanced) Unit <Clock_Divider_2>.
The following registers are absorbed into counter <Clock_Div.TICK_COUNT>: 1 register on signal <Clock_Div.TICK_COUNT>.
Unit <Clock_Divider_2> synthesized (advanced).

Synthesizing (advanced) Unit <Digit_Placer>.
The following registers are absorbed into counter <Counter.COUNTER>: 1 register on signal <Counter.COUNTER>.
Unit <Digit_Placer> synthesized (advanced).

Synthesizing (advanced) Unit <Seven_Segment_Element>.
INFO:Xst:3231 - The small RAM <Mram_Segments> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Segments>      |          |
    -----------------------------------------------------------------------
Unit <Seven_Segment_Element> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 4
 17-bit up counter                                     : 1
 27-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Main_Component> ...

Optimizing unit <Digit_Placer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main_Component, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 60
 Flip-Flops                                            : 60

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Main_Component.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 168
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 42
#      LUT2                        : 2
#      LUT3                        : 9
#      LUT4                        : 12
#      LUT5                        : 2
#      LUT6                        : 6
#      MUXCY                       : 42
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 60
#      FD                          : 52
#      FDE                         : 4
#      FDR                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              60  out of  11440     0%  
 Number of Slice LUTs:                   80  out of   5720     1%  
    Number used as Logic:                80  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     80
   Number with an unused Flip Flop:      20  out of     80    25%  
   Number with an unused LUT:             0  out of     80     0%  
   Number of fully used LUT-FF pairs:    60  out of     80    75%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    200     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)             | Load  |
-----------------------------------+-----------------------------------+-------+
CLK_100MHz                         | BUFGP                             | 46    |
Counter/Tick_Per_Second/TICK       | NONE(Counter/QU_0)                | 4     |
DigitPlace/Cycle/TICK              | NONE(DigitPlace/Counter.COUNTER_2)| 10    |
-----------------------------------+-----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.246ns (Maximum Frequency: 308.071MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.558ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_100MHz'
  Clock period: 3.246ns (frequency: 308.072MHz)
  Total number of paths / destination ports: 575 / 46
-------------------------------------------------------------------------
Delay:               3.246ns (Levels of Logic = 2)
  Source:            Counter/Tick_Per_Second/Clock_Div.TICK_COUNT_12 (FF)
  Destination:       Counter/Tick_Per_Second/TICK (FF)
  Source Clock:      CLK_100MHz rising
  Destination Clock: CLK_100MHz rising

  Data Path: Counter/Tick_Per_Second/Clock_Div.TICK_COUNT_12 to Counter/Tick_Per_Second/TICK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  Counter/Tick_Per_Second/Clock_Div.TICK_COUNT_12 (Counter/Tick_Per_Second/Clock_Div.TICK_COUNT_12)
     LUT6:I0->O            1   0.254   0.958  Counter/Tick_Per_Second/PWR_11_o_Clock_Div.TICK_COUNT[26]_equal_1_o<26>4 (Counter/Tick_Per_Second/PWR_11_o_Clock_Div.TICK_COUNT[26]_equal_1_o<26>3)
     LUT5:I1->O            1   0.254   0.000  Counter/Tick_Per_Second/PWR_11_o_Clock_Div.TICK_COUNT[26]_equal_1_o<26>6 (Counter/Tick_Per_Second/PWR_11_o_Clock_Div.TICK_COUNT[26]_equal_1_o)
     FD:D                      0.074          Counter/Tick_Per_Second/TICK
    ----------------------------------------
    Total                      3.246ns (1.107ns logic, 2.139ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Counter/Tick_Per_Second/TICK'
  Clock period: 3.083ns (frequency: 324.359MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               3.083ns (Levels of Logic = 1)
  Source:            Counter/QU_3 (FF)
  Destination:       Counter/QU_0 (FF)
  Source Clock:      Counter/Tick_Per_Second/TICK rising
  Destination Clock: Counter/Tick_Per_Second/TICK rising

  Data Path: Counter/QU_3 to Counter/QU_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   1.042  Counter/QU_3 (Counter/QU_3)
     LUT4:I0->O            4   0.254   0.803  Counter/QU[3]_PWR_10_o_equal_1_o<3>1 (Counter/QU[3]_PWR_10_o_equal_1_o)
     FDR:R                     0.459          Counter/QU_0
    ----------------------------------------
    Total                      3.083ns (1.238ns logic, 1.845ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DigitPlace/Cycle/TICK'
  Clock period: 3.003ns (frequency: 333.000MHz)
  Total number of paths / destination ports: 38 / 14
-------------------------------------------------------------------------
Delay:               3.003ns (Levels of Logic = 1)
  Source:            DigitPlace/Counter.COUNTER_0 (FF)
  Destination:       DigitPlace/SegmentsActive_3 (FF)
  Source Clock:      DigitPlace/Cycle/TICK rising
  Destination Clock: DigitPlace/Cycle/TICK rising

  Data Path: DigitPlace/Counter.COUNTER_0 to DigitPlace/SegmentsActive_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.525   1.138  DigitPlace/Counter.COUNTER_0 (DigitPlace/Counter.COUNTER_0)
     LUT3:I0->O            4   0.235   0.803  DigitPlace/_n0036_inv1 (DigitPlace/_n0036_inv)
     FDE:CE                    0.302          DigitPlace/SegmentsActive_0
    ----------------------------------------
    Total                      3.003ns (1.062ns logic, 1.941ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DigitPlace/Cycle/TICK'
  Total number of paths / destination ports: 31 / 10
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 2)
  Source:            DigitPlace/SegmentsActive_1 (FF)
  Destination:       SevenSegment<7> (PAD)
  Source Clock:      DigitPlace/Cycle/TICK rising

  Data Path: DigitPlace/SegmentsActive_1 to SevenSegment<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.525   1.186  DigitPlace/SegmentsActive_1 (DigitPlace/SegmentsActive_1)
     LUT4:I0->O            1   0.254   0.681  SSC/element/Mram_Segments71 (SevenSegment_7_OBUF)
     OBUF:I->O                 2.912          SevenSegment_7_OBUF (SevenSegment<7>)
    ----------------------------------------
    Total                      5.558ns (3.691ns logic, 1.867ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100MHz     |    3.246|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Counter/Tick_Per_Second/TICK
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
Counter/Tick_Per_Second/TICK|    3.083|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DigitPlace/Cycle/TICK
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
Counter/Tick_Per_Second/TICK|    1.729|         |         |         |
DigitPlace/Cycle/TICK       |    3.003|         |         |         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.16 secs
 
--> 


Total memory usage is 372200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

