# //  QuestaSim Base Edition-64
# //  Version 2025.1 linux_x86_64 Jan 18 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vlib work
vlog welch_preprocess_tb.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 14:44:01 on Jul 30,2025
# vlog -reportprogress 300 welch_preprocess_tb.sv 
# -- Compiling module welch_preprocess_tb
# 
# Top level modules:
# 	welch_preprocess_tb
# End time: 14:44:01 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ../*.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 14:44:04 on Jul 30,2025
# vlog -reportprogress 300 ../ethernet_filter.sv ../svlogger.sv ../svlogger_pkg.sv ../welch_preprocess.sv ../welch_psd.sv ../welch_psd_channel.sv 
# -- Compiling module ethernet_filter
# -- Compiling package svlogger_sv_unit
# -- Compiling package svlogger_pkg
# -- Compiling module welch_preprocess
# -- Compiling module welch_psd
# -- Importing package svlogger_pkg
# -- Compiling module welch_psd_channel
# 
# Top level modules:
# 	welch_preprocess
# End time: 14:44:04 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.welch_preprocess_tb
# vsim -voptargs="+acc" work.welch_preprocess_tb 
# Start time: 14:44:15 on Jul 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: ../welch_preprocess.sv(143): Module 'iq_mem' is not defined.
#  For instance 'IQ_MEM0' at path 'welch_preprocess_tb.WP0'
# ** Error: ../welch_preprocess.sv(185): Module 'xpm_cdc_single' is not defined.
#  For instance 'XPM0' at path 'welch_preprocess_tb.WP0'
# ** Error: ../welch_preprocess.sv(224): Module 'ila_cpu' is not defined.
#  For instance 'ILA0' at path 'welch_preprocess_tb.WP0'
# ** Error: ../welch_psd_channel.sv(102): Module 'window_mem' is not defined.
#  For instance 'WM0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1'
# ** Error: ../welch_psd_channel.sv(230): Module 'fft_block' is not defined.
#  For instance 'FFT0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=9, Warnings=1.
# Error loading design
# End time: 14:44:15 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
vlog ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/ip/iq_mem/sim/iq_mem.v
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 14:46:24 on Jul 30,2025
# vlog -reportprogress 300 ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/ip/iq_mem/sim/iq_mem.v 
# -- Compiling module iq_mem
# 
# Top level modules:
# 	iq_mem
# End time: 14:46:24 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.welch_preprocess_tb
# vsim -voptargs="+acc" work.welch_preprocess_tb 
# Start time: 14:46:26 on Jul 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/ip/iq_mem/sim/iq_mem.v(167): Module 'blk_mem_gen_v8_4_9' is not defined.
#  For instance 'inst' at path 'welch_preprocess_tb.WP0.IQ_MEM0'
# ** Error: ../welch_preprocess.sv(185): Module 'xpm_cdc_single' is not defined.
#  For instance 'XPM0' at path 'welch_preprocess_tb.WP0'
# ** Error: ../welch_preprocess.sv(224): Module 'ila_cpu' is not defined.
#  For instance 'ILA0' at path 'welch_preprocess_tb.WP0'
# ** Error: ../welch_psd_channel.sv(102): Module 'window_mem' is not defined.
#  For instance 'WM0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1'
# ** Error: ../welch_psd_channel.sv(230): Module 'fft_block' is not defined.
#  For instance 'FFT0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=9, Warnings=1.
# Error loading design
# End time: 14:46:26 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 work.welch_preprocess_tb
# vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 work.welch_preprocess_tb 
# Start time: 14:47:10 on Jul 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../welch_preprocess.sv(185): Module 'xpm_cdc_single' is not defined.
#  For instance 'XPM0' at path 'welch_preprocess_tb.WP0'
# ** Error: ../welch_preprocess.sv(224): Module 'ila_cpu' is not defined.
#  For instance 'ILA0' at path 'welch_preprocess_tb.WP0'
# ** Error: ../welch_psd_channel.sv(102): Module 'window_mem' is not defined.
#  For instance 'WM0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1'
# ** Error: ../welch_psd_channel.sv(230): Module 'fft_block' is not defined.
#  For instance 'FFT0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=8, Warnings=0.
# Error loading design
# End time: 14:47:10 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm work.welch_preprocess_tb
# vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm work.welch_preprocess_tb 
# Start time: 14:48:27 on Jul 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../welch_preprocess.sv(224): Module 'ila_cpu' is not defined.
#  For instance 'ILA0' at path 'welch_preprocess_tb.WP0'
# ** Error: ../welch_psd_channel.sv(102): Module 'window_mem' is not defined.
#  For instance 'WM0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1'
# ** Error: ../welch_psd_channel.sv(230): Module 'fft_block' is not defined.
#  For instance 'FFT0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=7, Warnings=0.
# Error loading design
# End time: 14:48:27 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vlog ../../../../2024.2/pl_eth_10g/Hardware/welch_preprocess/welch_preprocess.gen/sources_1/ip/ila_cpu/sim/ila_cpu.v
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 14:49:43 on Jul 30,2025
# vlog -reportprogress 300 ../../../../2024.2/pl_eth_10g/Hardware/welch_preprocess/welch_preprocess.gen/sources_1/ip/ila_cpu/sim/ila_cpu.v 
# ** Error: (vlog-7) Failed to open design unit file "../../../../2024.2/pl_eth_10g/Hardware/welch_preprocess/welch_preprocess.gen/sources_1/ip/ila_cpu/sim/ila_cpu.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 14:49:43 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/elya/modelsim/questa_base/linux_x86_64/vlog failed.
vlog ../../../../../2024.2/pl_eth_10g/Hardware/welch_preprocess/welch_preprocess.gen/sources_1/ip/ila_cpu/sim/ila_cpu.v
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 14:50:07 on Jul 30,2025
# vlog -reportprogress 300 ../../../../../2024.2/pl_eth_10g/Hardware/welch_preprocess/welch_preprocess.gen/sources_1/ip/ila_cpu/sim/ila_cpu.v 
# -- Compiling module ila_cpu
# 
# Top level modules:
# 	ila_cpu
# End time: 14:50:07 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm work.welch_preprocess_tb
# vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm work.welch_preprocess_tb 
# Start time: 14:50:11 on Jul 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../welch_psd_channel.sv(102): Module 'window_mem' is not defined.
#  For instance 'WM0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1'
# ** Error: ../welch_psd_channel.sv(230): Module 'fft_block' is not defined.
#  For instance 'FFT0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=6, Warnings=0.
# Error loading design
# End time: 14:50:11 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vlog ../../../../../2024.2/pl_eth_10g/Hardware/welch_preprocess/welch_preprocess.gen/sources_1/ip/window_mem/sim/window_mem.v
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 14:50:55 on Jul 30,2025
# vlog -reportprogress 300 ../../../../../2024.2/pl_eth_10g/Hardware/welch_preprocess/welch_preprocess.gen/sources_1/ip/window_mem/sim/window_mem.v 
# -- Compiling module window_mem
# 
# Top level modules:
# 	window_mem
# End time: 14:50:55 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm work.welch_preprocess_tb
# vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm work.welch_preprocess_tb 
# Start time: 14:50:57 on Jul 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../welch_psd_channel.sv(230): Module 'fft_block' is not defined.
#  For instance 'FFT0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=5, Warnings=0.
# Error loading design
# End time: 14:50:58 on Jul 30,2025, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
vcom ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/sim/fft_block.vhd
# QuestaSim Base Edition-64 vcom 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 14:52:09 on Jul 30,2025
# vcom -reportprogress 300 ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/sim/fft_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/sim/fft_block.vhd(56): (vcom-1598) Library "xfft_v9_1_13" not found.
# ** Error: ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/sim/fft_block.vhd(57): (vcom-1136) Unknown identifier "xfft_v9_1_13".
# ** Note: ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/sim/fft_block.vhd(59): VHDL Compiler exiting
# End time: 14:52:10 on Jul 30,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# /home/elya/modelsim/questa_base/linux_x86_64/vcom failed.
vmap xfft_v9_1_13 /home/elya/DS/XilinxLibrary/xfft_v9_1_13
# QuestaSim Base Edition-64 vmap 2025.1 Lib Mapping Utility 2025.01 Jan 18 2025
# vmap xfft_v9_1_13 /home/elya/DS/XilinxLibrary/xfft_v9_1_13 
# Copying /home/elya/modelsim/questa_base/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
vcom ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/sim/fft_block.vhd
# QuestaSim Base Edition-64 vcom 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 14:53:28 on Jul 30,2025
# vcom -reportprogress 300 ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/sim/fft_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error (suppressible): (vcom-19) Failed to access library 'xbip_utils_v3_0_14' at "xbip_utils_v3_0_14".
# No such file or directory. (errno = ENOENT)
# ** Error: (vcom-11) Could not find xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg.
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1.vhd(87): (vcom-1195) Cannot find expanded name "<protected>.<protected>".
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1.vhd(87): Unknown expanded name.
# ** Note: ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/sim/fft_block.vhd(59): VHDL Compiler exiting
# End time: 14:53:28 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /home/elya/modelsim/questa_base/linux_x86_64/vcom failed.
vdel -all -lib xbip_utils_v3_0_14
vmap xbip_utils_v3_0_14 /home/elya/DS/XilinxLibrary/xbip_utils_v3_0_14
# QuestaSim Base Edition-64 vmap 2025.1 Lib Mapping Utility 2025.01 Jan 18 2025
# vmap xbip_utils_v3_0_14 /home/elya/DS/XilinxLibrary/xbip_utils_v3_0_14 
# Modifying modelsim.ini
vcom ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/sim/fft_block.vhd
# QuestaSim Base Edition-64 vcom 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 14:56:36 on Jul 30,2025
# vcom -reportprogress 300 ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/sim/fft_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fft_block
# -- Compiling architecture fft_block_arch of fft_block
# End time: 14:56:36 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
history
#      1  vlib work
#      2  vlog welch_preprocess_tb.sv
#      3  vlog ../*.sv
#      4  vsim -voptargs=+acc work.welch_preprocess_tb
#      5  vlog ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/ip/iq_mem/sim/iq_mem.v
#      6  vsim -voptargs=+acc work.welch_preprocess_tb
#      7  vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 work.welch_preprocess_tb
#      8  vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm work.welch_preprocess_tb
#      9  vlog ../../../../2024.2/pl_eth_10g/Hardware/welch_preprocess/welch_preprocess.gen/sources_1/ip/ila_cpu/sim/ila_cpu.v
#     10  vlog ../../../../../2024.2/pl_eth_10g/Hardware/welch_preprocess/welch_preprocess.gen/sources_1/ip/ila_cpu/sim/ila_cpu.v
#     11  vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm work.welch_preprocess_tb
#     12  vlog ../../../../../2024.2/pl_eth_10g/Hardware/welch_preprocess/welch_preprocess.gen/sources_1/ip/window_mem/sim/window_mem.v
#     13  vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm work.welch_preprocess_tb
#     14  vcom ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/sim/fft_block.vhd
#     15  vmap xfft_v9_1_13 /home/elya/DS/XilinxLibrary/xfft_v9_1_13
#     16  vcom ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/sim/fft_block.vhd
#     17  vdel -all -lib xbip_utils_v3_0_14
#     18  vmap xbip_utils_v3_0_14 /home/elya/DS/XilinxLibrary/xbip_utils_v3_0_14
#     19  vcom ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/fft_block/sim/fft_block.vhd
#     20  history
!13
# vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm work.welch_preprocess_tb
# vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm work.welch_preprocess_tb 
# Start time: 14:56:51 on Jul 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error (suppressible): (vopt-19) Failed to access library '<protected>' at "<protected>".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library '<protected>' at "<protected>".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library '<protected>' at "<protected>".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library '<protected>' at "<protected>".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library '<protected>' at "<protected>".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library '<protected>' at "<protected>".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library '<protected>' at "<protected>".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library '<protected>' at "<protected>".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library '<protected>' at "<protected>".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library '<protected>' at "<protected>".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library '<protected>' at "<protected>".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library '<protected>' at "<protected>".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library '<protected>' at "<protected>".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library '<protected>' at "<protected>".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library '<protected>' at "<protected>".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library '<protected>' at "<protected>".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library '<protected>' at "<protected>".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library '<protected>' at "<protected>".
# No such file or directory. (errno = ENOENT)
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/pkg.vhd(87): (vopt-1598) Library "<protected>" not found.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/pkg.vhd(87): (vopt-1136) Unknown identifier "<protected>".
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/pkg.vhd(87): (vopt-1598) Library "<protected>" not found.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/pkg.vhd(87): (vopt-1136) Unknown identifier "<protected>".
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/pkg.vhd(87): (vopt-1136) Unknown identifier "<protected>".
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/axi_wrapper.vhd(87): (vopt-1598) Library "<protected>" not found.
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/pkg.vhd(87): (vopt-1136) Unknown identifier "<protected>".
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/pkg.vhd(87): (vopt-1136) Unknown identifier "<protected>".
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/pkg.vhd(87): (vopt-1136) Unknown identifier "<protected>".
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/pkg.vhd(87): in protected region
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/pkg.vhd(87): (vopt-1136) Unknown identifier "<protected>".
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/pkg.vhd(87): (vopt-1136) Unknown identifier "<protected>".
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/axi_wrapper_input_fifo.vhd(87): (vopt-1598) Library "<protected>" not found.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/axi_wrapper_output_fifo.vhd(87): (vopt-1598) Library "<protected>" not found.
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/axi_wrapper_input_fifo.vhd(87): (vopt-1136) Unknown identifier "<protected>".
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/axi_wrapper_output_fifo.vhd(87): (vopt-1136) Unknown identifier "<protected>".
# ** Error (suppressible): (vopt-19) Failed to access library 'unisim' at "unisim".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'unisim' at "unisim".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_d.vhd(87): (vopt-1598) Library "<protected>" not found.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_d.vhd(87): (vopt-1136) Unknown identifier "<protected>".
# ** Error (suppressible): (vopt-19) Failed to access library 'unisim' at "unisim".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'unisim' at "unisim".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/r4_control.vhd(87): (vopt-1598) Library "<protected>" not found.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/r4_control.vhd(87): (vopt-1136) Unknown identifier "<protected>".
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'unisim' at "unisim".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'unisim' at "unisim".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'unisim' at "unisim".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'unisim' at "unisim".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/flow_control_b.vhd(87): (vopt-1598) Library "<protected>" not found.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/flow_control_b.vhd(87): (vopt-1136) Unknown identifier "<protected>".
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/shift_ram.vhd(87): (vopt-1598) Library "<protected>" not found.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/shift_ram.vhd(87): (vopt-1598) Library "<protected>" not found.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/shift_ram.vhd(87): (vopt-1136) Unknown identifier "<protected>".
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/r4_control.vhd(87): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/mux_bus2.vhd(87): (vopt-1598) Library "<protected>" not found.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/mux_bus2.vhd(87): (vopt-1136) Unknown identifier "<protected>".
# ** Error (suppressible): (vopt-19) Failed to access library 'unisim' at "unisim".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'unisim' at "unisim".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'unisim' at "unisim".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'floating_point_v7_0_24' at "floating_point_v7_0_24".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'mult_gen_v12_0_22' at "mult_gen_v12_0_22".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'axi_utils_v2_0_10' at "axi_utils_v2_0_10".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cmpy_v6_0_25' at "cmpy_v6_0_25".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/flow_control_b.vhd(87): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/flow_control_b.vhd(87): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/flow_control_b.vhd(87): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/flow_control_b.vhd(87): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/flow_control_b.vhd(87): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/flow_control_b.vhd(87): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/cnt_tc_rtl.vhd(87): (vopt-1598) Library "<protected>" not found.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/cnt_tc_rtl.vhd(87): (vopt-1598) Library "<protected>" not found.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/cnt_tc_rtl.vhd(87): (vopt-1136) Unknown identifier "<protected>".
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/so_xk_counter.vhd(87): (vopt-1598) Library "<protected>" not found.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/so_xk_counter.vhd(87): (vopt-1598) Library "<protected>" not found.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/xfft_v9_1/hdl/so_xk_counter.vhd(87): (vopt-1136) Unknown identifier "<protected>".
# ** Note: Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=217, Warnings=0.
# Error loading design
# End time: 14:56:51 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 217, Warnings: 0
vlog fft_block.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 15:27:21 on Jul 30,2025
# vlog -reportprogress 300 fft_block.sv 
# -- Compiling module fft_block
# ** Warning: fft_block.sv(1): (vlog-13233) Design unit "fft_block" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	fft_block
# End time: 15:27:22 on Jul 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm work.welch_preprocess_tb
# vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm work.welch_preprocess_tb 
# Start time: 15:27:24 on Jul 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# ** Error: ../welch_psd.sv(171): Module 'wpc_align_fifo' is not defined.
#  For instance 'FIFO0' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=0.
# Error loading design
# End time: 15:27:24 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vlog ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/wpc_align_fifo/sim/wpc_align_fifo.v
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 15:29:11 on Jul 30,2025
# vlog -reportprogress 300 ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/wpc_align_fifo/sim/wpc_align_fifo.v 
# -- Compiling module wpc_align_fifo
# 
# Top level modules:
# 	wpc_align_fifo
# End time: 15:29:11 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm work.welch_preprocess_tb
# vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm work.welch_preprocess_tb 
# Start time: 15:29:13 on Jul 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/wpc_align_fifo/sim/wpc_align_fifo.v(298): Module 'fifo_generator_v13_2_11' is not defined.
#  For instance 'inst' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1[0].FIFO0'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 15:29:14 on Jul 30,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlib
# Usage: vlib -help
#        vlib [-short | -dos | -long | -unix ]
#             [-type (directory|flat)]
#             [-compress | -nocompress]
#             [-dirpath] <path>
#             [-unnamed_designs <count>] [(-lock|-unlock) <design>]
#             [-locklib|-unlocklib] <library_name>
vlib -help
# Usage: vlib -help
#        vlib [-short | -dos | -long | -unix ]
#             [-type (directory|flat)]
#             [-compress | -nocompress]
#             [-dirpath] <path>
#             [-unnamed_designs <count>] [(-lock|-unlock) <design>]
#             [-locklib|-unlocklib] <library_name>
vmap fifo_generator_v13_2_11 /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11
# QuestaSim Base Edition-64 vmap 2025.1 Lib Mapping Utility 2025.01 Jan 18 2025
# vmap fifo_generator_v13_2_11 /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 
# Modifying modelsim.ini
vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm work.welch_preprocess_tb
# vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm work.welch_preprocess_tb 
# Start time: 15:30:51 on Jul 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/wpc_align_fifo/sim/wpc_align_fifo.v(298): Module 'fifo_generator_v13_2_11' is not defined.
#  For instance 'inst' at path 'welch_preprocess_tb.WP0.WPSD0.genblk1[0].FIFO0'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 15:30:52 on Jul 30,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 work.welch_preprocess_tb
# vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 work.welch_preprocess_tb 
# Start time: 15:31:18 on Jul 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): (vopt-19) Failed to access library 'xpm' at "xpm".
# No such file or directory. (errno = ENOENT)
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1598) Library "<protected>" not found.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1136) Unknown identifier "<protected>".
# ** Error (suppressible): (vopt-19) Failed to access library 'xpm' at "xpm".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'xpm' at "xpm".
# No such file or directory. (errno = ENOENT)
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1598) Library "<protected>" not found.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1136) Unknown identifier "<protected>".
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# ** Error (suppressible): (vopt-19) Failed to access library 'unisim' at "unisim".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'unisim' at "unisim".
# No such file or directory. (errno = ENOENT)
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1598) Library "<protected>" not found.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1136) Unknown identifier "<protected>".
# ** Error (suppressible): (vopt-19) Failed to access library 'unisim' at "unisim".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=20, Warnings=0.
# Error loading design
# End time: 15:31:18 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 20, Warnings: 0
vmap unisim /home/elya/DS/XilinxLibrary/unisim
# QuestaSim Base Edition-64 vmap 2025.1 Lib Mapping Utility 2025.01 Jan 18 2025
# vmap unisim /home/elya/DS/XilinxLibrary/unisim 
# Modifying modelsim.ini
vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 work.welch_preprocess_tb
# vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 work.welch_preprocess_tb 
# Start time: 15:32:28 on Jul 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): (vopt-19) Failed to access library 'xpm' at "xpm".
# No such file or directory. (errno = ENOENT)
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1598) Library "<protected>" not found.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1136) Unknown identifier "<protected>".
# ** Error (suppressible): (vopt-19) Failed to access library 'xpm' at "xpm".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'xpm' at "xpm".
# No such file or directory. (errno = ENOENT)
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1598) Library "<protected>" not found.
# ** Error: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1136) Unknown identifier "<protected>".
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.vhd(105): (vopt-1141) Identifier "<protected>" does not identify a component declaration.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=13, Warnings=0.
# Error loading design
# End time: 15:32:29 on Jul 30,2025, Elapsed time: 0:00:01
# Errors: 13, Warnings: 0
vmap xpm /home/elya/DS/XilinxLibrary/xpm
# QuestaSim Base Edition-64 vmap 2025.1 Lib Mapping Utility 2025.01 Jan 18 2025
# vmap xpm /home/elya/DS/XilinxLibrary/xpm 
# Modifying modelsim.ini
vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 work.welch_preprocess_tb
# vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 work.welch_preprocess_tb 
# Start time: 15:33:09 on Jul 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/elya/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv(213): (vopt-7063) Failed to find 'glbl' in hierarchical name 'glbl.GSR'.
#         Region: welch_preprocess_tb.WP0.XPM0
# ** Note: (vopt-2085) Module "xpm_cdc_single" error(s) may have resulted from inert synthesis off region.
#    A synthesis off region is present in these dependencies:
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 15:33:11 on Jul 30,2025, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
vlog /home/elya/Xilinx/Vivado/2024.2/data/verilog/src/glbl.v
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 15:35:56 on Jul 30,2025
# vlog -reportprogress 300 /home/elya/Xilinx/Vivado/2024.2/data/verilog/src/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:35:56 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 work.welch_preprocess_tb work.glbl
# vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 work.welch_preprocess_tb work.glbl 
# Start time: 15:36:04 on Jul 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Warning: welch_preprocess_tb.sv(11): (vopt-2241) Connection width does not match width of port 's_axis_tdata'. The port definition is at: ../welch_preprocess.sv(6).
# ** Warning: welch_preprocess_tb.sv(11): (vopt-2241) Connection width does not match width of port 's_axis_tkeep'. The port definition is at: ../welch_preprocess.sv(7).
# ** Warning: welch_preprocess_tb.sv(11): (vopt-2241) Connection width does not match width of port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
# ** Warning: ../welch_psd.sv(206): (vopt-3838) Variable 'wpc_fifo' written by continuous and procedural assignments. 
# One of the assignments is implicit. See ../welch_psd.sv(163). 
# ** Error (suppressible): ../welch_psd.sv(213): (vopt-12003) Variable 'wpc_fifo' written by continuous and procedural assignments. See ../welch_psd.sv(163). 
# ** Error (suppressible): ../welch_psd.sv(222): (vopt-12003) Variable 'wpc_fifo' written by continuous and procedural assignments. See ../welch_psd.sv(163). 
# ** Error (suppressible): ../welch_psd.sv(226): (vopt-12003) Variable 'wpc_fifo' written by continuous and procedural assignments. See ../welch_psd.sv(163). 
# ** Error (suppressible): ../welch_psd.sv(233): (vopt-12003) Variable 'wpc_fifo' written by continuous and procedural assignments. See ../welch_psd.sv(163). 
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated due to previous errors with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=5, Warnings=5.
# Error loading design
# End time: 15:36:08 on Jul 30,2025, Elapsed time: 0:00:04
# Errors: 5, Warnings: 5
vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl
# vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl 
# Start time: 15:37:20 on Jul 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Warning: welch_preprocess_tb.sv(11): (vopt-2241) Connection width does not match width of port 's_axis_tdata'. The port definition is at: ../welch_preprocess.sv(6).
# ** Warning: welch_preprocess_tb.sv(11): (vopt-2241) Connection width does not match width of port 's_axis_tkeep'. The port definition is at: ../welch_preprocess.sv(7).
# ** Warning: welch_preprocess_tb.sv(11): (vopt-2241) Connection width does not match width of port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
# ** Warning: ../welch_psd.sv(206): (vopt-3838) Variable 'wpc_fifo' written by continuous and procedural assignments. 
# One of the assignments is implicit. See ../welch_psd.sv(163). 
# ** Warning: welch_preprocess_tb.sv(16): (vopt-2958) Implicit wire 's_axis_tdata' does not have any driver.
# ** Warning: welch_preprocess_tb.sv(18): (vopt-2958) Implicit wire 's_axis_tlast' does not have any driver.
# ** Warning: welch_preprocess_tb.sv(20): (vopt-2958) Implicit wire 's_axis_tvalid' does not have any driver.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=8.
# Loading sv_std.std
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess_tb(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'welch_preprocess_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /welch_preprocess_tb/WP0/IQ_MEM0 File: ../../../../../2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/ip/iq_mem/sim/iq_mem.v
# Loading work.glbl(fast)
# Error loading design
# End time: 15:37:27 on Jul 30,2025, Elapsed time: 0:00:07
# Errors: 1, Warnings: 8, Suppressed Errors: 4
vlog welch_preprocess_tb.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 15:38:00 on Jul 30,2025
# vlog -reportprogress 300 welch_preprocess_tb.sv 
# -- Compiling module welch_preprocess_tb
# 
# Top level modules:
# 	welch_preprocess_tb
# End time: 15:38:00 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl
# vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl 
# Start time: 15:38:02 on Jul 30,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Warning: welch_preprocess_tb.sv(13): (vopt-2241) Connection width does not match width of port 's_axis_tdata'. The port definition is at: ../welch_preprocess.sv(6).
# ** Warning: welch_preprocess_tb.sv(13): (vopt-2241) Connection width does not match width of port 's_axis_tkeep'. The port definition is at: ../welch_preprocess.sv(7).
# ** Warning: welch_preprocess_tb.sv(13): (vopt-2241) Connection width does not match width of port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
# ** Warning: ../welch_psd.sv(206): (vopt-3838) Variable 'wpc_fifo' written by continuous and procedural assignments. 
# One of the assignments is implicit. See ../welch_psd.sv(163). 
# ** Warning: welch_preprocess_tb.sv(18): (vopt-2958) Implicit wire 's_axis_tdata' does not have any driver.
# ** Warning: welch_preprocess_tb.sv(20): (vopt-2958) Implicit wire 's_axis_tlast' does not have any driver.
# ** Warning: welch_preprocess_tb.sv(22): (vopt-2958) Implicit wire 's_axis_tvalid' does not have any driver.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=8.
# Loading sv_std.std
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess_tb(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
vsim  +acc -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl
# End time: 15:47:46 on Jul 30,2025, Elapsed time: 0:09:44
# Errors: 0, Warnings: 56, Suppressed Errors: 4
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl 
# Start time: 15:47:46 on Jul 30,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess_tb(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
vsim -help
# QuestaSim Base Edition-64 vsim 2025.1 Simulator 2025.01 Jan 18 2025
#     The vsim tool provides HDL simulation based on the compiled and optimized
#     design and it provides various post-simulation analysis capabilities. In
#     simulation mode it expects to be provided with the optimization output for
#     the root of the design, or it will automatically produce such an
#     optimization from the root of the design.
#     
#     Try the following to get help on specific options or categories: 
# 
#     vsim -help all            : List all categories and options
#     vsim -help category       : List all categories
#     vsim -help <option>       : Help on an option
#     vsim -help <command-line> : Help on all options in a command-line
#     vsim -help <category>     : List all options in a category
# 
#     Category:       The list of categories in vsim tool.
# 
#     General         List most common general options
#     Coverage        List options for Coverage
#     Cpp             List options supporting SystemC module
#     Debug           List options for debug, and assertion
#     FLPS            List options supporting for Parallel Simulation
#     GLS             List options for Gate Level Simulation
#     Language        List all options supported by hardware language Verilog/VHDL
#     Library         List options for design, work library
#     License         List options helping for license issues
#     Messages        List all warn, error, note, fatal messages options
#     MultiCore       List options supporting for Multicore (MC2)
#     PA              List most common options supporting for Power Aware
#     Pdu             List options for Preoptimized Design Unit.
#     Report          List options for reporting log file, statistics, capstats
#     Solver          List options supporting for Solver
#     Visualizer      List options supporting for visualizer
# vsim -help acc
# QuestaSim Base Edition-64 vsim 2025.1 Simulator 2025.01 Jan 18 2025
# ** Error (suppressible): (vsim-13356) Option "acc" is unrecognized Category for vsim tool.
# vsim -help debug
# QuestaSim Base Edition-64 vsim 2025.1 Simulator 2025.01 Jan 18 2025
# -------------------------------------Debug-------------------------------------
# Debug Category contains debug, and assertion options
# 
# --------------------------------------------------------------------------------
# +fsdb+<fsdb dumping command>    +fsdb+all[=on|off]
#                                       Enables dumping of all signals
#                                 +fsdb+autoflush
#                                       Enables the automatic flush function
#                                 +fsdb+dumpoff_glitch+<time>
#                                       [+<htime>|<time_unit>]
#                                       Specifies the time to disable
#                                       dumping of glitches
#                                 +fsdb+dumpoff+<time>[+<htime>|<time_unit>]
#                                       Specifies the time to disable
#                                       dumping commands
#                                 +fsdb+dumpon_glitch+<time>
#                                       [+<htime>|<time_unit>]
#                                       Specifies the time to enable
#                                       dumping of glitches
#                                 +fsdb+dumpon+<time>[+<htime>|<time_unit>]
#                                       Specifies the time to enable
#                                       dumping commands
#                                 +fsdb+functions
#                                       Enables dumping of signals in functions
#                                       and tasks
#                                 +fsdb+mda[=on|off]
#                                       Enables/disables dumping all MDA signals
#                                 +fsdb+modport[=on|off]
#                                       Enables/disables dumping all modport
#                                       signals
#                                 +fsdb+packedmda[=on|off]
#                                       Enables/disables dumping packed MDA
#                                       signals
#                                 +fsdb+packed_size=<number>
#                                       Sets threshold for dumping packed vects
#                                 +fsdb+parameter[=on|off]
#                                       Enables/disables parameter dumping
#                                 +fsdb+skip_cell_instance=<0-2>Enables
#                                       /Disables dumping of cell instance
#                                 +fsdb+keep_cell_module=<name>
#                                       Specifies the module that is not skipped
#                                 +fsdb+struct[=on|off]
#                                       Enables/disables dumping struct signals
#                                 +fsdb+sva_success
#                                       Enables dumping of assertion successs
#                                 +fsdb+trace_process[=on|off]
#                                       Enables/disables dumping VHDL variables
#                                       under processes
#                                 +fsdb+wreal[=on|off]
#                                       Enables/disables dumping all wrealsignals
#                                 
# +fsdbfile+<filename>            +fsdbfile+<filename>        Specifies the FSDB
#                                 file name
#                                 
# -accessobjdebug                 Enable access value designated object debug
#                                 features.
#                                 
# -assertcounts                   Maintain assertion counts
#                                 
# -assertdebug                    Keep data for debugging assertion failures
#                                 
# -assertfile <filename>          Alternative file for recording assert messages
#                                 
# -classdebug                     This option may have a moderate negative impact
#                                 on performance.
#                                 Enable class debug features.
#                                 
# -dbgsimclkopt <number_arg>      Prints debug messages related to clkopt. Value
#                                 1 prints reason why they unoptimized in vsim.
#                                 
# -debugdb[=<dbname>]             This option may have a large negative impact on
#                                 performance.
#                                 To create or use Schematic Debug database
#                                 (Default: vsim.dbg).
#                                 Replace this option with high-performance
#                                 Visualizer debug options. Refer to User Manual
#                                 for details.
#                                 
# -elabsystfwarn                  Set the flag for elab_systf_warn to give
#                                 warning or enable display
#                                 
# -evcddump                       Mandatory option to enable dumping of EVCD
#                                 using any of the dumpports commands.
#                                 
# -fsdb                           Use "-fsdb", with no arguments, to enable
#                                 native systask/cli fsdbDumpvars logging.
#                                 
# -fsdbiterationfix               Use "-fsdbiterationfix", with no arguments, a
#                                 temporary workaround of fsdb iteration issue.
#                                 
# -fsmdebug                       Enables visualization of FSMs in the GUI.
#                                 
# -immedassert                    Enable SystemVerilog and VHDL immediate
#                                 assertions
#                                 
# -lineinfo                       Enables accurate file/line information in
#                                 messages and profiler.
#                                 
# -msgfile <filename>             Alternative file for recording non-assert
#                                 messages
#                                 
# -no_autoacc                     Prevents vsim from automatically passing the
#                                 +acc switch to vopt.
#                                 
# -no_autoaccess                  Prevents vsim from automatically passing the
#                                 -access switch to vopt.
#                                 
# -noassertcounts                 Do not maintain assertion counts
#                                 
# -noassertdebug                  Do not keep data for debugging assertion
#                                 failures
#                                 
# -noautofindloop                 Disable the analysis/identification of an
#                                 infinite zero-delay loop when Iteration Limit
#                                 is exceeded.
#                                 
# -nodefferedfanoutopt            Turn off deffered fanout optimizations
#                                 
# -noimmedassert                  Disable SystemVerilog and VHDL immediate
#                                 assertions
#                                 
# -nolineinfo                     Disables accurate file/line information in
#                                 messages and profiler.
#                                 
# -nopsl                          Disable PSL assertions
#                                 
# -nosharedtrigopt                Turn off shared Trigger memory optimizations
#                                 
# -nosva                          Disable SystemVerilog concurrent assertions
#                                 
# -nowlfcollapse                  Log every item event and preserve event order.
#                                 
# -nowlfcompress                  Turn off WLF file compression
#                                 
# -nowlfdeleteonquit              Preserve the current simulation WLF file
#                                 (vsim.wlf) when the simulator exits.
#                                 
# -nowlflock                      Turn off WLF file locking
#                                 
# -nowlfopt                       Turn off WLF file optimizations
#                                 
# -postsimdataflow                This option may have a large negative impact on
#                                 performance.
#                                 Needed with -debugdb, to enable post simulation
#                                 dataflow.
#                                 Replace this option with high-performance
#                                 Visualizer debug options. Refer to User Manual
#                                 for details	
#                                 
# -printforces                    (optional) Prints a transcript message
#                                 (vsim-16110) for QIS flows (vopt -access) with
#                                 the source, language, object name, time, and
#                                 value for forces/releases from all sources:
#                                 SystemVerilog, VHDL, SystemC, TCL (do file and
#                                 VSIM prompt), VPI, FLI, UVM, and Signal Spy.
#                                 The transcript message displays the
#                                 forces/releases information as a Note in the
#                                 following format:
#                                 # ** Note: (vsim-16110) Time <Time> :
#                                 <SourceType> <FileName>(<FileLineNumber>)
#                                 <force/release> (<Force Type>) on <SignalName>
#                                 <Value>
#                                 
# -printforcesfile <filename>     Prints forces/releases information in a file.
#                                 
# -qbase_tune                     Use "-qbase_tune", to activate the performance
#                                 factor tuner for QuestaBase.
#                                 
# -tab <filename>                 Specify PLI TAB file
#                                 
# -view [<dataset>=]<filename>    View the contents of a WLF file
#                                 
# -wlf <filename>                 Specify the name of the WLF file (Default:
#                                 vsim.wlf)
#                                 
# -wlfcachesize[=]<arg>           Specify WLF reader cache size for current
#                                 simulation (Default: no reader cache)
#                                 
# -wlfcollapsedelta               Log item values only at end of iteration.
#                                 (default)
#                                 
# -wlfcollapsetime                Log item values only at end of time step.
#                                 
# -wlfcompress                    Create compressed WLF files.
#                                 
# -wlfdeleteonquit                Delete WLF file when simulation quits.
#                                 
# -wlflock                        Lock a WLF file.
#                                 
# -wlfopt                         Turn on WLF file optimizations (default)
#                                 
# -wlfsimcachesize[=]<arg>        Specify WLF reader cache size for current
#                                 simulation (Default: no reader cache)
#                                 
# -wlfslim[=]<arg>                Specifies a size restriction for the event
#                                 portion of the WLF file (Default: all)
#                                 
# -wlftlim <duration>             Specify maximum duration of time to be saved in
#                                 WLF file (Default: all)
#                                 
# vlog +acc welch_preprocess_tb.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 15:50:28 on Jul 30,2025
# vlog -reportprogress 300 "+acc" welch_preprocess_tb.sv 
# -- Compiling module welch_preprocess_tb
# 
# Top level modules:
# 	welch_preprocess_tb
# End time: 15:50:28 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl
# End time: 15:50:36 on Jul 30,2025, Elapsed time: 0:02:50
# Errors: 0, Warnings: 49
# vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl 
# Start time: 15:50:36 on Jul 30,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Warning: welch_preprocess_tb.sv(13): (vopt-2241) Connection width does not match width of port 's_axis_tdata'. The port definition is at: ../welch_preprocess.sv(6).
# ** Warning: welch_preprocess_tb.sv(13): (vopt-2241) Connection width does not match width of port 's_axis_tkeep'. The port definition is at: ../welch_preprocess.sv(7).
# ** Warning: welch_preprocess_tb.sv(13): (vopt-2241) Connection width does not match width of port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
# ** Warning: ../welch_psd.sv(206): (vopt-3838) Variable 'wpc_fifo' written by continuous and procedural assignments. 
# One of the assignments is implicit. See ../welch_psd.sv(163). 
# ** Note: (vopt-143) Recognized 1 FSM in module "ethernet_filter(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "welch_psd_channel(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "welch_psd(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=6.
# Loading sv_std.std
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess_tb(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
add wave -position end  sim:/welch_preprocess_tb/clk
add wave -position end  sim:/welch_preprocess_tb/resetn

run 100 ns
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
vlog +acc ../welch_preprocess.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 15:51:12 on Jul 30,2025
# vlog -reportprogress 300 "+acc" ../welch_preprocess.sv 
# -- Compiling module welch_preprocess
# 
# Top level modules:
# 	welch_preprocess
# End time: 15:51:12 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl
# End time: 15:51:19 on Jul 30,2025, Elapsed time: 0:00:43
# Errors: 0, Warnings: 54, Suppressed Errors: 4
# vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl 
# Start time: 15:51:19 on Jul 30,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Warning: ../welch_psd.sv(206): (vopt-3838) Variable 'wpc_fifo' written by continuous and procedural assignments. 
# One of the assignments is implicit. See ../welch_psd.sv(163). 
# ** Note: (vopt-143) Recognized 1 FSM in module "ethernet_filter(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "welch_psd_channel(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "welch_psd(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 's_axis_tdata'. The port definition is at: ../welch_preprocess.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 's_axis_tkeep'. The port definition is at: ../welch_preprocess.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 13
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
vlog +acc welch_preprocess_tb.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 16:43:31 on Jul 30,2025
# vlog -reportprogress 300 "+acc" welch_preprocess_tb.sv 
# -- Compiling module welch_preprocess_tb
# ** Warning: welch_preprocess_tb.sv(29): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	welch_preprocess_tb
# End time: 16:43:31 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog +acc welch_preprocess_tb.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 16:43:49 on Jul 30,2025
# vlog -reportprogress 300 "+acc" welch_preprocess_tb.sv 
# -- Compiling module welch_preprocess_tb
# 
# Top level modules:
# 	welch_preprocess_tb
# End time: 16:43:49 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!vsim
# vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl
# End time: 16:43:53 on Jul 30,2025, Elapsed time: 0:52:34
# Errors: 0, Warnings: 54, Suppressed Errors: 4
# vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl 
# Start time: 16:43:53 on Jul 30,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Warning: ../welch_psd.sv(206): (vopt-3838) Variable 'wpc_fifo' written by continuous and procedural assignments. 
# One of the assignments is implicit. See ../welch_psd.sv(163). 
# ** Note: (vopt-143) Recognized 1 FSM in module "ethernet_filter(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "welch_psd_channel(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "welch_psd(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 47
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint  \
sim:/welch_preprocess_tb/clk \
sim:/welch_preprocess_tb/cpu_clk \
sim:/welch_preprocess_tb/resetn \
sim:/welch_preprocess_tb/s_axis_tdata \
sim:/welch_preprocess_tb/s_axis_tkeep \
sim:/welch_preprocess_tb/s_axis_tlast \
sim:/welch_preprocess_tb/s_axis_tuser \
sim:/welch_preprocess_tb/s_axis_tvalid
run 200 ns
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
!vlog
# vlog +acc welch_preprocess_tb.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 16:45:02 on Jul 30,2025
# vlog -reportprogress 300 "+acc" welch_preprocess_tb.sv 
# -- Compiling module welch_preprocess_tb
# 
# Top level modules:
# 	welch_preprocess_tb
# End time: 16:45:02 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f;run 200 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 47
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 100 ns
!vlog
# vlog +acc welch_preprocess_tb.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 16:46:42 on Jul 30,2025
# vlog -reportprogress 300 "+acc" welch_preprocess_tb.sv 
# -- Compiling module welch_preprocess_tb
# 
# Top level modules:
# 	welch_preprocess_tb
# End time: 16:46:42 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!re
# restart -f;run 200 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Warning: ../welch_psd.sv(206): (vopt-3838) Variable 'wpc_fifo' written by continuous and procedural assignments. 
# One of the assignments is implicit. See ../welch_psd.sv(163). 
# ** Note: (vopt-143) Recognized 1 FSM in module "ethernet_filter(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "welch_psd_channel(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "welch_psd(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 49
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add wave -position end  sim:/welch_preprocess_tb/WP0/frame_start

log -r /*
!re
# restart -f;run 200 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 49
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
!vlog
# vlog +acc welch_preprocess_tb.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 16:47:32 on Jul 30,2025
# vlog -reportprogress 300 "+acc" welch_preprocess_tb.sv 
# -- Compiling module welch_preprocess_tb
# 
# Top level modules:
# 	welch_preprocess_tb
# End time: 16:47:32 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!re
# restart -f;run 200 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 52
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
vlog +acc ../ethernet_filter.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 16:48:10 on Jul 30,2025
# vlog -reportprogress 300 "+acc" ../ethernet_filter.sv 
# -- Compiling module ethernet_filter
# 
# Top level modules:
# 	ethernet_filter
# End time: 16:48:10 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!re
# restart -f;run 200 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Warning: ../welch_psd.sv(206): (vopt-3838) Variable 'wpc_fifo' written by continuous and procedural assignments. 
# One of the assignments is implicit. See ../welch_psd.sv(163). 
# ** Note: (vopt-143) Recognized 1 FSM in module "welch_psd_channel(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "welch_psd(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "ethernet_filter(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.ethernet_filter(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 52
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add wave -position end  sim:/welch_preprocess_tb/WP0/ETH_FILT0/data_out
add wave -position end  sim:/welch_preprocess_tb/WP0/ETH_FILT0/data_out_valid
add wave -position end  sim:/welch_preprocess_tb/WP0/ETH_FILT0/state

!vlog
# vlog +acc ../ethernet_filter.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 17:18:49 on Jul 30,2025
# vlog -reportprogress 300 "+acc" ../ethernet_filter.sv 
# -- Compiling module ethernet_filter
# 
# Top level modules:
# 	ethernet_filter
# End time: 17:18:49 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!re
# restart -f;run 200 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.ethernet_filter(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 52
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
vlog +acc welch_preprocess_tb.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 17:19:08 on Jul 30,2025
# vlog -reportprogress 300 "+acc" welch_preprocess_tb.sv 
# -- Compiling module welch_preprocess_tb
# 
# Top level modules:
# 	welch_preprocess_tb
# End time: 17:19:08 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!re
# restart -f;run 200 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.ethernet_filter(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 52
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
vlog +acc welch_preprocess_tb.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 17:19:24 on Jul 30,2025
# vlog -reportprogress 300 "+acc" welch_preprocess_tb.sv 
# -- Compiling module welch_preprocess_tb
# 
# Top level modules:
# 	welch_preprocess_tb
# End time: 17:19:24 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!re
# restart -f;run 200 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.ethernet_filter(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 52
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
!vlog
# vlog +acc welch_preprocess_tb.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 17:20:22 on Jul 30,2025
# vlog -reportprogress 300 "+acc" welch_preprocess_tb.sv 
# -- Compiling module welch_preprocess_tb
# 
# Top level modules:
# 	welch_preprocess_tb
# End time: 17:20:22 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!re
# restart -f;run 200 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.ethernet_filter(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 52
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add wave -position end  sim:/welch_preprocess_tb/WP0/ETH_FILT0/s_axis_tdata

history
#     30  vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 work.welch_preprocess_tb
#     31  vmap unisim /home/elya/DS/XilinxLibrary/unisim
#     32  vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 work.welch_preprocess_tb
#     33  vmap xpm /home/elya/DS/XilinxLibrary/xpm
#     34  vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 work.welch_preprocess_tb
#     35  vlog /home/elya/Xilinx/Vivado/2024.2/data/verilog/src/glbl.v
#     36  vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 work.welch_preprocess_tb work.glbl
#     37  vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl
#     38  vlog welch_preprocess_tb.sv
#     39  vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl
#     40  vsim  +acc -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl
#     41  vsim -help
#     42  vsim -help acc
#     43  vsim -help debug
#     44  vlog +acc welch_preprocess_tb.sv
#     45  vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl
#     46  add wave -position end  sim:/welch_preprocess_tb/clk
#     47  add wave -position end  sim:/welch_preprocess_tb/resetn
#     48  run 100 ns
#     49  vlog +acc ../welch_preprocess.sv
#     50  vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl
#     51  vlog +acc welch_preprocess_tb.sv
#     52  vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl
#     53  add wave -position insertpoint  \
# 	sim:/welch_preprocess_tb/clk \
# 	sim:/welch_preprocess_tb/cpu_clk \
# 	sim:/welch_preprocess_tb/resetn \
# 	sim:/welch_preprocess_tb/s_axis_tdata \
# 	sim:/welch_preprocess_tb/s_axis_tkeep \
# 	sim:/welch_preprocess_tb/s_axis_tlast \
# 	sim:/welch_preprocess_tb/s_axis_tuser \
# 	sim:/welch_preprocess_tb/s_axis_tvalid
#     54  run 200 ns
#     55  vlog +acc welch_preprocess_tb.sv
#     56  restart -f;run 200 ns
#     57  run 100 ns
#     58  vlog +acc welch_preprocess_tb.sv
#     59  restart -f;run 200 ns
#     60  add wave -position end  sim:/welch_preprocess_tb/WP0/frame_start
#     61  log -r /*
#     62  restart -f;run 200 ns
#     63  vlog +acc welch_preprocess_tb.sv
#     64  restart -f;run 200 ns
#     65  vlog +acc ../ethernet_filter.sv
#     66  restart -f;run 200 ns
#     67  add wave -position end  sim:/welch_preprocess_tb/WP0/ETH_FILT0/data_out
#     68  add wave -position end  sim:/welch_preprocess_tb/WP0/ETH_FILT0/data_out_valid
#     69  add wave -position end  sim:/welch_preprocess_tb/WP0/ETH_FILT0/state
#     70  vlog +acc ../ethernet_filter.sv
#     71  restart -f;run 200 ns
#     72  vlog +acc welch_preprocess_tb.sv
#     73  restart -f;run 200 ns
#     74  vlog +acc welch_preprocess_tb.sv
#     75  restart -f;run 200 ns
#     76  vlog +acc welch_preprocess_tb.sv
#     77  restart -f;run 200 ns
#     78  add wave -position end  sim:/welch_preprocess_tb/WP0/ETH_FILT0/s_axis_tdata
#     79  history
!70
# vlog +acc ../ethernet_filter.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 17:22:04 on Jul 30,2025
# vlog -reportprogress 300 "+acc" ../ethernet_filter.sv 
# -- Compiling module ethernet_filter
# 
# Top level modules:
# 	ethernet_filter
# End time: 17:22:04 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!re
# restart -f;run 200 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Note: (vopt-143) Recognized 1 FSM in module "ethernet_filter(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.ethernet_filter(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 52
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add wave -position end  sim:/welch_preprocess_tb/WP0/ETH_FILT0/foo

!vlog
# vlog +acc ../ethernet_filter.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 17:22:50 on Jul 30,2025
# vlog -reportprogress 300 "+acc" ../ethernet_filter.sv 
# -- Compiling module ethernet_filter
# 
# Top level modules:
# 	ethernet_filter
# End time: 17:22:50 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!re
# restart -f;run 200 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Note: (vopt-143) Recognized 1 FSM in module "ethernet_filter(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.ethernet_filter(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 52
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
!vlog
# vlog +acc ../ethernet_filter.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 17:23:25 on Jul 30,2025
# vlog -reportprogress 300 "+acc" ../ethernet_filter.sv 
# -- Compiling module ethernet_filter
# 
# Top level modules:
# 	ethernet_filter
# End time: 17:23:25 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!re
# restart -f;run 200 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Note: (vopt-143) Recognized 1 FSM in module "ethernet_filter(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.ethernet_filter(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 52
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# blk_mem_gen_v8_4_9 collision detected at time: 156000, Instance: welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst.sync_coll, A write address: 0, B read address: 0
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 172 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 172 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 180 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 180 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 188 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 188 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 196 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 196 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
run 100 ns
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 204 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 204 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 212 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 212 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 220 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 220 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 228 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 228 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
add wave -position end  sim:/welch_preprocess_tb/WP0/iq_start
add wave -position end  sim:/welch_preprocess_tb/WP0/iq_end
add wave -position end  sim:/welch_preprocess_tb/WP0/iq_data_valid
add wave -position end  sim:/welch_preprocess_tb/WP0/wr_addr
add wave -position end  sim:/welch_preprocess_tb/WP0/rd_addr

run 40 ns
run 90 ns
vlog +acc ../welch_preprocess.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 17:28:37 on Jul 30,2025
# vlog -reportprogress 300 "+acc" ../welch_preprocess.sv 
# -- Compiling module welch_preprocess
# 
# Top level modules:
# 	welch_preprocess
# End time: 17:28:37 on Jul 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!re
# restart -f;run 200 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Warning: ../welch_psd.sv(206): (vopt-3838) Variable 'wpc_fifo' written by continuous and procedural assignments. 
# One of the assignments is implicit. See ../welch_psd.sv(163). 
# ** Note: (vopt-143) Recognized 1 FSM in module "welch_psd_channel(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "welch_psd(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.ethernet_filter(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 52
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# blk_mem_gen_v8_4_9 collision detected at time: 156000, Instance: welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst.sync_coll, A write address: 0, B read address: 0
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 172 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 172 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 180 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 180 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 188 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 188 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 196 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 196 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
run 100 ns
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 204 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 204 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 212 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 212 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 220 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 220 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 228 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 228 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
run 100 ns
history
#     49  vlog +acc ../welch_preprocess.sv
#     50  vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl
#     51  vlog +acc welch_preprocess_tb.sv
#     52  vsim -L /home/elya/DS/XilinxLibrary/blk_mem_gen_v8_4_9 -L /home/elya/DS/XilinxLibrary/xpm -L /home/elya/DS/XilinxLibrary/fifo_generator_v13_2_11 -suppress 12003 work.welch_preprocess_tb work.glbl
#     53  add wave -position insertpoint  \
# 	sim:/welch_preprocess_tb/clk \
# 	sim:/welch_preprocess_tb/cpu_clk \
# 	sim:/welch_preprocess_tb/resetn \
# 	sim:/welch_preprocess_tb/s_axis_tdata \
# 	sim:/welch_preprocess_tb/s_axis_tkeep \
# 	sim:/welch_preprocess_tb/s_axis_tlast \
# 	sim:/welch_preprocess_tb/s_axis_tuser \
# 	sim:/welch_preprocess_tb/s_axis_tvalid
#     54  run 200 ns
#     55  vlog +acc welch_preprocess_tb.sv
#     56  restart -f;run 200 ns
#     57  run 100 ns
#     58  vlog +acc welch_preprocess_tb.sv
#     59  restart -f;run 200 ns
#     60  add wave -position end  sim:/welch_preprocess_tb/WP0/frame_start
#     61  log -r /*
#     62  restart -f;run 200 ns
#     63  vlog +acc welch_preprocess_tb.sv
#     64  restart -f;run 200 ns
#     65  vlog +acc ../ethernet_filter.sv
#     66  restart -f;run 200 ns
#     67  add wave -position end  sim:/welch_preprocess_tb/WP0/ETH_FILT0/data_out
#     68  add wave -position end  sim:/welch_preprocess_tb/WP0/ETH_FILT0/data_out_valid
#     69  add wave -position end  sim:/welch_preprocess_tb/WP0/ETH_FILT0/state
#     70  vlog +acc ../ethernet_filter.sv
#     71  restart -f;run 200 ns
#     72  vlog +acc welch_preprocess_tb.sv
#     73  restart -f;run 200 ns
#     74  vlog +acc welch_preprocess_tb.sv
#     75  restart -f;run 200 ns
#     76  vlog +acc welch_preprocess_tb.sv
#     77  restart -f;run 200 ns
#     78  add wave -position end  sim:/welch_preprocess_tb/WP0/ETH_FILT0/s_axis_tdata
#     79  history
#     80  vlog +acc ../ethernet_filter.sv
#     81  restart -f;run 200 ns
#     82  add wave -position end  sim:/welch_preprocess_tb/WP0/ETH_FILT0/foo
#     83  vlog +acc ../ethernet_filter.sv
#     84  restart -f;run 200 ns
#     85  vlog +acc ../ethernet_filter.sv
#     86  restart -f;run 200 ns
#     87  run 100 ns
#     88  add wave -position end  sim:/welch_preprocess_tb/WP0/iq_start
#     89  add wave -position end  sim:/welch_preprocess_tb/WP0/iq_end
#     90  add wave -position end  sim:/welch_preprocess_tb/WP0/iq_data_valid
#     91  add wave -position end  sim:/welch_preprocess_tb/WP0/wr_addr
#     92  add wave -position end  sim:/welch_preprocess_tb/WP0/rd_addr
#     93  run 40 ns
#     94  run 90 ns
#     95  vlog +acc ../welch_preprocess.sv
#     96  restart -f;run 200 ns
#     97  run 100 ns
#     98  history
!74
# vlog +acc welch_preprocess_tb.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 09:42:08 on Jul 31,2025
# vlog -reportprogress 300 "+acc" welch_preprocess_tb.sv 
# -- Compiling module welch_preprocess_tb
# 
# Top level modules:
# 	welch_preprocess_tb
# End time: 09:42:08 on Jul 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!re
# restart -f;run 200 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.ethernet_filter(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 52
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# blk_mem_gen_v8_4_9 collision detected at time: 156000, Instance: welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst.sync_coll, A write address: 0, B read address: 0
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 172 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 172 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 180 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 180 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 188 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 188 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 196 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 196 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
add wave -position 10  sim:/welch_preprocess_tb/WP0/ETH_FILT0/buffer_line
history
#     53  add wave -position insertpoint  \
# 	sim:/welch_preprocess_tb/clk \
# 	sim:/welch_preprocess_tb/cpu_clk \
# 	sim:/welch_preprocess_tb/resetn \
# 	sim:/welch_preprocess_tb/s_axis_tdata \
# 	sim:/welch_preprocess_tb/s_axis_tkeep \
# 	sim:/welch_preprocess_tb/s_axis_tlast \
# 	sim:/welch_preprocess_tb/s_axis_tuser \
# 	sim:/welch_preprocess_tb/s_axis_tvalid
#     54  run 200 ns
#     55  vlog +acc welch_preprocess_tb.sv
#     56  restart -f;run 200 ns
#     57  run 100 ns
#     58  vlog +acc welch_preprocess_tb.sv
#     59  restart -f;run 200 ns
#     60  add wave -position end  sim:/welch_preprocess_tb/WP0/frame_start
#     61  log -r /*
#     62  restart -f;run 200 ns
#     63  vlog +acc welch_preprocess_tb.sv
#     64  restart -f;run 200 ns
#     65  vlog +acc ../ethernet_filter.sv
#     66  restart -f;run 200 ns
#     67  add wave -position end  sim:/welch_preprocess_tb/WP0/ETH_FILT0/data_out
#     68  add wave -position end  sim:/welch_preprocess_tb/WP0/ETH_FILT0/data_out_valid
#     69  add wave -position end  sim:/welch_preprocess_tb/WP0/ETH_FILT0/state
#     70  vlog +acc ../ethernet_filter.sv
#     71  restart -f;run 200 ns
#     72  vlog +acc welch_preprocess_tb.sv
#     73  restart -f;run 200 ns
#     74  vlog +acc welch_preprocess_tb.sv
#     75  restart -f;run 200 ns
#     76  vlog +acc welch_preprocess_tb.sv
#     77  restart -f;run 200 ns
#     78  add wave -position end  sim:/welch_preprocess_tb/WP0/ETH_FILT0/s_axis_tdata
#     79  history
#     80  vlog +acc ../ethernet_filter.sv
#     81  restart -f;run 200 ns
#     82  add wave -position end  sim:/welch_preprocess_tb/WP0/ETH_FILT0/foo
#     83  vlog +acc ../ethernet_filter.sv
#     84  restart -f;run 200 ns
#     85  vlog +acc ../ethernet_filter.sv
#     86  restart -f;run 200 ns
#     87  run 100 ns
#     88  add wave -position end  sim:/welch_preprocess_tb/WP0/iq_start
#     89  add wave -position end  sim:/welch_preprocess_tb/WP0/iq_end
#     90  add wave -position end  sim:/welch_preprocess_tb/WP0/iq_data_valid
#     91  add wave -position end  sim:/welch_preprocess_tb/WP0/wr_addr
#     92  add wave -position end  sim:/welch_preprocess_tb/WP0/rd_addr
#     93  run 40 ns
#     94  run 90 ns
#     95  vlog +acc ../welch_preprocess.sv
#     96  restart -f;run 200 ns
#     97  run 100 ns
#     98  history
#     99  vlog +acc welch_preprocess_tb.sv
#    100  restart -f;run 200 ns
#    101  add wave -position 10  sim:/welch_preprocess_tb/WP0/ETH_FILT0/buffer_line
#    102  history
!85
# vlog +acc ../ethernet_filter.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 09:47:48 on Jul 31,2025
# vlog -reportprogress 300 "+acc" ../ethernet_filter.sv 
# -- Compiling module ethernet_filter
# 
# Top level modules:
# 	ethernet_filter
# End time: 09:47:48 on Jul 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f;run 170 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Note: (vopt-143) Recognized 1 FSM in module "ethernet_filter(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.ethernet_filter(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 52
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# blk_mem_gen_v8_4_9 collision detected at time: 156000, Instance: welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst.sync_coll, A write address: 0, B read address: 0
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
!vlog
# vlog +acc ../ethernet_filter.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 09:56:03 on Jul 31,2025
# vlog -reportprogress 300 "+acc" ../ethernet_filter.sv 
# -- Compiling module ethernet_filter
# 
# Top level modules:
# 	ethernet_filter
# End time: 09:56:03 on Jul 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!re
# restart -f;run 170 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Note: (vopt-143) Recognized 1 FSM in module "ethernet_filter(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.ethernet_filter(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 52
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# blk_mem_gen_v8_4_9 collision detected at time: 156000, Instance: welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst.sync_coll, A write address: 0, B read address: 0
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
!vlog
# vlog +acc ../ethernet_filter.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 09:56:53 on Jul 31,2025
# vlog -reportprogress 300 "+acc" ../ethernet_filter.sv 
# -- Compiling module ethernet_filter
# 
# Top level modules:
# 	ethernet_filter
# End time: 09:56:53 on Jul 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!re
# restart -f;run 170 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Note: (vopt-143) Recognized 1 FSM in module "ethernet_filter(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.ethernet_filter(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 52
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# blk_mem_gen_v8_4_9 collision detected at time: 156000, Instance: welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst.sync_coll, A write address: 0, B read address: 0
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
!vlog
# vlog +acc ../ethernet_filter.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 09:57:42 on Jul 31,2025
# vlog -reportprogress 300 "+acc" ../ethernet_filter.sv 
# -- Compiling module ethernet_filter
# 
# Top level modules:
# 	ethernet_filter
# End time: 09:57:42 on Jul 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!re
# restart -f;run 170 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Note: (vopt-143) Recognized 1 FSM in module "ethernet_filter(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.ethernet_filter(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 52
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# blk_mem_gen_v8_4_9 collision detected at time: 156000, Instance: welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst.sync_coll, A write address: 0, B read address: 0
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
!vlog
# vlog +acc ../ethernet_filter.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 09:57:57 on Jul 31,2025
# vlog -reportprogress 300 "+acc" ../ethernet_filter.sv 
# -- Compiling module ethernet_filter
# 
# Top level modules:
# 	ethernet_filter
# End time: 09:57:57 on Jul 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!re
# restart -f;run 170 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Note: (vopt-143) Recognized 1 FSM in module "ethernet_filter(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.ethernet_filter(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 52
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# blk_mem_gen_v8_4_9 collision detected at time: 156000, Instance: welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst.sync_coll, A write address: 0, B read address: 0
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
vlog +acc ../ethernet_filter.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 09:58:13 on Jul 31,2025
# vlog -reportprogress 300 "+acc" ../ethernet_filter.sv 
# -- Compiling module ethernet_filter
# 
# Top level modules:
# 	ethernet_filter
# End time: 09:58:13 on Jul 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f;run 170 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Note: (vopt-143) Recognized 1 FSM in module "ethernet_filter(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.ethernet_filter(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 52
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# blk_mem_gen_v8_4_9 collision detected at time: 156000, Instance: welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst.sync_coll, A write address: 0, B read address: 0
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
vlog +acc welch_preprocess_tb.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 10:02:07 on Jul 31,2025
# vlog -reportprogress 300 "+acc" welch_preprocess_tb.sv 
# -- Compiling module welch_preprocess_tb
# 
# Top level modules:
# 	welch_preprocess_tb
# End time: 10:02:07 on Jul 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!re
# restart -f;run 170 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.ethernet_filter(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 55
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# blk_mem_gen_v8_4_9 collision detected at time: 156000, Instance: welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst.sync_coll, A write address: 0, B read address: 0
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
vlog +acc welch_preprocess_tb.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 10:02:39 on Jul 31,2025
# vlog -reportprogress 300 "+acc" welch_preprocess_tb.sv 
# -- Compiling module welch_preprocess_tb
# 
# Top level modules:
# 	welch_preprocess_tb
# End time: 10:02:39 on Jul 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!re
# restart -f;run 170 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.ethernet_filter(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 55
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# blk_mem_gen_v8_4_9 collision detected at time: 156000, Instance: welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst.sync_coll, A write address: 0, B read address: 0
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
run 40 ns
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 172 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 172 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 180 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 180 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 188 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 188 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 196 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 196 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 204 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 204 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
run 20 ns
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 212 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 212 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
vlog +acc ../ethernet_filter.sv
# QuestaSim Base Edition-64 vlog 2025.1 Compiler 2025.01 Jan 18 2025
# Start time: 10:32:54 on Jul 31,2025
# vlog -reportprogress 300 "+acc" ../ethernet_filter.sv 
# -- Compiling module ethernet_filter
# 
# Top level modules:
# 	ethernet_filter
# End time: 10:32:54 on Jul 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
!re
# restart -f;run 170 ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../welch_preprocess.sv(197): (vopt-2241) Connection width does not match width of port 'overlap_samples'. The port definition is at: ../welch_psd.sv(23).
# ** Note: (vopt-143) Recognized 1 FSM in module "ethernet_filter(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.welch_preprocess_tb(fast)
# Loading work.svlogger_pkg(fast)
# Loading work.welch_preprocess(fast)
# Loading work.ethernet_filter(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading xpm.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading unisim.fifo36e2(fifo36e2_v)#2
# Loading unisim.fifo36e2(fifo36e2_v)#3
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'cpu_wdata'. The port definition is at: ../welch_preprocess.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /welch_preprocess_tb/WP0 File: welch_preprocess_tb.sv Line: 55
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(11) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(10) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(9) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[3]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[2]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[1]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 4103
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 8 WIDE = 2
#    Time: 0 ps  Iteration: 0  Protected: /welch_preprocess_tb/WP0/WPSD0/genblk1[0]/FIFO0/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# Block Memory Generator module welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[0].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[1].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[2].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module welch_preprocess_tb.WP0.WPSD0.genblk1[3].WPC1.WM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 156 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# blk_mem_gen_v8_4_9 collision detected at time: 156000, Instance: welch_preprocess_tb.WP0.IQ_MEM0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst.sync_coll, A write address: 0, B read address: 0
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 164 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
run 100 ns
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 172 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 172 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 180 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 180 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 188 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 188 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 196 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 196 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 204 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2885
# ** Warning: (vsim-8630) Infinity results from division operation.
#    Time: 204 ns  Iteration: 1  Process: /welch_preprocess_tb/WP0/IQ_MEM0/inst/native_mem_module/blk_mem_gen_v8_4_9_inst/sync_coll/#ALWAYS#3323 File: /home/elya/Xilinx/Vivado/2024.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v Line: 2905
quit -f
# End time: 13:21:27 on Aug 04,2025, Elapsed time: 116:37:34
# Errors: 0, Warnings: 65
