Time resolution is 1 ps
XilinxAXIVIP: Found at Path: sa_matmul_tb.DUT.sa_engine_ip_v1_0_bfm_1_i.master_0.inst
XilinxAXIVIP: Found at Path: sa_matmul_tb.DUT.sa_engine_ip_v1_0_bfm_1_i.slave_0.inst


========================================
  Matrix Multiplication Test Start
========================================

[Step 1] Loading test data to VIP memory...
  File: matrix_A_B.hex
  Base Address: 0x00000000
[200000.0 ps] Loading file: matrix_A_B.hex
[200000.0 ps] Loaded 128 bytes to VIP memory at 0x0

[Step 2] Configuring IP registers...
[285000.0 ps] Write Register: Addr=0x00000004, Data=0x00000000
  READ_BASE  = 0x00000000 (Matrix A starts here)
[375000.0 ps] Write Register: Addr=0x00000008, Data=0x00000400
  WRITE_BASE = 0x00000400 (Result C goes here)

[Step 3] Starting matrix multiplication...
[465000.0 ps] Write Register: Addr=0x00000000, Data=0x00000001
  START bit set
WARNING: 525000.0 ps sa_matmul_tb.DUT.sa_engine_ip_v1_0_bfm_1_i.master_0.inst.IF : XILINX_AR_SUPPORTS_NARROW_CACHE: AR Non-modifiable burst issued from MASTER. Connection has been declared to NOT support narrow bursts. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_supports_narrow_cache_check().
Warning: [AXI_RMON0_14] (axi_vip_pkg.\axi_transaction::set_cache ) 525000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 525 ns  Iteration: 2  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::ar_channel/AR_LOOP  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
Warning: [AR_REACTIVE_0] (axi_vip_pkg.\axi_transaction::set_cache ) 525000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 525 ns  Iteration: 2  Process: /axi_vip_pkg/axi_slv_rd_driver(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
Warning: [AR_REACTIVE_0] (axi_vip_pkg.\axi_transaction::set_cache ) 525000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 525 ns  Iteration: 2  Process: /axi_vip_pkg/axi_slv_rd_driver(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive/GET_AND_DRIVE  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
[555000.0 ps] Write Register: Addr=0x00000000, Data=0x00000000
  START bit cleared (pulse mode)
  IP is now reading matrices, computing, and writing results...

[Step 4] Waiting for DONE signal...
[555000.0 ps] Waiting for DONE signal...
[595000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[725000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
Warning: [AR_REACTIVE_0] (axi_vip_pkg.\axi_transaction::set_cache ) 795000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 795 ns  Iteration: 2  Process: /axi_vip_pkg/axi_slv_rd_driver(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
Warning: [AXI_RMON0_28] (axi_vip_pkg.\axi_transaction::set_cache ) 795000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 795 ns  Iteration: 2  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::ar_channel/AR_LOOP  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
Warning: [AR_REACTIVE_0] (axi_vip_pkg.\axi_transaction::set_cache ) 795000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 795 ns  Iteration: 2  Process: /axi_vip_pkg/axi_slv_rd_driver(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive/GET_AND_DRIVE  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
[855000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[985000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[1115000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[1245000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[1375000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[1505000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[1635000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[1765000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[1895000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[2025000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[2155000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[2285000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[2415000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[2545000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[2675000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[2805000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[2935000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[3065000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[3195000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[3325000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
WARNING: 3425000.0 ps sa_matmul_tb.DUT.sa_engine_ip_v1_0_bfm_1_i.master_0.inst.IF : XILINX_AW_SUPPORTS_NARROW_CACHE: AW Non-modifiable burst issued from MASTER. Connection has been declared to NOT support narrow bursts. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_supports_narrow_cache_check().
Warning: [AXI_WMON0_112] (axi_vip_pkg.\axi_transaction::set_cache ) 3425000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 3425 ns  Iteration: 2  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::aw_channel/AW_LOOP  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
Warning: [AW_REACTIVE_0] (axi_vip_pkg.\axi_transaction::set_cache ) 3425000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 3425 ns  Iteration: 2  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::aw_channel/AW_CHANNEL  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
[3455000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[3585000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[3715000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[3845000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
Warning: [AW_REACTIVE_0] (axi_vip_pkg.\axi_transaction::set_cache ) 3885000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 3885 ns  Iteration: 2  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive/GET_AND_DRIVE  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
Warning: [AR_REACTIVE_0] (axi_vip_pkg.\axi_transaction::set_cache ) 3965000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 3965 ns  Iteration: 2  Process: /axi_vip_pkg/axi_slv_rd_driver(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
Warning: [AXI_RMON0_133] (axi_vip_pkg.\axi_transaction::set_cache ) 3965000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 3965 ns  Iteration: 2  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::ar_channel/AR_LOOP  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
Warning: [AR_REACTIVE_0] (axi_vip_pkg.\axi_transaction::set_cache ) 3965000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 3965 ns  Iteration: 2  Process: /axi_vip_pkg/axi_slv_rd_driver(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive/GET_AND_DRIVE  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
[3975000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000002
[3975000.0 ps] DONE signal detected! (STATUS=0x00000002)
  Computation completed!

[Step 5] Verifying results against golden reference...
  Golden file: golden_result.hex
  Result address: 0x00000400
  Number of elements: 64 (8x8 matrix)
[3975000.0 ps] ========================================
[3975000.0 ps] Starting Result Verification
[3975000.0 ps] ========================================
[3975000.0 ps] [PASS] Element[00]: Expected=0x00022099, Got=0x00022099
[3975000.0 ps] [PASS] Element[01]: Expected=0x0001c505, Got=0x0001c505
[3975000.0 ps] [PASS] Element[02]: Expected=0x00024e76, Got=0x00024e76
[3975000.0 ps] [PASS] Element[03]: Expected=0x0002ccac, Got=0x0002ccac
[3975000.0 ps] [PASS] Element[04]: Expected=0x000329ad, Got=0x000329ad
[3975000.0 ps] [PASS] Element[05]: Expected=0x00029238, Got=0x00029238
[3975000.0 ps] [PASS] Element[06]: Expected=0x00029b04, Got=0x00029b04
[3975000.0 ps] [PASS] Element[07]: Expected=0x0001e722, Got=0x0001e722
[3975000.0 ps] [PASS] Element[08]: Expected=0x00014fbc, Got=0x00014fbc
[3975000.0 ps] [PASS] Element[09]: Expected=0x00018581, Got=0x00018581
[3975000.0 ps] [PASS] Element[10]: Expected=0x000159bd, Got=0x000159bd
[3975000.0 ps] [PASS] Element[11]: Expected=0x00018f80, Got=0x00018f80
[3975000.0 ps] [PASS] Element[12]: Expected=0x000274d7, Got=0x000274d7
[3975000.0 ps] [PASS] Element[13]: Expected=0x00019fc0, Got=0x00019fc0
[3975000.0 ps] [PASS] Element[14]: Expected=0x0001e058, Got=0x0001e058
[3975000.0 ps] [PASS] Element[15]: Expected=0x00013369, Got=0x00013369
Error: [3975000.0 ps] [FAIL] Element[16]: Expected=0x000235c5, Got=0xd65ef9c8
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[17]: Expected=0x00027768, Got=0xe0623cca
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[18]: Expected=0x00023ef3, Got=0x23fa2ffa
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[19]: Expected=0x0002702f, Got=0x0cece860
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[20]: Expected=0x0003a412, Got=0x1950edf9
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[21]: Expected=0x00027669, Got=0xeff19a89
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[22]: Expected=0x0002a30e, Got=0xe3e1df40
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[23]: Expected=0x0001c3cb, Got=0x2fafe80a
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[24]: Expected=0x00016734, Got=0xd053d7af
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[25]: Expected=0x0001b808, Got=0xc7dc0f7d
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[26]: Expected=0x0001977d, Got=0xfc9cd0e9
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[27]: Expected=0x0002277a, Got=0xc2a02906
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[28]: Expected=0x0002a0fc, Got=0x10c90d60
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[29]: Expected=0x0001ed9d, Got=0xb97a1395
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[30]: Expected=0x000206d0, Got=0xf250116f
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[31]: Expected=0x000170d5, Got=0xa11ce55c
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[32]: Expected=0x000147eb, Got=0x01562342
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[33]: Expected=0x000125ca, Got=0x07e845be
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[34]: Expected=0x0001f95d, Got=0xcac1ab9d
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[35]: Expected=0x0001b5d8, Got=0xeb1a9439
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[36]: Expected=0x00026ba4, Got=0xc1625979
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[37]: Expected=0x00019799, Got=0xfd11bd28
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[38]: Expected=0x0001ab76, Got=0x8c3779ba
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[39]: Expected=0x0001b30f, Got=0x9bb3e029
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[40]: Expected=0x00025f08, Got=0xebfea01c
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[41]: Expected=0x0001ca00, Got=0xeff48891
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[42]: Expected=0x0002bb66, Got=0xedd31193
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[43]: Expected=0x0001c47c, Got=0x865c5d0a
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[44]: Expected=0x0002ee1e, Got=0xed06462e
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[45]: Expected=0x0002500d, Got=0x3a0a8b60
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[46]: Expected=0x000299fa, Got=0x8914da5a
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[47]: Expected=0x0001f60e, Got=0xf2004991
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[48]: Expected=0x0001d43a, Got=0xe9ff143a
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[49]: Expected=0x00013a95, Got=0x36e7ec00
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[50]: Expected=0x000202ba, Got=0x385ca6ae
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[51]: Expected=0x0001f367, Got=0xf000bde5
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[52]: Expected=0x0002500d, Got=0x89eddacf
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[53]: Expected=0x0001f837, Got=0xc1718163
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[54]: Expected=0x000201f8, Got=0xe20107b7
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[55]: Expected=0x000188f4, Got=0xcce8528d
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[56]: Expected=0x000225ed, Got=0xd154d0af
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[57]: Expected=0x00022e19, Got=0xda5daed1
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[58]: Expected=0x00026769, Got=0x95e473bb
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[59]: Expected=0x0002047a, Got=0xdb42abd5
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[60]: Expected=0x0003a1c6, Got=0x34ca9393
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[61]: Expected=0x00023159, Got=0xd0e0ded1
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[62]: Expected=0x00025c04, Got=0xc12661c7
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[63]: Expected=0x0001fb00, Got=0x861f64a2
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
[3975000.0 ps] ========================================
[3975000.0 ps] Verification Summary
[3975000.0 ps] ========================================
[3975000.0 ps] Total Elements: 64
[3975000.0 ps] PASS: 16
[3975000.0 ps] FAIL: 48
[3975000.0 ps] ========================================
Error: [3975000.0 ps] [FAILURE] 48 TESTS FAILED!
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results  Scope: \$unit_sa_matmul_tb_sv .verify_results  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 319
Fatal: Simulation failed due to result mismatch
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results  Scope: \$unit_sa_matmul_tb_sv .verify_results  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 320
$finish called at time : 3975 ns
XilinxAXIVIP: Found at Path: sa_matmul_tb.DUT.sa_engine_ip_v1_0_bfm_1_i.master_0.inst
XilinxAXIVIP: Found at Path: sa_matmul_tb.DUT.sa_engine_ip_v1_0_bfm_1_i.slave_0.inst


========================================
  Matrix Multiplication Test Start
========================================

[Step 1] Loading test data to VIP memory...
  File: matrix_A_B.hex
  Base Address: 0x00000000
[200000.0 ps] Loading file: matrix_A_B.hex
[200000.0 ps] Loaded 128 bytes to VIP memory at 0x0

[Step 2] Configuring IP registers...
[285000.0 ps] Write Register: Addr=0x00000004, Data=0x00000000
  READ_BASE  = 0x00000000 (Matrix A starts here)
[375000.0 ps] Write Register: Addr=0x00000008, Data=0x00000400
  WRITE_BASE = 0x00000400 (Result C goes here)

[Step 3] Starting matrix multiplication...
[465000.0 ps] Write Register: Addr=0x00000000, Data=0x00000001
  START bit set
WARNING: 525000.0 ps sa_matmul_tb.DUT.sa_engine_ip_v1_0_bfm_1_i.master_0.inst.IF : XILINX_AR_SUPPORTS_NARROW_CACHE: AR Non-modifiable burst issued from MASTER. Connection has been declared to NOT support narrow bursts. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_supports_narrow_cache_check().
Warning: [AXI_RMON0_14] (axi_vip_pkg.\axi_transaction::set_cache ) 525000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 525 ns  Iteration: 2  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::ar_channel/AR_LOOP  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
Warning: [AR_REACTIVE_0] (axi_vip_pkg.\axi_transaction::set_cache ) 525000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 525 ns  Iteration: 2  Process: /axi_vip_pkg/axi_slv_rd_driver(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
Warning: [AR_REACTIVE_0] (axi_vip_pkg.\axi_transaction::set_cache ) 525000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 525 ns  Iteration: 2  Process: /axi_vip_pkg/axi_slv_rd_driver(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive/GET_AND_DRIVE  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
[555000.0 ps] Write Register: Addr=0x00000000, Data=0x00000000
  START bit cleared (pulse mode)
  IP is now reading matrices, computing, and writing results...

[Step 4] Waiting for DONE signal...
[555000.0 ps] Waiting for DONE signal...
[595000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[725000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
Warning: [AR_REACTIVE_0] (axi_vip_pkg.\axi_transaction::set_cache ) 795000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 795 ns  Iteration: 2  Process: /axi_vip_pkg/axi_slv_rd_driver(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
Warning: [AXI_RMON0_28] (axi_vip_pkg.\axi_transaction::set_cache ) 795000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 795 ns  Iteration: 2  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::ar_channel/AR_LOOP  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
Warning: [AR_REACTIVE_0] (axi_vip_pkg.\axi_transaction::set_cache ) 795000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 795 ns  Iteration: 2  Process: /axi_vip_pkg/axi_slv_rd_driver(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive/GET_AND_DRIVE  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
[855000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[985000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[1115000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[1245000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[1375000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[1505000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[1635000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[1765000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[1895000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[2025000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[2155000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[2285000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[2415000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[2545000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[2675000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[2805000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[2935000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[3065000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[3195000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[3325000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
WARNING: 3425000.0 ps sa_matmul_tb.DUT.sa_engine_ip_v1_0_bfm_1_i.master_0.inst.IF : XILINX_AW_SUPPORTS_NARROW_CACHE: AW Non-modifiable burst issued from MASTER. Connection has been declared to NOT support narrow bursts. To downgrade, use <hierarchy_path to VIP>.IF.clr_xilinx_supports_narrow_cache_check().
Warning: [AXI_WMON0_112] (axi_vip_pkg.\axi_transaction::set_cache ) 3425000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 3425 ns  Iteration: 2  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::aw_channel/AW_LOOP  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
Warning: [AW_REACTIVE_0] (axi_vip_pkg.\axi_transaction::set_cache ) 3425000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 3425 ns  Iteration: 2  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::aw_channel/AW_CHANNEL  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
[3455000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[3585000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[3715000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
[3845000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000004
Warning: [AW_REACTIVE_0] (axi_vip_pkg.\axi_transaction::set_cache ) 3885000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 3885 ns  Iteration: 2  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive/GET_AND_DRIVE  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
Warning: [AR_REACTIVE_0] (axi_vip_pkg.\axi_transaction::set_cache ) 3965000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 3965 ns  Iteration: 2  Process: /axi_vip_pkg/axi_slv_rd_driver(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
Warning: [AXI_RMON0_133] (axi_vip_pkg.\axi_transaction::set_cache ) 3965000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 3965 ns  Iteration: 2  Process: /axi_vip_pkg/axi_monitor(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::ar_channel/AR_LOOP  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
Warning: [AR_REACTIVE_0] (axi_vip_pkg.\axi_transaction::set_cache ) 3965000.0 ps : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 3965 ns  Iteration: 2  Process: /axi_vip_pkg/axi_slv_rd_driver(C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive/GET_AND_DRIVE  Scope: axi_vip_pkg.\axi_transaction::set_cache   File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv Line: 2909
[3975000.0 ps] Read Register:  Addr=0x00000000, Data=0x00000002
[3975000.0 ps] DONE signal detected! (STATUS=0x00000002)
  Computation completed!

[Step 5] Verifying results against golden reference...
  Golden file: golden_result.hex
  Result address: 0x00000400
  Number of elements: 64 (8x8 matrix)
[3975000.0 ps] ========================================
[3975000.0 ps] Starting Result Verification
[3975000.0 ps] ========================================
[3975000.0 ps] [PASS] Element[00]: Expected=0x00022099, Got=0x00022099
[3975000.0 ps] [PASS] Element[01]: Expected=0x0001c505, Got=0x0001c505
[3975000.0 ps] [PASS] Element[02]: Expected=0x00024e76, Got=0x00024e76
[3975000.0 ps] [PASS] Element[03]: Expected=0x0002ccac, Got=0x0002ccac
[3975000.0 ps] [PASS] Element[04]: Expected=0x000329ad, Got=0x000329ad
[3975000.0 ps] [PASS] Element[05]: Expected=0x00029238, Got=0x00029238
[3975000.0 ps] [PASS] Element[06]: Expected=0x00029b04, Got=0x00029b04
[3975000.0 ps] [PASS] Element[07]: Expected=0x0001e722, Got=0x0001e722
[3975000.0 ps] [PASS] Element[08]: Expected=0x00014fbc, Got=0x00014fbc
[3975000.0 ps] [PASS] Element[09]: Expected=0x00018581, Got=0x00018581
[3975000.0 ps] [PASS] Element[10]: Expected=0x000159bd, Got=0x000159bd
[3975000.0 ps] [PASS] Element[11]: Expected=0x00018f80, Got=0x00018f80
[3975000.0 ps] [PASS] Element[12]: Expected=0x000274d7, Got=0x000274d7
[3975000.0 ps] [PASS] Element[13]: Expected=0x00019fc0, Got=0x00019fc0
[3975000.0 ps] [PASS] Element[14]: Expected=0x0001e058, Got=0x0001e058
[3975000.0 ps] [PASS] Element[15]: Expected=0x00013369, Got=0x00013369
Error: [3975000.0 ps] [FAIL] Element[16]: Expected=0x000235c5, Got=0xd65ef9c8
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[17]: Expected=0x00027768, Got=0xe0623cca
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[18]: Expected=0x00023ef3, Got=0x23fa2ffa
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[19]: Expected=0x0002702f, Got=0x0cece860
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[20]: Expected=0x0003a412, Got=0x1950edf9
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[21]: Expected=0x00027669, Got=0xeff19a89
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[22]: Expected=0x0002a30e, Got=0xe3e1df40
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[23]: Expected=0x0001c3cb, Got=0x2fafe80a
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[24]: Expected=0x00016734, Got=0xd053d7af
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[25]: Expected=0x0001b808, Got=0xc7dc0f7d
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[26]: Expected=0x0001977d, Got=0xfc9cd0e9
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[27]: Expected=0x0002277a, Got=0xc2a02906
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[28]: Expected=0x0002a0fc, Got=0x10c90d60
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[29]: Expected=0x0001ed9d, Got=0xb97a1395
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[30]: Expected=0x000206d0, Got=0xf250116f
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[31]: Expected=0x000170d5, Got=0xa11ce55c
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[32]: Expected=0x000147eb, Got=0x01562342
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[33]: Expected=0x000125ca, Got=0x07e845be
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[34]: Expected=0x0001f95d, Got=0xcac1ab9d
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[35]: Expected=0x0001b5d8, Got=0xeb1a9439
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[36]: Expected=0x00026ba4, Got=0xc1625979
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[37]: Expected=0x00019799, Got=0xfd11bd28
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[38]: Expected=0x0001ab76, Got=0x8c3779ba
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[39]: Expected=0x0001b30f, Got=0x9bb3e029
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[40]: Expected=0x00025f08, Got=0xebfea01c
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[41]: Expected=0x0001ca00, Got=0xeff48891
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[42]: Expected=0x0002bb66, Got=0xedd31193
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[43]: Expected=0x0001c47c, Got=0x865c5d0a
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[44]: Expected=0x0002ee1e, Got=0xed06462e
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[45]: Expected=0x0002500d, Got=0x3a0a8b60
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[46]: Expected=0x000299fa, Got=0x8914da5a
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[47]: Expected=0x0001f60e, Got=0xf2004991
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[48]: Expected=0x0001d43a, Got=0xe9ff143a
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[49]: Expected=0x00013a95, Got=0x36e7ec00
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[50]: Expected=0x000202ba, Got=0x385ca6ae
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[51]: Expected=0x0001f367, Got=0xf000bde5
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[52]: Expected=0x0002500d, Got=0x89eddacf
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[53]: Expected=0x0001f837, Got=0xc1718163
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[54]: Expected=0x000201f8, Got=0xe20107b7
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[55]: Expected=0x000188f4, Got=0xcce8528d
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[56]: Expected=0x000225ed, Got=0xd154d0af
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[57]: Expected=0x00022e19, Got=0xda5daed1
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[58]: Expected=0x00026769, Got=0x95e473bb
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[59]: Expected=0x0002047a, Got=0xdb42abd5
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[60]: Expected=0x0003a1c6, Got=0x34ca9393
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[61]: Expected=0x00023159, Got=0xd0e0ded1
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[62]: Expected=0x00025c04, Got=0xc12661c7
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
Error: [3975000.0 ps] [FAIL] Element[63]: Expected=0x0001fb00, Got=0x861f64a2
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results/Block282_223  Scope: \$unit_sa_matmul_tb_sv .verify_results.Block282_223  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 300
[3975000.0 ps] ========================================
[3975000.0 ps] Verification Summary
[3975000.0 ps] ========================================
[3975000.0 ps] Total Elements: 64
[3975000.0 ps] PASS: 16
[3975000.0 ps] FAIL: 48
[3975000.0 ps] ========================================
Error: [3975000.0 ps] [FAILURE] 48 TESTS FAILED!
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results  Scope: \$unit_sa_matmul_tb_sv .verify_results  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 319
Fatal: Simulation failed due to result mismatch
Time: 3975 ns  Iteration: 2  Process: /$unit_sa_matmul_tb_sv/verify_results  Scope: \$unit_sa_matmul_tb_sv .verify_results  File: C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/src/tb/tb_tasks.svh Line: 320
$finish called at time : 3975 ns
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 3975 ns  Iteration: 2  Process: /sa_matmul_tb/DUT/sa_engine_ip_v1_0_bfm_1_i/master_0/inst/IF/PC/Always3109_226  Scope: sa_matmul_tb.DUT.sa_engine_ip_v1_0_bfm_1_i.master_0.inst.IF.PC.arm_amba4_pc_msg_err  File: C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
Executing Axi4 End Of Simulation checks
