Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan  2 20:15:17 2022
| Host         : PC-Arsalen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file IIR_timing_summary_routed.rpt -pb IIR_timing_summary_routed.pb -rpx IIR_timing_summary_routed.rpx -warn_on_violation
| Design       : IIR
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  22665.973        0.000                      0                   48        0.180        0.000                      0                   48    11337.499        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)             Period(ns)      Frequency(MHz)
-----  ------------             ----------      --------------
clock  {0.000 11338.000}        22676.000       0.044           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock           22665.973        0.000                      0                   48        0.180        0.000                      0                   48    11337.499        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack    22665.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    11337.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22665.973ns  (required time - arrival time)
  Source:                 Delay_4/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            Delay_4/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock rise@22676.000ns - clock rise@0.000ns)
  Data Path Delay:        9.885ns  (logic 2.154ns (21.791%)  route 7.731ns (78.209%))
  Logic Levels:           8  (LUT3=1 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 22680.447 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.740     4.963    Delay_4/clk_IBUF_BUFG
    SLICE_X41Y21         FDCE                                         r  Delay_4/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.419 r  Delay_4/q_reg[0]/Q
                         net (fo=7, routed)           0.856     6.275    Delay_4/sample[4][0]
    SLICE_X42Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.399 r  Delay_4/Y_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.958     7.356    Delay_4/Substractor/carries_3
    SLICE_X43Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.480 r  Delay_4/Y_OBUF[4]_inst_i_1/O
                         net (fo=4, routed)           1.246     8.726    Delay_4/Y_OBUF[4]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.850 r  Delay_4/q[6]_i_2/O
                         net (fo=3, routed)           0.669     9.520    Delay_4/Adder/carries_6
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.153     9.673 r  Delay_4/q[8]_i_2/O
                         net (fo=3, routed)           1.115    10.787    Delay_4/Adder/carries_8
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.357    11.144 r  Delay_4/q[10]_i_2/O
                         net (fo=3, routed)           0.810    11.954    Delay_4/Adder/carries_10
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.360    12.314 r  Delay_4/q[12]_i_2/O
                         net (fo=3, routed)           0.810    13.124    Delay_4/Adder/carries_12
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.332    13.456 r  Delay_4/q[13]_i_2/O
                         net (fo=1, routed)           0.661    14.118    Delay_4/Adder/carries_13
    SLICE_X42Y28         LUT5 (Prop_lut5_I4_O)        0.124    14.242 r  Delay_4/q[13]_i_1/O
                         net (fo=1, routed)           0.606    14.848    Delay_4/add_Out[13]
    SLICE_X43Y28         FDCE                                         r  Delay_4/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912 22676.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22678.793    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22678.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.564 22680.449    Delay_4/clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  Delay_4/q_reg[13]/C
                         clock pessimism              0.455 22680.904    
                         clock uncertainty           -0.035 22680.869    
    SLICE_X43Y28         FDCE (Setup_fdce_C_D)       -0.047 22680.822    Delay_4/q_reg[13]
  -------------------------------------------------------------------
                         required time                      22680.820    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                              22665.973    

Slack (MET) :             22666.502ns  (required time - arrival time)
  Source:                 Delay_4/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            Delay_4/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock rise@22676.000ns - clock rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 2.384ns (25.273%)  route 7.049ns (74.727%))
  Logic Levels:           8  (LUT3=1 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 22680.447 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.740     4.963    Delay_4/clk_IBUF_BUFG
    SLICE_X41Y21         FDCE                                         r  Delay_4/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.419 r  Delay_4/q_reg[0]/Q
                         net (fo=7, routed)           0.856     6.275    Delay_4/sample[4][0]
    SLICE_X42Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.399 r  Delay_4/Y_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.958     7.356    Delay_4/Substractor/carries_3
    SLICE_X43Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.480 r  Delay_4/Y_OBUF[4]_inst_i_1/O
                         net (fo=4, routed)           1.246     8.726    Delay_4/Y_OBUF[4]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.850 r  Delay_4/q[6]_i_2/O
                         net (fo=3, routed)           0.669     9.520    Delay_4/Adder/carries_6
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.153     9.673 r  Delay_4/q[8]_i_2/O
                         net (fo=3, routed)           1.115    10.787    Delay_4/Adder/carries_8
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.357    11.144 r  Delay_4/q[10]_i_2/O
                         net (fo=3, routed)           0.810    11.954    Delay_4/Adder/carries_10
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.360    12.314 r  Delay_4/q[12]_i_2/O
                         net (fo=3, routed)           0.810    13.124    Delay_4/Adder/carries_12
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.358    13.482 r  Delay_4/q[15]_i_3/O
                         net (fo=2, routed)           0.586    14.068    Delay_4/Adder/carries_14
    SLICE_X43Y28         LUT3 (Prop_lut3_I2_O)        0.328    14.396 r  Delay_4/q[14]_i_1/O
                         net (fo=1, routed)           0.000    14.396    Delay_4/add_Out[14]
    SLICE_X43Y28         FDCE                                         r  Delay_4/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912 22676.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22678.793    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22678.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.564 22680.449    Delay_4/clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  Delay_4/q_reg[14]/C
                         clock pessimism              0.455 22680.904    
                         clock uncertainty           -0.035 22680.869    
    SLICE_X43Y28         FDCE (Setup_fdce_C_D)        0.029 22680.898    Delay_4/q_reg[14]
  -------------------------------------------------------------------
                         required time                      22680.896    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                              22666.502    

Slack (MET) :             22666.670ns  (required time - arrival time)
  Source:                 Delay_4/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            Delay_4/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock rise@22676.000ns - clock rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 2.384ns (25.731%)  route 6.881ns (74.269%))
  Logic Levels:           8  (LUT5=6 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 22680.447 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.740     4.963    Delay_4/clk_IBUF_BUFG
    SLICE_X41Y21         FDCE                                         r  Delay_4/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.419 r  Delay_4/q_reg[0]/Q
                         net (fo=7, routed)           0.856     6.275    Delay_4/sample[4][0]
    SLICE_X42Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.399 r  Delay_4/Y_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.958     7.356    Delay_4/Substractor/carries_3
    SLICE_X43Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.480 r  Delay_4/Y_OBUF[4]_inst_i_1/O
                         net (fo=4, routed)           1.246     8.726    Delay_4/Y_OBUF[4]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.850 r  Delay_4/q[6]_i_2/O
                         net (fo=3, routed)           0.669     9.520    Delay_4/Adder/carries_6
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.153     9.673 r  Delay_4/q[8]_i_2/O
                         net (fo=3, routed)           1.115    10.787    Delay_4/Adder/carries_8
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.357    11.144 r  Delay_4/q[10]_i_2/O
                         net (fo=3, routed)           0.810    11.954    Delay_4/Adder/carries_10
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.360    12.314 r  Delay_4/q[12]_i_2/O
                         net (fo=3, routed)           0.810    13.124    Delay_4/Adder/carries_12
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.358    13.482 r  Delay_4/q[15]_i_3/O
                         net (fo=2, routed)           0.418    13.900    Delay_4/Adder/carries_14
    SLICE_X43Y28         LUT6 (Prop_lut6_I3_O)        0.328    14.228 r  Delay_4/q[15]_i_1/O
                         net (fo=1, routed)           0.000    14.228    Delay_4/add_Out[15]
    SLICE_X43Y28         FDCE                                         r  Delay_4/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912 22676.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22678.793    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22678.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.564 22680.449    Delay_4/clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  Delay_4/q_reg[15]/C
                         clock pessimism              0.455 22680.904    
                         clock uncertainty           -0.035 22680.869    
    SLICE_X43Y28         FDCE (Setup_fdce_C_D)        0.031 22680.900    Delay_4/q_reg[15]
  -------------------------------------------------------------------
                         required time                      22680.898    
                         arrival time                         -14.228    
  -------------------------------------------------------------------
                         slack                              22666.670    

Slack (MET) :             22667.986ns  (required time - arrival time)
  Source:                 Delay_4/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            Delay_4/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock rise@22676.000ns - clock rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 2.030ns (25.382%)  route 5.968ns (74.618%))
  Logic Levels:           7  (LUT3=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 22680.443 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.740     4.963    Delay_4/clk_IBUF_BUFG
    SLICE_X41Y21         FDCE                                         r  Delay_4/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.419 r  Delay_4/q_reg[0]/Q
                         net (fo=7, routed)           0.856     6.275    Delay_4/sample[4][0]
    SLICE_X42Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.399 r  Delay_4/Y_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.958     7.356    Delay_4/Substractor/carries_3
    SLICE_X43Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.480 r  Delay_4/Y_OBUF[4]_inst_i_1/O
                         net (fo=4, routed)           1.246     8.726    Delay_4/Y_OBUF[4]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.850 r  Delay_4/q[6]_i_2/O
                         net (fo=3, routed)           0.669     9.520    Delay_4/Adder/carries_6
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.153     9.673 r  Delay_4/q[8]_i_2/O
                         net (fo=3, routed)           1.115    10.787    Delay_4/Adder/carries_8
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.357    11.144 r  Delay_4/q[10]_i_2/O
                         net (fo=3, routed)           0.810    11.954    Delay_4/Adder/carries_10
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.360    12.314 r  Delay_4/q[12]_i_2/O
                         net (fo=3, routed)           0.315    12.629    Delay_4/Adder/carries_12
    SLICE_X42Y26         LUT3 (Prop_lut3_I2_O)        0.332    12.961 r  Delay_4/q[12]_i_1/O
                         net (fo=1, routed)           0.000    12.961    Delay_4/add_Out[12]
    SLICE_X42Y26         FDCE                                         r  Delay_4/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912 22676.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22678.793    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22678.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.561 22680.445    Delay_4/clk_IBUF_BUFG
    SLICE_X42Y26         FDCE                                         r  Delay_4/q_reg[12]/C
                         clock pessimism              0.455 22680.900    
                         clock uncertainty           -0.035 22680.865    
    SLICE_X42Y26         FDCE (Setup_fdce_C_D)        0.081 22680.945    Delay_4/q_reg[12]
  -------------------------------------------------------------------
                         required time                      22680.945    
                         arrival time                         -12.961    
  -------------------------------------------------------------------
                         slack                              22667.986    

Slack (MET) :             22668.051ns  (required time - arrival time)
  Source:                 Delay_4/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            Delay_4/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock rise@22676.000ns - clock rise@0.000ns)
  Data Path Delay:        7.880ns  (logic 1.794ns (22.767%)  route 6.086ns (77.233%))
  Logic Levels:           7  (LUT3=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 22680.443 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.740     4.963    Delay_4/clk_IBUF_BUFG
    SLICE_X41Y21         FDCE                                         r  Delay_4/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.419 r  Delay_4/q_reg[0]/Q
                         net (fo=7, routed)           0.856     6.275    Delay_4/sample[4][0]
    SLICE_X42Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.399 r  Delay_4/Y_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.958     7.356    Delay_4/Substractor/carries_3
    SLICE_X43Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.480 r  Delay_4/Y_OBUF[4]_inst_i_1/O
                         net (fo=4, routed)           1.246     8.726    Delay_4/Y_OBUF[4]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.850 r  Delay_4/q[6]_i_2/O
                         net (fo=3, routed)           0.669     9.520    Delay_4/Adder/carries_6
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.153     9.673 r  Delay_4/q[8]_i_2/O
                         net (fo=3, routed)           1.115    10.787    Delay_4/Adder/carries_8
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.357    11.144 r  Delay_4/q[10]_i_2/O
                         net (fo=3, routed)           0.810    11.954    Delay_4/Adder/carries_10
    SLICE_X41Y26         LUT3 (Prop_lut3_I2_O)        0.332    12.286 r  Delay_4/q[11]_i_2/O
                         net (fo=1, routed)           0.433    12.719    Delay_4/Adder/carries_11
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.124    12.843 r  Delay_4/q[11]_i_1/O
                         net (fo=1, routed)           0.000    12.843    Delay_4/add_Out[11]
    SLICE_X41Y26         FDCE                                         r  Delay_4/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912 22676.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22678.793    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22678.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.561 22680.445    Delay_4/clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  Delay_4/q_reg[11]/C
                         clock pessimism              0.455 22680.900    
                         clock uncertainty           -0.035 22680.865    
    SLICE_X41Y26         FDCE (Setup_fdce_C_D)        0.029 22680.895    Delay_4/q_reg[11]
  -------------------------------------------------------------------
                         required time                      22680.893    
                         arrival time                         -12.843    
  -------------------------------------------------------------------
                         slack                              22668.051    

Slack (MET) :             22668.311ns  (required time - arrival time)
  Source:                 Delay_4/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            Delay_4/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock rise@22676.000ns - clock rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 1.464ns (20.011%)  route 5.852ns (79.989%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 22680.441 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.740     4.963    Delay_4/clk_IBUF_BUFG
    SLICE_X41Y21         FDCE                                         r  Delay_4/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.419 r  Delay_4/q_reg[0]/Q
                         net (fo=7, routed)           0.856     6.275    Delay_4/sample[4][0]
    SLICE_X42Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.399 r  Delay_4/Y_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.958     7.356    Delay_4/Substractor/carries_3
    SLICE_X43Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.480 r  Delay_4/Y_OBUF[4]_inst_i_1/O
                         net (fo=4, routed)           1.246     8.726    Delay_4/Y_OBUF[4]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.850 r  Delay_4/q[6]_i_2/O
                         net (fo=3, routed)           0.669     9.520    Delay_4/Adder/carries_6
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.153     9.673 r  Delay_4/q[8]_i_2/O
                         net (fo=3, routed)           1.115    10.787    Delay_4/Adder/carries_8
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.331    11.118 r  Delay_4/q[9]_i_2/O
                         net (fo=1, routed)           0.667    11.785    Delay_4/Adder/carries_9
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.152    11.937 r  Delay_4/q[9]_i_1/O
                         net (fo=1, routed)           0.342    12.279    Delay_4/add_Out[9]
    SLICE_X40Y25         FDCE                                         r  Delay_4/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912 22676.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22678.793    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22678.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.559 22680.443    Delay_4/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  Delay_4/q_reg[9]/C
                         clock pessimism              0.455 22680.898    
                         clock uncertainty           -0.035 22680.863    
    SLICE_X40Y25         FDCE (Setup_fdce_C_D)       -0.275 22680.588    Delay_4/q_reg[9]
  -------------------------------------------------------------------
                         required time                      22680.588    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                              22668.311    

Slack (MET) :             22668.990ns  (required time - arrival time)
  Source:                 Delay_4/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            Delay_4/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock rise@22676.000ns - clock rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 1.232ns (18.451%)  route 5.445ns (81.549%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 22680.445 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.740     4.963    Delay_4/clk_IBUF_BUFG
    SLICE_X41Y21         FDCE                                         r  Delay_4/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.419 r  Delay_4/q_reg[0]/Q
                         net (fo=7, routed)           0.856     6.275    Delay_4/sample[4][0]
    SLICE_X42Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.399 r  Delay_4/Y_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.958     7.356    Delay_4/Substractor/carries_3
    SLICE_X43Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.480 r  Delay_4/Y_OBUF[4]_inst_i_1/O
                         net (fo=4, routed)           1.892     9.372    Delay_4/Y_OBUF[4]
    SLICE_X42Y22         LUT5 (Prop_lut5_I0_O)        0.152     9.524 r  Delay_4/q[5]_i_2/O
                         net (fo=1, routed)           1.265    10.789    Delay_4/Adder/carries_5
    SLICE_X43Y22         LUT5 (Prop_lut5_I4_O)        0.376    11.165 r  Delay_4/q[5]_i_1/O
                         net (fo=1, routed)           0.475    11.640    Delay_4/add_Out[5]
    SLICE_X43Y22         FDCE                                         r  Delay_4/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912 22676.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22678.793    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22678.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.562 22680.447    Delay_4/clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  Delay_4/q_reg[5]/C
                         clock pessimism              0.493 22680.939    
                         clock uncertainty           -0.035 22680.904    
    SLICE_X43Y22         FDCE (Setup_fdce_C_D)       -0.275 22680.629    Delay_4/q_reg[5]
  -------------------------------------------------------------------
                         required time                      22680.629    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                              22668.990    

Slack (MET) :             22669.115ns  (required time - arrival time)
  Source:                 Delay_4/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            Delay_4/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock rise@22676.000ns - clock rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 1.670ns (24.498%)  route 5.147ns (75.502%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 22680.443 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.740     4.963    Delay_4/clk_IBUF_BUFG
    SLICE_X41Y21         FDCE                                         r  Delay_4/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.419 r  Delay_4/q_reg[0]/Q
                         net (fo=7, routed)           0.856     6.275    Delay_4/sample[4][0]
    SLICE_X42Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.399 r  Delay_4/Y_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.958     7.356    Delay_4/Substractor/carries_3
    SLICE_X43Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.480 r  Delay_4/Y_OBUF[4]_inst_i_1/O
                         net (fo=4, routed)           1.246     8.726    Delay_4/Y_OBUF[4]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.850 r  Delay_4/q[6]_i_2/O
                         net (fo=3, routed)           0.669     9.520    Delay_4/Adder/carries_6
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.153     9.673 r  Delay_4/q[8]_i_2/O
                         net (fo=3, routed)           1.115    10.787    Delay_4/Adder/carries_8
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.357    11.144 r  Delay_4/q[10]_i_2/O
                         net (fo=3, routed)           0.304    11.448    Delay_4/Adder/carries_10
    SLICE_X41Y26         LUT3 (Prop_lut3_I2_O)        0.332    11.780 r  Delay_4/q[10]_i_1/O
                         net (fo=1, routed)           0.000    11.780    Delay_4/add_Out[10]
    SLICE_X41Y26         FDCE                                         r  Delay_4/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912 22676.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22678.793    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22678.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.561 22680.445    Delay_4/clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  Delay_4/q_reg[10]/C
                         clock pessimism              0.455 22680.900    
                         clock uncertainty           -0.035 22680.865    
    SLICE_X41Y26         FDCE (Setup_fdce_C_D)        0.031 22680.896    Delay_4/q_reg[10]
  -------------------------------------------------------------------
                         required time                      22680.895    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                              22669.115    

Slack (MET) :             22669.467ns  (required time - arrival time)
  Source:                 Delay_4/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            Delay_4/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock rise@22676.000ns - clock rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.100ns (17.739%)  route 5.101ns (82.261%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 22680.441 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.740     4.963    Delay_4/clk_IBUF_BUFG
    SLICE_X41Y21         FDCE                                         r  Delay_4/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.419 r  Delay_4/q_reg[0]/Q
                         net (fo=7, routed)           0.856     6.275    Delay_4/sample[4][0]
    SLICE_X42Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.399 r  Delay_4/Y_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.958     7.356    Delay_4/Substractor/carries_3
    SLICE_X43Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.480 r  Delay_4/Y_OBUF[4]_inst_i_1/O
                         net (fo=4, routed)           1.246     8.726    Delay_4/Y_OBUF[4]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.850 r  Delay_4/q[6]_i_2/O
                         net (fo=3, routed)           0.669     9.520    Delay_4/Adder/carries_6
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.644 r  Delay_4/q[7]_i_2/O
                         net (fo=1, routed)           0.990    10.634    Delay_4/Adder/carries_7
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.148    10.782 r  Delay_4/q[7]_i_1/O
                         net (fo=1, routed)           0.382    11.164    Delay_4/add_Out[7]
    SLICE_X43Y24         FDCE                                         r  Delay_4/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912 22676.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22678.793    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22678.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.559 22680.443    Delay_4/clk_IBUF_BUFG
    SLICE_X43Y24         FDCE                                         r  Delay_4/q_reg[7]/C
                         clock pessimism              0.493 22680.936    
                         clock uncertainty           -0.035 22680.900    
    SLICE_X43Y24         FDCE (Setup_fdce_C_D)       -0.271 22680.629    Delay_4/q_reg[7]
  -------------------------------------------------------------------
                         required time                      22680.629    
                         arrival time                         -11.164    
  -------------------------------------------------------------------
                         slack                              22669.467    

Slack (MET) :             22669.777ns  (required time - arrival time)
  Source:                 Delay_4/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            Delay_4/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock rise@22676.000ns - clock rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 1.312ns (21.322%)  route 4.841ns (78.678%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 22680.441 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.740     4.963    Delay_4/clk_IBUF_BUFG
    SLICE_X41Y21         FDCE                                         r  Delay_4/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.456     5.419 r  Delay_4/q_reg[0]/Q
                         net (fo=7, routed)           0.856     6.275    Delay_4/sample[4][0]
    SLICE_X42Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.399 r  Delay_4/Y_OBUF[5]_inst_i_3/O
                         net (fo=5, routed)           0.958     7.356    Delay_4/Substractor/carries_3
    SLICE_X43Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.480 r  Delay_4/Y_OBUF[4]_inst_i_1/O
                         net (fo=4, routed)           1.246     8.726    Delay_4/Y_OBUF[4]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.850 r  Delay_4/q[6]_i_2/O
                         net (fo=3, routed)           0.669     9.520    Delay_4/Adder/carries_6
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.153     9.673 r  Delay_4/q[8]_i_2/O
                         net (fo=3, routed)           1.113    10.785    Delay_4/Adder/carries_8
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.331    11.116 r  Delay_4/q[8]_i_1/O
                         net (fo=1, routed)           0.000    11.116    Delay_4/add_Out[8]
    SLICE_X41Y25         FDCE                                         r  Delay_4/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912 22676.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22678.793    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22678.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.559 22680.443    Delay_4/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  Delay_4/q_reg[8]/C
                         clock pessimism              0.455 22680.898    
                         clock uncertainty           -0.035 22680.863    
    SLICE_X41Y25         FDCE (Setup_fdce_C_D)        0.031 22680.895    Delay_4/q_reg[8]
  -------------------------------------------------------------------
                         required time                      22680.893    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                              22669.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 GEN[0].Delayer_x/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            GEN[1].Delayer_x/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.580     1.507    GEN[0].Delayer_x/clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  GEN[0].Delayer_x/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  GEN[0].Delayer_x/q_reg[10]/Q
                         net (fo=1, routed)           0.122     1.770    GEN[1].Delayer_x/D[10]
    SLICE_X40Y26         FDCE                                         r  GEN[1].Delayer_x/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.846     2.022    GEN[1].Delayer_x/clk_IBUF_BUFG
    SLICE_X40Y26         FDCE                                         r  GEN[1].Delayer_x/q_reg[10]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X40Y26         FDCE (Hold_fdce_C_D)         0.070     1.590    GEN[1].Delayer_x/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 GEN[0].Delayer_x/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            GEN[1].Delayer_x/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.579     1.506    GEN[0].Delayer_x/clk_IBUF_BUFG
    SLICE_X43Y24         FDCE                                         r  GEN[0].Delayer_x/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  GEN[0].Delayer_x/q_reg[6]/Q
                         net (fo=1, routed)           0.116     1.763    GEN[1].Delayer_x/D[6]
    SLICE_X42Y24         FDCE                                         r  GEN[1].Delayer_x/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.845     2.021    GEN[1].Delayer_x/clk_IBUF_BUFG
    SLICE_X42Y24         FDCE                                         r  GEN[1].Delayer_x/q_reg[6]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X42Y24         FDCE (Hold_fdce_C_D)         0.059     1.578    GEN[1].Delayer_x/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 GEN[0].Delayer_x/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            GEN[1].Delayer_x/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.582     1.509    GEN[0].Delayer_x/clk_IBUF_BUFG
    SLICE_X40Y22         FDCE                                         r  GEN[0].Delayer_x/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  GEN[0].Delayer_x/q_reg[0]/Q
                         net (fo=1, routed)           0.117     1.766    GEN[1].Delayer_x/D[0]
    SLICE_X40Y22         FDCE                                         r  GEN[1].Delayer_x/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.848     2.024    GEN[1].Delayer_x/clk_IBUF_BUFG
    SLICE_X40Y22         FDCE                                         r  GEN[1].Delayer_x/q_reg[0]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X40Y22         FDCE (Hold_fdce_C_D)         0.072     1.581    GEN[1].Delayer_x/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 GEN[0].Delayer_x/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            GEN[1].Delayer_x/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.278%)  route 0.095ns (36.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.582     1.509    GEN[0].Delayer_x/clk_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  GEN[0].Delayer_x/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.164     1.673 r  GEN[0].Delayer_x/q_reg[3]/Q
                         net (fo=1, routed)           0.095     1.768    GEN[1].Delayer_x/D[3]
    SLICE_X41Y22         FDCE                                         r  GEN[1].Delayer_x/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.848     2.024    GEN[1].Delayer_x/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  GEN[1].Delayer_x/q_reg[3]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X41Y22         FDCE (Hold_fdce_C_D)         0.047     1.569    GEN[1].Delayer_x/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 GEN[1].Delayer_x/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            GEN[2].Delayer_x/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.880%)  route 0.140ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.579     1.506    GEN[1].Delayer_x/clk_IBUF_BUFG
    SLICE_X42Y25         FDCE                                         r  GEN[1].Delayer_x/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.164     1.670 r  GEN[1].Delayer_x/q_reg[7]/Q
                         net (fo=1, routed)           0.140     1.810    GEN[2].Delayer_x/D[7]
    SLICE_X42Y24         FDCE                                         r  GEN[2].Delayer_x/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.845     2.021    GEN[2].Delayer_x/clk_IBUF_BUFG
    SLICE_X42Y24         FDCE                                         r  GEN[2].Delayer_x/q_reg[7]/C
                         clock pessimism             -0.482     1.539    
    SLICE_X42Y24         FDCE (Hold_fdce_C_D)         0.063     1.602    GEN[2].Delayer_x/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 GEN[1].Delayer_x/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            GEN[2].Delayer_x/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.582     1.509    GEN[1].Delayer_x/clk_IBUF_BUFG
    SLICE_X42Y27         FDCE                                         r  GEN[1].Delayer_x/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.164     1.673 r  GEN[1].Delayer_x/q_reg[12]/Q
                         net (fo=1, routed)           0.110     1.783    GEN[2].Delayer_x/D[12]
    SLICE_X42Y27         FDCE                                         r  GEN[2].Delayer_x/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.848     2.024    GEN[2].Delayer_x/clk_IBUF_BUFG
    SLICE_X42Y27         FDCE                                         r  GEN[2].Delayer_x/q_reg[12]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X42Y27         FDCE (Hold_fdce_C_D)         0.063     1.572    GEN[2].Delayer_x/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 GEN[1].Delayer_x/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            GEN[2].Delayer_x/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.235%)  route 0.171ns (54.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.582     1.509    GEN[1].Delayer_x/clk_IBUF_BUFG
    SLICE_X40Y22         FDCE                                         r  GEN[1].Delayer_x/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  GEN[1].Delayer_x/q_reg[0]/Q
                         net (fo=1, routed)           0.171     1.820    GEN[2].Delayer_x/D[0]
    SLICE_X41Y21         FDCE                                         r  GEN[2].Delayer_x/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.849     2.025    GEN[2].Delayer_x/clk_IBUF_BUFG
    SLICE_X41Y21         FDCE                                         r  GEN[2].Delayer_x/q_reg[0]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X41Y21         FDCE (Hold_fdce_C_D)         0.071     1.594    GEN[2].Delayer_x/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 GEN[2].Delayer_x/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            Delay_4/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.178%)  route 0.151ns (44.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.580     1.507    GEN[2].Delayer_x/clk_IBUF_BUFG
    SLICE_X40Y26         FDCE                                         r  GEN[2].Delayer_x/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  GEN[2].Delayer_x/q_reg[10]/Q
                         net (fo=3, routed)           0.151     1.799    Delay_4/Q[10]
    SLICE_X41Y26         LUT3 (Prop_lut3_I1_O)        0.045     1.844 r  Delay_4/q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.844    Delay_4/add_Out[10]
    SLICE_X41Y26         FDCE                                         r  Delay_4/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.846     2.022    Delay_4/clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  Delay_4/q_reg[10]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X41Y26         FDCE (Hold_fdce_C_D)         0.092     1.612    Delay_4/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 GEN[1].Delayer_x/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            GEN[2].Delayer_x/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.582     1.509    GEN[1].Delayer_x/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  GEN[1].Delayer_x/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  GEN[1].Delayer_x/q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.822    GEN[2].Delayer_x/D[1]
    SLICE_X41Y22         FDCE                                         r  GEN[2].Delayer_x/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.848     2.024    GEN[2].Delayer_x/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  GEN[2].Delayer_x/q_reg[1]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X41Y22         FDCE (Hold_fdce_C_D)         0.072     1.581    GEN[2].Delayer_x/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 GEN[1].Delayer_x/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            GEN[2].Delayer_x/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.582     1.509    GEN[1].Delayer_x/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  GEN[1].Delayer_x/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  GEN[1].Delayer_x/q_reg[3]/Q
                         net (fo=1, routed)           0.176     1.826    GEN[2].Delayer_x/D[3]
    SLICE_X41Y22         FDCE                                         r  GEN[2].Delayer_x/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.848     2.024    GEN[2].Delayer_x/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  GEN[2].Delayer_x/q_reg[3]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X41Y22         FDCE (Hold_fdce_C_D)         0.075     1.584    GEN[2].Delayer_x/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 11338.000 }
Period(ns):         22676.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         22676.000   22673.845  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         22676.000   22675.000  SLICE_X41Y21   Delay_4/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         22676.000   22675.000  SLICE_X41Y26   Delay_4/q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         22676.000   22675.000  SLICE_X41Y26   Delay_4/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         22676.000   22675.000  SLICE_X42Y26   Delay_4/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         22676.000   22675.000  SLICE_X43Y28   Delay_4/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         22676.000   22675.000  SLICE_X43Y28   Delay_4/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         22676.000   22675.000  SLICE_X43Y28   Delay_4/q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         22676.000   22675.000  SLICE_X41Y21   Delay_4/q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         22676.000   22675.000  SLICE_X42Y20   Delay_4/q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11337.999   11337.499  SLICE_X41Y21   Delay_4/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         11337.999   11337.499  SLICE_X41Y26   Delay_4/q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11337.999   11337.499  SLICE_X41Y26   Delay_4/q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         11337.999   11337.499  SLICE_X41Y26   Delay_4/q_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11337.999   11337.499  SLICE_X41Y26   Delay_4/q_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         11337.999   11337.499  SLICE_X42Y26   Delay_4/q_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11337.999   11337.499  SLICE_X42Y26   Delay_4/q_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11337.999   11337.499  SLICE_X43Y28   Delay_4/q_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11337.999   11337.499  SLICE_X43Y28   Delay_4/q_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11337.999   11337.499  SLICE_X43Y28   Delay_4/q_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X41Y21   Delay_4/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X41Y21   Delay_4/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X41Y26   Delay_4/q_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X41Y26   Delay_4/q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X42Y26   Delay_4/q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X43Y28   Delay_4/q_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X43Y28   Delay_4/q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X43Y28   Delay_4/q_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X43Y28   Delay_4/q_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X43Y28   Delay_4/q_reg[15]/C



