
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1336.766 ; gain = 66.836 ; free physical = 485597 ; free virtual = 522061
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cm/shared/apps/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Command: synth_design -top design_1_wrapper -part xcu200-fsgd2104-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 976573
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2868.559 ; gain = 392.684 ; free physical = 483774 ; free virtual = 520239
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ddr4_0_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_ddr4_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ddr4_0_0' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_ddr4_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'c0_init_calib_complete' of module 'design_1_ddr4_0_0' is unconnected for instance 'ddr4_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:410]
WARNING: [Synth 8-7071] port 'dbg_clk' of module 'design_1_ddr4_0_0' is unconnected for instance 'ddr4_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:410]
WARNING: [Synth 8-7071] port 'c0_ddr4_s_axi_bid' of module 'design_1_ddr4_0_0' is unconnected for instance 'ddr4_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:410]
WARNING: [Synth 8-7071] port 'c0_ddr4_s_axi_rid' of module 'design_1_ddr4_0_0' is unconnected for instance 'ddr4_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:410]
WARNING: [Synth 8-7071] port 'dbg_bus' of module 'design_1_ddr4_0_0' is unconnected for instance 'ddr4_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:410]
WARNING: [Synth 8-7023] instance 'ddr4_0' of module 'design_1_ddr4_0_0' has 78 connections declared, but only 73 given [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:410]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_0' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_0' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWID' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:497]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWADDR' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:497]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLEN' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:497]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWSIZE' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:497]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWBURST' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:497]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLOCK' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:497]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWCACHE' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:497]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWPROT' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:497]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWQOS' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:497]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWVALID' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:497]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WDATA' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:497]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WSTRB' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:497]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WLAST' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:497]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WVALID' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:497]
WARNING: [Synth 8-7071] port 'M_AXI_IC_BREADY' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:497]
WARNING: [Synth 8-7071] port 'M_AXI_IC_ARID' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:497]
WARNING: [Synth 8-7071] port 'M_AXI_DC_AWID' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:497]
WARNING: [Synth 8-7071] port 'M_AXI_DC_ARID' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:497]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'design_1_microblaze_0_0' has 145 connections declared, but only 127 given [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:497]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_intc_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_intc_0' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:799]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:1542]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:1542]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:1674]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:1674]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_7ANRHB' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:1806]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_0' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_auto_cc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_cc_0' is unconnected for instance 'auto_cc' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:1965]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'design_1_auto_cc_0' is unconnected for instance 'auto_cc' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:1965]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_cc_0' is unconnected for instance 'auto_cc' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:1965]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'design_1_auto_cc_0' has 42 connections declared, but only 39 given [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:1965]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_7ANRHB' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:1806]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:2241]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:2241]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_2REGHR' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:2387]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_2REGHR' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:2387]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:799]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:2007]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_0' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:2153]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' has 25 connections declared, but only 24 given [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:2153]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_0' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:2199]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' has 25 connections declared, but only 24 given [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:2199]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_0' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_lmb_bram_0' is unconnected for instance 'lmb_bram' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:2224]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_lmb_bram_0' is unconnected for instance 'lmb_bram' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:2224]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'design_1_lmb_bram_0' has 16 connections declared, but only 14 given [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:2224]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:2007]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_xlconcat_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_resetn_inv_0_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_resetn_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_resetn_inv_0_0' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_resetn_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ddr4_0_100M_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_rst_ddr4_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ddr4_0_100M_0' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_rst_ddr4_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ddr4_0_100M_0' is unconnected for instance 'rst_ddr4_0_100M' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ddr4_0_100M_0' is unconnected for instance 'rst_ddr4_0_100M' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:781]
WARNING: [Synth 8-7023] instance 'rst_ddr4_0_100M' of module 'design_1_rst_ddr4_0_100M_0' has 10 connections declared, but only 8 given [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:781]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ddr4_0_300M_0' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_rst_ddr4_0_300M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ddr4_0_300M_0' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/.Xil/Vivado-976373-n019/realtime/design_1_rst_ddr4_0_300M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ddr4_0_300M_0' is unconnected for instance 'rst_ddr4_0_300M' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:790]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ddr4_0_300M_0' is unconnected for instance 'rst_ddr4_0_300M' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:790]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ddr4_0_300M_0' is unconnected for instance 'rst_ddr4_0_300M' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:790]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ddr4_0_300M_0' is unconnected for instance 'rst_ddr4_0_300M' [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:790]
WARNING: [Synth 8-7023] instance 'rst_ddr4_0_300M' of module 'design_1_rst_ddr4_0_300M_0' has 10 connections declared, but only 6 given [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:790]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2953.527 ; gain = 477.652 ; free physical = 483664 ; free virtual = 520130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2956.496 ; gain = 480.621 ; free physical = 483664 ; free virtual = 520130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2956.496 ; gain = 480.621 ; free physical = 483664 ; free virtual = 520130
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2960.496 ; gain = 0.000 ; free physical = 483664 ; free virtual = 520130
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc] for cell 'design_1_i/ddr4_0'
Finished Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc] for cell 'design_1_i/ddr4_0'
Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc'
Finished Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc'
Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_rst_ddr4_0_100M_0/design_1_rst_ddr4_0_100M_0/design_1_rst_ddr4_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ddr4_0_100M'
Finished Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_rst_ddr4_0_100M_0/design_1_rst_ddr4_0_100M_0/design_1_rst_ddr4_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ddr4_0_100M'
Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_rst_ddr4_0_300M_0/design_1_rst_ddr4_0_300M_0/design_1_rst_ddr4_0_300M_0_in_context.xdc] for cell 'design_1_i/rst_ddr4_0_300M'
Finished Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_rst_ddr4_0_300M_0/design_1_rst_ddr4_0_300M_0/design_1_rst_ddr4_0_300M_0_in_context.xdc] for cell 'design_1_i/rst_ddr4_0_300M'
Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_resetn_inv_0_0/design_1_resetn_inv_0_0/design_1_resetn_inv_0_0_in_context.xdc] for cell 'design_1_i/resetn_inv_0'
Finished Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_resetn_inv_0_0/design_1_resetn_inv_0_0/design_1_resetn_inv_0_0_in_context.xdc] for cell 'design_1_i/resetn_inv_0'
Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2998.473 ; gain = 0.000 ; free physical = 483644 ; free virtual = 520110
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2998.508 ; gain = 0.000 ; free physical = 483644 ; free virtual = 520110
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/axi_uartlite_0' at clock pin 's_axi_aclk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0' at clock pin 'Clk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_axi_intc' at clock pin 's_axi_aclk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/rst_ddr4_0_100M' at clock pin 'slowest_sync_clk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_axi_periph/xbar' at clock pin 'aclk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc' at clock pin 's_axi_aclk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' at clock pin 'LMB_Clk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/dlmb_v10' at clock pin 'LMB_Clk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' at clock pin 'LMB_Clk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/ilmb_v10' at clock pin 'LMB_Clk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2998.508 ; gain = 522.633 ; free physical = 483648 ; free virtual = 520114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu200-fsgd2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2998.508 ; gain = 522.633 ; free physical = 483648 ; free virtual = 520114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_act_n. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_act_n. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[0]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[0]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[10]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[10]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[11]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[11]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[12]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[12]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[13]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[13]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[14]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[14]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[15]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[15]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[16]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[16]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[1]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[1]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[2]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[2]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[3]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[3]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[4]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[4]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[5]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[5]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[6]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[6]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[7]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[7]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[8]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[8]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[9]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_adr[9]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_ba[0]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_ba[0]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_ba[1]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_ba[1]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_bg[0]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_bg[0]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_bg[1]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_bg[1]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_ck_c. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_ck_c. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_ck_t. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_ck_t. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_cke. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_cke. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_cs_n. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_cs_n. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[0]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[0]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[10]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[10]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[11]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[11]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[12]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[12]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[13]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[13]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[14]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[14]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[15]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[15]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[16]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[16]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[17]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[17]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[18]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[18]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[19]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[19]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[1]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[1]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[20]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[20]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[21]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[21]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[22]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[22]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[23]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[23]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[24]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[24]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[25]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[25]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[26]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[26]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[27]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[27]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[28]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[28]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[29]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[29]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[2]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[2]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[30]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[30]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[31]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[31]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[32]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[32]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[33]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[33]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[34]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[34]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[35]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[35]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[36]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[36]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[37]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[37]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[38]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[38]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[39]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[39]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[3]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[3]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[40]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[40]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[41]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[41]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[42]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[42]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[43]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[43]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[44]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[44]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[45]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[45]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[46]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[46]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[47]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[47]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[48]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[48]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[49]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[49]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[4]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[4]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[50]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[50]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[51]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[51]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[52]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[52]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[53]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[53]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[54]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[54]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[55]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[55]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[56]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[56]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[57]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[57]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[58]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[58]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[59]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[59]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[5]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[5]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[60]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[60]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[61]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[61]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[62]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[62]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[63]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[63]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[64]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[64]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[65]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[65]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[66]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[66]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[67]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[67]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[68]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[68]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[69]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[69]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[6]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[6]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[70]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[70]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[71]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[71]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[7]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[7]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[8]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[8]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[9]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dq[9]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[0]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[0]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[10]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[10]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[11]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[11]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[12]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[12]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[13]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[13]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[14]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[14]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[15]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[15]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[16]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[16]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[17]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[17]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[1]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[1]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[2]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[2]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[3]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[3]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[4]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[4]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[5]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[5]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[6]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[6]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[7]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[7]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[8]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[8]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[9]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_c[9]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[0]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[0]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[10]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[10]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[11]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[11]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[12]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[12]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[13]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[13]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[14]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[14]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[15]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[15]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[16]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[16]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[17]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[17]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[1]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[1]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[2]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[2]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[3]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[3]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[4]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[4]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[5]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 263).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[5]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 264).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[6]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 265).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[6]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 266).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[7]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 267).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[7]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 268).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[8]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 269).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[8]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 270).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[9]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 271).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_dqs_t[9]. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 272).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_odt. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 273).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_odt. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 274).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_par. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 275).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_par. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 276).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_c0_reset_n. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 277).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_c0_reset_n. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 278).
Applied set_property IO_BUFFER_TYPE = NONE for default_300mhz_clk0_clk_n. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 279).
Applied set_property CLOCK_BUFFER_TYPE = NONE for default_300mhz_clk0_clk_n. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 280).
Applied set_property IO_BUFFER_TYPE = NONE for default_300mhz_clk0_clk_p. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 281).
Applied set_property CLOCK_BUFFER_TYPE = NONE for default_300mhz_clk0_clk_p. (constraint file  /work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 282).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ddr4_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ddr4_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ddr4_0_300M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/resetn_inv_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2998.508 ; gain = 522.633 ; free physical = 483649 ; free virtual = 520115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2998.508 ; gain = 522.633 ; free physical = 483646 ; free virtual = 520114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2998.508 ; gain = 522.633 ; free physical = 483644 ; free virtual = 520116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3318.105 ; gain = 842.230 ; free physical = 483364 ; free virtual = 519836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3319.105 ; gain = 843.230 ; free physical = 483364 ; free virtual = 519836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3330.113 ; gain = 854.238 ; free physical = 483353 ; free virtual = 519825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3345.957 ; gain = 870.082 ; free physical = 483354 ; free virtual = 519826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3345.957 ; gain = 870.082 ; free physical = 483354 ; free virtual = 519826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3345.957 ; gain = 870.082 ; free physical = 483354 ; free virtual = 519826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3345.957 ; gain = 870.082 ; free physical = 483354 ; free virtual = 519826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3345.957 ; gain = 870.082 ; free physical = 483354 ; free virtual = 519826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3345.957 ; gain = 870.082 ; free physical = 483354 ; free virtual = 519826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_auto_cc_0               |         1|
|3     |design_1_axi_smc_0               |         1|
|4     |design_1_axi_uartlite_0_0        |         1|
|5     |design_1_ddr4_0_0                |         1|
|6     |design_1_mdm_1_0                 |         1|
|7     |design_1_microblaze_0_0          |         1|
|8     |design_1_microblaze_0_axi_intc_0 |         1|
|9     |design_1_resetn_inv_0_0          |         1|
|10    |design_1_rst_ddr4_0_100M_0       |         1|
|11    |design_1_rst_ddr4_0_300M_0       |         1|
|12    |design_1_dlmb_bram_if_cntlr_0    |         1|
|13    |design_1_dlmb_v10_0              |         1|
|14    |design_1_ilmb_bram_if_cntlr_0    |         1|
|15    |design_1_ilmb_v10_0              |         1|
|16    |design_1_lmb_bram_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |design_1_auto_cc               |     1|
|2     |design_1_axi_smc               |     1|
|3     |design_1_axi_uartlite_0        |     1|
|4     |design_1_ddr4_0                |     1|
|5     |design_1_dlmb_bram_if_cntlr    |     1|
|6     |design_1_dlmb_v10              |     1|
|7     |design_1_ilmb_bram_if_cntlr    |     1|
|8     |design_1_ilmb_v10              |     1|
|9     |design_1_lmb_bram              |     1|
|10    |design_1_mdm_1                 |     1|
|11    |design_1_microblaze_0          |     1|
|12    |design_1_microblaze_0_axi_intc |     1|
|13    |design_1_resetn_inv_0          |     1|
|14    |design_1_rst_ddr4_0_100M       |     1|
|15    |design_1_rst_ddr4_0_300M       |     1|
|16    |design_1_xbar                  |     1|
|17    |IBUF                           |     2|
|18    |OBUF                           |     1|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3345.957 ; gain = 870.082 ; free physical = 483354 ; free virtual = 519826
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3345.957 ; gain = 828.070 ; free physical = 483358 ; free virtual = 519830
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3345.965 ; gain = 870.082 ; free physical = 483358 ; free virtual = 519830
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3359.895 ; gain = 0.000 ; free physical = 483632 ; free virtual = 520104
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3414.184 ; gain = 0.000 ; free physical = 483573 ; free virtual = 520045
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

Synth Design complete | Checksum: ac7a61f5
INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 158 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 3414.219 ; gain = 2028.641 ; free physical = 483570 ; free virtual = 520042
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2997.560; main = 2729.139; forked = 385.987
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4319.832; main = 3414.188; forked = 989.715
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3414.219 ; gain = 0.000 ; free physical = 483569 ; free virtual = 520041
INFO: [Common 17-1381] The checkpoint '/work/zain/Xilinx/alveo_u200_20232/alveo_u200_20232.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 23 11:50:24 2024...
