Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan 19 11:01:47 2023
| Host         : DESKTOP-PA4JMU6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 49 register/latch pins with no clock driven by root clock pin: divider/divided_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: elevator/call_floor_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: elevator/call_floor_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: elevator/call_floor_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: elevator/call_floor_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: elevator/call_floor_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: elevator/current_fl_idx_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: elevator/current_fl_idx_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: elevator/current_fl_idx_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 135 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.015        0.000                      0                   69        0.179        0.000                      0                   69        4.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.015        0.000                      0                   69        0.179        0.000                      0                   69        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 divider/cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.021ns (25.500%)  route 2.983ns (74.500%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.627     5.230    divider/clk_IBUF_BUFG
    SLICE_X56Y99         FDCE                                         r  divider/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDCE (Prop_fdce_C_Q)         0.478     5.708 f  divider/cnt_reg[20]/Q
                         net (fo=2, routed)           0.861     6.569    divider/cnt[20]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.295     6.864 r  divider/cnt[24]_i_3/O
                         net (fo=1, routed)           1.004     7.867    divider/cnt[24]_i_3_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.991 r  divider/cnt[24]_i_2/O
                         net (fo=26, routed)          1.118     9.110    divider/cnt[24]_i_2_n_0
    SLICE_X56Y98         LUT3 (Prop_lut3_I0_O)        0.124     9.234 r  divider/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.234    divider/cnt_0[16]
    SLICE_X56Y98         FDCE                                         r  divider/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.506    14.929    divider/clk_IBUF_BUFG
    SLICE_X56Y98         FDCE                                         r  divider/cnt_reg[16]/C
                         clock pessimism              0.276    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X56Y98         FDCE (Setup_fdce_C_D)        0.079    15.248    divider/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 divider/cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.050ns (26.036%)  route 2.983ns (73.964%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.627     5.230    divider/clk_IBUF_BUFG
    SLICE_X56Y99         FDCE                                         r  divider/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDCE (Prop_fdce_C_Q)         0.478     5.708 f  divider/cnt_reg[20]/Q
                         net (fo=2, routed)           0.861     6.569    divider/cnt[20]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.295     6.864 r  divider/cnt[24]_i_3/O
                         net (fo=1, routed)           1.004     7.867    divider/cnt[24]_i_3_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.991 r  divider/cnt[24]_i_2/O
                         net (fo=26, routed)          1.118     9.110    divider/cnt[24]_i_2_n_0
    SLICE_X56Y98         LUT3 (Prop_lut3_I0_O)        0.153     9.263 r  divider/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     9.263    divider/cnt_0[23]
    SLICE_X56Y98         FDCE                                         r  divider/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.506    14.929    divider/clk_IBUF_BUFG
    SLICE_X56Y98         FDCE                                         r  divider/cnt_reg[23]/C
                         clock pessimism              0.276    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X56Y98         FDCE (Setup_fdce_C_D)        0.118    15.287    divider/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 divider/cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.021ns (25.735%)  route 2.946ns (74.265%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.626     5.229    divider/clk_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.478     5.707 r  divider/cnt_reg[21]/Q
                         net (fo=2, routed)           0.878     6.585    divider/cnt[21]
    SLICE_X54Y99         LUT4 (Prop_lut4_I1_O)        0.295     6.880 r  divider/cnt[24]_i_4/O
                         net (fo=1, routed)           0.958     7.838    divider/cnt[24]_i_4_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.962 r  divider/cnt[24]_i_2/O
                         net (fo=26, routed)          1.110     9.072    divider/cnt[24]_i_2_n_0
    SLICE_X56Y99         LUT3 (Prop_lut3_I0_O)        0.124     9.196 r  divider/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.196    divider/cnt_0[10]
    SLICE_X56Y99         FDCE                                         r  divider/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.506    14.929    divider/clk_IBUF_BUFG
    SLICE_X56Y99         FDCE                                         r  divider/cnt_reg[10]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X56Y99         FDCE (Setup_fdce_C_D)        0.077    15.229    divider/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 seven_segment_display/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 1.146ns (29.244%)  route 2.773ns (70.756%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.626     5.229    seven_segment_display/clk_IBUF_BUFG
    SLICE_X56Y96         FDCE                                         r  seven_segment_display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.478     5.707 f  seven_segment_display/counter_reg[15]/Q
                         net (fo=2, routed)           0.824     6.531    seven_segment_display/counter[15]
    SLICE_X56Y94         LUT4 (Prop_lut4_I2_O)        0.296     6.827 r  seven_segment_display/state[3]_i_5/O
                         net (fo=1, routed)           0.499     7.326    seven_segment_display/state[3]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.450 r  seven_segment_display/state[3]_i_4/O
                         net (fo=1, routed)           0.289     7.739    seven_segment_display/state[3]_i_4_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.863 f  seven_segment_display/state[3]_i_1/O
                         net (fo=24, routed)          1.160     9.023    seven_segment_display/state
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.147 r  seven_segment_display/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.147    seven_segment_display/counter_0[4]
    SLICE_X55Y94         FDCE                                         r  seven_segment_display/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.504    14.927    seven_segment_display/clk_IBUF_BUFG
    SLICE_X55Y94         FDCE                                         r  seven_segment_display/counter_reg[4]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X55Y94         FDCE (Setup_fdce_C_D)        0.031    15.181    seven_segment_display/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 seven_segment_display/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 1.146ns (29.259%)  route 2.771ns (70.741%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.626     5.229    seven_segment_display/clk_IBUF_BUFG
    SLICE_X56Y96         FDCE                                         r  seven_segment_display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.478     5.707 f  seven_segment_display/counter_reg[15]/Q
                         net (fo=2, routed)           0.824     6.531    seven_segment_display/counter[15]
    SLICE_X56Y94         LUT4 (Prop_lut4_I2_O)        0.296     6.827 r  seven_segment_display/state[3]_i_5/O
                         net (fo=1, routed)           0.499     7.326    seven_segment_display/state[3]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.450 r  seven_segment_display/state[3]_i_4/O
                         net (fo=1, routed)           0.289     7.739    seven_segment_display/state[3]_i_4_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.863 f  seven_segment_display/state[3]_i_1/O
                         net (fo=24, routed)          1.158     9.021    seven_segment_display/state
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.145 r  seven_segment_display/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.145    seven_segment_display/counter_0[2]
    SLICE_X55Y94         FDCE                                         r  seven_segment_display/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.504    14.927    seven_segment_display/clk_IBUF_BUFG
    SLICE_X55Y94         FDCE                                         r  seven_segment_display/counter_reg[2]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X55Y94         FDCE (Setup_fdce_C_D)        0.029    15.179    seven_segment_display/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 seven_segment_display/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.174ns (29.746%)  route 2.773ns (70.254%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.626     5.229    seven_segment_display/clk_IBUF_BUFG
    SLICE_X56Y96         FDCE                                         r  seven_segment_display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.478     5.707 f  seven_segment_display/counter_reg[15]/Q
                         net (fo=2, routed)           0.824     6.531    seven_segment_display/counter[15]
    SLICE_X56Y94         LUT4 (Prop_lut4_I2_O)        0.296     6.827 r  seven_segment_display/state[3]_i_5/O
                         net (fo=1, routed)           0.499     7.326    seven_segment_display/state[3]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.450 r  seven_segment_display/state[3]_i_4/O
                         net (fo=1, routed)           0.289     7.739    seven_segment_display/state[3]_i_4_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.863 f  seven_segment_display/state[3]_i_1/O
                         net (fo=24, routed)          1.160     9.023    seven_segment_display/state
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.152     9.175 r  seven_segment_display/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.175    seven_segment_display/counter_0[7]
    SLICE_X55Y94         FDCE                                         r  seven_segment_display/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.504    14.927    seven_segment_display/clk_IBUF_BUFG
    SLICE_X55Y94         FDCE                                         r  seven_segment_display/counter_reg[7]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X55Y94         FDCE (Setup_fdce_C_D)        0.075    15.225    seven_segment_display/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 divider/cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 1.045ns (26.182%)  route 2.946ns (73.818%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.626     5.229    divider/clk_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.478     5.707 r  divider/cnt_reg[21]/Q
                         net (fo=2, routed)           0.878     6.585    divider/cnt[21]
    SLICE_X54Y99         LUT4 (Prop_lut4_I1_O)        0.295     6.880 r  divider/cnt[24]_i_4/O
                         net (fo=1, routed)           0.958     7.838    divider/cnt[24]_i_4_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.962 r  divider/cnt[24]_i_2/O
                         net (fo=26, routed)          1.110     9.072    divider/cnt[24]_i_2_n_0
    SLICE_X56Y99         LUT3 (Prop_lut3_I0_O)        0.148     9.220 r  divider/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     9.220    divider/cnt_0[20]
    SLICE_X56Y99         FDCE                                         r  divider/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.506    14.929    divider/clk_IBUF_BUFG
    SLICE_X56Y99         FDCE                                         r  divider/cnt_reg[20]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X56Y99         FDCE (Setup_fdce_C_D)        0.118    15.270    divider/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 seven_segment_display/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.174ns (29.761%)  route 2.771ns (70.239%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.626     5.229    seven_segment_display/clk_IBUF_BUFG
    SLICE_X56Y96         FDCE                                         r  seven_segment_display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.478     5.707 f  seven_segment_display/counter_reg[15]/Q
                         net (fo=2, routed)           0.824     6.531    seven_segment_display/counter[15]
    SLICE_X56Y94         LUT4 (Prop_lut4_I2_O)        0.296     6.827 r  seven_segment_display/state[3]_i_5/O
                         net (fo=1, routed)           0.499     7.326    seven_segment_display/state[3]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.450 r  seven_segment_display/state[3]_i_4/O
                         net (fo=1, routed)           0.289     7.739    seven_segment_display/state[3]_i_4_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.863 f  seven_segment_display/state[3]_i_1/O
                         net (fo=24, routed)          1.158     9.021    seven_segment_display/state
    SLICE_X55Y94         LUT2 (Prop_lut2_I1_O)        0.152     9.173 r  seven_segment_display/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.173    seven_segment_display/counter_0[8]
    SLICE_X55Y94         FDCE                                         r  seven_segment_display/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.504    14.927    seven_segment_display/clk_IBUF_BUFG
    SLICE_X55Y94         FDCE                                         r  seven_segment_display/counter_reg[8]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X55Y94         FDCE (Setup_fdce_C_D)        0.075    15.225    seven_segment_display/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 divider/cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 1.021ns (26.285%)  route 2.863ns (73.715%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.627     5.230    divider/clk_IBUF_BUFG
    SLICE_X56Y99         FDCE                                         r  divider/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDCE (Prop_fdce_C_Q)         0.478     5.708 f  divider/cnt_reg[20]/Q
                         net (fo=2, routed)           0.861     6.569    divider/cnt[20]
    SLICE_X56Y99         LUT4 (Prop_lut4_I2_O)        0.295     6.864 r  divider/cnt[24]_i_3/O
                         net (fo=1, routed)           1.004     7.867    divider/cnt[24]_i_3_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.991 r  divider/cnt[24]_i_2/O
                         net (fo=26, routed)          0.999     8.990    divider/cnt[24]_i_2_n_0
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.114 r  divider/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     9.114    divider/cnt_0[0]
    SLICE_X53Y96         FDCE                                         r  divider/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.504    14.927    divider/clk_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  divider/cnt_reg[0]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X53Y96         FDCE (Setup_fdce_C_D)        0.029    15.179    divider/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 divider/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 2.295ns (57.799%)  route 1.676ns (42.201%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.626     5.229    divider/clk_IBUF_BUFG
    SLICE_X56Y95         FDCE                                         r  divider/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  divider/cnt_reg[1]/Q
                         net (fo=2, routed)           0.594     6.340    divider/cnt[1]
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.996 r  divider/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.996    divider/cnt0_carry_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  divider/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.110    divider/cnt0_carry__0_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  divider/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.224    divider/cnt0_carry__1_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  divider/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.338    divider/cnt0_carry__2_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  divider/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     7.453    divider/cnt0_carry__3_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.787 r  divider/cnt0_carry__4/O[1]
                         net (fo=1, routed)           1.081     8.868    divider/cnt0_carry__4_n_6
    SLICE_X54Y99         LUT3 (Prop_lut3_I2_O)        0.331     9.199 r  divider/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.199    divider/cnt_0[22]
    SLICE_X54Y99         FDCE                                         r  divider/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.505    14.928    divider/clk_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  divider/cnt_reg[22]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X54Y99         FDCE (Setup_fdce_C_D)        0.118    15.269    divider/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  6.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 seven_segment_display/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/an_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.566     1.485    seven_segment_display/clk_IBUF_BUFG
    SLICE_X47Y96         FDCE                                         r  seven_segment_display/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  seven_segment_display/state_reg[1]/Q
                         net (fo=26, routed)          0.134     1.760    seven_segment_display/Q[1]
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.048     1.808 r  seven_segment_display/an[6]_i_1/O
                         net (fo=1, routed)           0.000     1.808    seven_segment_display/an[6]_i_1_n_0
    SLICE_X46Y96         FDPE                                         r  seven_segment_display/an_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.837     2.002    seven_segment_display/clk_IBUF_BUFG
    SLICE_X46Y96         FDPE                                         r  seven_segment_display/an_reg[6]/C
                         clock pessimism             -0.503     1.498    
    SLICE_X46Y96         FDPE (Hold_fdpe_C_D)         0.131     1.629    seven_segment_display/an_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 seven_segment_display/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/an_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.566     1.485    seven_segment_display/clk_IBUF_BUFG
    SLICE_X47Y96         FDCE                                         r  seven_segment_display/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  seven_segment_display/state_reg[1]/Q
                         net (fo=26, routed)          0.134     1.760    seven_segment_display/Q[1]
    SLICE_X46Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.805 r  seven_segment_display/an[5]_i_1/O
                         net (fo=1, routed)           0.000     1.805    seven_segment_display/an[5]_i_1_n_0
    SLICE_X46Y96         FDPE                                         r  seven_segment_display/an_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.837     2.002    seven_segment_display/clk_IBUF_BUFG
    SLICE_X46Y96         FDPE                                         r  seven_segment_display/an_reg[5]/C
                         clock pessimism             -0.503     1.498    
    SLICE_X46Y96         FDPE (Hold_fdpe_C_D)         0.120     1.618    seven_segment_display/an_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 seven_segment_display/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/e_out_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.566     1.485    seven_segment_display/clk_IBUF_BUFG
    SLICE_X47Y96         FDCE                                         r  seven_segment_display/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  seven_segment_display/state_reg[1]/Q
                         net (fo=26, routed)          0.138     1.764    seven_segment_display/Q[1]
    SLICE_X46Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  seven_segment_display/e_out_i_1/O
                         net (fo=1, routed)           0.000     1.809    seven_segment_display/e_out_i_1_n_0
    SLICE_X46Y96         FDPE                                         r  seven_segment_display/e_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.837     2.002    seven_segment_display/clk_IBUF_BUFG
    SLICE_X46Y96         FDPE                                         r  seven_segment_display/e_out_reg/C
                         clock pessimism             -0.503     1.498    
    SLICE_X46Y96         FDPE (Hold_fdpe_C_D)         0.121     1.619    seven_segment_display/e_out_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 seven_segment_display/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.565     1.484    seven_segment_display/clk_IBUF_BUFG
    SLICE_X56Y94         FDCE                                         r  seven_segment_display/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.164     1.648 f  seven_segment_display/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.824    seven_segment_display/counter[0]
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.043     1.867 r  seven_segment_display/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.867    seven_segment_display/counter_0[0]
    SLICE_X56Y94         FDCE                                         r  seven_segment_display/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.835     2.000    seven_segment_display/clk_IBUF_BUFG
    SLICE_X56Y94         FDCE                                         r  seven_segment_display/counter_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X56Y94         FDCE (Hold_fdce_C_D)         0.133     1.617    seven_segment_display/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 divider/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/divided_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.483    divider/clk_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  divider/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  divider/cnt_reg[0]/Q
                         net (fo=27, routed)          0.181     1.805    divider/cnt[0]
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.042     1.847 r  divider/divided_clk_i_1/O
                         net (fo=1, routed)           0.000     1.847    divider/divided_clk_i_1_n_0
    SLICE_X53Y96         FDCE                                         r  divider/divided_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    divider/clk_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  divider/divided_clk_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDCE (Hold_fdce_C_D)         0.107     1.590    divider/divided_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divider/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.184ns (42.720%)  route 0.247ns (57.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.483    divider/clk_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  divider/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  divider/cnt_reg[0]/Q
                         net (fo=27, routed)          0.247     1.871    divider/cnt[0]
    SLICE_X56Y96         LUT3 (Prop_lut3_I1_O)        0.043     1.914 r  divider/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.914    divider/cnt_0[7]
    SLICE_X56Y96         FDCE                                         r  divider/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.835     2.000    divider/clk_IBUF_BUFG
    SLICE_X56Y96         FDCE                                         r  divider/cnt_reg[7]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.131     1.651    divider/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 divider/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.483    divider/clk_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  divider/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  divider/cnt_reg[0]/Q
                         net (fo=27, routed)          0.181     1.805    divider/cnt[0]
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.850 r  divider/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    divider/cnt_0[0]
    SLICE_X53Y96         FDCE                                         r  divider/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    divider/clk_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  divider/cnt_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDCE (Hold_fdce_C_D)         0.091     1.574    divider/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 divider/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.984%)  route 0.247ns (57.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.483    divider/clk_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  divider/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  divider/cnt_reg[0]/Q
                         net (fo=27, routed)          0.247     1.871    divider/cnt[0]
    SLICE_X56Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.916 r  divider/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.916    divider/cnt_0[5]
    SLICE_X56Y96         FDCE                                         r  divider/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.835     2.000    divider/clk_IBUF_BUFG
    SLICE_X56Y96         FDCE                                         r  divider/cnt_reg[5]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.120     1.640    divider/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 seven_segment_display/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.566     1.485    seven_segment_display/clk_IBUF_BUFG
    SLICE_X47Y96         FDCE                                         r  seven_segment_display/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  seven_segment_display/state_reg[1]/Q
                         net (fo=26, routed)          0.203     1.829    seven_segment_display/Q[1]
    SLICE_X47Y96         LUT3 (Prop_lut3_I2_O)        0.042     1.871 r  seven_segment_display/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.871    seven_segment_display/state[2]_i_1_n_0
    SLICE_X47Y96         FDCE                                         r  seven_segment_display/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.837     2.002    seven_segment_display/clk_IBUF_BUFG
    SLICE_X47Y96         FDCE                                         r  seven_segment_display/state_reg[2]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y96         FDCE (Hold_fdce_C_D)         0.107     1.592    seven_segment_display/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 seven_segment_display/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/a_out_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.612%)  route 0.222ns (54.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.567     1.486    seven_segment_display/clk_IBUF_BUFG
    SLICE_X47Y97         FDCE                                         r  seven_segment_display/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  seven_segment_display/state_reg[3]/Q
                         net (fo=19, routed)          0.222     1.849    seven_segment_display/state_reg_n_0_[3]
    SLICE_X44Y97         LUT6 (Prop_lut6_I1_O)        0.045     1.894 r  seven_segment_display/a_out_i_1/O
                         net (fo=1, routed)           0.000     1.894    seven_segment_display/p_0_out
    SLICE_X44Y97         FDPE                                         r  seven_segment_display/a_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.839     2.004    seven_segment_display/clk_IBUF_BUFG
    SLICE_X44Y97         FDPE                                         r  seven_segment_display/a_out_reg/C
                         clock pessimism             -0.479     1.524    
    SLICE_X44Y97         FDPE (Hold_fdpe_C_D)         0.091     1.615    seven_segment_display/a_out_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y98    divider/cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y99    divider/cnt_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y98    divider/cnt_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y97    divider/cnt_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y95    divider/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y99    divider/cnt_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y99    divider/cnt_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y99    divider/cnt_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y98    divider/cnt_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    divider/divided_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    seven_segment_display/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94    seven_segment_display/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94    seven_segment_display/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    divider/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    seven_segment_display/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94    seven_segment_display/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94    seven_segment_display/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y98    divider/cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y98    divider/cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y98    divider/cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y98    divider/cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y97    divider/cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y99    divider/cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y98    divider/cnt_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y98    divider/cnt_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y97    divider/cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y97    seven_segment_display/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y97    seven_segment_display/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y97    seven_segment_display/counter_reg[16]/C



