<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu11p-flga2577-1-e</Part>
        <TopModelName>convolution</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.618</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>3390</Best-caseLatency>
            <Average-caseLatency>3390</Average-caseLatency>
            <Worst-caseLatency>3390</Worst-caseLatency>
            <Best-caseRealTimeLatency>33.900 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>33.900 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>33.900 us</Worst-caseRealTimeLatency>
            <Interval-min>3391</Interval-min>
            <Interval-max>3391</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>MNIST/src/convolution.cpp:4</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>6</DSP>
            <FF>265</FF>
            <LUT>818</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9216</DSP>
            <FF>2592000</FF>
            <LUT>1296000</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>convolution</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>convolution</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>convolution</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>convolution</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>convolution</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>convolution</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_address0</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_ce0</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_q0</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_address1</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_ce1</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_q1</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kernel_address0</name>
            <Object>kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kernel_ce0</name>
            <Object>kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kernel_q0</name>
            <Object>kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kernel_address1</name>
            <Object>kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kernel_ce1</name>
            <Object>kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kernel_q1</name>
            <Object>kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_out_address0</name>
            <Object>img_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_out_ce0</name>
            <Object>img_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_out_we0</name>
            <Object>img_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_out_d0</name>
            <Object>img_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>convolution</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132</InstName>
                    <ModuleName>convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>132</ID>
                    <BindInstances>add_ln9_fu_254_p2 indvars_iv_next28_mid1_fu_280_p2 indvars_iv_next287_fu_286_p2 sub_ln21_fu_332_p2 mac_muladd_5ns_5ns_5ns_10_4_1_U5 sub_ln21_1_fu_434_p2 empty_13_fu_338_p2 sub_ln21_2_fu_364_p2 add_ln21_9_fu_374_p2 add_ln21_10_fu_440_p2 add_ln21_11_fu_468_p2 mac_muladd_5ns_5ns_5ns_10_4_1_U5 mac_muladd_8s_8s_8ns_8_4_1_U7 add_ln21_fu_477_p2 add_ln21_12_fu_486_p2 add_ln21_13_fu_491_p2 add_ln21_14_fu_496_p2 mul_8s_8s_8_1_1_U2 add_ln21_1_fu_385_p2 add_ln21_15_fu_506_p2 add_ln21_16_fu_454_p2 add_ln21_17_fu_395_p2 mul_8s_8s_8_1_1_U3 mac_muladd_8s_8s_8ns_8_4_1_U8 mul_8s_8s_8_1_1_U4 mac_muladd_8s_8s_8ns_8_4_1_U10 mac_muladd_8s_8s_8ns_8_4_1_U9 mul_8s_8s_8_1_1_U1 mac_muladd_8s_8s_8ns_8_4_1_U6 mac_muladd_8s_8s_8ns_8_4_1_U7 mac_muladd_8s_8s_8ns_8_4_1_U8 mac_muladd_8s_8s_8ns_8_4_1_U10 mac_muladd_8s_8s_8ns_8_4_1_U6 mac_muladd_8s_8s_8ns_8_4_1_U9 add_ln21_8_fu_581_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2</Name>
            <Loops>
                <VITIS_LOOP_9_1_VITIS_LOOP_11_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.618</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3384</Best-caseLatency>
                    <Average-caseLatency>3384</Average-caseLatency>
                    <Worst-caseLatency>3384</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>33.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>33.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3384</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1_VITIS_LOOP_11_2>
                        <Name>VITIS_LOOP_9_1_VITIS_LOOP_11_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>676</TripCount>
                        <Latency>3382</Latency>
                        <AbsoluteTimeLatency>33.820 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1_VITIS_LOOP_11_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>MNIST/src/convolution.cpp:11</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_9_1_VITIS_LOOP_11_2>
                            <Name>VITIS_LOOP_9_1_VITIS_LOOP_11_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>MNIST/src/convolution.cpp:9</SourceLocation>
                        </VITIS_LOOP_9_1_VITIS_LOOP_11_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>185</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>718</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_254_p2" SOURCE="MNIST/src/convolution.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next28_mid1_fu_280_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next28_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next287_fu_286_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_fu_332_p2" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_10_4_1_U5" SOURCE="MNIST/src/convolution.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_1_fu_434_p2" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_13_fu_338_p2" SOURCE="MNIST/src/convolution.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_2_fu_364_p2" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_9_fu_374_p2" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_10_fu_440_p2" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_11_fu_468_p2" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_10_4_1_U5" SOURCE="MNIST/src/convolution.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U7" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_477_p2" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_12_fu_486_p2" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_13_fu_491_p2" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_14_fu_496_p2" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U2" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_385_p2" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_15_fu_506_p2" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_16_fu_454_p2" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_17_fu_395_p2" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U3" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U8" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U4" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U10" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U9" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U1" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U6" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U7" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U8" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U10" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U6" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_8ns_8_4_1_U9" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_8_fu_581_p2" SOURCE="MNIST/src/convolution.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.618</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3390</Best-caseLatency>
                    <Average-caseLatency>3390</Average-caseLatency>
                    <Worst-caseLatency>3390</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>33.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>33.900 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3391</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>MNIST/src/convolution.cpp:4</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>265</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>818</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="img_in" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="img_in_address0" name="img_in_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="img_in_ce0" name="img_in_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="img_in_q0" name="img_in_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="img_in_address1" name="img_in_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="img_in_ce1" name="img_in_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="img_in_q1" name="img_in_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="kernel" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="kernel_address0" name="kernel_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="kernel_ce0" name="kernel_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="kernel_q0" name="kernel_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="kernel_address1" name="kernel_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="kernel_ce1" name="kernel_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="kernel_q1" name="kernel_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="img_out" index="2" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="img_out_address0" name="img_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="img_out_ce0" name="img_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="img_out_we0" name="img_out_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="img_out_d0" name="img_out_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="img_in_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="img_in_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_in_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_in_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="img_in_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_in_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_in_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="img_in_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_in_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_in_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="img_in_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_in_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="kernel_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="kernel_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>kernel_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="kernel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="kernel_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="kernel_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>kernel_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="kernel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="kernel_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="kernel_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>kernel_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="kernel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="kernel_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="kernel_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>kernel_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="kernel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_out_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="img_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_out_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="img_out_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_out_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="img_in_address0">out, 10</column>
                    <column name="img_in_address1">out, 10</column>
                    <column name="img_in_q0">in, 32</column>
                    <column name="img_in_q1">in, 32</column>
                    <column name="img_out_address0">out, 10</column>
                    <column name="img_out_d0">out, 32</column>
                    <column name="kernel_address0">out, 4</column>
                    <column name="kernel_address1">out, 4</column>
                    <column name="kernel_q0">in, 32</column>
                    <column name="kernel_q1">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="img_in">in, int*</column>
                    <column name="kernel">in, int*</column>
                    <column name="img_out">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="img_in">img_in_address0, port, offset</column>
                    <column name="img_in">img_in_ce0, port, </column>
                    <column name="img_in">img_in_q0, port, </column>
                    <column name="img_in">img_in_address1, port, offset</column>
                    <column name="img_in">img_in_ce1, port, </column>
                    <column name="img_in">img_in_q1, port, </column>
                    <column name="kernel">kernel_address0, port, offset</column>
                    <column name="kernel">kernel_ce0, port, </column>
                    <column name="kernel">kernel_q0, port, </column>
                    <column name="kernel">kernel_address1, port, offset</column>
                    <column name="kernel">kernel_ce1, port, </column>
                    <column name="kernel">kernel_q1, port, </column>
                    <column name="img_out">img_out_address0, port, offset</column>
                    <column name="img_out">img_out_ce0, port, </column>
                    <column name="img_out">img_out_we0, port, </column>
                    <column name="img_out">img_out_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="MNIST/src/convolution.cpp:15" status="valid" parentFunction="convolution" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="MNIST/src/convolution.cpp:20" status="valid" parentFunction="convolution" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

