/myProject1/*
zynet/__pycache__/
src/fpga/rtl/
src/fpga/tb/
myProject1/myProject1.sim/