{
  "module_name": "sun6i_mipi_csi2_reg.h",
  "hash_id": "0de10d4b5ee9ff132404ee5c23a85ae6ed018963522adbfcdd50ffe84bf8f384",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/sunxi/sun6i-mipi-csi2/sun6i_mipi_csi2_reg.h",
  "human_readable_source": " \n \n\n#ifndef _SUN6I_MIPI_CSI2_REG_H_\n#define _SUN6I_MIPI_CSI2_REG_H_\n\n#define SUN6I_MIPI_CSI2_CTL_REG\t\t\t\t0x0\n#define SUN6I_MIPI_CSI2_CTL_RESET_N\t\t\tBIT(31)\n#define SUN6I_MIPI_CSI2_CTL_VERSION_EN\t\t\tBIT(30)\n#define SUN6I_MIPI_CSI2_CTL_UNPK_EN\t\t\tBIT(1)\n#define SUN6I_MIPI_CSI2_CTL_EN\t\t\t\tBIT(0)\n\n#define SUN6I_MIPI_CSI2_CFG_REG\t\t\t\t0x4\n#define SUN6I_MIPI_CSI2_CFG_CHANNEL_MODE(v)\t\t((((v) - 1) << 8) & \\\n\t\t\t\t\t\t\t GENMASK(9, 8))\n#define SUN6I_MIPI_CSI2_CFG_LANE_COUNT(v)\t\t(((v) - 1) & GENMASK(1, 0))\n\n#define SUN6I_MIPI_CSI2_VCDT_RX_REG\t\t\t0x8\n#define SUN6I_MIPI_CSI2_VCDT_RX_CH_VC(ch, vc)\t\t(((vc) & GENMASK(1, 0)) << \\\n\t\t\t\t\t\t\t ((ch) * 8 + 6))\n#define SUN6I_MIPI_CSI2_VCDT_RX_CH_DT(ch, t)\t\t(((t) & GENMASK(5, 0)) << \\\n\t\t\t\t\t\t\t ((ch) * 8))\n#define SUN6I_MIPI_CSI2_RX_PKT_NUM_REG\t\t\t0xc\n\n#define SUN6I_MIPI_CSI2_VERSION_REG\t\t\t0x3c\n\n#define SUN6I_MIPI_CSI2_CH_CFG_REG\t\t\t0x40\n#define SUN6I_MIPI_CSI2_CH_INT_EN_REG\t\t\t0x50\n#define SUN6I_MIPI_CSI2_CH_INT_EN_EOT_ERR\t\tBIT(29)\n#define SUN6I_MIPI_CSI2_CH_INT_EN_CHKSUM_ERR\t\tBIT(28)\n#define SUN6I_MIPI_CSI2_CH_INT_EN_ECC_WRN\t\tBIT(27)\n#define SUN6I_MIPI_CSI2_CH_INT_EN_ECC_ERR\t\tBIT(26)\n#define SUN6I_MIPI_CSI2_CH_INT_EN_LINE_SYNC_ERR\t\tBIT(25)\n#define SUN6I_MIPI_CSI2_CH_INT_EN_FRAME_SYNC_ERR\tBIT(24)\n#define SUN6I_MIPI_CSI2_CH_INT_EN_EMB_DATA\t\tBIT(18)\n#define SUN6I_MIPI_CSI2_CH_INT_EN_PF\t\t\tBIT(17)\n#define SUN6I_MIPI_CSI2_CH_INT_EN_PH_UPDATE\t\tBIT(16)\n#define SUN6I_MIPI_CSI2_CH_INT_EN_LINE_START_SYNC\tBIT(11)\n#define SUN6I_MIPI_CSI2_CH_INT_EN_LINE_END_SYNC\t\tBIT(10)\n#define SUN6I_MIPI_CSI2_CH_INT_EN_FRAME_START_SYNC\tBIT(9)\n#define SUN6I_MIPI_CSI2_CH_INT_EN_FRAME_END_SYNC\tBIT(8)\n#define SUN6I_MIPI_CSI2_CH_INT_EN_FIFO_OVER\t\tBIT(0)\n\n#define SUN6I_MIPI_CSI2_CH_INT_PD_REG\t\t\t0x58\n#define SUN6I_MIPI_CSI2_CH_INT_PD_CLEAR\t\t\t0xff\n#define SUN6I_MIPI_CSI2_CH_INT_PD_EOT_ERR\t\tBIT(29)\n#define SUN6I_MIPI_CSI2_CH_INT_PD_CHKSUM_ERR\t\tBIT(28)\n#define SUN6I_MIPI_CSI2_CH_INT_PD_ECC_WRN\t\tBIT(27)\n#define SUN6I_MIPI_CSI2_CH_INT_PD_ECC_ERR\t\tBIT(26)\n#define SUN6I_MIPI_CSI2_CH_INT_PD_LINE_SYNC_ERR\t\tBIT(25)\n#define SUN6I_MIPI_CSI2_CH_INT_PD_FRAME_SYNC_ERR\tBIT(24)\n#define SUN6I_MIPI_CSI2_CH_INT_PD_EMB_DATA\t\tBIT(18)\n#define SUN6I_MIPI_CSI2_CH_INT_PD_PF\t\t\tBIT(17)\n#define SUN6I_MIPI_CSI2_CH_INT_PD_PH_UPDATE\t\tBIT(16)\n#define SUN6I_MIPI_CSI2_CH_INT_PD_LINE_START_SYNC\tBIT(11)\n#define SUN6I_MIPI_CSI2_CH_INT_PD_LINE_END_SYNC\t\tBIT(10)\n#define SUN6I_MIPI_CSI2_CH_INT_PD_FRAME_START_SYNC\tBIT(9)\n#define SUN6I_MIPI_CSI2_CH_INT_PD_FRAME_END_SYNC\tBIT(8)\n#define SUN6I_MIPI_CSI2_CH_INT_PD_FIFO_OVER\t\tBIT(0)\n\n#define SUN6I_MIPI_CSI2_CH_DT_TRIGGER_REG\t\t0x60\n#define SUN6I_MIPI_CSI2_CH_CUR_PH_REG\t\t\t0x70\n#define SUN6I_MIPI_CSI2_CH_ECC_REG\t\t\t0x74\n#define SUN6I_MIPI_CSI2_CH_CKS_REG\t\t\t0x78\n#define SUN6I_MIPI_CSI2_CH_FRAME_NUM_REG\t\t0x7c\n#define SUN6I_MIPI_CSI2_CH_LINE_NUM_REG\t\t\t0x80\n\n#define SUN6I_MIPI_CSI2_CH_OFFSET\t\t\t0x100\n\n#define SUN6I_MIPI_CSI2_CH_REG(reg, ch) \\\n\t(SUN6I_MIPI_CSI2_CH_OFFSET * (ch) + (reg))\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}