// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module c_sum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        X_address0,
        X_ce0,
        X_q0,
        Y_address0,
        Y_ce0,
        Y_we0,
        Y_d0
);

parameter    ap_ST_fsm_state1 = 53'd1;
parameter    ap_ST_fsm_state2 = 53'd2;
parameter    ap_ST_fsm_state3 = 53'd4;
parameter    ap_ST_fsm_state4 = 53'd8;
parameter    ap_ST_fsm_state5 = 53'd16;
parameter    ap_ST_fsm_state6 = 53'd32;
parameter    ap_ST_fsm_state7 = 53'd64;
parameter    ap_ST_fsm_state8 = 53'd128;
parameter    ap_ST_fsm_state9 = 53'd256;
parameter    ap_ST_fsm_state10 = 53'd512;
parameter    ap_ST_fsm_state11 = 53'd1024;
parameter    ap_ST_fsm_state12 = 53'd2048;
parameter    ap_ST_fsm_state13 = 53'd4096;
parameter    ap_ST_fsm_state14 = 53'd8192;
parameter    ap_ST_fsm_state15 = 53'd16384;
parameter    ap_ST_fsm_state16 = 53'd32768;
parameter    ap_ST_fsm_state17 = 53'd65536;
parameter    ap_ST_fsm_state18 = 53'd131072;
parameter    ap_ST_fsm_state19 = 53'd262144;
parameter    ap_ST_fsm_state20 = 53'd524288;
parameter    ap_ST_fsm_state21 = 53'd1048576;
parameter    ap_ST_fsm_state22 = 53'd2097152;
parameter    ap_ST_fsm_state23 = 53'd4194304;
parameter    ap_ST_fsm_state24 = 53'd8388608;
parameter    ap_ST_fsm_state25 = 53'd16777216;
parameter    ap_ST_fsm_state26 = 53'd33554432;
parameter    ap_ST_fsm_state27 = 53'd67108864;
parameter    ap_ST_fsm_state28 = 53'd134217728;
parameter    ap_ST_fsm_state29 = 53'd268435456;
parameter    ap_ST_fsm_state30 = 53'd536870912;
parameter    ap_ST_fsm_state31 = 53'd1073741824;
parameter    ap_ST_fsm_state32 = 53'd2147483648;
parameter    ap_ST_fsm_state33 = 53'd4294967296;
parameter    ap_ST_fsm_state34 = 53'd8589934592;
parameter    ap_ST_fsm_state35 = 53'd17179869184;
parameter    ap_ST_fsm_state36 = 53'd34359738368;
parameter    ap_ST_fsm_state37 = 53'd68719476736;
parameter    ap_ST_fsm_state38 = 53'd137438953472;
parameter    ap_ST_fsm_state39 = 53'd274877906944;
parameter    ap_ST_fsm_state40 = 53'd549755813888;
parameter    ap_ST_fsm_state41 = 53'd1099511627776;
parameter    ap_ST_fsm_state42 = 53'd2199023255552;
parameter    ap_ST_fsm_state43 = 53'd4398046511104;
parameter    ap_ST_fsm_state44 = 53'd8796093022208;
parameter    ap_ST_fsm_state45 = 53'd17592186044416;
parameter    ap_ST_fsm_state46 = 53'd35184372088832;
parameter    ap_ST_fsm_state47 = 53'd70368744177664;
parameter    ap_ST_fsm_state48 = 53'd140737488355328;
parameter    ap_ST_fsm_state49 = 53'd281474976710656;
parameter    ap_ST_fsm_state50 = 53'd562949953421312;
parameter    ap_ST_fsm_state51 = 53'd1125899906842624;
parameter    ap_ST_fsm_state52 = 53'd2251799813685248;
parameter    ap_ST_fsm_state53 = 53'd4503599627370496;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] X_address0;
output   X_ce0;
input  [0:0] X_q0;
output  [4:0] Y_address0;
output   Y_ce0;
output   Y_we0;
output  [63:0] Y_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] X_address0;
reg X_ce0;
reg Y_ce0;
reg Y_we0;

(* fsm_encoding = "none" *) reg   [52:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] indvars_iv_next2_fu_280_p2;
reg   [4:0] indvars_iv_next2_reg_972;
wire    ap_CS_fsm_state2;
wire   [7:0] tmp_fu_286_p1;
reg   [7:0] tmp_reg_977;
wire   [0:0] exitcond1_fu_274_p2;
wire   [8:0] ix_10_fu_296_p2;
reg   [8:0] ix_10_reg_982;
wire   [7:0] ixstart_cast_fu_302_p2;
reg   [7:0] ixstart_cast_reg_987;
wire    ap_CS_fsm_state9;
wire   [6:0] tmp_75_fu_364_p2;
reg   [6:0] tmp_75_reg_993;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire   [63:0] s23_cast_fu_378_p1;
wire    ap_CS_fsm_state12;
wire   [7:0] ix_11_fu_388_p2;
reg   [7:0] ix_11_reg_1011;
wire    ap_CS_fsm_state13;
wire   [0:0] exitcond_fu_382_p2;
wire   [0:0] tmp_83_fu_395_p2;
reg   [0:0] tmp_83_reg_1019;
wire   [0:0] ap_phi_mux_b2_phi_fu_231_p4;
wire   [31:0] ixstart_20_fu_401_p2;
wire   [31:0] p_s_fu_431_p3;
wire   [0:0] tmp_90_fu_407_p2;
wire   [0:0] tmp_79_fu_439_p2;
reg   [0:0] tmp_79_reg_1036;
reg   [0:0] b1_reg_170;
wire    ap_CS_fsm_state16;
reg   [4:0] tmp_132_reg_1045;
wire   [4:0] tmp_88_fu_547_p2;
reg   [4:0] tmp_88_reg_1050;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state28;
reg   [4:0] tmp_126_reg_1066;
wire   [4:0] tmp_81_fu_721_p2;
reg   [4:0] tmp_81_reg_1071;
wire    ap_CS_fsm_state36;
wire   [63:0] s_2_fu_783_p3;
wire    ap_CS_fsm_state37;
reg   [3:0] tmp_128_reg_1082;
wire    ap_CS_fsm_state44;
wire   [4:0] i_fu_923_p2;
reg   [4:0] i_reg_1087;
wire    ap_CS_fsm_state45;
wire   [7:0] indvars_iv_next_fu_929_p2;
reg   [7:0] indvars_iv_next_reg_1092;
reg   [3:0] tmp_122_reg_1097;
wire    ap_CS_fsm_state52;
reg   [4:0] indvars_iv1_reg_134;
wire    ap_CS_fsm_state53;
reg   [7:0] indvars_iv_reg_146;
reg   [4:0] iy_reg_158;
reg   [8:0] ix_reg_184;
reg   [63:0] s_1_reg_195;
reg   [31:0] ixstart_reg_206;
reg  signed [31:0] ixstart_5_reg_240;
reg   [7:0] ix_1_reg_217;
reg   [0:0] b2_reg_226;
wire  signed [31:0] ixstart_25_cast_fu_640_p1;
reg  signed [31:0] ap_phi_mux_ixstart_5_phi_fu_244_p8;
wire  signed [31:0] ixstart_26_cast_fu_594_p1;
wire   [63:0] tmp_76_fu_373_p1;
wire  signed [63:0] tmp_93_fu_645_p1;
wire  signed [63:0] tmp_91_fu_955_p1;
reg   [31:0] i9_fu_96;
wire   [31:0] p_3_fu_463_p3;
wire  signed [31:0] i21_1_cast_fu_858_p1;
wire  signed [31:0] i21_cast_fu_914_p1;
wire   [7:0] grp_fu_255_p0;
wire   [3:0] grp_fu_255_p1;
wire   [3:0] grp_fu_263_p1;
wire   [3:0] grp_fu_290_p1;
wire   [2:0] grp_fu_290_p2;
wire   [2:0] tmp_105_fu_307_p1;
wire   [5:0] p_shl_fu_311_p3;
wire   [3:0] p_shl7_fu_323_p3;
wire   [6:0] p_shl_cast_fu_319_p1;
wire   [6:0] p_shl7_cast_fu_331_p1;
wire   [7:0] mul_fu_344_p1;
wire   [17:0] mul_fu_344_p2;
wire   [4:0] tmp_120_fu_350_p4;
wire  signed [6:0] tmp_156_cast_fu_360_p1;
wire   [6:0] tmp_s_fu_335_p2;
wire  signed [31:0] tmp_157_cast_fu_370_p1;
wire   [31:0] ixstart_21_fu_413_p2;
wire   [0:0] tmp_92_fu_419_p2;
wire   [31:0] ixstart_22_fu_425_p2;
wire   [31:0] i21_2_fu_445_p2;
wire   [0:0] tmp_86_fu_451_p2;
wire   [31:0] i21_3_fu_457_p2;
wire   [7:0] mul8_fu_479_p1;
wire   [17:0] zext9_cast_fu_476_p1;
wire   [17:0] mul8_fu_479_p2;
wire   [4:0] grp_fu_495_p0;
wire   [3:0] grp_fu_495_p1;
wire   [7:0] mul9_fu_501_p1;
wire   [17:0] mul9_fu_501_p2;
wire   [3:0] grp_fu_255_p2;
wire   [2:0] tmp_130_fu_521_p1;
wire   [3:0] grp_fu_495_p2;
wire   [3:0] tmp_131_fu_533_p1;
wire   [3:0] tmp_129_fu_517_p1;
wire   [3:0] tmp2_fu_537_p2;
wire   [4:0] p_shl20_fu_525_p3;
wire   [4:0] tmp2_cast_fu_543_p1;
wire   [7:0] p_shl17_fu_553_p3;
wire   [5:0] p_shl18_fu_564_p3;
wire   [8:0] p_shl17_cast_fu_560_p1;
wire   [8:0] p_shl18_cast_fu_571_p1;
wire  signed [7:0] tmp_65_fu_581_p1;
wire   [8:0] tmp_65_cast_fu_584_p1;
wire   [8:0] tmp_89_fu_575_p2;
wire   [8:0] ixstart_19_fu_588_p2;
wire   [7:0] p_shl11_fu_599_p3;
wire   [5:0] p_shl12_fu_610_p3;
wire   [8:0] p_shl11_cast_fu_606_p1;
wire   [8:0] p_shl12_cast_fu_617_p1;
wire  signed [7:0] tmp_61_fu_627_p1;
wire   [8:0] tmp_61_cast_fu_630_p1;
wire   [8:0] tmp_82_fu_621_p2;
wire   [8:0] ixstart_18_fu_634_p2;
wire   [7:0] mul6_fu_653_p1;
wire   [17:0] zext5_cast_fu_650_p1;
wire   [17:0] mul6_fu_653_p2;
wire   [4:0] grp_fu_669_p0;
wire   [3:0] grp_fu_669_p1;
wire   [7:0] mul4_fu_675_p1;
wire   [17:0] mul4_fu_675_p2;
wire   [2:0] tmp_124_fu_695_p1;
wire   [3:0] grp_fu_669_p2;
wire   [3:0] tmp_125_fu_707_p1;
wire   [3:0] tmp_123_fu_691_p1;
wire   [3:0] tmp1_fu_711_p2;
wire   [4:0] p_shl15_fu_699_p3;
wire   [4:0] tmp1_cast_fu_717_p1;
wire   [63:0] tmp_94_fu_727_p1;
wire   [33:0] tmp_134_fu_743_p1;
wire   [33:0] tmp_96_fu_739_p1;
wire   [34:0] tmp_133_fu_735_p1;
wire   [34:0] tmp_95_fu_731_p1;
wire   [34:0] s_24_cast_fu_759_p2;
wire   [63:0] s_15_fu_747_p2;
wire   [33:0] s_6_fu_753_p2;
wire   [0:0] tmp_135_fu_765_p3;
wire   [63:0] s_16_fu_773_p2;
wire   [63:0] s_26_cast_fu_779_p1;
wire   [4:0] mul7_fu_795_p1;
wire   [11:0] mul7_fu_795_p2;
wire   [2:0] grp_fu_263_p2;
wire   [2:0] tmp_127_fu_811_p1;
wire   [5:0] p_shl16_fu_815_p3;
wire   [3:0] p_shl19_fu_827_p3;
wire   [6:0] p_shl20_cast_fu_823_p1;
wire   [6:0] p_shl22_cast_fu_835_p1;
wire  signed [4:0] tmp_62_fu_845_p1;
wire   [6:0] tmp_176_cast_fu_848_p1;
wire   [6:0] tmp_85_fu_839_p2;
wire   [6:0] i21_1_fu_852_p2;
wire   [2:0] tmp_121_fu_867_p1;
wire   [5:0] p_shl13_fu_871_p3;
wire   [3:0] p_shl14_fu_883_p3;
wire   [6:0] p_shl16_cast_fu_879_p1;
wire   [6:0] p_shl19_cast_fu_891_p1;
wire  signed [4:0] tmp_58_fu_901_p1;
wire   [6:0] tmp_166_cast_fu_904_p1;
wire   [6:0] tmp_78_fu_895_p2;
wire   [6:0] i21_fu_908_p2;
wire   [4:0] mul5_fu_939_p1;
wire   [11:0] mul5_fu_939_p2;
reg    grp_fu_255_ap_start;
wire    grp_fu_255_ap_done;
reg    grp_fu_263_ap_start;
wire    grp_fu_263_ap_done;
reg    grp_fu_290_ap_start;
wire    grp_fu_290_ap_done;
reg    grp_fu_495_ap_start;
wire    grp_fu_495_ap_done;
reg    grp_fu_669_ap_start;
wire    grp_fu_669_ap_done;
reg   [52:0] ap_NS_fsm;
wire   [11:0] mul5_fu_939_p10;
wire   [11:0] mul7_fu_795_p10;
wire   [17:0] mul_fu_344_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 53'd1;
end

lenetSynthMatlab_cud #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
lenetSynthMatlab_cud_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_255_ap_start),
    .done(grp_fu_255_ap_done),
    .din0(grp_fu_255_p0),
    .din1(grp_fu_255_p1),
    .ce(1'b1),
    .dout(grp_fu_255_p2)
);

lenetSynthMatlab_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
lenetSynthMatlab_dEe_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_263_ap_start),
    .done(grp_fu_263_ap_done),
    .din0(iy_reg_158),
    .din1(grp_fu_263_p1),
    .ce(1'b1),
    .dout(grp_fu_263_p2)
);

lenetSynthMatlab_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
lenetSynthMatlab_dEe_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_290_ap_start),
    .done(grp_fu_290_ap_done),
    .din0(indvars_iv1_reg_134),
    .din1(grp_fu_290_p1),
    .ce(1'b1),
    .dout(grp_fu_290_p2)
);

lenetSynthMatlab_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
lenetSynthMatlab_eOg_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_495_ap_start),
    .done(grp_fu_495_ap_done),
    .din0(grp_fu_495_p0),
    .din1(grp_fu_495_p1),
    .ce(1'b1),
    .dout(grp_fu_495_p2)
);

lenetSynthMatlab_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
lenetSynthMatlab_eOg_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_669_ap_start),
    .done(grp_fu_669_ap_done),
    .din0(grp_fu_669_p0),
    .din1(grp_fu_669_p1),
    .ce(1'b1),
    .dout(grp_fu_669_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        b1_reg_170 <= 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        b1_reg_170 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        b2_reg_226 <= 1'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        b2_reg_226 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state45) & (b1_reg_170 == 1'd1))) begin
        i9_fu_96 <= i21_cast_fu_914_p1;
    end else if (((b1_reg_170 == 1'd0) & (1'b1 == ap_CS_fsm_state45) & (tmp_79_reg_1036 == 1'd1))) begin
        i9_fu_96 <= i21_1_cast_fu_858_p1;
    end else if (((b1_reg_170 == 1'd0) & (tmp_79_fu_439_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13) & (exitcond_fu_382_p2 == 1'd1))) begin
        i9_fu_96 <= p_3_fu_463_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i9_fu_96 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvars_iv1_reg_134 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        indvars_iv1_reg_134 <= indvars_iv_next2_reg_972;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvars_iv_reg_146 <= 8'd4;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        indvars_iv_reg_146 <= indvars_iv_next_reg_1092;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        ix_1_reg_217 <= ix_11_reg_1011;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        ix_1_reg_217 <= ixstart_cast_reg_987;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ix_reg_184 <= 9'd511;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        ix_reg_184 <= ix_10_reg_982;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_90_fu_407_p2 == 1'd0) & (ap_phi_mux_b2_phi_fu_231_p4 == 1'd0) & (tmp_83_fu_395_p2 == 1'd0) & (exitcond_fu_382_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        ixstart_5_reg_240 <= ixstart_20_fu_401_p2;
    end else if (((ap_phi_mux_b2_phi_fu_231_p4 == 1'd0) & (tmp_83_fu_395_p2 == 1'd0) & (exitcond_fu_382_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13) & (tmp_90_fu_407_p2 == 1'd1))) begin
        ixstart_5_reg_240 <= p_s_fu_431_p3;
    end else if (((b2_reg_226 == 1'd0) & (1'b1 == ap_CS_fsm_state25) & (tmp_83_reg_1019 == 1'd1))) begin
        ixstart_5_reg_240 <= ixstart_26_cast_fu_594_p1;
    end else if (((1'b1 == ap_CS_fsm_state25) & (b2_reg_226 == 1'd1))) begin
        ixstart_5_reg_240 <= ixstart_25_cast_fu_640_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        ixstart_reg_206 <= ixstart_5_reg_240;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        ixstart_reg_206 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        iy_reg_158 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        iy_reg_158 <= i_reg_1087;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        s_1_reg_195 <= s_2_fu_783_p3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        s_1_reg_195 <= s23_cast_fu_378_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        i_reg_1087 <= i_fu_923_p2;
        indvars_iv_next_reg_1092 <= indvars_iv_next_fu_929_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        indvars_iv_next2_reg_972 <= indvars_iv_next2_fu_280_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_274_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ix_10_reg_982 <= ix_10_fu_296_p2;
        tmp_reg_977 <= tmp_fu_286_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_382_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        ix_11_reg_1011 <= ix_11_fu_388_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ixstart_cast_reg_987 <= ixstart_cast_fu_302_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        tmp_122_reg_1097 <= {{mul5_fu_939_p2[11:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        tmp_126_reg_1066 <= {{mul4_fu_675_p2[17:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        tmp_128_reg_1082 <= {{mul7_fu_795_p2[11:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        tmp_132_reg_1045 <= {{mul9_fu_501_p2[17:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tmp_75_reg_993 <= tmp_75_fu_364_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((b1_reg_170 == 1'd0) & (1'b1 == ap_CS_fsm_state13) & (exitcond_fu_382_p2 == 1'd1))) begin
        tmp_79_reg_1036 <= tmp_79_fu_439_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        tmp_81_reg_1071 <= tmp_81_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_b2_phi_fu_231_p4 == 1'd0) & (exitcond_fu_382_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        tmp_83_reg_1019 <= tmp_83_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        tmp_88_reg_1050 <= tmp_88_fu_547_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        X_address0 = tmp_93_fu_645_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        X_address0 = tmp_76_fu_373_p1;
    end else begin
        X_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state11))) begin
        X_ce0 = 1'b1;
    end else begin
        X_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        Y_ce0 = 1'b1;
    end else begin
        Y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        Y_we0 = 1'b1;
    end else begin
        Y_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond1_fu_274_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        if (((b2_reg_226 == 1'd0) & (tmp_83_reg_1019 == 1'd1))) begin
            ap_phi_mux_ixstart_5_phi_fu_244_p8 = ixstart_26_cast_fu_594_p1;
        end else if ((b2_reg_226 == 1'd1)) begin
            ap_phi_mux_ixstart_5_phi_fu_244_p8 = ixstart_25_cast_fu_640_p1;
        end else begin
            ap_phi_mux_ixstart_5_phi_fu_244_p8 = ixstart_5_reg_240;
        end
    end else begin
        ap_phi_mux_ixstart_5_phi_fu_244_p8 = ixstart_5_reg_240;
    end
end

always @ (*) begin
    if (((exitcond1_fu_274_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond_fu_382_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13) & (ap_phi_mux_b2_phi_fu_231_p4 == 1'd1)) | ((ap_phi_mux_b2_phi_fu_231_p4 == 1'd0) & (exitcond_fu_382_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13) & (tmp_83_fu_395_p2 == 1'd1)))) begin
        grp_fu_255_ap_start = 1'b1;
    end else begin
        grp_fu_255_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state13) & (b1_reg_170 == 1'd1) & (exitcond_fu_382_p2 == 1'd1)) | ((b1_reg_170 == 1'd0) & (1'b1 == ap_CS_fsm_state13) & (tmp_79_fu_439_p2 == 1'd1) & (exitcond_fu_382_p2 == 1'd1)))) begin
        grp_fu_263_ap_start = 1'b1;
    end else begin
        grp_fu_263_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1_fu_274_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_290_ap_start = 1'b1;
    end else begin
        grp_fu_290_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_495_ap_start = 1'b1;
    end else begin
        grp_fu_495_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_669_ap_start = 1'b1;
    end else begin
        grp_fu_669_ap_start = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond1_fu_274_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((b1_reg_170 == 1'd0) & (tmp_79_fu_439_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13) & (exitcond_fu_382_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else if (((b1_reg_170 == 1'd0) & (1'b1 == ap_CS_fsm_state13) & (tmp_79_fu_439_p2 == 1'd1) & (exitcond_fu_382_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else if (((1'b1 == ap_CS_fsm_state13) & (b1_reg_170 == 1'd1) & (exitcond_fu_382_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else if (((ap_phi_mux_b2_phi_fu_231_p4 == 1'd0) & (tmp_83_fu_395_p2 == 1'd0) & (exitcond_fu_382_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else if (((ap_phi_mux_b2_phi_fu_231_p4 == 1'd0) & (exitcond_fu_382_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13) & (tmp_83_fu_395_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Y_address0 = tmp_91_fu_955_p1;

assign Y_d0 = s_1_reg_195;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_phi_mux_b2_phi_fu_231_p4 = b2_reg_226;

assign exitcond1_fu_274_p2 = ((iy_reg_158 == 5'd30) ? 1'b1 : 1'b0);

assign exitcond_fu_382_p2 = ((ix_1_reg_217 == indvars_iv_reg_146) ? 1'b1 : 1'b0);

assign grp_fu_255_p0 = (ix_1_reg_217 + 8'd1);

assign grp_fu_255_p1 = 8'd5;

assign grp_fu_263_p1 = 5'd5;

assign grp_fu_290_p1 = 5'd5;

assign grp_fu_495_p0 = {{mul8_fu_479_p2[15:11]}};

assign grp_fu_495_p1 = 5'd5;

assign grp_fu_669_p0 = {{mul6_fu_653_p2[15:11]}};

assign grp_fu_669_p1 = 5'd5;

assign i21_1_cast_fu_858_p1 = $signed(i21_1_fu_852_p2);

assign i21_1_fu_852_p2 = (tmp_176_cast_fu_848_p1 + tmp_85_fu_839_p2);

assign i21_2_fu_445_p2 = (i9_fu_96 + 32'd6);

assign i21_3_fu_457_p2 = ($signed(i9_fu_96) + $signed(32'd4294967273));

assign i21_cast_fu_914_p1 = $signed(i21_fu_908_p2);

assign i21_fu_908_p2 = (tmp_166_cast_fu_904_p1 + tmp_78_fu_895_p2);

assign i_fu_923_p2 = (iy_reg_158 + 5'd1);

assign indvars_iv_next2_fu_280_p2 = (indvars_iv1_reg_134 + 5'd1);

assign indvars_iv_next_fu_929_p2 = (indvars_iv_reg_146 + 8'd5);

assign ix_10_fu_296_p2 = (9'd5 + ix_reg_184);

assign ix_11_fu_388_p2 = (ix_1_reg_217 + 8'd1);

assign ixstart_18_fu_634_p2 = (tmp_61_cast_fu_630_p1 + tmp_82_fu_621_p2);

assign ixstart_19_fu_588_p2 = (tmp_65_cast_fu_584_p1 + tmp_89_fu_575_p2);

assign ixstart_20_fu_401_p2 = (ixstart_reg_206 + 32'd30);

assign ixstart_21_fu_413_p2 = ($signed(ixstart_reg_206) + $signed(32'd4294967182));

assign ixstart_22_fu_425_p2 = ($signed(ixstart_reg_206) + $signed(32'd4294967153));

assign ixstart_25_cast_fu_640_p1 = $signed(ixstart_18_fu_634_p2);

assign ixstart_26_cast_fu_594_p1 = $signed(ixstart_19_fu_588_p2);

assign ixstart_cast_fu_302_p2 = (8'd1 + tmp_reg_977);

assign mul4_fu_675_p1 = zext5_cast_fu_650_p1;

assign mul4_fu_675_p2 = (18'd328 * mul4_fu_675_p1);

assign mul5_fu_939_p1 = mul5_fu_939_p10;

assign mul5_fu_939_p10 = iy_reg_158;

assign mul5_fu_939_p2 = (12'd52 * mul5_fu_939_p1);

assign mul6_fu_653_p1 = zext5_cast_fu_650_p1;

assign mul6_fu_653_p2 = (18'd410 * mul6_fu_653_p1);

assign mul7_fu_795_p1 = mul7_fu_795_p10;

assign mul7_fu_795_p10 = iy_reg_158;

assign mul7_fu_795_p2 = (12'd52 * mul7_fu_795_p1);

assign mul8_fu_479_p1 = zext9_cast_fu_476_p1;

assign mul8_fu_479_p2 = (18'd410 * mul8_fu_479_p1);

assign mul9_fu_501_p1 = zext9_cast_fu_476_p1;

assign mul9_fu_501_p2 = (18'd328 * mul9_fu_501_p1);

assign mul_fu_344_p1 = mul_fu_344_p10;

assign mul_fu_344_p10 = ixstart_cast_reg_987;

assign mul_fu_344_p2 = (18'd328 * mul_fu_344_p1);

assign p_3_fu_463_p3 = ((tmp_86_fu_451_p2[0:0] === 1'b1) ? i21_3_fu_457_p2 : i21_2_fu_445_p2);

assign p_s_fu_431_p3 = ((tmp_92_fu_419_p2[0:0] === 1'b1) ? ixstart_22_fu_425_p2 : ixstart_21_fu_413_p2);

assign p_shl11_cast_fu_606_p1 = p_shl11_fu_599_p3;

assign p_shl11_fu_599_p3 = {{tmp_81_reg_1071}, {3'd0}};

assign p_shl12_cast_fu_617_p1 = p_shl12_fu_610_p3;

assign p_shl12_fu_610_p3 = {{tmp_81_reg_1071}, {1'd0}};

assign p_shl13_fu_871_p3 = {{tmp_121_fu_867_p1}, {3'd0}};

assign p_shl14_fu_883_p3 = {{tmp_121_fu_867_p1}, {1'd0}};

assign p_shl15_fu_699_p3 = {{tmp_124_fu_695_p1}, {2'd0}};

assign p_shl16_cast_fu_879_p1 = p_shl13_fu_871_p3;

assign p_shl16_fu_815_p3 = {{tmp_127_fu_811_p1}, {3'd0}};

assign p_shl17_cast_fu_560_p1 = p_shl17_fu_553_p3;

assign p_shl17_fu_553_p3 = {{tmp_88_reg_1050}, {3'd0}};

assign p_shl18_cast_fu_571_p1 = p_shl18_fu_564_p3;

assign p_shl18_fu_564_p3 = {{tmp_88_reg_1050}, {1'd0}};

assign p_shl19_cast_fu_891_p1 = p_shl14_fu_883_p3;

assign p_shl19_fu_827_p3 = {{tmp_127_fu_811_p1}, {1'd0}};

assign p_shl20_cast_fu_823_p1 = p_shl16_fu_815_p3;

assign p_shl20_fu_525_p3 = {{tmp_130_fu_521_p1}, {2'd0}};

assign p_shl22_cast_fu_835_p1 = p_shl19_fu_827_p3;

assign p_shl7_cast_fu_331_p1 = p_shl7_fu_323_p3;

assign p_shl7_fu_323_p3 = {{tmp_105_fu_307_p1}, {1'd0}};

assign p_shl_cast_fu_319_p1 = p_shl_fu_311_p3;

assign p_shl_fu_311_p3 = {{tmp_105_fu_307_p1}, {3'd0}};

assign s23_cast_fu_378_p1 = X_q0;

assign s_15_fu_747_p2 = (tmp_94_fu_727_p1 + s_1_reg_195);

assign s_16_fu_773_p2 = (s_15_fu_747_p2 | 64'd18446744056529682432);

assign s_24_cast_fu_759_p2 = (tmp_133_fu_735_p1 + tmp_95_fu_731_p1);

assign s_26_cast_fu_779_p1 = s_6_fu_753_p2;

assign s_2_fu_783_p3 = ((tmp_135_fu_765_p3[0:0] === 1'b1) ? s_16_fu_773_p2 : s_26_cast_fu_779_p1);

assign s_6_fu_753_p2 = (tmp_134_fu_743_p1 + tmp_96_fu_739_p1);

assign tmp1_cast_fu_717_p1 = tmp1_fu_711_p2;

assign tmp1_fu_711_p2 = (tmp_125_fu_707_p1 + tmp_123_fu_691_p1);

assign tmp2_cast_fu_543_p1 = tmp2_fu_537_p2;

assign tmp2_fu_537_p2 = (tmp_131_fu_533_p1 + tmp_129_fu_517_p1);

assign tmp_105_fu_307_p1 = grp_fu_290_p2[2:0];

assign tmp_120_fu_350_p4 = {{mul_fu_344_p2[17:13]}};

assign tmp_121_fu_867_p1 = grp_fu_263_p2[2:0];

assign tmp_123_fu_691_p1 = grp_fu_255_p2[3:0];

assign tmp_124_fu_695_p1 = grp_fu_255_p2[2:0];

assign tmp_125_fu_707_p1 = grp_fu_669_p2[3:0];

assign tmp_127_fu_811_p1 = grp_fu_263_p2[2:0];

assign tmp_129_fu_517_p1 = grp_fu_255_p2[3:0];

assign tmp_130_fu_521_p1 = grp_fu_255_p2[2:0];

assign tmp_131_fu_533_p1 = grp_fu_495_p2[3:0];

assign tmp_133_fu_735_p1 = s_1_reg_195[34:0];

assign tmp_134_fu_743_p1 = s_1_reg_195[33:0];

assign tmp_135_fu_765_p3 = s_24_cast_fu_759_p2[32'd34];

assign tmp_156_cast_fu_360_p1 = $signed(tmp_120_fu_350_p4);

assign tmp_157_cast_fu_370_p1 = $signed(tmp_75_reg_993);

assign tmp_166_cast_fu_904_p1 = $unsigned(tmp_58_fu_901_p1);

assign tmp_176_cast_fu_848_p1 = $unsigned(tmp_62_fu_845_p1);

assign tmp_58_fu_901_p1 = $signed(tmp_122_reg_1097);

assign tmp_61_cast_fu_630_p1 = $unsigned(tmp_61_fu_627_p1);

assign tmp_61_fu_627_p1 = $signed(tmp_126_reg_1066);

assign tmp_62_fu_845_p1 = $signed(tmp_128_reg_1082);

assign tmp_65_cast_fu_584_p1 = $unsigned(tmp_65_fu_581_p1);

assign tmp_65_fu_581_p1 = $signed(tmp_132_reg_1045);

assign tmp_75_fu_364_p2 = ($signed(tmp_156_cast_fu_360_p1) + $signed(tmp_s_fu_335_p2));

assign tmp_76_fu_373_p1 = $unsigned(tmp_157_cast_fu_370_p1);

assign tmp_78_fu_895_p2 = (p_shl16_cast_fu_879_p1 - p_shl19_cast_fu_891_p1);

assign tmp_79_fu_439_p2 = (($signed(i9_fu_96) > $signed(32'd2147483641)) ? 1'b1 : 1'b0);

assign tmp_81_fu_721_p2 = (p_shl15_fu_699_p3 + tmp1_cast_fu_717_p1);

assign tmp_82_fu_621_p2 = (p_shl11_cast_fu_606_p1 - p_shl12_cast_fu_617_p1);

assign tmp_83_fu_395_p2 = (($signed(ixstart_reg_206) > $signed(32'd2147483617)) ? 1'b1 : 1'b0);

assign tmp_85_fu_839_p2 = (p_shl20_cast_fu_823_p1 - p_shl22_cast_fu_835_p1);

assign tmp_86_fu_451_p2 = (($signed(i21_2_fu_445_p2) > $signed(32'd29)) ? 1'b1 : 1'b0);

assign tmp_88_fu_547_p2 = (p_shl20_fu_525_p3 + tmp2_cast_fu_543_p1);

assign tmp_89_fu_575_p2 = (p_shl17_cast_fu_560_p1 - p_shl18_cast_fu_571_p1);

assign tmp_90_fu_407_p2 = (($signed(ixstart_20_fu_401_p2) > $signed(32'd149)) ? 1'b1 : 1'b0);

assign tmp_91_fu_955_p1 = $signed(i9_fu_96);

assign tmp_92_fu_419_p2 = (($signed(ixstart_21_fu_413_p2) > $signed(32'd29)) ? 1'b1 : 1'b0);

assign tmp_93_fu_645_p1 = ap_phi_mux_ixstart_5_phi_fu_244_p8;

assign tmp_94_fu_727_p1 = X_q0;

assign tmp_95_fu_731_p1 = X_q0;

assign tmp_96_fu_739_p1 = X_q0;

assign tmp_fu_286_p1 = ix_reg_184[7:0];

assign tmp_s_fu_335_p2 = (p_shl_cast_fu_319_p1 - p_shl7_cast_fu_331_p1);

assign zext5_cast_fu_650_p1 = ix_11_reg_1011;

assign zext9_cast_fu_476_p1 = ix_11_reg_1011;

endmodule //c_sum
