$date
	Sun Oct 23 05:14:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#102967
b10000 !
1"
#102970
b10000 &
b10000 %
1$
#102971
0"
#102974
b1000 &
b1000 %
#102978
b100 &
b100 %
#102982
b10 &
b10 %
#102986
b1 &
b1 %
1#
#102990
b0 &
0#
b0 %
0$
#1095851
b10100 !
1"
#1095854
b10100 &
b10100 %
1$
#1095855
0"
#1095858
b1010 &
b1010 %
#1095862
b101 &
b101 %
#1095866
b10000 &
b10000 %
#1095870
b1000 &
b1000 %
#1095874
b100 &
b100 %
#1095878
b10 &
b10 %
#1095882
b1 &
b1 %
1#
#1095886
b0 &
0#
b0 %
0$
#2138699
b10010 !
1"
#2138702
b10010 &
b10010 %
1$
#2138703
0"
#2138706
b1001 &
b1001 %
#2138710
b11100 &
b11100 %
#2138714
b1110 &
b1110 %
#2138718
b111 &
b111 %
#2138722
b10110 &
b10110 %
#2138726
b1011 &
b1011 %
#2138730
b100010 &
b100010 %
#2138734
b10001 &
b10001 %
#2138738
b110100 &
b110100 %
#2138742
b11010 &
b11010 %
#2138746
b1101 &
b1101 %
#2138750
b101000 &
b101000 %
#2138754
b10100 &
b10100 %
#2138758
b1010 &
b1010 %
#2138762
b101 &
b101 %
#2138766
b10000 &
b10000 %
#2138770
b1000 &
b1000 %
#2138774
b100 &
b100 %
#2138778
b10 &
b10 %
#2138782
b1 &
1#
b1 %
#2138786
b0 &
b0 %
0#
0$
#4500012
