0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sim_1/imports/new/controller_test.sv,1585938423,systemVerilog,,,,controller_test;selfcheck,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/COMP541/Lab5/Lab5.srcs/sources_1/new/display8digit.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/imports/new/fulladder.sv,,display8digit,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/COMP541/Lab5/Lab5.srcs/sources_1/new/keyboard.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sim_4/new/logical.sv,,keyboard,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/COMP541/Lab5/Lab5.srcs/sources_1/new/montek_sound_Nexys4.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/new/ram.sv,,montek_sound_Nexys4,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/COMP541/Lab7/Lab7.srcs/sources_1/new/bitmapmem.sv,1583340275,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/new/comparator.sv,,bitmapmem,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/new/display640x480.vh,1582140254,verilog,,,,,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/new/hexto7seg.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/COMP541/Lab5/Lab5.srcs/sources_1/new/keyboard.sv,,hexto7seg,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/new/screenmem.sv,1586750994,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sim_5/new/shifter.sv,,screenmem,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/new/vgadisplaydriver.sv,1586750946,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/new/vgatimer.sv,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/new/display640x480.vh,vgadisplaydriver,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/new/vgatimer.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/new/xycounter.sv,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/new/display640x480.vh,vgatimer,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/new/xycounter.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/tester_screentest.sv,,xycounter,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources/ADXL362Ctrl.vhd,1582140254,vhdl,,,,adxl362ctrl,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources/AccelArithmetics.vhd,1582140254,vhdl,,,,accelarithmetics,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources/AccelerometerCtl.vhd,1582140254,vhdl,,,,accelerometerctl,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources/SPI_If.vhd,1582140254,vhdl,,,,spi_if,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources/accelerometer.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/new/adder.sv,,accelerometer,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sim_4/new/logical.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/memIO.sv,,logical,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sim_5/new/shifter.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/top.sv,,shifter,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/imports/new/fulladder.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sim_4/new/logical.sv,,fulladder,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/new/adder.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/new/addsub.sv,,adder,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/new/addsub.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/COMP541/Lab7/Lab7.srcs/sources_1/new/bitmapmem.sv,,addsub,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/new/comparator.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/controller.sv,,comparator,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/new/ALU.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/new/adder.sv,,ALU,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/new/ram.sv,1585965250,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/new/register_file.sv,,ram_module,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/new/register_file.sv,1582826745,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/new/rom.sv,,register_file,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/new/rom.sv,1586751557,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/new/screenmem.sv,,rom_module,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/controller.sv,1585942376,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/datamem.sv,,controller,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/datamem.sv,1586898755,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/datapath.sv,,datamem,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/datapath.sv,1585969296,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/imports/new/fulladder.sv,,datapath,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/memIO.sv,1586897068,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/mips.sv,,memIO,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/mips.sv,1585949322,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/new/register_file.sv,,mips,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/tester_screentest.sv,1586750041,systemVerilog,,,,project_screentest;selfcheck_nopause,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/top.sv,1586885872,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/new/vgadisplaydriver.sv,,top,,,../../../../FinalProject.srcs/sources_1/imports/new,,,,,
