#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Sep 26 13:54:59 2018
# Process ID: 4513
# Current directory: /home/comparch/Desktop/Lab0/lab_0/lab_0.runs/synth_1
# Command line: vivado -log lab0_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab0_wrapper.tcl
# Log file: /home/comparch/Desktop/Lab0/lab_0/lab_0.runs/synth_1/lab0_wrapper.vds
# Journal file: /home/comparch/Desktop/Lab0/lab_0/lab_0.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lab0_wrapper.tcl -notrace
Command: synth_design -top lab0_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4523 
WARNING: [Synth 8-2490] overwriting previous definition of module behavioralFullAdder [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/sources_1/imports/Lab0/adder.v:9]
WARNING: [Synth 8-2490] overwriting previous definition of module FullAdder [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/sources_1/imports/Lab0/adder.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module FullAdderBegin [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/sources_1/imports/Lab0/adder.v:42]
WARNING: [Synth 8-2490] overwriting previous definition of module FullAdder4bit [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/sources_1/imports/Lab0/adder.v:58]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1257.723 ; gain = 72.273 ; free physical = 6649 ; free virtual = 9370
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab0_wrapper' [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/sources_1/imports/Lab0/lab0_wrapper.v:96]
INFO: [Synth 8-6157] synthesizing module 'dff' [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/sources_1/imports/Lab0/lab0_wrapper.v:38]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/sources_1/imports/Lab0/lab0_wrapper.v:38]
INFO: [Synth 8-6157] synthesizing module 'jkff1' [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/sources_1/imports/Lab0/lab0_wrapper.v:53]
INFO: [Synth 8-6155] done synthesizing module 'jkff1' (2#1) [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/sources_1/imports/Lab0/lab0_wrapper.v:53]
INFO: [Synth 8-6157] synthesizing module 'mux2' [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/sources_1/imports/Lab0/lab0_wrapper.v:74]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (3#1) [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/sources_1/imports/Lab0/lab0_wrapper.v:74]
INFO: [Synth 8-6157] synthesizing module 'FullAdder4bit' [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/sources_1/imports/Lab0/adder.v:58]
INFO: [Synth 8-6157] synthesizing module 'FullAdderBegin' [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/sources_1/imports/Lab0/adder.v:42]
INFO: [Synth 8-6155] done synthesizing module 'FullAdderBegin' (4#1) [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/sources_1/imports/Lab0/adder.v:42]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/sources_1/imports/Lab0/adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (5#1) [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/sources_1/imports/Lab0/adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder4bit' (6#1) [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/sources_1/imports/Lab0/adder.v:58]
INFO: [Synth 8-6155] done synthesizing module 'lab0_wrapper' (7#1) [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/sources_1/imports/Lab0/lab0_wrapper.v:96]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1285.848 ; gain = 100.398 ; free physical = 6668 ; free virtual = 9389
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1285.848 ; gain = 100.398 ; free physical = 6666 ; free virtual = 9388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1285.848 ; gain = 100.398 ; free physical = 6666 ; free virtual = 9388
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/constrs_1/imports/Lab0/ZYBO_Master.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 's' is not supported in the xdc constraint file. [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/constrs_1/imports/Lab0/ZYBO_Master.xdc:1]
Finished Parsing XDC File [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/constrs_1/imports/Lab0/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/comparch/Desktop/Lab0/lab_0/lab_0.srcs/constrs_1/imports/Lab0/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab0_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab0_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1588.434 ; gain = 0.000 ; free physical = 6382 ; free virtual = 9145
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 1588.434 ; gain = 402.984 ; free physical = 6450 ; free virtual = 9213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 1588.434 ; gain = 402.984 ; free physical = 6450 ; free virtual = 9213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 1588.434 ; gain = 402.984 ; free physical = 6452 ; free virtual = 9215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 1588.434 ; gain = 402.984 ; free physical = 6444 ; free virtual = 9207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module jkff1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module FullAdderBegin 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 1588.434 ; gain = 402.984 ; free physical = 6430 ; free virtual = 9197
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:11 . Memory (MB): peak = 1588.434 ; gain = 402.984 ; free physical = 6295 ; free virtual = 9069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:11 . Memory (MB): peak = 1588.434 ; gain = 402.984 ; free physical = 6294 ; free virtual = 9069
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:01:11 . Memory (MB): peak = 1598.449 ; gain = 413.000 ; free physical = 6293 ; free virtual = 9068
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:13 . Memory (MB): peak = 1598.449 ; gain = 413.000 ; free physical = 6283 ; free virtual = 9058
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:13 . Memory (MB): peak = 1598.449 ; gain = 413.000 ; free physical = 6283 ; free virtual = 9058
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:13 . Memory (MB): peak = 1598.449 ; gain = 413.000 ; free physical = 6283 ; free virtual = 9058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:13 . Memory (MB): peak = 1598.449 ; gain = 413.000 ; free physical = 6283 ; free virtual = 9058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:13 . Memory (MB): peak = 1598.449 ; gain = 413.000 ; free physical = 6283 ; free virtual = 9058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:13 . Memory (MB): peak = 1598.449 ; gain = 413.000 ; free physical = 6283 ; free virtual = 9058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     1|
|3     |LUT4 |     4|
|4     |LUT5 |     1|
|5     |LUT6 |     2|
|6     |FDRE |     9|
|7     |IBUF |     9|
|8     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |    31|
|2     |  opA_mem |dff    |    10|
|3     |  opB_mem |dff_0  |     5|
|4     |  src_sel |jkff1  |     2|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:13 . Memory (MB): peak = 1598.449 ; gain = 413.000 ; free physical = 6283 ; free virtual = 9058
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1598.449 ; gain = 110.414 ; free physical = 6341 ; free virtual = 9116
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1598.457 ; gain = 413.000 ; free physical = 6350 ; free virtual = 9125
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:16 . Memory (MB): peak = 1604.449 ; gain = 419.102 ; free physical = 6336 ; free virtual = 9111
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/comparch/Desktop/Lab0/lab_0/lab_0.runs/synth_1/lab0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab0_wrapper_utilization_synth.rpt -pb lab0_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1628.461 ; gain = 0.000 ; free physical = 6333 ; free virtual = 9108
INFO: [Common 17-206] Exiting Vivado at Wed Sep 26 13:56:26 2018...
