Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Oct 10 15:41:49 2021
| Host         : LAPTOP-UB7273AV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LED_with_RAM_control_sets_placed.rpt
| Design       : LED_with_RAM
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             140 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              24 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              93 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------------------+--------------------------------+------------------+----------------+--------------+
|       Clock Signal      |        Enable Signal        |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+-----------------------------+--------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG          | Db1/E[0]                    |                                |                1 |              4 |         4.00 |
|  RAM_reg[0][7]_i_1_n_0  |                             |                                |                2 |              8 |         4.00 |
|  RAM_reg[5][7]_i_1_n_0  |                             |                                |                3 |              8 |         2.67 |
|  RAM_reg[12][7]_i_1_n_0 |                             |                                |                2 |              8 |         4.00 |
|  RAM_reg[6][7]_i_1_n_0  |                             |                                |                3 |              8 |         2.67 |
|  RAM_reg[13][7]_i_1_n_0 |                             |                                |                2 |              8 |         4.00 |
|  RAM_reg[7][7]_i_1_n_0  |                             |                                |                2 |              8 |         4.00 |
|  RAM_reg[2][7]_i_1_n_0  |                             |                                |                3 |              8 |         2.67 |
|  RAM_reg[11][7]_i_1_n_0 |                             |                                |                2 |              8 |         4.00 |
|  RAM_reg[8][7]_i_1_n_0  |                             |                                |                2 |              8 |         4.00 |
|  RAM_reg[15][7]_i_1_n_0 |                             |                                |                2 |              8 |         4.00 |
|  RAM_reg[4][7]_i_1_n_0  |                             |                                |                4 |              8 |         2.00 |
|  RAM_reg[1][7]_i_1_n_0  |                             |                                |                3 |              8 |         2.67 |
|  RAM_reg[3][7]_i_1_n_0  |                             |                                |                5 |              8 |         1.60 |
|  RAM_reg[10][7]_i_1_n_0 |                             |                                |                2 |              8 |         4.00 |
|  RAM_reg[14][7]_i_1_n_0 |                             |                                |                2 |              8 |         4.00 |
|  RAM_reg[9][7]_i_1_n_0  |                             |                                |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG          | Db2/E[0]                    |                                |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG          |                             |                                |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG          | sn_bekleme1/sn_counter_flag |                                |                9 |             12 |         1.33 |
|  clk_IBUF_BUFG          |                             | sn_bekleme1/cnt[31]_i_1__2_n_0 |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG          | Db2/cnt_next                | Db2/cnt[31]_i_1__0_n_0         |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG          | Db3/cnt_next                | Db3/cnt[31]_i_1__1_n_0         |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG          | Db1/cnt_next                | Db1/cnt[31]_i_1_n_0            |                8 |             31 |         3.88 |
+-------------------------+-----------------------------+--------------------------------+------------------+----------------+--------------+


