$date
	Sat Sep 20 06:23:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_regfile4x4 $end
$var wire 4 ! rdata [3:0] $end
$var reg 1 " clk $end
$var reg 2 # raddr [1:0] $end
$var reg 2 $ waddr [1:0] $end
$var reg 4 % wdata [3:0] $end
$var reg 1 & we $end
$var integer 32 ' i [31:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 2 ( raddr [1:0] $end
$var wire 4 ) rdata [3:0] $end
$var wire 2 * waddr [1:0] $end
$var wire 4 + wdata [3:0] $end
$var wire 1 & we $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 +
b0 *
bx )
bx (
b0 '
1&
b1 %
b0 $
bx #
0"
bx !
$end
#5
1"
#10
0"
b10 %
b10 +
b1 $
b1 *
b1 '
#15
1"
#20
0"
b11 %
b11 +
b10 $
b10 *
b10 '
#25
1"
#30
0"
b100 %
b100 +
b11 $
b11 *
b11 '
#35
1"
#40
0"
b1 !
b1 )
b0 #
b0 (
0&
b0 '
#45
1"
#50
0"
b10 !
b10 )
b1 #
b1 (
b1 '
#55
1"
#60
0"
b11 !
b11 )
b10 #
b10 (
b10 '
#65
1"
#70
0"
b100 !
b100 )
b11 #
b11 (
b11 '
#75
1"
#80
0"
b100 '
