---
source_pdf: rp2350-datasheet-1.pdf
repository: llm_database
chapter: Chapter 12. Peripherals
section: 12.6. DMA
pages: 1095-1095
type: technical_spec
generated_at: 2026-02-28T17:22:56.644477+00:00
---

# 12.6. DMA

Bits
Description
Type
Reset
3
CH3
RW
0x0
2
CH2
RW
0x0
1
CH1
RW
0x0
0
CH0
RW
0x0
PWM: IRQ1_INTS Register
Offset: 0x10c
Description
Interrupt status after masking & forcing for irq1
Table 1144.
IRQ1_INTS Register
Bits
Description
Type
Reset
31:12
Reserved.
-
-
11
CH11
RO
0x0
10
CH10
RO
0x0
9
CH9
RO
0x0
8
CH8
RO
0x0
7
CH7
RO
0x0
6
CH6
RO
0x0
5
CH5
RO
0x0
4
CH4
RO
0x0
3
CH3
RO
0x0
2
CH2
RO
0x0
1
CH1
RO
0x0
0
CH0
RO
0x0
12.6. DMA
The RP2350 Direct Memory Access (DMA) controller performs bulk data transfers on a processor’s behalf. This leaves
processors free to attend to other tasks or enter low-power sleep states. The DMA dual bus manager ports can issue
one read and one write access per cycle. The data throughput is therefore far greater than one of RP2350’s processors.
RP2350 Datasheet
12.6. DMA
1094

