<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Gpsd-dev] [PATCH] Restrict the barrier() function to x86 and x86_64
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/gpsd-dev/2011-March/index.html" >
   <LINK REL="made" HREF="mailto:gpsd-dev%40lists.berlios.de?Subject=Re%3A%20%5BGpsd-dev%5D%20%5BPATCH%5D%20Restrict%20the%20barrier%28%29%20function%20to%20x86%20and%0A%20x86_64&In-Reply-To=%3C4D91FCAE.6060200%40bzed.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="009178.html">
   <LINK REL="Next"  HREF="009184.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Gpsd-dev] [PATCH] Restrict the barrier() function to x86 and x86_64</H1>
    <B>Bernd Zeimetz</B> 
    <A HREF="mailto:gpsd-dev%40lists.berlios.de?Subject=Re%3A%20%5BGpsd-dev%5D%20%5BPATCH%5D%20Restrict%20the%20barrier%28%29%20function%20to%20x86%20and%0A%20x86_64&In-Reply-To=%3C4D91FCAE.6060200%40bzed.de%3E"
       TITLE="[Gpsd-dev] [PATCH] Restrict the barrier() function to x86 and x86_64">bernd at bzed.de
       </A><BR>
    <I>Tue Mar 29 17:37:18 CEST 2011</I>
    <P><UL>
        <LI>Previous message: <A HREF="009178.html">[Gpsd-dev] [PATCH] Restrict the barrier() function to x86 and	x86_64
</A></li>
        <LI>Next message: <A HREF="009184.html">[Gpsd-dev] [PATCH] Restrict the barrier() function to x86	and	x86_64
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#9179">[ date ]</a>
              <a href="thread.html#9179">[ thread ]</a>
              <a href="subject.html#9179">[ subject ]</a>
              <a href="author.html#9179">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>On 03/29/2011 05:31 PM, tz wrote:
&gt;<i> Is there a multiple MIPS board 
</I>
Yeah, for example the 16-Core CPUs we're using on some debian.org
machines: <A HREF="http://www.caviumnetworks.com/OCTEON_MIPS64.html">http://www.caviumnetworks.com/OCTEON_MIPS64.html</A>

&gt;<i> and do they have memory barrier instructions?
</I>
No clue.

-- 
 Bernd Zeimetz                            Debian GNU/Linux Developer
 <A HREF="http://bzed.de">http://bzed.de</A>                                <A HREF="http://www.debian.org">http://www.debian.org</A>
 GPG Fingerprints: ECA1 E3F2 8E11 2432 D485 DD95 EB36 171A 6FF9 435F

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="009178.html">[Gpsd-dev] [PATCH] Restrict the barrier() function to x86 and	x86_64
</A></li>
	<LI>Next message: <A HREF="009184.html">[Gpsd-dev] [PATCH] Restrict the barrier() function to x86	and	x86_64
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#9179">[ date ]</a>
              <a href="thread.html#9179">[ thread ]</a>
              <a href="subject.html#9179">[ subject ]</a>
              <a href="author.html#9179">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/gpsd-dev">More information about the Gpsd-dev
mailing list</a><br>
</body></html>
