<!DOCTYPE html>
<html lang="en">
<head>
  <title>about me</title>
  <meta charset="utf-8">
  <link rel="stylesheet" href="css/bootstrap.min.css">  

  <link href="css/cover.css" rel="stylesheet">

  <script src="https://cdn.static.runoob.com/libs/jquery/2.1.1/jquery.min.js"></script>
  <script src="js/bootstrap.min.js"></script>
</head>

<body>

<div class="container">
<ul class="nav nav-tabs">
  <li role="presentation"><a href="index.html">About me</a></li>
  <li role="presentation" class="active"><a href="#">publications</a></li>
  <li role="presentation"><a href="cv_en.pdf">full cv</a></li>
</ul>
</ul>

	<div class="row">
		<ul class="mylist">
			<li>fpt<br><br>
			</li>
			<li><strong>Wang, T.</strong>, Peng, B., & Jin, X. (2016,  May).  <strong>RP-ring: A Heterogeneous multi-FPGA Accelerating Solution for N-body Simulations</strong><br>  In Field-Programmable Custom  Computing Machines (FCCM), 2016 IEEE 24th  Annual 
International Symposium. IEEE<br><a href="http://ieeexplore.ieee.org/document/7544743/">[article]</a><br><br>
			</li>
			<li><strong>Wang, T.</strong>, Peng, B., & Jin, X. (2016, February). <strong>An Extensible Heterogeneous Multi-FPGA Framework for 
Accelerating N-body Simulation</strong><br> In Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (pp. 277-277). ACM.<br>
			<a href="http://ieeexplore.ieee.org/document/7544743/">[article]</a><br><br>
			</li>
			<li>Peng, B., Jin, X.,  <strong>Wang, T.</strong>, & Du, X. (2015, May). <strong>Design of a Distributed Compressor for Astronomy SSD</strong><br> 
In Field-Programmable Custom Computing Machines (FCCM), 2015 IEEE 23rd Annual International Symposium 
on (pp. 98-98). IEEE.<br><a href="http://ieeexplore.ieee.org/document/7160048/">[article]</a><br><br>
			</li>
			<li>Xiang, T., Zhao, L., Jin, X., <strong>Wang, T.</strong>, Chu, S., Ma, C., ... & Ben, X. (2014, May). <strong>A Multi-phase Clock Time-to-Digital Convertor Based on ISERDES Architecture</strong><br> In Field-Programmable Custom Computing Machines (FCCM), 
2014 IEEE 22nd Annual International Symposium on (pp. 35-35). IEEE.<br><a href="http://ieeexplore.ieee.org/document/6861584/">[article]</a><br><br>
			</li>
			<li>Xiang, T., Zhao, L., Jin, X., <strong>Wang, T.</strong>, Chu, S., Ma, C., ... & An, Q. (2014, May). <strong>A 56-ps multi-phase clock time-to-digital convertor based on Artix-7 FPGA</strong><br>In Real Time Conference (RT), 2014 19th IEEE-NPSS (pp. 1-4). IEEE.<br><a href="http://ieeexplore.ieee.org/document/7097544/">[article]</a><br><br>
			</li>
		</ul>
	</div>



</div>

</body>
</html>
