{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637534486475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637534486482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 21 17:41:26 2021 " "Processing started: Sun Nov 21 17:41:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637534486482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637534486482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Chrono -c Chrono " "Command: quartus_map --read_settings_files=on --write_settings_files=off Chrono -c Chrono" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637534486483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637534487807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637534487807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chrono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chrono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Chrono-behavorial " "Found design unit 1: Chrono-behavorial" {  } { { "Chrono.vhd" "" { Text "C:/intelFPGA_lite/Chrono/Chrono.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637534523648 ""} { "Info" "ISGN_ENTITY_NAME" "1 Chrono " "Found entity 1: Chrono" {  } { { "Chrono.vhd" "" { Text "C:/intelFPGA_lite/Chrono/Chrono.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637534523648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637534523648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorcronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorcronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorCronometro-test " "Found design unit 1: ContadorCronometro-test" {  } { { "ContadorCronometro.vhd" "" { Text "C:/intelFPGA_lite/Chrono/ContadorCronometro.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637534523670 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorCronometro " "Found entity 1: ContadorCronometro" {  } { { "ContadorCronometro.vhd" "" { Text "C:/intelFPGA_lite/Chrono/ContadorCronometro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637534523670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637534523670 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "MUX.vhd" "" { Text "C:/intelFPGA_lite/Chrono/MUX.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1637534523681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-test " "Found design unit 1: MUX-test" {  } { { "MUX.vhd" "" { Text "C:/intelFPGA_lite/Chrono/MUX.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637534523682 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "C:/intelFPGA_lite/Chrono/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637534523682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637534523682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_mux-test " "Found design unit 1: count_mux-test" {  } { { "count_mux.vhd" "" { Text "C:/intelFPGA_lite/Chrono/count_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637534523688 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_mux " "Found entity 1: count_mux" {  } { { "count_mux.vhd" "" { Text "C:/intelFPGA_lite/Chrono/count_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637534523688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637534523688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevensegdecoder-test " "Found design unit 1: sevensegdecoder-test" {  } { { "sevensegdecoder.vhd" "" { Text "C:/intelFPGA_lite/Chrono/sevensegdecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637534523695 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevensegdecoder " "Found entity 1: sevensegdecoder" {  } { { "sevensegdecoder.vhd" "" { Text "C:/intelFPGA_lite/Chrono/sevensegdecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637534523695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637534523695 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Chrono " "Elaborating entity \"Chrono\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637534523918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorCronometro ContadorCronometro:CONTADOR " "Elaborating entity \"ContadorCronometro\" for hierarchy \"ContadorCronometro:CONTADOR\"" {  } { { "Chrono.vhd" "CONTADOR" { Text "C:/intelFPGA_lite/Chrono/Chrono.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637534524235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:SELECTOR " "Elaborating entity \"MUX\" for hierarchy \"MUX:SELECTOR\"" {  } { { "Chrono.vhd" "SELECTOR" { Text "C:/intelFPGA_lite/Chrono/Chrono.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637534524339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegdecoder sevensegdecoder:DISPDECODER " "Elaborating entity \"sevensegdecoder\" for hierarchy \"sevensegdecoder:DISPDECODER\"" {  } { { "Chrono.vhd" "DISPDECODER" { Text "C:/intelFPGA_lite/Chrono/Chrono.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637534524349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_mux count_mux:MUXENS " "Elaborating entity \"count_mux\" for hierarchy \"count_mux:MUXENS\"" {  } { { "Chrono.vhd" "MUXENS" { Text "C:/intelFPGA_lite/Chrono/Chrono.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637534524362 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count count_mux.vhd(22) " "VHDL Process Statement warning at count_mux.vhd(22): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count_mux.vhd" "" { Text "C:/intelFPGA_lite/Chrono/count_mux.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637534524377 "|Chrono|count_mux:MUXENS"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sevendisp\[7\] GND " "Pin \"sevendisp\[7\]\" is stuck at GND" {  } { { "Chrono.vhd" "" { Text "C:/intelFPGA_lite/Chrono/Chrono.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637534526577 "|Chrono|sevendisp[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637534526577 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637534526973 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637534529313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637534529313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637534530418 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637534530418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637534530418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637534530418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637534530452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 21 17:42:10 2021 " "Processing ended: Sun Nov 21 17:42:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637534530452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637534530452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637534530452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637534530452 ""}
