// Seed: 654188623
module module_0 #(
    parameter id_5 = 32'd68
) (
    input tri1 id_0,
    input tri0 id_1
    , _id_5, id_6,
    input tri1 id_2,
    output supply0 id_3
);
  assign id_5 = id_1;
  wire [id_5 : -1  *  -1  + ""] id_7;
  wire id_8;
  assign id_6 = "" && ~id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd38
) (
    input  tri1  id_0,
    input  wand  _id_1,
    output uwire id_2,
    input  tri0  id_3,
    input  wor   id_4,
    input  tri1  id_5,
    output wand  id_6,
    input  wire  id_7,
    output wor   id_8
);
  logic [7:0][1 : 1 'b0] id_10;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_8
  );
  assign modCall_1._id_5 = 0;
  always @(1) $clog2(22);
  ;
  assign id_10[id_1 : 1'h0] = id_1;
endmodule
