$date
	Wed Feb 19 00:21:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module parity_checker_tb $end
$var wire 1 ! error $end
$var reg 1 " d0 $end
$var reg 1 # d1 $end
$var reg 1 $ d2 $end
$var reg 1 % d3 $end
$var reg 1 & parity $end
$scope module uut $end
$var wire 1 ' d0 $end
$var wire 1 ( d1 $end
$var wire 1 ) d2 $end
$var wire 1 * d3 $end
$var wire 1 ! error $end
$var wire 1 + parity $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
0!
1&
1+
1#
1(
#20000
0!
0&
0+
1%
1*
#30000
0!
1&
1+
1$
1)
#40000
1!
0%
0*
#50000
1!
0&
0+
1%
1*
#60000
