<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>实战篇：AD转换 - 编程随想</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="实战篇：AD转换" />
<meta property="og:description" content="本次按照IC 型号：ADC128S022，逐次逼近型，进行设计FPGA程序。
目录
1. IC的硬件连接及时序
2. 程序设计
3. 仿真结果
4. 代码
1. IC的硬件连接及时序 1）硬件框图：
2）IC 接口定义：
3）时序图如下：
2. 程序设计 1）模块连接关系
FPGA 与AD IC的连接关系如下图： FPGA AD程序模块接口图如下：
2）SCLK时钟产生
由于SCLK的时钟时0.8~3.2MHZ，这里我们采用1.92MHZ，然后采用线性序列机输出SCLK的依次高低电平。因此需要先两倍于SCLK的时钟SCLK2X，并对其计数。
SCLK2X的时钟是3.84MHZ，因此需设计计数器，每计到13时翻转一次。
3) 仿真时除了sclk,cs,din，从AD输出的dout如何仿真？
为了测试模块功能，模拟ADC芯片的输出，用sin3e产生一个正弦波，位宽12，个数4096。产生的这个.txt文件需要保存在当前工程的simulation目录下的modelsim文件夹中。为何？？？？？
将产生的数据，发送到ADC驱动模块的输入现dout上。
文件读取： 采用系统任务$readmemh
`define sin_data_file &#34;./sin_12bit.txt&#34; // define the file&#39;s location reg [11:0]memory [4095:0]; initial $readmemh(`sin_data_file,memory); 3. 仿真结果 通过各种调试bug，终于在下午成功的仿出波形。
写程序需注意：
1. 对于协议数据传输期间，最好有一个过程状态标志，协议执行时为1，其余时刻为0，在其他的状态或者计数的时候，可以采用这个过程标志作为判断的依据；
2. 程序计数或者状态的改变需要考虑从0到1的过渡，尤其是一个状态从0开始做出改变；
3. 计数器计数判断，必须有计数截至点，整个计数过程运行的标志判断，计数&#43;1的判断条件；
4. 代码 /****************************************** this file name: ad_ctrl this file write time : 20210603 this file function: protocol design of ADC	******************************************/ module ad_ctrl( input clk,rst_n, input [2:0]channel, input dout, input start, output reg sclk,cs,din, output wire ad_done, output reg ad_state, output reg [11:0]data); reg dout_r; reg [1:0]start_r; //if you want to generate start_flag, start_r must be 2 bit, because start_r is same as start wire start_flag; reg [2:0]channel_r; parameter [5:0]ad_fre_cnt_num=6&#39;d26; // sclk2x frequency is 3." />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/1ab905fde8907f4aeee15bbc8a24f2f3/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2021-06-04T13:24:19+08:00" />
<meta property="article:modified_time" content="2021-06-04T13:24:19+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程随想" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程随想</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">实战篇：AD转换</h1>
			
		</header>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <p>本次按照IC 型号：ADC128S022，逐次逼近型，进行设计FPGA程序。</p> 
<p id="main-toc"><strong>目录</strong></p> 
<p id="1.%20IC%E7%9A%84%E7%A1%AC%E4%BB%B6%E8%BF%9E%E6%8E%A5%E5%8F%8A%E6%97%B6%E5%BA%8F-toc" style="margin-left:80px;"><a href="#1.%20IC%E7%9A%84%E7%A1%AC%E4%BB%B6%E8%BF%9E%E6%8E%A5%E5%8F%8A%E6%97%B6%E5%BA%8F" rel="nofollow">1. IC的硬件连接及时序</a></p> 
<p id="2.%20%E7%A8%8B%E5%BA%8F%E8%AE%BE%E8%AE%A1-toc" style="margin-left:80px;"><a href="#2.%20%E7%A8%8B%E5%BA%8F%E8%AE%BE%E8%AE%A1" rel="nofollow">2. 程序设计</a></p> 
<p id="3.%20%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C-toc" style="margin-left:80px;"><a href="#3.%20%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C" rel="nofollow">3. 仿真结果</a></p> 
<p id="4.%20%E4%BB%A3%E7%A0%81-toc" style="margin-left:80px;"><a href="#4.%20%E4%BB%A3%E7%A0%81" rel="nofollow">4. 代码</a></p> 
<hr id="hr-toc"> 
<h4 id="1.%20IC%E7%9A%84%E7%A1%AC%E4%BB%B6%E8%BF%9E%E6%8E%A5%E5%8F%8A%E6%97%B6%E5%BA%8F">1. IC的硬件连接及时序</h4> 
<p>1）硬件框图：</p> 
<p><img alt="" height="344" src="https://images2.imgbox.com/a4/39/T4tgb7QP_o.png" width="700"><img alt="" height="338" src="https://images2.imgbox.com/33/2b/naUtA41m_o.png" width="315"></p> 
<p>2）IC 接口定义：</p> 
<p><img alt="" height="400" src="https://images2.imgbox.com/f5/bf/JnaFhqY6_o.png" width="807"></p> 
<p>3）时序图如下：</p> 
<p><img alt="" height="3" src="https://images2.imgbox.com/d2/7f/ngV4bNof_o.png" width="800"></p> 
<h4 id="2.%20%E7%A8%8B%E5%BA%8F%E8%AE%BE%E8%AE%A1">2. 程序设计</h4> 
<p>1）模块连接关系</p> 
<p>FPGA 与AD IC的连接关系如下图：                                                             FPGA AD程序模块接口图如下：</p> 
<p><img alt="" height="211" src="https://images2.imgbox.com/5e/e7/MsS7LEqm_o.png" width="438">                <img alt="" height="211" src="https://images2.imgbox.com/72/8f/wd6Dd95f_o.png" width="282"><br>  </p> 
<p>2）SCLK时钟产生</p> 
<p style="text-indent:33px;">由于SCLK的时钟时0.8~3.2MHZ，这里我们采用1.92MHZ，然后采用线性序列机输出SCLK的依次高低电平。因此需要先两倍于SCLK的时钟SCLK2X，并对其计数。</p> 
<p style="text-indent:33px;">SCLK2X的时钟是3.84MHZ，因此需设计计数器，每计到13时翻转一次。</p> 
<p>3) 仿真时除了sclk,cs,din，从AD输出的dout如何仿真？</p> 
<p style="text-indent:33px;">为了测试模块功能，模拟ADC芯片的输出，用sin3e产生一个正弦波，位宽12，个数4096。产生的这个.txt文件需要保存在当前工程的simulation目录下的modelsim文件夹中。为何？？？？？</p> 
<p style="text-indent:33px;">将产生的数据，发送到ADC驱动模块的输入现dout上。</p> 
<p style="text-indent:33px;">文件读取：  采用系统任务$readmemh</p> 
<pre><code>`define sin_data_file "./sin_12bit.txt" // define the file's location

reg [11:0]memory [4095:0];
initial $readmemh(`sin_data_file,memory);</code></pre> 
<h4 id="3.%20%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C">3. 仿真结果</h4> 
<p style="text-indent:33px;">通过各种调试bug，终于在下午成功的仿出波形。</p> 
<p><img alt="" height="400" src="https://images2.imgbox.com/53/74/DzKPOqDT_o.png" width="948"></p> 
<p style="text-indent:33px;">写程序需注意：</p> 
<p style="text-indent:33px;">1. 对于协议数据传输期间，最好有一个过程状态标志，协议执行时为1，其余时刻为0，在其他的状态或者计数的时候，可以采用这个过程标志作为判断的依据；</p> 
<p style="text-indent:33px;">2. 程序计数或者状态的改变需要考虑从0到1的过渡，尤其是一个状态从0开始做出改变；</p> 
<p style="text-indent:33px;">3. 计数器计数判断，必须有计数截至点，整个计数过程运行的标志判断，计数+1的判断条件；</p> 
<h4 id="4.%20%E4%BB%A3%E7%A0%81">4. 代码</h4> 
<pre><code>/******************************************
	this file name: ad_ctrl
	this file write time : 20210603
	this file function: protocol design of ADC	
******************************************/
module ad_ctrl(
	input clk,rst_n,
	input [2:0]channel,
	input dout,
	input start,
	output reg sclk,cs,din,
	output wire ad_done,
	output reg ad_state,
	output reg [11:0]data);

reg dout_r;
reg [1:0]start_r; //if you want to generate start_flag, start_r must be 2 bit, because start_r is same as start
wire start_flag;
reg [2:0]channel_r;
parameter [5:0]ad_fre_cnt_num=6'd26;   // sclk2x frequency is 3.2M, and analog signal sample frequency is 120K

reg [5:0]clk_cnt;
reg sclk2x;
reg [5:0]sclk2x_cnt;
reg [11:0]data_r;


	//_flag signal generation
assign start_flag=(!start_r[1] &amp; start_r[0])?1'b1:1'b0;
assign ad_done=(sclk2x_cnt==6'd33)?1'b1:1'b0;

always @(posedge clk or negedge rst_n)begin
	if(~rst_n) data&lt;=0;
	else if(sclk2x_cnt==6'd33) data&lt;=data_r;
	else data&lt;=data;
	end


	//input data register
always @(posedge clk or negedge rst_n)begin
	if(~rst_n) begin
		start_r&lt;=0;
		dout_r&lt;=0;
		channel_r&lt;=0;
		end
	else begin
		start_r[0]&lt;=start;
		start_r[1]&lt;=start_r[0];
		dout_r&lt;=dout;
		channel_r&lt;=channel;
		end
	end
	

   // clk generation	
always @(posedge clk or negedge rst_n)begin
	if	(~rst_n) clk_cnt&lt;=0;
	else if(ad_state)
		if(clk_cnt==ad_fre_cnt_num) clk_cnt&lt;=0;
		else clk_cnt&lt;=clk_cnt+1'b1;
	else clk_cnt&lt;=0;		
	end
always @(posedge clk or negedge rst_n)begin
	if	(~rst_n) sclk2x&lt;=0;
	else if (ad_state) 
		if(clk_cnt&lt;=ad_fre_cnt_num/2) sclk2x&lt;=1;
		else  sclk2x&lt;=0;
	else sclk2x&lt;=0;
	end
	
always @(posedge clk or negedge rst_n)begin
	if	(~rst_n) sclk2x_cnt&lt;=1'd0;
	else if (sclk2x_cnt&gt;6'd32) sclk2x_cnt&lt;=1'd0;
	else if (ad_state &amp; clk_cnt==ad_fre_cnt_num) sclk2x_cnt&lt;=sclk2x_cnt+1'd1;
	else sclk2x_cnt&lt;=sclk2x_cnt;
	end
	
always @(posedge clk or negedge rst_n)begin
	if	(~rst_n) ad_state&lt;=0;
	else if (start_flag) ad_state&lt;=1;
	else if (ad_done) ad_state&lt;=0;
	else  ad_state&lt;= ad_state;
	end

always @(posedge clk or negedge rst_n)begin
	if	(~rst_n) begin
		sclk&lt;=1;
		cs&lt;=1;
		din&lt;=1;
		data_r&lt;=0;
		end
	else if (ad_state)begin
		case (sclk2x_cnt)
			0:begin  sclk&lt;=1; cs&lt;=0; data_r&lt;=0;end
			1:begin  sclk&lt;=0; end	
			3:begin  sclk=0;  end
			5:begin  sclk=0;  din=channel_r[2]; end
			7:begin  sclk=0;  din=channel_r[1]; end
			9:begin  sclk=0;  din=channel_r[0]; data_r[11]=dout_r; end
			11:begin sclk=0;  din=1; data_r[10]=dout_r; end
			13:begin sclk=0;  din=1; data_r[9]=dout_r; end
			15:begin sclk=0;  din=1; data_r[8]=dout_r; end
			17:begin sclk=0;  din=1; data_r[7]=dout_r; end
			19:begin sclk=0;  din=1; data_r[6]=dout_r; end
			21:begin sclk=0;  din=1; data_r[5]=dout_r; end
			23:begin sclk=0;  din=1; data_r[4]=dout_r; end
			25:begin sclk=0;  din=1; data_r[3]=dout_r; end
			27:begin sclk=0;  din=1; data_r[2]=dout_r; end
			29:begin sclk=0;  din=1; data_r[1]=dout_r; end
			31:begin sclk=0;  din=1; data_r[0]=dout_r; end
			
			2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32: begin  sclk=1;  end
			
			33:begin sclk=1;  cs=1; din=1; data_r=0; end
			
			default:;
		
		
		
		endcase
		
	end
end
	

endmodule
</code></pre> 
<p style="text-indent:33px;"> </p> 
<p style="text-indent:33px;"> </p> 
<p style="text-indent:33px;"> </p> 
<p style="text-indent:33px;"> </p> 
<p style="text-indent:33px;"> </p> 
<p style="text-indent:33px;"> </p> 
<p style="text-indent:33px;"> </p> 
<p style="text-indent:33px;"> </p> 
<p style="text-indent:33px;"> </p> 
<p style="text-indent:33px;"> </p> 
<p style="text-indent:33px;"> </p> 
<p> </p> 
<p> </p>
                </div>
		</div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/1cf92933aa271775757ef60ce3b3d98b/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">html5 选择本地文件上传,通过HTML5实现多文件上传以及本地预览</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/e4556d77151b4e8bc60cca8611e2db50/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">Tether初始化方法</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2023 编程随想.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>

<script src="https://www.w3counter.com/tracker.js?id=151182"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>