

================================================================
== Vitis HLS Report for 'read_A2_FT1_Pipeline_VITIS_LOOP_1176_1'
================================================================
* Date:           Fri Jan 10 12:45:53 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.200 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       17|       17|  77.265 ns|  77.265 ns|   17|   17|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1176_1  |       15|       15|        12|          1|          1|     5|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       82|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|      189|      354|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1085|    -|
|Register             |        -|     -|      100|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      289|     1553|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+---------------------+---------+----+-----+-----+-----+
    |          Instance          |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_8ns_10ns_17_1_1_U11127  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U11128  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U11129  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U11130  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |urem_8ns_6ns_5_12_1_U11126  |urem_8ns_6ns_5_12_1  |        0|   0|  189|  106|    0|
    +----------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                       |                     |        0|   0|  189|  354|    0|
    +----------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1176_fu_948_p2       |         +|   0|  0|  12|           5|           3|
    |add_ln1179_1_fu_926_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln1179_fu_936_p2       |         +|   0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_454           |       and|   0|  0|   2|           1|           1|
    |icmp_ln1176_fu_916_p2      |      icmp|   0|  0|  12|           5|           5|
    |or_ln1179_1_fu_1094_p2     |        or|   0|  0|   8|           2|           8|
    |or_ln1179_2_fu_1099_p2     |        or|   0|  0|   8|           1|           8|
    |or_ln1179_fu_1089_p2       |        or|   0|  0|   8|           2|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  82|          32|          50|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |A2_0_0_address0                    |  26|          5|    4|         20|
    |A2_0_0_d0                          |  26|          5|   32|        160|
    |A2_0_10_address0                   |  26|          5|    4|         20|
    |A2_0_10_d0                         |  26|          5|   32|        160|
    |A2_0_11_address0                   |  26|          5|    4|         20|
    |A2_0_11_d0                         |  26|          5|   32|        160|
    |A2_0_12_address0                   |  26|          5|    4|         20|
    |A2_0_12_d0                         |  26|          5|   32|        160|
    |A2_0_13_address0                   |  26|          5|    4|         20|
    |A2_0_13_d0                         |  26|          5|   32|        160|
    |A2_0_14_address0                   |  26|          5|    4|         20|
    |A2_0_14_d0                         |  26|          5|   32|        160|
    |A2_0_15_address0                   |  26|          5|    4|         20|
    |A2_0_15_d0                         |  26|          5|   32|        160|
    |A2_0_16_address0                   |  26|          5|    4|         20|
    |A2_0_16_d0                         |  26|          5|   32|        160|
    |A2_0_17_address0                   |  26|          5|    4|         20|
    |A2_0_17_d0                         |  26|          5|   32|        160|
    |A2_0_18_address0                   |  26|          5|    4|         20|
    |A2_0_18_d0                         |  26|          5|   32|        160|
    |A2_0_19_address0                   |  26|          5|    4|         20|
    |A2_0_19_d0                         |  26|          5|   32|        160|
    |A2_0_1_address0                    |  26|          5|    4|         20|
    |A2_0_1_d0                          |  26|          5|   32|        160|
    |A2_0_2_address0                    |  26|          5|    4|         20|
    |A2_0_2_d0                          |  26|          5|   32|        160|
    |A2_0_3_address0                    |  26|          5|    4|         20|
    |A2_0_3_d0                          |  26|          5|   32|        160|
    |A2_0_4_address0                    |  26|          5|    4|         20|
    |A2_0_4_d0                          |  26|          5|   32|        160|
    |A2_0_5_address0                    |  26|          5|    4|         20|
    |A2_0_5_d0                          |  26|          5|   32|        160|
    |A2_0_6_address0                    |  26|          5|    4|         20|
    |A2_0_6_d0                          |  26|          5|   32|        160|
    |A2_0_7_address0                    |  26|          5|    4|         20|
    |A2_0_7_d0                          |  26|          5|   32|        160|
    |A2_0_8_address0                    |  26|          5|    4|         20|
    |A2_0_8_d0                          |  26|          5|   32|        160|
    |A2_0_9_address0                    |  26|          5|    4|         20|
    |A2_0_9_d0                          |  26|          5|   32|        160|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_d0_12             |   9|          2|    5|         10|
    |d0_fu_146                          |   9|          2|    5|         10|
    |fifo_A2_from_off_chip_to_S2_blk_n  |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |1085|        210|  733|       3626|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln1179_reg_1294                |   8|   0|    8|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |d0_fu_146                          |   5|   0|    5|          0|
    |add_ln1179_reg_1294                |  64|  32|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 100|  32|   44|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                                      |   in|    1|  ap_ctrl_hs|  read_A2_FT1_Pipeline_VITIS_LOOP_1176_1|  return value|
|ap_rst                                      |   in|    1|  ap_ctrl_hs|  read_A2_FT1_Pipeline_VITIS_LOOP_1176_1|  return value|
|ap_start                                    |   in|    1|  ap_ctrl_hs|  read_A2_FT1_Pipeline_VITIS_LOOP_1176_1|  return value|
|ap_done                                     |  out|    1|  ap_ctrl_hs|  read_A2_FT1_Pipeline_VITIS_LOOP_1176_1|  return value|
|ap_idle                                     |  out|    1|  ap_ctrl_hs|  read_A2_FT1_Pipeline_VITIS_LOOP_1176_1|  return value|
|ap_ready                                    |  out|    1|  ap_ctrl_hs|  read_A2_FT1_Pipeline_VITIS_LOOP_1176_1|  return value|
|fifo_A2_from_off_chip_to_S2_dout            |   in|  128|     ap_fifo|             fifo_A2_from_off_chip_to_S2|       pointer|
|fifo_A2_from_off_chip_to_S2_num_data_valid  |   in|   11|     ap_fifo|             fifo_A2_from_off_chip_to_S2|       pointer|
|fifo_A2_from_off_chip_to_S2_fifo_cap        |   in|   11|     ap_fifo|             fifo_A2_from_off_chip_to_S2|       pointer|
|fifo_A2_from_off_chip_to_S2_empty_n         |   in|    1|     ap_fifo|             fifo_A2_from_off_chip_to_S2|       pointer|
|fifo_A2_from_off_chip_to_S2_read            |  out|    1|     ap_fifo|             fifo_A2_from_off_chip_to_S2|       pointer|
|A2_0_19_address0                            |  out|    4|   ap_memory|                                 A2_0_19|         array|
|A2_0_19_ce0                                 |  out|    1|   ap_memory|                                 A2_0_19|         array|
|A2_0_19_we0                                 |  out|    1|   ap_memory|                                 A2_0_19|         array|
|A2_0_19_d0                                  |  out|   32|   ap_memory|                                 A2_0_19|         array|
|A2_0_18_address0                            |  out|    4|   ap_memory|                                 A2_0_18|         array|
|A2_0_18_ce0                                 |  out|    1|   ap_memory|                                 A2_0_18|         array|
|A2_0_18_we0                                 |  out|    1|   ap_memory|                                 A2_0_18|         array|
|A2_0_18_d0                                  |  out|   32|   ap_memory|                                 A2_0_18|         array|
|A2_0_17_address0                            |  out|    4|   ap_memory|                                 A2_0_17|         array|
|A2_0_17_ce0                                 |  out|    1|   ap_memory|                                 A2_0_17|         array|
|A2_0_17_we0                                 |  out|    1|   ap_memory|                                 A2_0_17|         array|
|A2_0_17_d0                                  |  out|   32|   ap_memory|                                 A2_0_17|         array|
|A2_0_16_address0                            |  out|    4|   ap_memory|                                 A2_0_16|         array|
|A2_0_16_ce0                                 |  out|    1|   ap_memory|                                 A2_0_16|         array|
|A2_0_16_we0                                 |  out|    1|   ap_memory|                                 A2_0_16|         array|
|A2_0_16_d0                                  |  out|   32|   ap_memory|                                 A2_0_16|         array|
|A2_0_15_address0                            |  out|    4|   ap_memory|                                 A2_0_15|         array|
|A2_0_15_ce0                                 |  out|    1|   ap_memory|                                 A2_0_15|         array|
|A2_0_15_we0                                 |  out|    1|   ap_memory|                                 A2_0_15|         array|
|A2_0_15_d0                                  |  out|   32|   ap_memory|                                 A2_0_15|         array|
|A2_0_14_address0                            |  out|    4|   ap_memory|                                 A2_0_14|         array|
|A2_0_14_ce0                                 |  out|    1|   ap_memory|                                 A2_0_14|         array|
|A2_0_14_we0                                 |  out|    1|   ap_memory|                                 A2_0_14|         array|
|A2_0_14_d0                                  |  out|   32|   ap_memory|                                 A2_0_14|         array|
|A2_0_13_address0                            |  out|    4|   ap_memory|                                 A2_0_13|         array|
|A2_0_13_ce0                                 |  out|    1|   ap_memory|                                 A2_0_13|         array|
|A2_0_13_we0                                 |  out|    1|   ap_memory|                                 A2_0_13|         array|
|A2_0_13_d0                                  |  out|   32|   ap_memory|                                 A2_0_13|         array|
|A2_0_12_address0                            |  out|    4|   ap_memory|                                 A2_0_12|         array|
|A2_0_12_ce0                                 |  out|    1|   ap_memory|                                 A2_0_12|         array|
|A2_0_12_we0                                 |  out|    1|   ap_memory|                                 A2_0_12|         array|
|A2_0_12_d0                                  |  out|   32|   ap_memory|                                 A2_0_12|         array|
|A2_0_11_address0                            |  out|    4|   ap_memory|                                 A2_0_11|         array|
|A2_0_11_ce0                                 |  out|    1|   ap_memory|                                 A2_0_11|         array|
|A2_0_11_we0                                 |  out|    1|   ap_memory|                                 A2_0_11|         array|
|A2_0_11_d0                                  |  out|   32|   ap_memory|                                 A2_0_11|         array|
|A2_0_10_address0                            |  out|    4|   ap_memory|                                 A2_0_10|         array|
|A2_0_10_ce0                                 |  out|    1|   ap_memory|                                 A2_0_10|         array|
|A2_0_10_we0                                 |  out|    1|   ap_memory|                                 A2_0_10|         array|
|A2_0_10_d0                                  |  out|   32|   ap_memory|                                 A2_0_10|         array|
|A2_0_9_address0                             |  out|    4|   ap_memory|                                  A2_0_9|         array|
|A2_0_9_ce0                                  |  out|    1|   ap_memory|                                  A2_0_9|         array|
|A2_0_9_we0                                  |  out|    1|   ap_memory|                                  A2_0_9|         array|
|A2_0_9_d0                                   |  out|   32|   ap_memory|                                  A2_0_9|         array|
|A2_0_8_address0                             |  out|    4|   ap_memory|                                  A2_0_8|         array|
|A2_0_8_ce0                                  |  out|    1|   ap_memory|                                  A2_0_8|         array|
|A2_0_8_we0                                  |  out|    1|   ap_memory|                                  A2_0_8|         array|
|A2_0_8_d0                                   |  out|   32|   ap_memory|                                  A2_0_8|         array|
|A2_0_7_address0                             |  out|    4|   ap_memory|                                  A2_0_7|         array|
|A2_0_7_ce0                                  |  out|    1|   ap_memory|                                  A2_0_7|         array|
|A2_0_7_we0                                  |  out|    1|   ap_memory|                                  A2_0_7|         array|
|A2_0_7_d0                                   |  out|   32|   ap_memory|                                  A2_0_7|         array|
|A2_0_6_address0                             |  out|    4|   ap_memory|                                  A2_0_6|         array|
|A2_0_6_ce0                                  |  out|    1|   ap_memory|                                  A2_0_6|         array|
|A2_0_6_we0                                  |  out|    1|   ap_memory|                                  A2_0_6|         array|
|A2_0_6_d0                                   |  out|   32|   ap_memory|                                  A2_0_6|         array|
|A2_0_5_address0                             |  out|    4|   ap_memory|                                  A2_0_5|         array|
|A2_0_5_ce0                                  |  out|    1|   ap_memory|                                  A2_0_5|         array|
|A2_0_5_we0                                  |  out|    1|   ap_memory|                                  A2_0_5|         array|
|A2_0_5_d0                                   |  out|   32|   ap_memory|                                  A2_0_5|         array|
|A2_0_4_address0                             |  out|    4|   ap_memory|                                  A2_0_4|         array|
|A2_0_4_ce0                                  |  out|    1|   ap_memory|                                  A2_0_4|         array|
|A2_0_4_we0                                  |  out|    1|   ap_memory|                                  A2_0_4|         array|
|A2_0_4_d0                                   |  out|   32|   ap_memory|                                  A2_0_4|         array|
|A2_0_3_address0                             |  out|    4|   ap_memory|                                  A2_0_3|         array|
|A2_0_3_ce0                                  |  out|    1|   ap_memory|                                  A2_0_3|         array|
|A2_0_3_we0                                  |  out|    1|   ap_memory|                                  A2_0_3|         array|
|A2_0_3_d0                                   |  out|   32|   ap_memory|                                  A2_0_3|         array|
|A2_0_2_address0                             |  out|    4|   ap_memory|                                  A2_0_2|         array|
|A2_0_2_ce0                                  |  out|    1|   ap_memory|                                  A2_0_2|         array|
|A2_0_2_we0                                  |  out|    1|   ap_memory|                                  A2_0_2|         array|
|A2_0_2_d0                                   |  out|   32|   ap_memory|                                  A2_0_2|         array|
|A2_0_1_address0                             |  out|    4|   ap_memory|                                  A2_0_1|         array|
|A2_0_1_ce0                                  |  out|    1|   ap_memory|                                  A2_0_1|         array|
|A2_0_1_we0                                  |  out|    1|   ap_memory|                                  A2_0_1|         array|
|A2_0_1_d0                                   |  out|   32|   ap_memory|                                  A2_0_1|         array|
|A2_0_0_address0                             |  out|    4|   ap_memory|                                  A2_0_0|         array|
|A2_0_0_ce0                                  |  out|    1|   ap_memory|                                  A2_0_0|         array|
|A2_0_0_we0                                  |  out|    1|   ap_memory|                                  A2_0_0|         array|
|A2_0_0_d0                                   |  out|   32|   ap_memory|                                  A2_0_0|         array|
|p_shl1_i                                    |   in|    6|     ap_none|                                p_shl1_i|        scalar|
|p_shl_i                                     |   in|    8|     ap_none|                                 p_shl_i|        scalar|
+--------------------------------------------+-----+-----+------------+----------------------------------------+--------------+

