// Seed: 1301992607
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  parameter id_3 = 1;
  assign module_1.id_13 = 0;
  id_4 :
  assert property (@(posedge 1) -1'h0)
  else id_4 <= 1 == 1;
  supply0 id_5 = 1'b0;
  localparam id_6 = 1;
  assign id_4 = id_4;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input tri0 id_2,
    output uwire id_3
    , id_18,
    input uwire id_4,
    input tri id_5
    , id_19,
    input tri0 id_6,
    output tri id_7,
    output uwire id_8,
    output wand id_9,
    input wand id_10,
    input supply1 id_11,
    input supply0 id_12,
    output wor id_13,
    output tri id_14,
    input wor id_15,
    output wand id_16
);
  assign id_13 = -1;
  module_0 modCall_1 (
      id_19,
      id_19
  );
endmodule
