

================================================================
== Vitis HLS Report for 'cnn_lenet'
================================================================
* Date:           Thu Jan 30 18:34:44 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution8 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  15.327 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
    +---------+---------+-----------+-----------+--------+--------+---------+
    |   595147|   595147|  11.903 ms|  11.903 ms|  595148|  595148|       no|
    +---------+---------+-----------+-----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calculateLayer4_loop  |   378200|   378200|      3782|          -|          -|   100|        no|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 28 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 5 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 33 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn_lenet.cpp:30]   --->   Operation 34 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%Layer4_Neurons_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer4_Neurons_CPU"   --->   Operation 35 'read' 'Layer4_Neurons_CPU_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%Layer3_Weights_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer3_Weights_CPU"   --->   Operation 36 'read' 'Layer3_Weights_CPU_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%Layer2_Weights_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer2_Weights_CPU"   --->   Operation 37 'read' 'Layer2_Weights_CPU_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%Layer1_Weights_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer1_Weights_CPU"   --->   Operation 38 'read' 'Layer1_Weights_CPU_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%Layer1_Neurons_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer1_Neurons_CPU"   --->   Operation 39 'read' 'Layer1_Neurons_CPU_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%somme_61_loc = alloca i64 1"   --->   Operation 40 'alloca' 'somme_61_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU = alloca i64 1" [cnn_lenet.cpp:26]   --->   Operation 41 'alloca' 'Layer2_Neurons_CPU' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU = alloca i64 1" [cnn_lenet.cpp:27]   --->   Operation 42 'alloca' 'Layer3_Neurons_CPU' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (3.52ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop, i32 %Layer_Weights, i32 %Layer_Neurons, i64 %Layer1_Weights_CPU_read, i64 %Layer1_Neurons_CPU_read, i32 %Layer2_Neurons_CPU, i32 %sigmoidLUT_1"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Layer4_Neurons_CPU_read, i32 2, i32 63" [cnn_lenet.cpp:73]   --->   Operation 44 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i62 %trunc_ln" [cnn_lenet.cpp:73]   --->   Operation 45 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%Layer_Neurons_addr = getelementptr i32 %Layer_Neurons, i64 %sext_ln73" [cnn_lenet.cpp:73]   --->   Operation 46 'getelementptr' 'Layer_Neurons_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln30 = store i7 0, i7 %i" [cnn_lenet.cpp:30]   --->   Operation 47 'store' 'store_ln30' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i19 0, i19 %phi_mul"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop, i32 %Layer_Weights, i32 %Layer_Neurons, i64 %Layer1_Weights_CPU_read, i64 %Layer1_Neurons_CPU_read, i32 %Layer2_Neurons_CPU, i32 %sigmoidLUT_1"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 50 [2/2] (3.52ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop, i32 %Layer_Weights, i64 %Layer2_Weights_CPU_read, i32 %Layer2_Neurons_CPU, i32 %Layer3_Neurons_CPU, i32 %sigmoidLUT_1"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [1/1] (14.6ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %Layer_Neurons_addr, i32 100" [cnn_lenet.cpp:73]   --->   Operation 51 'writereq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [cnn_lenet.cpp:5]   --->   Operation 52 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer_Neurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 841, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer_Neurons"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer_Weights, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 156, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer_Weights"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer1_Neurons_CPU, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer1_Neurons_CPU, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer1_Weights_CPU, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer1_Weights_CPU, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer2_Weights_CPU, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer2_Weights_CPU, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer3_Weights_CPU, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer3_Weights_CPU, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer4_Neurons_CPU, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer4_Neurons_CPU, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_13, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop, i32 %Layer_Weights, i64 %Layer2_Weights_CPU_read, i32 %Layer2_Neurons_CPU, i32 %Layer3_Neurons_CPU, i32 %sigmoidLUT_1"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln73 = br void %col_loop2" [cnn_lenet.cpp:73]   --->   Operation 69 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.68>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%phi_mul_load = load i19 %phi_mul" [cnn_lenet.cpp:74]   --->   Operation 70 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [cnn_lenet.cpp:73]   --->   Operation 71 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.16ns)   --->   "%add_ln73_1 = add i19 %phi_mul_load, i19 5004" [cnn_lenet.cpp:73]   --->   Operation 72 'add' 'add_ln73_1' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (1.87ns)   --->   "%icmp_ln73 = icmp_eq  i7 %i_1, i7 100" [cnn_lenet.cpp:73]   --->   Operation 73 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (1.87ns)   --->   "%add_ln73 = add i7 %i_1, i7 1" [cnn_lenet.cpp:73]   --->   Operation 74 'add' 'add_ln73' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %col_loop2.split, void %for.end252" [cnn_lenet.cpp:73]   --->   Operation 75 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i19 %phi_mul_load" [cnn_lenet.cpp:74]   --->   Operation 76 'zext' 'zext_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.16ns)   --->   "%add_ln74 = add i19 %phi_mul_load, i19 4" [cnn_lenet.cpp:74]   --->   Operation 77 'add' 'add_ln74' <Predicate = (!icmp_ln73)> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i19 %add_ln74" [cnn_lenet.cpp:74]   --->   Operation 78 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (3.52ns)   --->   "%add_ln74_1 = add i64 %zext_ln74_1, i64 %Layer3_Weights_CPU_read" [cnn_lenet.cpp:74]   --->   Operation 79 'add' 'add_ln74_1' <Predicate = (!icmp_ln73)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (3.52ns)   --->   "%add_ln74_2 = add i64 %zext_ln74, i64 %Layer3_Weights_CPU_read" [cnn_lenet.cpp:74]   --->   Operation 80 'add' 'add_ln74_2' <Predicate = (!icmp_ln73)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln74_2, i32 2, i32 63" [cnn_lenet.cpp:74]   --->   Operation 81 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i62 %trunc_ln3" [cnn_lenet.cpp:74]   --->   Operation 82 'sext' 'sext_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%Layer_Weights_addr_2 = getelementptr i32 %Layer_Weights, i64 %sext_ln74" [cnn_lenet.cpp:74]   --->   Operation 83 'getelementptr' 'Layer_Weights_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln74_1, i32 2, i32 63" [cnn_lenet.cpp:75]   --->   Operation 84 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln30 = store i7 %add_ln73, i7 %i" [cnn_lenet.cpp:30]   --->   Operation 85 'store' 'store_ln30' <Predicate = (!icmp_ln73)> <Delay = 1.58>
ST_5 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln73 = store i19 %add_ln73_1, i19 %phi_mul" [cnn_lenet.cpp:73]   --->   Operation 86 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 87 [8/8] (14.6ns)   --->   "%Layer_Weights_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr_2, i32 1" [cnn_lenet.cpp:74]   --->   Operation 87 'readreq' 'Layer_Weights_load_2_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 88 [7/8] (14.6ns)   --->   "%Layer_Weights_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr_2, i32 1" [cnn_lenet.cpp:74]   --->   Operation 88 'readreq' 'Layer_Weights_load_2_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i62 %trunc_ln4" [cnn_lenet.cpp:75]   --->   Operation 89 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%Layer_Weights_addr = getelementptr i32 %Layer_Weights, i64 %sext_ln75" [cnn_lenet.cpp:75]   --->   Operation 90 'getelementptr' 'Layer_Weights_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [8/8] (14.6ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr, i32 1250" [cnn_lenet.cpp:75]   --->   Operation 91 'readreq' 'empty_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 92 [6/8] (14.6ns)   --->   "%Layer_Weights_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr_2, i32 1" [cnn_lenet.cpp:74]   --->   Operation 92 'readreq' 'Layer_Weights_load_2_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 93 [7/8] (14.6ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr, i32 1250" [cnn_lenet.cpp:75]   --->   Operation 93 'readreq' 'empty_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 94 [5/8] (14.6ns)   --->   "%Layer_Weights_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr_2, i32 1" [cnn_lenet.cpp:74]   --->   Operation 94 'readreq' 'Layer_Weights_load_2_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 95 [6/8] (14.6ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr, i32 1250" [cnn_lenet.cpp:75]   --->   Operation 95 'readreq' 'empty_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 96 [4/8] (14.6ns)   --->   "%Layer_Weights_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr_2, i32 1" [cnn_lenet.cpp:74]   --->   Operation 96 'readreq' 'Layer_Weights_load_2_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 97 [5/8] (14.6ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr, i32 1250" [cnn_lenet.cpp:75]   --->   Operation 97 'readreq' 'empty_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 98 [3/8] (14.6ns)   --->   "%Layer_Weights_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr_2, i32 1" [cnn_lenet.cpp:74]   --->   Operation 98 'readreq' 'Layer_Weights_load_2_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 99 [4/8] (14.6ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr, i32 1250" [cnn_lenet.cpp:75]   --->   Operation 99 'readreq' 'empty_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 100 [2/8] (14.6ns)   --->   "%Layer_Weights_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr_2, i32 1" [cnn_lenet.cpp:74]   --->   Operation 100 'readreq' 'Layer_Weights_load_2_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 101 [3/8] (14.6ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr, i32 1250" [cnn_lenet.cpp:75]   --->   Operation 101 'readreq' 'empty_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 102 [1/8] (14.6ns)   --->   "%Layer_Weights_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr_2, i32 1" [cnn_lenet.cpp:74]   --->   Operation 102 'readreq' 'Layer_Weights_load_2_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 103 [2/8] (14.6ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr, i32 1250" [cnn_lenet.cpp:75]   --->   Operation 103 'readreq' 'empty_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 104 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %Layer_Weights_addr_2" [cnn_lenet.cpp:74]   --->   Operation 104 'read' 'Layer_Weights_addr_2_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 105 [1/8] (14.6ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr, i32 1250" [cnn_lenet.cpp:75]   --->   Operation 105 'readreq' 'empty_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 1.58>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%somme = bitcast i32 %Layer_Weights_addr_2_read" [cnn_lenet.cpp:74]   --->   Operation 106 'bitcast' 'somme' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [2/2] (1.58ns)   --->   "%call_ln74 = call void @cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2, i32 %somme, i32 %Layer_Weights, i62 %trunc_ln4, i32 %Layer3_Neurons_CPU, i32 %somme_61_loc" [cnn_lenet.cpp:74]   --->   Operation 107 'call' 'call_ln74' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 108 [1/2] (0.00ns)   --->   "%call_ln74 = call void @cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2, i32 %somme, i32 %Layer_Weights, i62 %trunc_ln4, i32 %Layer3_Neurons_CPU, i32 %somme_61_loc" [cnn_lenet.cpp:74]   --->   Operation 108 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 5.43>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%somme_61_loc_load = load i32 %somme_61_loc"   --->   Operation 109 'load' 'somme_61_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 110 [10/10] (5.43ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 110 'call' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 13.9>
ST_18 : Operation 111 [9/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 111 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 13.9>
ST_19 : Operation 112 [8/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 112 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 13.9>
ST_20 : Operation 113 [7/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 113 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 13.9>
ST_21 : Operation 114 [6/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 114 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 13.9>
ST_22 : Operation 115 [5/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 115 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 13.9>
ST_23 : Operation 116 [4/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 116 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 13.9>
ST_24 : Operation 117 [3/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 117 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 13.9>
ST_25 : Operation 118 [2/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 118 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 4.24>
ST_26 : Operation 119 [1/10] (4.24ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 119 'call' 'tmp_1' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [cnn_lenet.cpp:30]   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [cnn_lenet.cpp:73]   --->   Operation 121 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln80 = bitcast i32 %tmp_1" [cnn_lenet.cpp:80]   --->   Operation 122 'bitcast' 'bitcast_ln80' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 123 [1/1] (14.6ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %Layer_Neurons_addr, i32 %bitcast_ln80, i4 15" [cnn_lenet.cpp:80]   --->   Operation 123 'write' 'write_ln80' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln73 = br void %col_loop2" [cnn_lenet.cpp:73]   --->   Operation 124 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>

State 28 <SV = 5> <Delay = 14.6>
ST_28 : Operation 125 [5/5] (14.6ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Layer_Neurons_addr" [cnn_lenet.cpp:84]   --->   Operation 125 'writeresp' 'empty_84' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 6> <Delay = 14.6>
ST_29 : Operation 126 [4/5] (14.6ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Layer_Neurons_addr" [cnn_lenet.cpp:84]   --->   Operation 126 'writeresp' 'empty_84' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 7> <Delay = 14.6>
ST_30 : Operation 127 [3/5] (14.6ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Layer_Neurons_addr" [cnn_lenet.cpp:84]   --->   Operation 127 'writeresp' 'empty_84' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 8> <Delay = 14.6>
ST_31 : Operation 128 [2/5] (14.6ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Layer_Neurons_addr" [cnn_lenet.cpp:84]   --->   Operation 128 'writeresp' 'empty_84' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 9> <Delay = 14.6>
ST_32 : Operation 129 [1/5] (14.6ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Layer_Neurons_addr" [cnn_lenet.cpp:84]   --->   Operation 129 'writeresp' 'empty_84' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln84 = ret" [cnn_lenet.cpp:84]   --->   Operation 130 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 4.520ns
The critical path consists of the following:
	s_axi read operation ('Layer1_Weights_CPU_read') on port 'Layer1_Weights_CPU' [14]  (1.000 ns)
	'call' operation 0 bit ('call_ln0') to 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' [35]  (3.520 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty', cnn_lenet.cpp:73) on port 'Layer_Neurons' (cnn_lenet.cpp:73) [40]  (14.600 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 5.686ns
The critical path consists of the following:
	'load' operation 19 bit ('phi_mul_load', cnn_lenet.cpp:74) on local variable 'phi_mul' [45]  (0.000 ns)
	'add' operation 19 bit ('add_ln74', cnn_lenet.cpp:74) [55]  (2.166 ns)
	'add' operation 64 bit ('add_ln74_1', cnn_lenet.cpp:74) [57]  (3.520 ns)

 <State 6>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_2_req', cnn_lenet.cpp:74) on port 'Layer_Weights' (cnn_lenet.cpp:74) [62]  (14.600 ns)

 <State 7>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_2_req', cnn_lenet.cpp:74) on port 'Layer_Weights' (cnn_lenet.cpp:74) [62]  (14.600 ns)

 <State 8>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_2_req', cnn_lenet.cpp:74) on port 'Layer_Weights' (cnn_lenet.cpp:74) [62]  (14.600 ns)

 <State 9>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_2_req', cnn_lenet.cpp:74) on port 'Layer_Weights' (cnn_lenet.cpp:74) [62]  (14.600 ns)

 <State 10>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_2_req', cnn_lenet.cpp:74) on port 'Layer_Weights' (cnn_lenet.cpp:74) [62]  (14.600 ns)

 <State 11>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_2_req', cnn_lenet.cpp:74) on port 'Layer_Weights' (cnn_lenet.cpp:74) [62]  (14.600 ns)

 <State 12>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_2_req', cnn_lenet.cpp:74) on port 'Layer_Weights' (cnn_lenet.cpp:74) [62]  (14.600 ns)

 <State 13>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_2_req', cnn_lenet.cpp:74) on port 'Layer_Weights' (cnn_lenet.cpp:74) [62]  (14.600 ns)

 <State 14>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_2_read', cnn_lenet.cpp:74) on port 'Layer_Weights' (cnn_lenet.cpp:74) [63]  (14.600 ns)

 <State 15>: 1.588ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln74', cnn_lenet.cpp:74) to 'cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2' [69]  (1.588 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 5.431ns
The critical path consists of the following:
	'load' operation 32 bit ('somme_61_loc_load') on local variable 'somme_61_loc' [70]  (0.000 ns)
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:80) to 'SIGMOID' [71]  (5.431 ns)

 <State 18>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:80) to 'SIGMOID' [71]  (13.966 ns)

 <State 19>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:80) to 'SIGMOID' [71]  (13.966 ns)

 <State 20>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:80) to 'SIGMOID' [71]  (13.966 ns)

 <State 21>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:80) to 'SIGMOID' [71]  (13.966 ns)

 <State 22>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:80) to 'SIGMOID' [71]  (13.966 ns)

 <State 23>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:80) to 'SIGMOID' [71]  (13.966 ns)

 <State 24>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:80) to 'SIGMOID' [71]  (13.966 ns)

 <State 25>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:80) to 'SIGMOID' [71]  (13.966 ns)

 <State 26>: 4.247ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_1', cnn_lenet.cpp:80) to 'SIGMOID' [71]  (4.247 ns)

 <State 27>: 14.600ns
The critical path consists of the following:
	bus write operation ('write_ln80', cnn_lenet.cpp:80) on port 'Layer_Neurons' (cnn_lenet.cpp:80) [73]  (14.600 ns)

 <State 28>: 14.600ns
The critical path consists of the following:
	bus response operation ('empty_84', cnn_lenet.cpp:84) on port 'Layer_Neurons' (cnn_lenet.cpp:84) [78]  (14.600 ns)

 <State 29>: 14.600ns
The critical path consists of the following:
	bus response operation ('empty_84', cnn_lenet.cpp:84) on port 'Layer_Neurons' (cnn_lenet.cpp:84) [78]  (14.600 ns)

 <State 30>: 14.600ns
The critical path consists of the following:
	bus response operation ('empty_84', cnn_lenet.cpp:84) on port 'Layer_Neurons' (cnn_lenet.cpp:84) [78]  (14.600 ns)

 <State 31>: 14.600ns
The critical path consists of the following:
	bus response operation ('empty_84', cnn_lenet.cpp:84) on port 'Layer_Neurons' (cnn_lenet.cpp:84) [78]  (14.600 ns)

 <State 32>: 14.600ns
The critical path consists of the following:
	bus response operation ('empty_84', cnn_lenet.cpp:84) on port 'Layer_Neurons' (cnn_lenet.cpp:84) [78]  (14.600 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
