-- generated by newgenasym Tue Mar 29 11:58:57 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity SNOINT2 is
    port (    
	C1H:       INOUT  STD_LOGIC;    
	C1L:       INOUT  STD_LOGIC;    
	C2H:       INOUT  STD_LOGIC;    
	C2L:       INOUT  STD_LOGIC;    
	C3H:       INOUT  STD_LOGIC;    
	C3L:       INOUT  STD_LOGIC;    
	C4H:       INOUT  STD_LOGIC;    
	C4L:       INOUT  STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	GND1H:     IN     STD_LOGIC;    
	GND1L:     IN     STD_LOGIC;    
	GND2H:     IN     STD_LOGIC;    
	GND2L:     IN     STD_LOGIC;    
	GND3H:     IN     STD_LOGIC;    
	GND3L:     IN     STD_LOGIC;    
	GND4H:     IN     STD_LOGIC;    
	GND4L:     IN     STD_LOGIC;    
	ING1H:     INOUT  STD_LOGIC;    
	ING1L:     INOUT  STD_LOGIC;    
	ING2H:     INOUT  STD_LOGIC;    
	ING2L:     INOUT  STD_LOGIC;    
	ING3H:     INOUT  STD_LOGIC;    
	ING3L:     INOUT  STD_LOGIC;    
	ING4H:     INOUT  STD_LOGIC;    
	ING4L:     INOUT  STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	NC3:       INOUT  STD_LOGIC;    
	NC4:       INOUT  STD_LOGIC;    
	NC5:       INOUT  STD_LOGIC;    
	NC6:       INOUT  STD_LOGIC;    
	OUTSUM_HI: INOUT  STD_LOGIC;    
	OUTSUM_LO: INOUT  STD_LOGIC;    
	P4BEH:     INOUT  STD_LOGIC;    
	P4BEL:     INOUT  STD_LOGIC;    
	Q1H:       INOUT  STD_LOGIC;    
	Q1L:       INOUT  STD_LOGIC;    
	Q2H:       INOUT  STD_LOGIC;    
	Q2L:       INOUT  STD_LOGIC;    
	Q3H:       INOUT  STD_LOGIC;    
	Q3L:       INOUT  STD_LOGIC;    
	Q4H:       INOUT  STD_LOGIC;    
	Q4L:       INOUT  STD_LOGIC;    
	SUB1:      INOUT  STD_LOGIC;    
	SUB2:      INOUT  STD_LOGIC;    
	SUB3:      IN     STD_LOGIC;    
	VBAL1H:    INOUT  STD_LOGIC;    
	VBAL1L:    INOUT  STD_LOGIC;    
	VBAL2H:    INOUT  STD_LOGIC;    
	VBAL2L:    INOUT  STD_LOGIC;    
	VBAL3H:    INOUT  STD_LOGIC;    
	VBAL3L:    INOUT  STD_LOGIC;    
	VBAL4H:    INOUT  STD_LOGIC;    
	VBAL4L:    INOUT  STD_LOGIC;    
	VCC1:      IN     STD_LOGIC;    
	VCC2:      IN     STD_LOGIC;    
	VCC3:      IN     STD_LOGIC;    
	VDMP1:     IN     STD_LOGIC;    
	VDMP2:     IN     STD_LOGIC;    
	VEE1:      IN     STD_LOGIC;    
	VEE2:      IN     STD_LOGIC;    
	VEE3:      IN     STD_LOGIC;    
	XIADJ1:    INOUT  STD_LOGIC;    
	XIADJ2:    INOUT  STD_LOGIC);
end SNOINT2;
