// Seed: 2219277315
program module_0 (
    input wand id_0,
    input wor id_1,
    input tri0 id_2,
    input tri0 void id_3,
    output wire id_4,
    id_15,
    output wor id_5,
    id_16 = 1'b0,
    input wor id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wand id_9,
    input uwire id_10,
    output wire id_11,
    input tri id_12,
    output wor id_13
);
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    output logic id_2,
    output wor   id_3,
    input  uwire id_4,
    input  tri0  id_5,
    output logic id_6,
    input  wire  id_7,
    input  uwire id_8,
    input  uwire id_9,
    input  tri0  id_10,
    input  wor   id_11,
    input  uwire id_12,
    input  tri1  id_13
);
  parameter id_15 = 1;
  assign id_6 = 1'b0;
  assign id_6 = id_15;
  assign id_0 = id_15;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_4,
      id_3,
      id_3,
      id_7,
      id_4,
      id_4,
      id_12,
      id_9,
      id_3,
      id_7,
      id_3
  );
  assign modCall_1.id_2 = 0;
  assign id_6 = -1'b0;
  always begin : LABEL_0
    id_0 <= 1'b0;
  end
  wire id_16;
  assign id_6 = id_1;
  wor id_17;
  initial id_2 <= id_7 ^ id_13.id_11;
  wire id_18;
  assign id_0 = 1;
  wire id_19;
  supply0 id_20;
  wire id_21;
  wire id_22;
  assign id_20 = id_9 & id_10;
  wand id_23 = 1;
  assign id_17 = id_10;
  wire id_24;
  wire id_25, id_26;
  wire id_27, id_28;
endmodule
