// Seed: 1564570496
module module_0;
  wire id_1;
  module_2 modCall_1 ();
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  id_3 :
  assert property (@(posedge id_2) 1) id_3 <= id_3;
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_2;
  event id_3 (
      id_1,
      1
  );
endmodule
module module_3 (
    id_1
);
  inout wire id_1;
  wire id_2;
  buf primCall (id_1, id_2);
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_4 (
    input tri id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    output uwire id_6,
    input wire id_7,
    input wire id_8,
    input tri id_9,
    output tri1 id_10,
    output tri0 id_11,
    output supply1 id_12
    , id_15,
    output wire id_13
);
  wire id_16;
  module_2 modCall_1 ();
  wire id_17, id_18, id_19, id_20;
  assign id_17 = id_2;
  assign id_15[1'b0 : 1'b0][1] = 1;
  wire id_21;
endmodule
