/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sata_port0_ahci_s1.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 12/7/11 3:52p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Dec  6 18:45:13 2011
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/a0/bchp_sata_port0_ahci_s1.h $
 * 
 * Hydra_Software_Devel/2   12/7/11 3:52p mward
 * SW7435-3: Synced up with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_SATA_PORT0_AHCI_S1_H__
#define BCHP_SATA_PORT0_AHCI_S1_H__

/***************************************************************************
 *SATA_PORT0_AHCI_S1 - AHCI Port Section 1 Registers
 ***************************************************************************/
#define BCHP_SATA_PORT0_AHCI_S1_PxCLB            0x00181100 /* Portx Command List Base Address Register */
#define BCHP_SATA_PORT0_AHCI_S1_PxCLBU           0x00181104 /* Portx Command List Base Address Upper 32-bits Register */
#define BCHP_SATA_PORT0_AHCI_S1_PxFB             0x00181108 /* Portx FIS Base Address Register */
#define BCHP_SATA_PORT0_AHCI_S1_PxFBU            0x0018110c /* Portx FIS Base Address Upper 32-bits Register */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS             0x00181110 /* Portx Interrupt Status Register */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE             0x00181114 /* Portx Interrupt Enable Register */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD            0x00181118 /* Portx Command and Status Register */
#define BCHP_SATA_PORT0_AHCI_S1_reserved29       0x0018111c /* Reserved register */

/***************************************************************************
 *PxCLB - Portx Command List Base Address Register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S1 :: PxCLB :: Command_List_Base_Address [31:10] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCLB_Command_List_Base_Address_MASK 0xfffffc00
#define BCHP_SATA_PORT0_AHCI_S1_PxCLB_Command_List_Base_Address_SHIFT 10
#define BCHP_SATA_PORT0_AHCI_S1_PxCLB_Command_List_Base_Address_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCLB :: reserved_for_delete0 [09:00] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCLB_reserved_for_delete0_MASK    0x000003ff
#define BCHP_SATA_PORT0_AHCI_S1_PxCLB_reserved_for_delete0_SHIFT   0

/***************************************************************************
 *PxCLBU - Portx Command List Base Address Upper 32-bits Register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S1 :: PxCLBU :: Command_List_Base_Address_Upper [31:00] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCLBU_Command_List_Base_Address_Upper_MASK 0xffffffff
#define BCHP_SATA_PORT0_AHCI_S1_PxCLBU_Command_List_Base_Address_Upper_SHIFT 0
#define BCHP_SATA_PORT0_AHCI_S1_PxCLBU_Command_List_Base_Address_Upper_DEFAULT 0x00000000

/***************************************************************************
 *PxFB - Portx FIS Base Address Register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S1 :: PxFB :: FIS_Base_Address [31:08] */
#define BCHP_SATA_PORT0_AHCI_S1_PxFB_FIS_Base_Address_MASK         0xffffff00
#define BCHP_SATA_PORT0_AHCI_S1_PxFB_FIS_Base_Address_SHIFT        8
#define BCHP_SATA_PORT0_AHCI_S1_PxFB_FIS_Base_Address_DEFAULT      0x00000000

/* SATA_PORT0_AHCI_S1 :: PxFB :: reserved_for_delete1 [07:00] */
#define BCHP_SATA_PORT0_AHCI_S1_PxFB_reserved_for_delete1_MASK     0x000000ff
#define BCHP_SATA_PORT0_AHCI_S1_PxFB_reserved_for_delete1_SHIFT    0

/***************************************************************************
 *PxFBU - Portx FIS Base Address Upper 32-bits Register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S1 :: PxFBU :: FIS_Base_Address_Upper [31:00] */
#define BCHP_SATA_PORT0_AHCI_S1_PxFBU_FIS_Base_Address_Upper_MASK  0xffffffff
#define BCHP_SATA_PORT0_AHCI_S1_PxFBU_FIS_Base_Address_Upper_SHIFT 0
#define BCHP_SATA_PORT0_AHCI_S1_PxFBU_FIS_Base_Address_Upper_DEFAULT 0x00000000

/***************************************************************************
 *PxIS - Portx Interrupt Status Register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S1 :: PxIS :: Cold_Port_Detect_Status [31:31] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Cold_Port_Detect_Status_MASK  0x80000000
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Cold_Port_Detect_Status_SHIFT 31
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Cold_Port_Detect_Status_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIS :: Task_File_Error_Status [30:30] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Task_File_Error_Status_MASK   0x40000000
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Task_File_Error_Status_SHIFT  30
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Task_File_Error_Status_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIS :: Host_Bus_Fatal_Error_Status [29:29] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Host_Bus_Fatal_Error_Status_MASK 0x20000000
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Host_Bus_Fatal_Error_Status_SHIFT 29
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Host_Bus_Fatal_Error_Status_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIS :: Host_Bus_Data_Error_Status [28:28] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Host_Bus_Data_Error_Status_MASK 0x10000000
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Host_Bus_Data_Error_Status_SHIFT 28
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Host_Bus_Data_Error_Status_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIS :: Interface_Fatal_Error_Status [27:27] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Interface_Fatal_Error_Status_MASK 0x08000000
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Interface_Fatal_Error_Status_SHIFT 27
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Interface_Fatal_Error_Status_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIS :: Interface_Non_fatal_Error_Status [26:26] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Interface_Non_fatal_Error_Status_MASK 0x04000000
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Interface_Non_fatal_Error_Status_SHIFT 26
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Interface_Non_fatal_Error_Status_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIS :: reserved_for_delete2 [25:25] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_reserved_for_delete2_MASK     0x02000000
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_reserved_for_delete2_SHIFT    25

/* SATA_PORT0_AHCI_S1 :: PxIS :: Overflow_Status [24:24] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Overflow_Status_MASK          0x01000000
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Overflow_Status_SHIFT         24
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Overflow_Status_DEFAULT       0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIS :: Incorrect_Port_Multiplier_Status [23:23] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Incorrect_Port_Multiplier_Status_MASK 0x00800000
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Incorrect_Port_Multiplier_Status_SHIFT 23
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Incorrect_Port_Multiplier_Status_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIS :: PhyRdy_Change_Status [22:22] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_PhyRdy_Change_Status_MASK     0x00400000
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_PhyRdy_Change_Status_SHIFT    22
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_PhyRdy_Change_Status_DEFAULT  0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIS :: reserved_for_delete3 [21:08] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_reserved_for_delete3_MASK     0x003fff00
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_reserved_for_delete3_SHIFT    8

/* SATA_PORT0_AHCI_S1 :: PxIS :: Device_Mechanical_Presence_Status [07:07] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Device_Mechanical_Presence_Status_MASK 0x00000080
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Device_Mechanical_Presence_Status_SHIFT 7
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Device_Mechanical_Presence_Status_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIS :: Port_Connect_Change_Status [06:06] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Port_Connect_Change_Status_MASK 0x00000040
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Port_Connect_Change_Status_SHIFT 6
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Port_Connect_Change_Status_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIS :: Descriptor_Processed [05:05] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Descriptor_Processed_MASK     0x00000020
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Descriptor_Processed_SHIFT    5
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Descriptor_Processed_DEFAULT  0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIS :: Unknown_FIS_Interrupt [04:04] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Unknown_FIS_Interrupt_MASK    0x00000010
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Unknown_FIS_Interrupt_SHIFT   4
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Unknown_FIS_Interrupt_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIS :: Set_Device_Bits_Interrupt [03:03] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Set_Device_Bits_Interrupt_MASK 0x00000008
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Set_Device_Bits_Interrupt_SHIFT 3
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Set_Device_Bits_Interrupt_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIS :: DMA_Setup_FIS_Interrupt [02:02] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_DMA_Setup_FIS_Interrupt_MASK  0x00000004
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_DMA_Setup_FIS_Interrupt_SHIFT 2
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_DMA_Setup_FIS_Interrupt_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIS :: PIO_Setup_FIS_Interrupt [01:01] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_PIO_Setup_FIS_Interrupt_MASK  0x00000002
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_PIO_Setup_FIS_Interrupt_SHIFT 1
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_PIO_Setup_FIS_Interrupt_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIS :: Device_to_Host_Register_FIS_Interrupt [00:00] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Device_to_Host_Register_FIS_Interrupt_MASK 0x00000001
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Device_to_Host_Register_FIS_Interrupt_SHIFT 0
#define BCHP_SATA_PORT0_AHCI_S1_PxIS_Device_to_Host_Register_FIS_Interrupt_DEFAULT 0x00000000

/***************************************************************************
 *PxIE - Portx Interrupt Enable Register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S1 :: PxIE :: Cold_Presence_Detect_Enable [31:31] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Cold_Presence_Detect_Enable_MASK 0x80000000
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Cold_Presence_Detect_Enable_SHIFT 31
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Cold_Presence_Detect_Enable_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIE :: Task_File_Error_Enable [30:30] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Task_File_Error_Enable_MASK   0x40000000
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Task_File_Error_Enable_SHIFT  30
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Task_File_Error_Enable_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIE :: Host_Bus_Fatal_Error_Enable [29:29] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Host_Bus_Fatal_Error_Enable_MASK 0x20000000
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Host_Bus_Fatal_Error_Enable_SHIFT 29
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Host_Bus_Fatal_Error_Enable_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIE :: Host_Bus_Data_Error_Enable [28:28] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Host_Bus_Data_Error_Enable_MASK 0x10000000
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Host_Bus_Data_Error_Enable_SHIFT 28
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Host_Bus_Data_Error_Enable_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIE :: Interface_Fatal_Error_Enable [27:27] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Interface_Fatal_Error_Enable_MASK 0x08000000
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Interface_Fatal_Error_Enable_SHIFT 27
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Interface_Fatal_Error_Enable_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIE :: Interface_Non_fatal_Error_Enable [26:26] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Interface_Non_fatal_Error_Enable_MASK 0x04000000
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Interface_Non_fatal_Error_Enable_SHIFT 26
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Interface_Non_fatal_Error_Enable_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIE :: reserved_for_delete4 [25:25] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_reserved_for_delete4_MASK     0x02000000
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_reserved_for_delete4_SHIFT    25

/* SATA_PORT0_AHCI_S1 :: PxIE :: Overflow_Enable [24:24] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Overflow_Enable_MASK          0x01000000
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Overflow_Enable_SHIFT         24
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Overflow_Enable_DEFAULT       0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIE :: Incorrect_Port_Multiplier_Enable [23:23] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Incorrect_Port_Multiplier_Enable_MASK 0x00800000
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Incorrect_Port_Multiplier_Enable_SHIFT 23
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Incorrect_Port_Multiplier_Enable_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIE :: PhyRdy_Change_Interrupt_Enable [22:22] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_PhyRdy_Change_Interrupt_Enable_MASK 0x00400000
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_PhyRdy_Change_Interrupt_Enable_SHIFT 22
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_PhyRdy_Change_Interrupt_Enable_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIE :: reserved_for_delete5 [21:08] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_reserved_for_delete5_MASK     0x003fff00
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_reserved_for_delete5_SHIFT    8

/* SATA_PORT0_AHCI_S1 :: PxIE :: Device_Mechanical_Presence_Enable [07:07] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Device_Mechanical_Presence_Enable_MASK 0x00000080
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Device_Mechanical_Presence_Enable_SHIFT 7
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Device_Mechanical_Presence_Enable_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIE :: Port_Change_Interrupt_Enable [06:06] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Port_Change_Interrupt_Enable_MASK 0x00000040
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Port_Change_Interrupt_Enable_SHIFT 6
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Port_Change_Interrupt_Enable_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIE :: Descriptor_Processed_Interrupt_Enable [05:05] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Descriptor_Processed_Interrupt_Enable_MASK 0x00000020
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Descriptor_Processed_Interrupt_Enable_SHIFT 5
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Descriptor_Processed_Interrupt_Enable_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIE :: Unknown_FIS_Interrupt_Enable [04:04] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Unknown_FIS_Interrupt_Enable_MASK 0x00000010
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Unknown_FIS_Interrupt_Enable_SHIFT 4
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Unknown_FIS_Interrupt_Enable_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIE :: Set_Device_Bits_Interrupt_Enable [03:03] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Set_Device_Bits_Interrupt_Enable_MASK 0x00000008
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Set_Device_Bits_Interrupt_Enable_SHIFT 3
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Set_Device_Bits_Interrupt_Enable_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIE :: DMA_Setup_FIS_Interrupt_Enable [02:02] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_DMA_Setup_FIS_Interrupt_Enable_MASK 0x00000004
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_DMA_Setup_FIS_Interrupt_Enable_SHIFT 2
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_DMA_Setup_FIS_Interrupt_Enable_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIE :: PIO_Setup_FIS_Interrupt_Enable [01:01] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_PIO_Setup_FIS_Interrupt_Enable_MASK 0x00000002
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_PIO_Setup_FIS_Interrupt_Enable_SHIFT 1
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_PIO_Setup_FIS_Interrupt_Enable_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxIE :: Device_to_Host_Register_FIS_Interrupt_Enable [00:00] */
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Device_to_Host_Register_FIS_Interrupt_Enable_MASK 0x00000001
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Device_to_Host_Register_FIS_Interrupt_Enable_SHIFT 0
#define BCHP_SATA_PORT0_AHCI_S1_PxIE_Device_to_Host_Register_FIS_Interrupt_Enable_DEFAULT 0x00000000

/***************************************************************************
 *PxCMD - Portx Command and Status Register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S1 :: PxCMD :: Interface_Communication_Control [31:28] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Interface_Communication_Control_MASK 0xf0000000
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Interface_Communication_Control_SHIFT 28
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Interface_Communication_Control_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: Aggressive_Slumber_and_Partial [27:27] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Aggressive_Slumber_and_Partial_MASK 0x08000000
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Aggressive_Slumber_and_Partial_SHIFT 27
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Aggressive_Slumber_and_Partial_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: Aggressive_Link_Power_Management_Enable [26:26] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Aggressive_Link_Power_Management_Enable_MASK 0x04000000
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Aggressive_Link_Power_Management_Enable_SHIFT 26
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Aggressive_Link_Power_Management_Enable_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: Drive_LED_on_ATAPI_Enable [25:25] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Drive_LED_on_ATAPI_Enable_MASK 0x02000000
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Drive_LED_on_ATAPI_Enable_SHIFT 25
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Drive_LED_on_ATAPI_Enable_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: Device_is_ATAPI [24:24] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Device_is_ATAPI_MASK         0x01000000
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Device_is_ATAPI_SHIFT        24
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Device_is_ATAPI_DEFAULT      0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: Automatic_Partial_to_Slumber_Transition_Enabled [23:23] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Automatic_Partial_to_Slumber_Transition_Enabled_MASK 0x00800000
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Automatic_Partial_to_Slumber_Transition_Enabled_SHIFT 23
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Automatic_Partial_to_Slumber_Transition_Enabled_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: FIS_based_Switching_Capable_Port [22:22] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_FIS_based_Switching_Capable_Port_MASK 0x00400000
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_FIS_based_Switching_Capable_Port_SHIFT 22
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_FIS_based_Switching_Capable_Port_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: External_SATA_Port [21:21] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_External_SATA_Port_MASK      0x00200000
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_External_SATA_Port_SHIFT     21
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_External_SATA_Port_DEFAULT   0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: Cold_Presence_Detection [20:20] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Cold_Presence_Detection_MASK 0x00100000
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Cold_Presence_Detection_SHIFT 20
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Cold_Presence_Detection_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: Mechanical_Presence_Switch_Attached_to_Port [19:19] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Mechanical_Presence_Switch_Attached_to_Port_MASK 0x00080000
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Mechanical_Presence_Switch_Attached_to_Port_SHIFT 19
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Mechanical_Presence_Switch_Attached_to_Port_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: Hot_Plug_Capable_Port [18:18] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Hot_Plug_Capable_Port_MASK   0x00040000
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Hot_Plug_Capable_Port_SHIFT  18
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Hot_Plug_Capable_Port_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: Port_Multiplier_Attached [17:17] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Port_Multiplier_Attached_MASK 0x00020000
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Port_Multiplier_Attached_SHIFT 17
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Port_Multiplier_Attached_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: Cold_Presence_State [16:16] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Cold_Presence_State_MASK     0x00010000
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Cold_Presence_State_SHIFT    16
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Cold_Presence_State_DEFAULT  0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: Command_List_Running [15:15] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Command_List_Running_MASK    0x00008000
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Command_List_Running_SHIFT   15
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Command_List_Running_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: FIS_Receive_Running [14:14] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_FIS_Receive_Running_MASK     0x00004000
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_FIS_Receive_Running_SHIFT    14
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_FIS_Receive_Running_DEFAULT  0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: Mechanical_Presence_Switch_State [13:13] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Mechanical_Presence_Switch_State_MASK 0x00002000
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Mechanical_Presence_Switch_State_SHIFT 13
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Mechanical_Presence_Switch_State_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: Current_Command_Slot [12:08] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Current_Command_Slot_MASK    0x00001f00
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Current_Command_Slot_SHIFT   8
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Current_Command_Slot_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: reserved_for_delete6 [07:05] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_reserved_for_delete6_MASK    0x000000e0
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_reserved_for_delete6_SHIFT   5

/* SATA_PORT0_AHCI_S1 :: PxCMD :: FIS_Receive_Enable [04:04] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_FIS_Receive_Enable_MASK      0x00000010
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_FIS_Receive_Enable_SHIFT     4
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_FIS_Receive_Enable_DEFAULT   0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: Command_List_Override [03:03] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Command_List_Override_MASK   0x00000008
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Command_List_Override_SHIFT  3
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Command_List_Override_DEFAULT 0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: Power_On_Device [02:02] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Power_On_Device_MASK         0x00000004
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Power_On_Device_SHIFT        2
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Power_On_Device_DEFAULT      0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: Spin_Up_Device [01:01] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Spin_Up_Device_MASK          0x00000002
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Spin_Up_Device_SHIFT         1
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Spin_Up_Device_DEFAULT       0x00000000

/* SATA_PORT0_AHCI_S1 :: PxCMD :: Start [00:00] */
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Start_MASK                   0x00000001
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Start_SHIFT                  0
#define BCHP_SATA_PORT0_AHCI_S1_PxCMD_Start_DEFAULT                0x00000000

/***************************************************************************
 *reserved29 - Reserved register
 ***************************************************************************/
/* SATA_PORT0_AHCI_S1 :: reserved29 :: spec_reserved [31:00] */
#define BCHP_SATA_PORT0_AHCI_S1_reserved29_spec_reserved_MASK      0xffffffff
#define BCHP_SATA_PORT0_AHCI_S1_reserved29_spec_reserved_SHIFT     0
#define BCHP_SATA_PORT0_AHCI_S1_reserved29_spec_reserved_DEFAULT   0x00000000

#endif /* #ifndef BCHP_SATA_PORT0_AHCI_S1_H__ */

/* End of File */
