/*
 * Copyright (c) 2005-2020 Imperas Software Ltd., www.imperas.com
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND,
 * either express or implied.
 *
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

#pragma once

//
// Execution mode
//
typedef enum {

    // normal modes - correspond to encoding of mstatus MPP field
    RISCV_MODE_USER       = 0,
    RISCV_MODE_U          = RISCV_MODE_USER,
    RISCV_MODE_SUPERVISOR = 1,
    RISCV_MODE_S          = RISCV_MODE_SUPERVISOR,
    RISCV_MODE_HYPERVISOR = 2,
    RISCV_MODE_H          = RISCV_MODE_HYPERVISOR,
    RISCV_MODE_MACHINE    = 3,
    RISCV_MODE_M          = RISCV_MODE_MACHINE,

    // for sizing (last base mode)
    RISCV_MODE_LAST_BASE,

    // virtual modes
    RISCV_MODE_V          = RISCV_MODE_LAST_BASE,
    RISCV_MODE_VU         = (RISCV_MODE_V+RISCV_MODE_U),
    RISCV_MODE_VS         = (RISCV_MODE_V+RISCV_MODE_S),

    // for sizing (last mode)
    RISCV_MODE_LAST,

    // debug pseudo-mode
    RISCV_MODE_D          = RISCV_MODE_LAST,

} riscvMode;

//
// Virtual memory mode
//
typedef enum {

    // non-virtualized modes
    RISCV_VMMODE_U = 0,
    RISCV_VMMODE_S = 1,

    // virtualized modes
    RISCV_VMMODE_V  = 0x2,
    RISCV_VMMODE_VU = (RISCV_VMMODE_V|RISCV_VMMODE_U),
    RISCV_VMMODE_VS = (RISCV_VMMODE_V|RISCV_VMMODE_S),

    // KEEP LAST: for sizing
    RISCV_VMMODE_LAST

} riscvVMMode;

//
// Dictionary mode - simulation artifact mode, including virtual memory and
// virtualization enabled status
//
typedef enum {

    RISCV_DMODE_VM    = 0x2,   // Virtual memory enabled
    RISCV_DMODE_V     = 0x4,   // Virtualization enabled

    // User modes
    RISCV_DMODE_U     = 0x0,
    RISCV_DMODE_U_VM  = (RISCV_DMODE_U|RISCV_DMODE_VM),
    RISCV_DMODE_VU    = (RISCV_DMODE_U               |RISCV_DMODE_V),
    RISCV_DMODE_VU_VM = (RISCV_DMODE_U|RISCV_DMODE_VM|RISCV_DMODE_V),

    // Supervisor modes
    RISCV_DMODE_S     = 0x1,
    RISCV_DMODE_S_VM  = (RISCV_DMODE_S|RISCV_DMODE_VM),
    RISCV_DMODE_VS    = (RISCV_DMODE_S               |RISCV_DMODE_V),
    RISCV_DMODE_VS_VM = (RISCV_DMODE_S|RISCV_DMODE_VM|RISCV_DMODE_V),

    // Machine modes
    RISCV_DMODE_M     = 0x8,

    // KEEP LAST: for sizing
    RISCV_DMODE_LAST

} riscvDMode;

//
// Active TLB
//
typedef enum riscvTLBIdE {

    RISCV_TLB_HS,       // HS TLB
    RISCV_TLB_VS1,      // VS stage 1 virtual TLB
    RISCV_TLB_VS2,      // VS stage 2 virtual TLB

    // KEEP LAST: for sizing
    RISCV_TLB_LAST

} riscvTLBId;

//
// Processor disable reasons (bitmask)
//
typedef enum riscvDisableReasonE {

    RVD_ACTIVE = 0x0,   // processor running
    RVD_WFI    = 0x1,   // processor halted in WFI
    RVD_RESET  = 0x2,   // processor halted in reset
    RVD_DEBUG  = 0x4,   // processor halted for debug

    // states from which to restart
    RVD_RESTART_WFI   = (RVD_WFI),
    RVD_RESTART_NMI   = (RVD_WFI),
    RVD_RESTART_RESET = (RVD_WFI|RVD_RESET)

} riscvDisableReason;

//
// Return base mode for the given mode
//
inline static riscvMode getBaseMode(riscvMode mode) {
    return mode & RISCV_MODE_M;
}

//
// Map riscvDMode to riscvVMMode
//
inline static riscvVMMode dmodeToVMMode(riscvDMode dMode) {

    static const riscvVMMode map[] = {

        // User modes
        [RISCV_DMODE_U]     = RISCV_VMMODE_LAST,
        [RISCV_DMODE_U_VM]  = RISCV_VMMODE_U,
        [RISCV_DMODE_VU]    = RISCV_VMMODE_LAST,
        [RISCV_DMODE_VU_VM] = RISCV_VMMODE_VU,

        // Supervisor modes
        [RISCV_DMODE_S]     = RISCV_VMMODE_LAST,
        [RISCV_DMODE_S_VM]  = RISCV_VMMODE_S,
        [RISCV_DMODE_VS]    = RISCV_VMMODE_LAST,
        [RISCV_DMODE_VS_VM] = RISCV_VMMODE_VS,

        // Machine modes
        [RISCV_DMODE_M]     = RISCV_VMMODE_LAST,
    };

    return map[dMode];
}

//
// Map riscvVMMode to riscvMode
//
inline static riscvMode vmmodeToMode(riscvVMMode vmMode) {

    static const riscvMode map[] = {

        // User modes
        [RISCV_VMMODE_U]    = RISCV_MODE_U,
        [RISCV_VMMODE_VU]   = RISCV_MODE_VU,

        // Supervisor modes
        [RISCV_VMMODE_S]    = RISCV_MODE_S,
        [RISCV_VMMODE_VS]   = RISCV_MODE_VS,

        // other modes
        [RISCV_VMMODE_LAST] = RISCV_MODE_LAST,
    };

    return map[vmMode];
}

//
// Map riscvMode to riscvVMMode
//
inline static riscvVMMode modeToVMMode(riscvMode mode) {

    static const riscvVMMode map[] = {

        // normal modes
        [RISCV_MODE_U]  = RISCV_VMMODE_U,
        [RISCV_MODE_S]  = RISCV_VMMODE_S,
        [RISCV_MODE_H]  = RISCV_VMMODE_LAST,
        [RISCV_MODE_M]  = RISCV_VMMODE_LAST,

        // virtualized modes
        [RISCV_MODE_VU] = RISCV_VMMODE_VU,
        [RISCV_MODE_VS] = RISCV_VMMODE_VS,
    };

    return map[mode];
}

//
// Map riscvMode to riscvDMode
//
inline static riscvDMode modeToDMode(riscvMode mode) {

    static const riscvDMode map[] = {

        // normal modes
        [RISCV_MODE_U]  = RISCV_DMODE_U,
        [RISCV_MODE_S]  = RISCV_DMODE_S,
        [RISCV_MODE_H]  = RISCV_DMODE_LAST,
        [RISCV_MODE_M]  = RISCV_DMODE_M,

        // virtualized modes
        [RISCV_MODE_VU] = RISCV_DMODE_VU,
        [RISCV_MODE_VS] = RISCV_DMODE_VS,
    };

    return map[mode];
}

//
// Map riscvDMode to 5-state riscvMode (M, HS, HU, VS or VU)
//
inline static riscvMode dmodeToMode5(riscvDMode dMode) {

    static const riscvMode map[] = {

        // User modes
        [RISCV_DMODE_U]     = RISCV_MODE_U,
        [RISCV_DMODE_U_VM]  = RISCV_MODE_U,
        [RISCV_DMODE_VU]    = RISCV_MODE_VU,
        [RISCV_DMODE_VU_VM] = RISCV_MODE_VU,

        // Supervisor modes
        [RISCV_DMODE_S]     = RISCV_MODE_S,
        [RISCV_DMODE_S_VM]  = RISCV_MODE_S,
        [RISCV_DMODE_VS]    = RISCV_MODE_VS,
        [RISCV_DMODE_VS_VM] = RISCV_MODE_VS,

        // Machine modes
        [RISCV_DMODE_M]     = RISCV_MODE_M,
    };

    return map[dMode];
}

//
// Map riscvDMode to 4-state riscvMode (M, H, S or U)
//
inline static riscvMode dmodeToMode4(riscvDMode dMode) {

    static const riscvMode map[] = {

        // User modes
        [RISCV_DMODE_U]     = RISCV_MODE_U,
        [RISCV_DMODE_U_VM]  = RISCV_MODE_U,
        [RISCV_DMODE_VU]    = RISCV_MODE_U,
        [RISCV_DMODE_VU_VM] = RISCV_MODE_U,

        // Supervisor modes
        [RISCV_DMODE_S]     = RISCV_MODE_H,
        [RISCV_DMODE_S_VM]  = RISCV_MODE_H,
        [RISCV_DMODE_VS]    = RISCV_MODE_S,
        [RISCV_DMODE_VS_VM] = RISCV_MODE_S,

        // Machine modes
        [RISCV_DMODE_M]     = RISCV_MODE_M,
    };

    return map[dMode];
}

//
// Map riscvDMode to 3-state riscvMode (M, S or U)
//
inline static riscvMode dmodeToMode3(riscvDMode dMode) {

    static const riscvMode map[] = {

        // User modes
        [RISCV_DMODE_U]     = RISCV_MODE_U,
        [RISCV_DMODE_U_VM]  = RISCV_MODE_U,
        [RISCV_DMODE_VU]    = RISCV_MODE_U,
        [RISCV_DMODE_VU_VM] = RISCV_MODE_U,

        // Supervisor modes
        [RISCV_DMODE_S]     = RISCV_MODE_S,
        [RISCV_DMODE_S_VM]  = RISCV_MODE_S,
        [RISCV_DMODE_VS]    = RISCV_MODE_S,
        [RISCV_DMODE_VS_VM] = RISCV_MODE_S,

        // Machine modes
        [RISCV_DMODE_M]     = RISCV_MODE_M,
    };

    return map[dMode];
}

//
// Is the mode a virtualized mode?
//
inline static Bool modeIsVirtual(riscvMode mode) {
    return (mode>=RISCV_MODE_V) && (mode<RISCV_MODE_LAST);
}

//
// Return Supervisor mode for the given mode
//
inline static riscvMode getSMode(riscvMode mode) {
    return modeIsVirtual(mode) ? RISCV_MODE_VS : RISCV_MODE_S;
}

//
// Is the dictionary mode a virtual memory mode?
//
inline static Bool dmodeIsVM(riscvDMode dMode) {
    return dMode&RISCV_DMODE_VM;
}

//
// Is the dictionary mode a virtualized mode?
//
inline static Bool dmodeIsVirtual(riscvDMode dMode) {
    return dMode&RISCV_DMODE_V;
}

//
// Return priority of 5-state riscvMode
//
inline static Uns8 mode5Priority(riscvMode mode5) {

    static const Uns8 map[] = {

        // normal modes (higher priority)
        [RISCV_MODE_U]  = 3,
        [RISCV_MODE_S]  = 4,
        [RISCV_MODE_M]  = 5,

        // virtualized modes (lower priority)
        [RISCV_MODE_VU] = 1,
        [RISCV_MODE_VS] = 2,
    };

    return map[mode5];
}


