.. raw:: html
   <!---
   # SPDX-FileCopyrightText: 2021 Dinesh Annayya (dinesha@opencores.org)
   #
   # Licensed under the Apache License, Version 2.0 (the "License");
   # you may not use this file except in compliance with the License.
   # You may obtain a copy of the License at
   #
   #      http://www.apache.org/licenses/LICENSE-2.0
   #
   # Unless required by applicable law or agreed to in writing, software
   # distributed under the License is distributed on an "AS IS" BASIS,
   # WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
   # See the License for the specific language governing permissions and
   # limitations under the License.
   #
   # SPDX-License-Identifier: Apache-2.0
   -->


MPW Shuttle
===========

This section provides details on Riscduino submission in different MPW shuttle


.. list-table:: shuttle
    :name: pinout
    :header-rows: 1
    :stub-columns: 1

    * - MPW Shuttle
      - Tape-out Date
      - Project Name
      - Submission Link
      - Silicon Status
      - Project details
    * - MPW-2
      - November 15, 2021
      - YiFive
      - `Link <https://platform.efabless.com/projects/152/>`_
      - Waiting
      - Single Riscv core without cache+SDRAM, Not compatible with Arudino pins
    * - MPW-3
      - November 15, 2021
      - riscduino
      - `Link <https://platform.efabless.com/projects/385/>`_
      - Waiting
      - Single Riscv core without cache 
    * - MPW-4
      - December 31, 2021
      - riscduino-R1
      - `Link <https://platform.efabless.com/projects/575/>`_
      - Waiting
      - Single Riscv core with cache + SRAM
    * - MPW-5
      - March 21, 2022
      - riscduino-SCore (S2)
      - `Link <https://platform.efabless.com/projects/67/>`_
      - Waiting
      - Single Riscv core with cache + DFFRAM
    * - MPW-5
      - March 21, 2022
      - riscduino-Dual Core (D0) 
      - `Link <https://platform.efabless.com/projects/718>`_
      - Waiting
      - Dual Riscv core with cache + SRAM
    * - MPW-5
      - March 21, 2022
      - riscduino-Quad Core (Q0) 
      - `Link <https://platform.efabless.com/projects/782>`_
      - Waiting
      - Quad Riscv core with cache + SRAM

