Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Apr 20 11:30:35 2022
| Host         : DESKTOP-IOM2HT6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clawgame_proc_timing_summary_routed.rpt -pb clawgame_proc_timing_summary_routed.pb -rpx clawgame_proc_timing_summary_routed.rpx -warn_on_violation
| Design       : clawgame_proc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: increment_score_debouncer/u1/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: reset_debouncer/u1/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.158     -324.766                    275                 1501        0.153        0.000                      0                 1501        4.500        0.000                       0                   947  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.158     -324.766                    275                 1501        0.153        0.000                      0                 1501        4.500        0.000                       0                   947  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          275  Failing Endpoints,  Worst Slack       -2.158ns,  Total Violation     -324.766ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.158ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[14].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.115ns  (logic 2.195ns (18.118%)  route 9.920ns (81.882%))
  Logic Levels:           14  (LUT5=5 LUT6=9)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 19.934 - 15.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 10.232 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.629    10.232    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg_43
    SLICE_X33Y69         FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.459    10.691 f  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/Q
                         net (fo=57, routed)          0.875    11.566    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_68
    SLICE_X28Y69         LUT5 (Prop_lut5_I1_O)        0.124    11.690 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_18/O
                         net (fo=4, routed)           0.609    12.299    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__20_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.423 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__8/O
                         net (fo=2, routed)           0.418    12.841    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_86_3
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    12.965 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_114/O
                         net (fo=2, routed)           0.866    13.831    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_12__2
    SLICE_X31Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_86/O
                         net (fo=45, routed)          0.739    14.694    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_11__10_2
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.818 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_8__17/O
                         net (fo=2, routed)           0.633    15.451    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_3__18
    SLICE_X33Y68         LUT5 (Prop_lut5_I1_O)        0.124    15.575 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_6__16/O
                         net (fo=6, routed)           0.767    16.342    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_reg_23
    SLICE_X34Y68         LUT5 (Prop_lut5_I3_O)        0.124    16.466 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_66/O
                         net (fo=6, routed)           0.737    17.202    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_13__0_1
    SLICE_X34Y68         LUT5 (Prop_lut5_I2_O)        0.124    17.326 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38__1/O
                         net (fo=3, routed)           0.820    18.146    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_5__25_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.270 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_13__0/O
                         net (fo=11, routed)          0.528    18.799    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_73
    SLICE_X37Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.923 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__9/O
                         net (fo=4, routed)           0.761    19.684    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__41_3
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.124    19.808 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_19__0/O
                         net (fo=3, routed)           0.711    20.520    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_19__0_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124    20.644 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__41/O
                         net (fo=25, routed)          0.977    21.621    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__41_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.124    21.745 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_2__37/O
                         net (fo=1, routed)           0.478    22.223    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_39
    SLICE_X39Y66         LUT6 (Prop_lut6_I2_O)        0.124    22.347 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__2/O
                         net (fo=1, routed)           0.000    22.347    WRAPPER/CPU/PC_reg/loop1[14].dff/q_reg_2
    SLICE_X39Y66         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[14].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.511    19.934    WRAPPER/CPU/PC_reg/loop1[14].dff/q_reg_3
    SLICE_X39Y66         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[14].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.193    
                         clock uncertainty           -0.035    20.157    
    SLICE_X39Y66         FDCE (Setup_fdce_C_D)        0.032    20.189    WRAPPER/CPU/PC_reg/loop1[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.189    
                         arrival time                         -22.347    
  -------------------------------------------------------------------
                         slack                                 -2.158    

Slack (VIOLATED) :        -2.136ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.097ns  (logic 2.195ns (18.145%)  route 9.902ns (81.855%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 19.937 - 15.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 10.232 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.629    10.232    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg_43
    SLICE_X33Y69         FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.459    10.691 f  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/Q
                         net (fo=57, routed)          0.875    11.566    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_68
    SLICE_X28Y69         LUT5 (Prop_lut5_I1_O)        0.124    11.690 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_18/O
                         net (fo=4, routed)           0.609    12.299    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__20_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.423 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__8/O
                         net (fo=2, routed)           0.418    12.841    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_86_3
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    12.965 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_114/O
                         net (fo=2, routed)           0.866    13.831    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_12__2
    SLICE_X31Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_86/O
                         net (fo=45, routed)          0.686    14.641    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_11__10_2
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.765 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_121/O
                         net (fo=2, routed)           0.612    15.377    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_41_1
    SLICE_X37Y72         LUT5 (Prop_lut5_I1_O)        0.124    15.501 f  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_100/O
                         net (fo=2, routed)           0.587    16.088    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_100_n_0
    SLICE_X37Y72         LUT3 (Prop_lut3_I0_O)        0.124    16.212 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_74/O
                         net (fo=3, routed)           1.145    17.356    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_reg_2
    SLICE_X36Y69         LUT6 (Prop_lut6_I3_O)        0.124    17.480 f  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_39__1/O
                         net (fo=4, routed)           0.805    18.285    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_39__1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.409 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_23/O
                         net (fo=8, routed)           0.453    18.862    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_23_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124    18.986 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_12/O
                         net (fo=2, routed)           0.563    19.548    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__60_2
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.124    19.672 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_5__22/O
                         net (fo=2, routed)           0.857    20.529    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_5__22_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I2_O)        0.124    20.653 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__60/O
                         net (fo=153, routed)         0.994    21.648    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_1
    SLICE_X37Y64         LUT6 (Prop_lut6_I0_O)        0.124    21.772 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__35/O
                         net (fo=1, routed)           0.433    22.205    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_38
    SLICE_X37Y64         LUT6 (Prop_lut6_I2_O)        0.124    22.329 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__1_comp/O
                         net (fo=1, routed)           0.000    22.329    WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg_3
    SLICE_X37Y64         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.514    19.937    WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg_4
    SLICE_X37Y64         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.196    
                         clock uncertainty           -0.035    20.160    
    SLICE_X37Y64         FDCE (Setup_fdce_C_D)        0.032    20.192    WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.192    
                         arrival time                         -22.329    
  -------------------------------------------------------------------
                         slack                                 -2.136    

Slack (VIOLATED) :        -2.106ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.066ns  (logic 2.195ns (18.192%)  route 9.870ns (81.808%))
  Logic Levels:           14  (LUT5=5 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 19.936 - 15.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 10.232 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.629    10.232    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg_43
    SLICE_X33Y69         FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.459    10.691 f  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/Q
                         net (fo=57, routed)          0.875    11.566    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_68
    SLICE_X28Y69         LUT5 (Prop_lut5_I1_O)        0.124    11.690 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_18/O
                         net (fo=4, routed)           0.609    12.299    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__20_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.423 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__8/O
                         net (fo=2, routed)           0.418    12.841    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_86_3
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    12.965 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_114/O
                         net (fo=2, routed)           0.866    13.831    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_12__2
    SLICE_X31Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_86/O
                         net (fo=45, routed)          0.739    14.694    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_11__10_2
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.818 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_8__17/O
                         net (fo=2, routed)           0.633    15.451    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_3__18
    SLICE_X33Y68         LUT5 (Prop_lut5_I1_O)        0.124    15.575 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_6__16/O
                         net (fo=6, routed)           0.767    16.342    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_reg_23
    SLICE_X34Y68         LUT5 (Prop_lut5_I3_O)        0.124    16.466 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_66/O
                         net (fo=6, routed)           0.737    17.202    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_13__0_1
    SLICE_X34Y68         LUT5 (Prop_lut5_I2_O)        0.124    17.326 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38__1/O
                         net (fo=3, routed)           0.820    18.146    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_5__25_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.270 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_13__0/O
                         net (fo=11, routed)          0.528    18.799    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_73
    SLICE_X37Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.923 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__9/O
                         net (fo=4, routed)           0.761    19.684    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__41_3
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.124    19.808 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_19__0/O
                         net (fo=3, routed)           0.711    20.520    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_19__0_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124    20.644 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__41/O
                         net (fo=25, routed)          0.789    21.432    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__41_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    21.556 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_2__43/O
                         net (fo=1, routed)           0.617    22.173    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_81
    SLICE_X39Y64         LUT6 (Prop_lut6_I2_O)        0.124    22.297 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__23/O
                         net (fo=1, routed)           0.000    22.297    WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg_3
    SLICE_X39Y64         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.513    19.936    WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg_4
    SLICE_X39Y64         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.195    
                         clock uncertainty           -0.035    20.159    
    SLICE_X39Y64         FDCE (Setup_fdce_C_D)        0.032    20.191    WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.191    
                         arrival time                         -22.297    
  -------------------------------------------------------------------
                         slack                                 -2.106    

Slack (VIOLATED) :        -2.105ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[3].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.068ns  (logic 2.195ns (18.189%)  route 9.873ns (81.811%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 19.937 - 15.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 10.232 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.629    10.232    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg_43
    SLICE_X33Y69         FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.459    10.691 f  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/Q
                         net (fo=57, routed)          0.875    11.566    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_68
    SLICE_X28Y69         LUT5 (Prop_lut5_I1_O)        0.124    11.690 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_18/O
                         net (fo=4, routed)           0.609    12.299    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__20_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.423 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__8/O
                         net (fo=2, routed)           0.418    12.841    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_86_3
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    12.965 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_114/O
                         net (fo=2, routed)           0.866    13.831    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_12__2
    SLICE_X31Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_86/O
                         net (fo=45, routed)          0.686    14.641    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_11__10_2
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.765 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_121/O
                         net (fo=2, routed)           0.612    15.377    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_41_1
    SLICE_X37Y72         LUT5 (Prop_lut5_I1_O)        0.124    15.501 f  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_100/O
                         net (fo=2, routed)           0.587    16.088    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_100_n_0
    SLICE_X37Y72         LUT3 (Prop_lut3_I0_O)        0.124    16.212 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_74/O
                         net (fo=3, routed)           1.145    17.356    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_reg_2
    SLICE_X36Y69         LUT6 (Prop_lut6_I3_O)        0.124    17.480 f  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_39__1/O
                         net (fo=4, routed)           0.805    18.285    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_39__1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.409 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_23/O
                         net (fo=8, routed)           0.453    18.862    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_23_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124    18.986 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_12/O
                         net (fo=2, routed)           0.563    19.548    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__60_2
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.124    19.672 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_5__22/O
                         net (fo=2, routed)           0.857    20.529    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_5__22_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I2_O)        0.124    20.653 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__60/O
                         net (fo=153, routed)         0.837    21.491    WRAPPER/CPU/PC_reg/loop1[3].dff/q_reg_3
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.124    21.615 r  WRAPPER/CPU/PC_reg/loop1[3].dff/q_i_2__20/O
                         net (fo=1, routed)           0.561    22.176    WRAPPER/CPU/PC_reg/loop1[3].dff/q_i_2__20_n_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I2_O)        0.124    22.300 r  WRAPPER/CPU/PC_reg/loop1[3].dff/q_i_1__255/O
                         net (fo=1, routed)           0.000    22.300    WRAPPER/CPU/PC_reg/loop1[3].dff/q_i_1__255_n_0
    SLICE_X36Y64         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.514    19.937    WRAPPER/CPU/PC_reg/loop1[3].dff/q_reg_2
    SLICE_X36Y64         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[3].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.196    
                         clock uncertainty           -0.035    20.160    
    SLICE_X36Y64         FDCE (Setup_fdce_C_D)        0.034    20.194    WRAPPER/CPU/PC_reg/loop1[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.194    
                         arrival time                         -22.300    
  -------------------------------------------------------------------
                         slack                                 -2.105    

Slack (VIOLATED) :        -2.105ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[12].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.068ns  (logic 2.195ns (18.189%)  route 9.873ns (81.811%))
  Logic Levels:           14  (LUT5=5 LUT6=9)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 19.939 - 15.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 10.232 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.629    10.232    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg_43
    SLICE_X33Y69         FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.459    10.691 f  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/Q
                         net (fo=57, routed)          0.875    11.566    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_68
    SLICE_X28Y69         LUT5 (Prop_lut5_I1_O)        0.124    11.690 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_18/O
                         net (fo=4, routed)           0.609    12.299    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__20_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.423 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__8/O
                         net (fo=2, routed)           0.418    12.841    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_86_3
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    12.965 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_114/O
                         net (fo=2, routed)           0.866    13.831    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_12__2
    SLICE_X31Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_86/O
                         net (fo=45, routed)          0.739    14.694    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_11__10_2
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.818 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_8__17/O
                         net (fo=2, routed)           0.633    15.451    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_3__18
    SLICE_X33Y68         LUT5 (Prop_lut5_I1_O)        0.124    15.575 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_6__16/O
                         net (fo=6, routed)           0.767    16.342    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_reg_23
    SLICE_X34Y68         LUT5 (Prop_lut5_I3_O)        0.124    16.466 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_66/O
                         net (fo=6, routed)           0.737    17.202    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_13__0_1
    SLICE_X34Y68         LUT5 (Prop_lut5_I2_O)        0.124    17.326 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38__1/O
                         net (fo=3, routed)           0.820    18.146    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_5__25_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.270 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_13__0/O
                         net (fo=11, routed)          0.528    18.799    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_73
    SLICE_X37Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.923 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__9/O
                         net (fo=4, routed)           0.761    19.684    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__41_3
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.124    19.808 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_19__0/O
                         net (fo=3, routed)           0.711    20.520    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_19__0_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124    20.644 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__41/O
                         net (fo=25, routed)          0.847    21.491    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__41_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.615 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_2__35/O
                         net (fo=1, routed)           0.561    22.175    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_43
    SLICE_X36Y61         LUT6 (Prop_lut6_I2_O)        0.124    22.299 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__4_comp/O
                         net (fo=1, routed)           0.000    22.299    WRAPPER/CPU/PC_reg/loop1[12].dff/q_reg_2
    SLICE_X36Y61         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[12].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.516    19.939    WRAPPER/CPU/PC_reg/loop1[12].dff/q_reg_3
    SLICE_X36Y61         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[12].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.198    
                         clock uncertainty           -0.035    20.162    
    SLICE_X36Y61         FDCE (Setup_fdce_C_D)        0.032    20.194    WRAPPER/CPU/PC_reg/loop1[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.194    
                         arrival time                         -22.299    
  -------------------------------------------------------------------
                         slack                                 -2.105    

Slack (VIOLATED) :        -2.101ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.066ns  (logic 2.195ns (18.192%)  route 9.871ns (81.808%))
  Logic Levels:           14  (LUT5=5 LUT6=9)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 19.939 - 15.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 10.232 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.629    10.232    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg_43
    SLICE_X33Y69         FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.459    10.691 f  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/Q
                         net (fo=57, routed)          0.875    11.566    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_68
    SLICE_X28Y69         LUT5 (Prop_lut5_I1_O)        0.124    11.690 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_18/O
                         net (fo=4, routed)           0.609    12.299    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__20_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.423 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__8/O
                         net (fo=2, routed)           0.418    12.841    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_86_3
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    12.965 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_114/O
                         net (fo=2, routed)           0.866    13.831    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_12__2
    SLICE_X31Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_86/O
                         net (fo=45, routed)          0.739    14.694    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_11__10_2
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.818 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_8__17/O
                         net (fo=2, routed)           0.633    15.451    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_3__18
    SLICE_X33Y68         LUT5 (Prop_lut5_I1_O)        0.124    15.575 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_6__16/O
                         net (fo=6, routed)           0.767    16.342    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_reg_23
    SLICE_X34Y68         LUT5 (Prop_lut5_I3_O)        0.124    16.466 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_66/O
                         net (fo=6, routed)           0.737    17.202    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_13__0_1
    SLICE_X34Y68         LUT5 (Prop_lut5_I2_O)        0.124    17.326 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38__1/O
                         net (fo=3, routed)           0.820    18.146    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_5__25_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.270 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_13__0/O
                         net (fo=11, routed)          0.528    18.799    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_73
    SLICE_X37Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.923 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__9/O
                         net (fo=4, routed)           0.761    19.684    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__41_3
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.124    19.808 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_19__0/O
                         net (fo=3, routed)           0.711    20.520    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_19__0_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124    20.644 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__41/O
                         net (fo=25, routed)          0.829    21.472    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__41_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.596 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_2__31/O
                         net (fo=1, routed)           0.577    22.174    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_51
    SLICE_X35Y61         LUT6 (Prop_lut6_I2_O)        0.124    22.298 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__8/O
                         net (fo=1, routed)           0.000    22.298    WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg_3
    SLICE_X35Y61         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.516    19.939    WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg_4
    SLICE_X35Y61         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.198    
                         clock uncertainty           -0.035    20.162    
    SLICE_X35Y61         FDCE (Setup_fdce_C_D)        0.034    20.196    WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.196    
                         arrival time                         -22.298    
  -------------------------------------------------------------------
                         slack                                 -2.101    

Slack (VIOLATED) :        -2.075ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[6].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.038ns  (logic 2.195ns (18.234%)  route 9.843ns (81.766%))
  Logic Levels:           14  (LUT5=5 LUT6=9)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 19.939 - 15.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 10.232 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.629    10.232    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg_43
    SLICE_X33Y69         FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.459    10.691 f  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/Q
                         net (fo=57, routed)          0.875    11.566    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_68
    SLICE_X28Y69         LUT5 (Prop_lut5_I1_O)        0.124    11.690 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_18/O
                         net (fo=4, routed)           0.609    12.299    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__20_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.423 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__8/O
                         net (fo=2, routed)           0.418    12.841    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_86_3
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    12.965 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_114/O
                         net (fo=2, routed)           0.866    13.831    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_12__2
    SLICE_X31Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_86/O
                         net (fo=45, routed)          0.739    14.694    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_11__10_2
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.818 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_8__17/O
                         net (fo=2, routed)           0.633    15.451    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_3__18
    SLICE_X33Y68         LUT5 (Prop_lut5_I1_O)        0.124    15.575 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_6__16/O
                         net (fo=6, routed)           0.767    16.342    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_reg_23
    SLICE_X34Y68         LUT5 (Prop_lut5_I3_O)        0.124    16.466 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_66/O
                         net (fo=6, routed)           0.737    17.202    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_13__0_1
    SLICE_X34Y68         LUT5 (Prop_lut5_I2_O)        0.124    17.326 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38__1/O
                         net (fo=3, routed)           0.820    18.146    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_5__25_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.270 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_13__0/O
                         net (fo=11, routed)          0.528    18.799    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_73
    SLICE_X37Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.923 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__9/O
                         net (fo=4, routed)           0.761    19.684    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__41_3
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.124    19.808 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_19__0/O
                         net (fo=3, routed)           0.711    20.520    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_19__0_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124    20.644 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__41/O
                         net (fo=25, routed)          0.773    21.417    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__41_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.541 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_2__29/O
                         net (fo=1, routed)           0.605    22.146    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_55
    SLICE_X35Y61         LUT6 (Prop_lut6_I2_O)        0.124    22.270 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__10/O
                         net (fo=1, routed)           0.000    22.270    WRAPPER/CPU/PC_reg/loop1[6].dff/q_reg_1
    SLICE_X35Y61         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.516    19.939    WRAPPER/CPU/PC_reg/loop1[6].dff/q_reg_2
    SLICE_X35Y61         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[6].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.198    
                         clock uncertainty           -0.035    20.162    
    SLICE_X35Y61         FDCE (Setup_fdce_C_D)        0.032    20.194    WRAPPER/CPU/PC_reg/loop1[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.194    
                         arrival time                         -22.270    
  -------------------------------------------------------------------
                         slack                                 -2.075    

Slack (VIOLATED) :        -2.036ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        11.903ns  (logic 2.071ns (17.399%)  route 9.832ns (82.601%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 19.933 - 15.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 10.232 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.629    10.232    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg_43
    SLICE_X33Y69         FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.459    10.691 f  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/Q
                         net (fo=57, routed)          0.875    11.566    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_68
    SLICE_X28Y69         LUT5 (Prop_lut5_I1_O)        0.124    11.690 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_18/O
                         net (fo=4, routed)           0.609    12.299    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__20_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.423 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__8/O
                         net (fo=2, routed)           0.418    12.841    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_86_3
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    12.965 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_114/O
                         net (fo=2, routed)           0.866    13.831    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_12__2
    SLICE_X31Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_86/O
                         net (fo=45, routed)          0.686    14.641    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_11__10_2
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.765 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_121/O
                         net (fo=2, routed)           0.612    15.377    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_41_1
    SLICE_X37Y72         LUT5 (Prop_lut5_I1_O)        0.124    15.501 f  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_100/O
                         net (fo=2, routed)           0.587    16.088    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_100_n_0
    SLICE_X37Y72         LUT3 (Prop_lut3_I0_O)        0.124    16.212 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_74/O
                         net (fo=3, routed)           1.145    17.356    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_reg_2
    SLICE_X36Y69         LUT6 (Prop_lut6_I3_O)        0.124    17.480 f  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_39__1/O
                         net (fo=4, routed)           0.805    18.285    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_39__1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.409 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_23/O
                         net (fo=8, routed)           0.453    18.862    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_23_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124    18.986 f  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_12/O
                         net (fo=2, routed)           0.563    19.548    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__60_2
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.124    19.672 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_5__22/O
                         net (fo=2, routed)           0.857    20.529    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_5__22_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I2_O)        0.124    20.653 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__60/O
                         net (fo=153, routed)         0.877    21.530    WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_reg_2
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.124    21.654 r  WRAPPER/CPU/FD_IR_reg/loop1[31].dff/q_i_1__200/O
                         net (fo=1, routed)           0.481    22.135    WRAPPER/CPU/DX_IR_reg/loop1[31].dff/DX_IR_in[0]
    SLICE_X29Y69         FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.510    19.933    WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg_3
    SLICE_X29Y69         FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.192    
                         clock uncertainty           -0.035    20.156    
    SLICE_X29Y69         FDCE (Setup_fdce_C_D)       -0.058    20.098    WRAPPER/CPU/DX_IR_reg/loop1[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.098    
                         arrival time                         -22.135    
  -------------------------------------------------------------------
                         slack                                 -2.036    

Slack (VIOLATED) :        -2.021ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.031ns  (logic 2.195ns (18.245%)  route 9.836ns (81.755%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 19.936 - 15.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 10.232 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.629    10.232    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg_43
    SLICE_X33Y69         FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.459    10.691 f  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/Q
                         net (fo=57, routed)          0.875    11.566    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_68
    SLICE_X28Y69         LUT5 (Prop_lut5_I1_O)        0.124    11.690 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_18/O
                         net (fo=4, routed)           0.609    12.299    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__20_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.423 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__8/O
                         net (fo=2, routed)           0.418    12.841    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_86_3
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    12.965 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_114/O
                         net (fo=2, routed)           0.866    13.831    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_12__2
    SLICE_X31Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_86/O
                         net (fo=45, routed)          0.686    14.641    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_11__10_2
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.765 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_121/O
                         net (fo=2, routed)           0.612    15.377    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_41_1
    SLICE_X37Y72         LUT5 (Prop_lut5_I1_O)        0.124    15.501 f  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_100/O
                         net (fo=2, routed)           0.587    16.088    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_100_n_0
    SLICE_X37Y72         LUT3 (Prop_lut3_I0_O)        0.124    16.212 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_74/O
                         net (fo=3, routed)           1.145    17.356    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_reg_2
    SLICE_X36Y69         LUT6 (Prop_lut6_I3_O)        0.124    17.480 f  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_39__1/O
                         net (fo=4, routed)           0.805    18.285    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_39__1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.409 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_23/O
                         net (fo=8, routed)           0.453    18.862    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_23_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124    18.986 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_12/O
                         net (fo=2, routed)           0.563    19.548    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__60_2
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.124    19.672 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_5__22/O
                         net (fo=2, routed)           0.857    20.529    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_5__22_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I2_O)        0.124    20.653 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__60/O
                         net (fo=153, routed)         0.865    21.518    WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg_4
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.124    21.642 r  WRAPPER/CPU/PC_reg/loop1[19].dff/q_i_3__49/O
                         net (fo=1, routed)           0.496    22.138    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_68
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.124    22.262 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__16/O
                         net (fo=1, routed)           0.000    22.262    WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg_2
    SLICE_X38Y64         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.513    19.936    WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg_3
    SLICE_X38Y64         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.195    
                         clock uncertainty           -0.035    20.159    
    SLICE_X38Y64         FDCE (Setup_fdce_C_D)        0.082    20.241    WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.241    
                         arrival time                         -22.262    
  -------------------------------------------------------------------
                         slack                                 -2.021    

Slack (VIOLATED) :        -2.010ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[13].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        11.970ns  (logic 2.195ns (18.337%)  route 9.775ns (81.663%))
  Logic Levels:           14  (LUT5=5 LUT6=9)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 19.934 - 15.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 10.232 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.629    10.232    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg_43
    SLICE_X33Y69         FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.459    10.691 f  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/Q
                         net (fo=57, routed)          0.875    11.566    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_68
    SLICE_X28Y69         LUT5 (Prop_lut5_I1_O)        0.124    11.690 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_18/O
                         net (fo=4, routed)           0.609    12.299    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__20_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.423 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__8/O
                         net (fo=2, routed)           0.418    12.841    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_86_3
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    12.965 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_114/O
                         net (fo=2, routed)           0.866    13.831    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_12__2
    SLICE_X31Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_86/O
                         net (fo=45, routed)          0.739    14.694    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_11__10_2
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.818 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_8__17/O
                         net (fo=2, routed)           0.633    15.451    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_3__18
    SLICE_X33Y68         LUT5 (Prop_lut5_I1_O)        0.124    15.575 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_6__16/O
                         net (fo=6, routed)           0.767    16.342    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_reg_23
    SLICE_X34Y68         LUT5 (Prop_lut5_I3_O)        0.124    16.466 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_66/O
                         net (fo=6, routed)           0.737    17.202    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_13__0_1
    SLICE_X34Y68         LUT5 (Prop_lut5_I2_O)        0.124    17.326 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38__1/O
                         net (fo=3, routed)           0.820    18.146    WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_5__25_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.270 r  WRAPPER/CPU/DX_IR_reg/loop1[5].dff/q_i_13__0/O
                         net (fo=11, routed)          0.528    18.799    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_73
    SLICE_X37Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.923 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__9/O
                         net (fo=4, routed)           0.761    19.684    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__41_3
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.124    19.808 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_19__0/O
                         net (fo=3, routed)           0.711    20.520    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_19__0_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124    20.644 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__41/O
                         net (fo=25, routed)          0.827    21.471    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_4__41_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124    21.595 r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_i_2__36/O
                         net (fo=1, routed)           0.483    22.078    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_41
    SLICE_X40Y66         LUT6 (Prop_lut6_I2_O)        0.124    22.202 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__3/O
                         net (fo=1, routed)           0.000    22.202    WRAPPER/CPU/PC_reg/loop1[13].dff/q_reg_2
    SLICE_X40Y66         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[13].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         1.511    19.934    WRAPPER/CPU/PC_reg/loop1[13].dff/q_reg_3
    SLICE_X40Y66         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[13].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    20.193    
                         clock uncertainty           -0.035    20.157    
    SLICE_X40Y66         FDCE (Setup_fdce_C_D)        0.035    20.192    WRAPPER/CPU/PC_reg/loop1[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.192    
                         arrival time                         -22.202    
  -------------------------------------------------------------------
                         slack                                 -2.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 LEDCONTROLLER/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDCONTROLLER/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.671     1.591    LEDCONTROLLER/clk
    SLICE_X2Y49          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     1.755 r  LEDCONTROLLER/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.869    LEDCONTROLLER/refresh_counter_reg_n_0_[6]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.025 r  LEDCONTROLLER/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.026    LEDCONTROLLER/refresh_counter_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.079 r  LEDCONTROLLER/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.079    LEDCONTROLLER/refresh_counter_reg[8]_i_1_n_7
    SLICE_X2Y50          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.878     2.043    LEDCONTROLLER/clk
    SLICE_X2Y50          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[8]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134     1.926    LEDCONTROLLER/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 LEDCONTROLLER/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDCONTROLLER/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.671     1.591    LEDCONTROLLER/clk
    SLICE_X2Y49          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     1.755 r  LEDCONTROLLER/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.869    LEDCONTROLLER/refresh_counter_reg_n_0_[6]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.025 r  LEDCONTROLLER/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.026    LEDCONTROLLER/refresh_counter_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.092 r  LEDCONTROLLER/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.092    LEDCONTROLLER/refresh_counter_reg[8]_i_1_n_5
    SLICE_X2Y50          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.878     2.043    LEDCONTROLLER/clk
    SLICE_X2Y50          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[10]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134     1.926    LEDCONTROLLER/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_PC_reg/loop1[11].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_PC_reg/loop1[11].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.283ns  (logic 0.167ns (58.925%)  route 0.116ns (41.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 6.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.558     6.477    WRAPPER/CPU/XM_PC_reg/loop1[11].dff/q_reg_1
    SLICE_X34Y73         FDCE                                         r  WRAPPER/CPU/XM_PC_reg/loop1[11].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.167     6.644 r  WRAPPER/CPU/XM_PC_reg/loop1[11].dff/q_reg/Q
                         net (fo=1, routed)           0.116     6.761    WRAPPER/CPU/MW_PC_reg/loop1[11].dff/q_reg_1
    SLICE_X32Y73         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[11].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.827     6.992    WRAPPER/CPU/MW_PC_reg/loop1[11].dff/q_reg_2
    SLICE_X32Y73         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[11].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.512    
    SLICE_X32Y73         FDCE (Hold_fdce_C_D)         0.077     6.589    WRAPPER/CPU/MW_PC_reg/loop1[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.589    
                         arrival time                           6.761    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/FD_PC_reg/loop1[3].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/DX_PC_reg/loop1[3].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.290ns  (logic 0.191ns (65.928%)  route 0.099ns (34.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 7.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 6.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.567     6.486    WRAPPER/CPU/FD_PC_reg/loop1[3].dff/q_reg_0
    SLICE_X29Y66         FDCE                                         r  WRAPPER/CPU/FD_PC_reg/loop1[3].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDCE (Prop_fdce_C_Q)         0.146     6.632 r  WRAPPER/CPU/FD_PC_reg/loop1[3].dff/q_reg/Q
                         net (fo=1, routed)           0.099     6.731    WRAPPER/CPU/FD_PC_reg/loop1[3].dff/q_reg_n_0
    SLICE_X28Y66         LUT2 (Prop_lut2_I0_O)        0.045     6.776 r  WRAPPER/CPU/FD_PC_reg/loop1[3].dff/q_i_1__156/O
                         net (fo=1, routed)           0.000     6.776    WRAPPER/CPU/DX_PC_reg/loop1[3].dff/DX_PC_in[0]
    SLICE_X28Y66         FDCE                                         r  WRAPPER/CPU/DX_PC_reg/loop1[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.835     7.000    WRAPPER/CPU/DX_PC_reg/loop1[3].dff/q_reg_2
    SLICE_X28Y66         FDCE                                         r  WRAPPER/CPU/DX_PC_reg/loop1[3].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.499    
    SLICE_X28Y66         FDCE (Hold_fdce_C_D)         0.099     6.598    WRAPPER/CPU/DX_PC_reg/loop1[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.598    
                         arrival time                           6.776    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/DX_PC_reg/loop1[23].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/XM_PC_reg/loop1[23].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.300ns  (logic 0.167ns (55.642%)  route 0.133ns (44.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 7.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.565     6.484    WRAPPER/CPU/DX_PC_reg/loop1[23].dff/q_reg_1
    SLICE_X30Y67         FDCE                                         r  WRAPPER/CPU/DX_PC_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDCE (Prop_fdce_C_Q)         0.167     6.651 r  WRAPPER/CPU/DX_PC_reg/loop1[23].dff/q_reg/Q
                         net (fo=5, routed)           0.133     6.784    WRAPPER/CPU/XM_PC_reg/loop1[23].dff/DX_PC[0]
    SLICE_X28Y66         FDCE                                         r  WRAPPER/CPU/XM_PC_reg/loop1[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.835     7.000    WRAPPER/CPU/XM_PC_reg/loop1[23].dff/q_reg_1
    SLICE_X28Y66         FDCE                                         r  WRAPPER/CPU/XM_PC_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.520    
    SLICE_X28Y66         FDCE (Hold_fdce_C_D)         0.082     6.602    WRAPPER/CPU/XM_PC_reg/loop1[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.602    
                         arrival time                           6.784    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_PC_reg/loop1[28].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_PC_reg/loop1[28].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 6.993 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.559     6.478    WRAPPER/CPU/XM_PC_reg/loop1[28].dff/q_reg_1
    SLICE_X49Y68         FDCE                                         r  WRAPPER/CPU/XM_PC_reg/loop1[28].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.146     6.624 r  WRAPPER/CPU/XM_PC_reg/loop1[28].dff/q_reg/Q
                         net (fo=1, routed)           0.116     6.740    WRAPPER/CPU/MW_PC_reg/loop1[28].dff/q_reg_1
    SLICE_X49Y68         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.828     6.993    WRAPPER/CPU/MW_PC_reg/loop1[28].dff/q_reg_2
    SLICE_X49Y68         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[28].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.478    
    SLICE_X49Y68         FDCE (Hold_fdce_C_D)         0.077     6.555    WRAPPER/CPU/MW_PC_reg/loop1[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.555    
                         arrival time                           6.740    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 LEDCONTROLLER/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDCONTROLLER/refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.671     1.591    LEDCONTROLLER/clk
    SLICE_X2Y49          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     1.755 r  LEDCONTROLLER/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.869    LEDCONTROLLER/refresh_counter_reg_n_0_[6]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.025 r  LEDCONTROLLER/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.026    LEDCONTROLLER/refresh_counter_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.115 r  LEDCONTROLLER/refresh_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.115    LEDCONTROLLER/refresh_counter_reg[8]_i_1_n_6
    SLICE_X2Y50          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.878     2.043    LEDCONTROLLER/clk
    SLICE_X2Y50          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[9]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134     1.926    LEDCONTROLLER/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_PC_reg/loop1[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_PC_reg/loop1[29].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 6.993 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.559     6.478    WRAPPER/CPU/XM_PC_reg/loop1[29].dff/q_reg_1
    SLICE_X49Y68         FDCE                                         r  WRAPPER/CPU/XM_PC_reg/loop1[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.146     6.624 r  WRAPPER/CPU/XM_PC_reg/loop1[29].dff/q_reg/Q
                         net (fo=1, routed)           0.116     6.740    WRAPPER/CPU/MW_PC_reg/loop1[29].dff/q_reg_1
    SLICE_X49Y68         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.828     6.993    WRAPPER/CPU/MW_PC_reg/loop1[29].dff/q_reg_2
    SLICE_X49Y68         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[29].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.478    
    SLICE_X49Y68         FDCE (Hold_fdce_C_D)         0.073     6.551    WRAPPER/CPU/MW_PC_reg/loop1[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.551    
                         arrival time                           6.740    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 LEDCONTROLLER/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDCONTROLLER/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.671     1.591    LEDCONTROLLER/clk
    SLICE_X2Y49          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     1.755 r  LEDCONTROLLER/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.869    LEDCONTROLLER/refresh_counter_reg_n_0_[6]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.025 r  LEDCONTROLLER/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.026    LEDCONTROLLER/refresh_counter_reg[4]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.117 r  LEDCONTROLLER/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.117    LEDCONTROLLER/refresh_counter_reg[8]_i_1_n_4
    SLICE_X2Y50          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.878     2.043    LEDCONTROLLER/clk
    SLICE_X2Y50          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[11]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134     1.926    LEDCONTROLLER/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 reset_debouncer/u1/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.899%)  route 0.110ns (37.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.670     1.590    reset_debouncer/u1/clk
    SLICE_X0Y44          FDRE                                         r  reset_debouncer/u1/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  reset_debouncer/u1/counter_reg[20]/Q
                         net (fo=3, routed)           0.110     1.841    reset_debouncer/u1/counter_reg[20]
    SLICE_X1Y44          LUT6 (Prop_lut6_I3_O)        0.045     1.886 r  reset_debouncer/u1/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.886    reset_debouncer/u1/slow_clk_i_1_n_0
    SLICE_X1Y44          FDRE                                         r  reset_debouncer/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=946, routed)         0.947     2.112    reset_debouncer/u1/clk
    SLICE_X1Y44          FDRE                                         r  reset_debouncer/u1/slow_clk_reg/C
                         clock pessimism             -0.509     1.603    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.092     1.695    reset_debouncer/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12    WRAPPER/InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13    WRAPPER/InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y73    WRAPPER/CPU/MW_PC_reg/loop1[11].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y70    WRAPPER/CPU/MW_PC_reg/loop1[12].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X43Y70    WRAPPER/CPU/MW_PC_reg/loop1[13].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X43Y69    WRAPPER/CPU/MW_PC_reg/loop1[14].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y70    WRAPPER/CPU/MW_PC_reg/loop1[15].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y67    WRAPPER/CPU/MW_PC_reg/loop1[16].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X41Y72    WRAPPER/CPU/MW_PC_reg/loop1[17].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y61    WRAPPER/CPU/MW_PC_reg/loop1[24].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y72    WRAPPER/CPU/MW_PC_reg/loop1[25].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y61    WRAPPER/CPU/XM_PC_reg/loop1[24].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y72    WRAPPER/CPU/MW_PC_reg/loop1[30].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y68    WRAPPER/CPU/MW_PC_reg/loop1[8].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y71    WRAPPER/CPU/XM_dffe_overflow/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y63    WRAPPER/CPU/PC_reg/loop1[10].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y61    WRAPPER/CPU/PC_reg/loop1[12].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y68    WRAPPER/CPU/DX_PC_reg/loop1[0].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y64    WRAPPER/CPU/FD_IR_reg/loop1[22].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y70    WRAPPER/CPU/MW_PC_reg/loop1[15].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y70    WRAPPER/CPU/MW_PC_reg/loop1[19].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y70    WRAPPER/CPU/MW_PC_reg/loop1[22].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y44    WRAPPER/RegisterFile/register1/loop1[18].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y62    WRAPPER/RegisterFile/register25/loop1[23].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y43    WRAPPER/RegisterFile/register25/loop1[24].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y42    WRAPPER/RegisterFile/register7/loop1[3].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y40     WRAPPER/RegisterFile/register7/loop1[9].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y41     GAME_TIMER/one_second_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y43     GAME_TIMER/one_second_counter_reg[10]/C



