

================================================================
== Vitis HLS Report for 'Weight_Loader_Pipeline_VITIS_LOOP_9_1'
================================================================
* Date:           Fri Dec 19 23:43:49 2025

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        Hybrid_Model_test
* Solution:       hls (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.660 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    25090|    25090|  0.125 ms|  0.125 ms|  25089|  25089|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_9_1  |    25088|    25088|         2|          1|          1|  25088|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       37|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       67|     -|
|Register             |        -|      -|       25|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       25|      104|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln9_fu_87_p2                |         +|   0|  0|  22|          22|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln9_fu_81_p2               |      icmp|   0|  0|  11|          23|          23|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  37|          47|          27|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   1|          2|    1|          2|
    |ap_sig_allocacmp_iter_load  |  32|          2|   22|         44|
    |iter_fu_46                  |  32|          2|   22|         44|
    |weight_streams_0_blk_n      |   1|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  67|         10|   47|         94|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |iter_fu_46               |  22|   0|   22|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  25|   0|   25|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+---------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  Weight_Loader_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  Weight_Loader_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  Weight_Loader_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  Weight_Loader_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  Weight_Loader_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  Weight_Loader_Pipeline_VITIS_LOOP_9_1|  return value|
|weight_streams_0_din             |  out|  512|     ap_fifo|                       weight_streams_0|       pointer|
|weight_streams_0_full_n          |   in|    1|     ap_fifo|                       weight_streams_0|       pointer|
|weight_streams_0_write           |  out|    1|     ap_fifo|                       weight_streams_0|       pointer|
|weight_streams_0_num_data_valid  |   in|   32|     ap_fifo|                       weight_streams_0|       pointer|
|weight_streams_0_fifo_cap        |   in|   32|     ap_fifo|                       weight_streams_0|       pointer|
|Iterations                       |   in|   23|     ap_none|                             Iterations|        scalar|
|weight_mem0_load                 |   in|  512|     ap_none|                       weight_mem0_load|        scalar|
+---------------------------------+-----+-----+------------+---------------------------------------+--------------+

