Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Sun Dec 10 23:38:25 2023
| Host             : DESKTOP-K70G1M4 running 64-bit major release  (build 9200)
| Command          : report_power -file Cond_Sum_Adder_power_routed.rpt -pb Cond_Sum_Adder_power_summary_routed.pb -rpx Cond_Sum_Adder_power_routed.rpx
| Design           : Cond_Sum_Adder
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 24.594 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 23.803                           |
| Device Static (W)        | 0.791                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.332 |      707 |       --- |             --- |
|   LUT as Logic |     1.332 |      515 |     63400 |            0.81 |
|   Others       |     0.000 |      124 |       --- |             --- |
| Signals        |     2.443 |      345 |       --- |             --- |
| I/O            |    20.029 |       99 |       210 |           47.14 |
| Static Power   |     0.791 |          |           |                 |
| Total          |    24.594 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     4.597 |       4.034 |      0.563 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     1.711 |       1.618 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     9.368 |       9.364 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------+-----------+
| Name           | Power (W) |
+----------------+-----------+
| Cond_Sum_Adder |    23.803 |
|   FA0          |     0.085 |
|     HA1        |     0.007 |
|     HA2        |     0.040 |
|   FA1          |     0.029 |
|     HA1        |     0.011 |
|     HA2        |     0.002 |
|   FA2          |     0.012 |
|     HA2        |     0.006 |
|   FA3          |     0.113 |
|     HA1        |     0.009 |
|     HA2        |     0.002 |
|   FA4          |     0.017 |
|     HA2        |     0.006 |
|   FA5          |     0.019 |
|     HA1        |     0.012 |
|     HA2        |     0.002 |
|   FA6          |     0.011 |
|     HA2        |     0.004 |
|   fourb        |     0.418 |
|     FA0        |     0.021 |
|       HA1      |     0.011 |
|       HA2      |     0.004 |
|     FA1        |     0.097 |
|       HA2      |     0.004 |
|     FA2        |     0.159 |
|       HA1      |     0.010 |
|       HA2      |     0.002 |
|     FA3        |     0.015 |
|       HA2      |     0.006 |
|     FA4        |     0.019 |
|       HA1      |     0.007 |
|       HA2      |     0.002 |
|     FA5        |     0.055 |
|       HA1      |     0.006 |
|       HA2      |     0.006 |
|     FA6        |     0.033 |
|       HA1      |     0.013 |
|       HA2      |     0.002 |
|     FA7        |     0.017 |
|       HA2      |     0.006 |
|   fourb2       |     0.425 |
|     FA0        |     0.023 |
|       HA1      |     0.013 |
|       HA2      |     0.002 |
|     FA1        |     0.107 |
|       HA2      |     0.004 |
|     FA2        |     0.145 |
|       HA1      |     0.014 |
|       HA2      |     0.002 |
|     FA3        |     0.013 |
|       HA2      |     0.004 |
|     FA4        |     0.021 |
|       HA1      |     0.009 |
|       HA2      |     0.002 |
|     FA5        |     0.082 |
|       HA1      |     0.004 |
|       HA2      |     0.006 |
|     FA6        |     0.020 |
|       HA1      |     0.010 |
|       HA2      |     0.002 |
|     FA7        |     0.014 |
|       HA2      |     0.004 |
|   fourb3       |     0.446 |
|     FA0        |     0.023 |
|       HA1      |     0.015 |
|       HA2      |     0.002 |
|     FA1        |     0.121 |
|       HA2      |     0.004 |
|     FA2        |     0.169 |
|       HA1      |     0.013 |
|       HA2      |     0.002 |
|     FA3        |     0.016 |
|       HA2      |     0.004 |
|     FA4        |     0.021 |
|       HA1      |     0.007 |
|       HA2      |     0.002 |
|     FA5        |     0.044 |
|       HA1      |     0.005 |
|       HA2      |     0.003 |
|     FA6        |     0.035 |
|       HA1      |     0.013 |
|       HA2      |     0.004 |
|     FA7        |     0.016 |
|       HA2      |     0.004 |
|   fourb4       |     0.441 |
|     FA0        |     0.022 |
|       HA1      |     0.014 |
|       HA2      |     0.002 |
|     FA1        |     0.113 |
|       HA2      |     0.006 |
|     FA2        |     0.148 |
|       HA1      |     0.010 |
|       HA2      |     0.002 |
|     FA3        |     0.012 |
|       HA2      |     0.006 |
|     FA4        |     0.023 |
|       HA1      |     0.007 |
|       HA2      |     0.002 |
|     FA5        |     0.083 |
|       HA1      |     0.006 |
|       HA2      |     0.005 |
|     FA6        |     0.023 |
|       HA1      |     0.011 |
|       HA2      |     0.002 |
|     FA7        |     0.017 |
|       HA2      |     0.006 |
|   fourb5       |     0.467 |
|     FA0        |     0.123 |
|       HA1      |     0.009 |
|       HA2      |     0.002 |
|     FA1        |     0.017 |
|       HA2      |     0.005 |
|     FA2        |     0.181 |
|       HA1      |     0.011 |
|       HA2      |     0.002 |
|     FA3        |     0.014 |
|       HA2      |     0.003 |
|     FA4        |     0.037 |
|       HA1      |     0.008 |
|       HA2      |     0.002 |
|     FA5        |     0.032 |
|       HA1      |     0.007 |
|       HA2      |     0.005 |
|     FA6        |     0.026 |
|       HA1      |     0.012 |
|       HA2      |     0.002 |
|     FA7        |     0.038 |
|       HA2      |     0.006 |
|   fourb6       |     0.427 |
|     FA0        |     0.115 |
|       HA1      |     0.013 |
|       HA2      |     0.002 |
|     FA1        |     0.017 |
|       HA2      |     0.004 |
|     FA2        |     0.140 |
|       HA1      |     0.011 |
|       HA2      |     0.002 |
|     FA3        |     0.013 |
|       HA2      |     0.004 |
|     FA4        |     0.067 |
|       HA1      |     0.008 |
|       HA2      |     0.002 |
|     FA5        |     0.030 |
|       HA1      |     0.005 |
|       HA2      |     0.004 |
|     FA6        |     0.025 |
|       HA1      |     0.012 |
|       HA2      |     0.004 |
|     FA7        |     0.018 |
|       HA2      |     0.003 |
|   fourb7       |     0.480 |
|     FA0        |     0.120 |
|       HA1      |     0.012 |
|       HA2      |     0.002 |
|     FA1        |     0.015 |
|       HA2      |     0.004 |
|     FA2        |     0.176 |
|       HA1      |     0.014 |
|       HA2      |     0.002 |
|     FA3        |     0.016 |
|       HA2      |     0.004 |
|     FA4        |     0.038 |
|       HA1      |     0.014 |
|       HA2      |     0.002 |
|     FA5        |     0.056 |
|       HA2      |     0.004 |
|     FA6        |     0.041 |
|       HA1      |     0.015 |
|       HA2      |     0.004 |
|     FA7        |     0.017 |
|       HA2      |     0.006 |
+----------------+-----------+


