                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)
	------                  ----------                            -----------------
	ClockDomain0            clk                                   4.453 (224.568 MHz)  

Setup Slack Path Summary

               Data                                                                                     Data
       Setup   Path   Source  Dest.                                                                     End 
Index  Slack   Delay  Clock   Clock         Data Start Pin                     Data End Pin             Edge
-----  ------  -----  ------  -----  -----------------------------  ----------------------------------  ----
  1    -0.453  3.070  clk     clk    reg_out_txflex_obuf/clk        txflex                              Rise
  2    -0.418  4.322  clk     clk    u_kirsch/reg_f_b1_next(0)/clk  u_kirsch/u_flow/reg_p22(11)/datain  Rise
  3    -0.418  4.322  clk     clk    u_kirsch/reg_f_t1_next(0)/clk  u_kirsch/u_flow/reg_p21(11)/datain  Rise
  4    -0.395  4.299  clk     clk    u_kirsch/reg_f_t2_next(0)/clk  u_kirsch/u_flow/reg_p21(11)/datain  Rise
  5    -0.395  4.299  clk     clk    u_kirsch/reg_f_b2_next(0)/clk  u_kirsch/u_flow/reg_p22(11)/datain  Rise

-- Device: Altera - Cyclone II : EP2C35F672C : 7
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
