Timing Analyzer report for pipemania-fpga-game
Sun May 12 06:59:05 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLK50'
 14. Slow 1200mV 85C Model Hold: 'CLK50'
 15. Slow 1200mV 85C Model Recovery: 'CLK50'
 16. Slow 1200mV 85C Model Removal: 'CLK50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLK50'
 25. Slow 1200mV 0C Model Hold: 'CLK50'
 26. Slow 1200mV 0C Model Recovery: 'CLK50'
 27. Slow 1200mV 0C Model Removal: 'CLK50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLK50'
 35. Fast 1200mV 0C Model Hold: 'CLK50'
 36. Fast 1200mV 0C Model Recovery: 'CLK50'
 37. Fast 1200mV 0C Model Removal: 'CLK50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pipemania-fpga-game                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.9%      ;
;     Processor 3            ;   7.0%      ;
;     Processor 4            ;   5.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------+
; SDC File List                                                        ;
+----------------------------------+--------+--------------------------+
; SDC File Path                    ; Status ; Read at                  ;
+----------------------------------+--------+--------------------------+
; ../source/timing_constraints.sdc ; OK     ; Sun May 12 06:59:02 2019 ;
+----------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK50      ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 62.85 MHz ; 62.85 MHz       ; CLK50      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; CLK50 ; 4.088 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK50 ; 0.444 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; CLK50 ; 6.019 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; CLK50 ; 1.102 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; CLK50 ; 9.657 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK50'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.088  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.490     ; 15.443     ;
; 4.500  ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.508     ; 15.013     ;
; 4.510  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a3~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.492     ; 15.019     ;
; 5.753  ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.505     ; 13.763     ;
; 5.794  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.461     ; 13.766     ;
; 5.945  ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.491     ; 13.585     ;
; 7.308  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.138     ; 2.575      ;
; 7.308  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.138     ; 2.575      ;
; 7.308  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.138     ; 2.575      ;
; 7.337  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.095     ; 12.636     ;
; 7.487  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.138     ; 2.396      ;
; 7.759  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a3~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.097     ; 12.212     ;
; 7.842  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 12.135     ;
; 8.021  ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[2]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 11.909     ;
; 8.208  ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[3]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 11.722     ;
; 8.264  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a3~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.093     ; 11.711     ;
; 8.351  ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[0]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.092     ; 11.578     ;
; 8.724  ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[1]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.092     ; 11.205     ;
; 8.728  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[4]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.076     ; 11.217     ;
; 9.043  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.066     ; 10.959     ;
; 9.194  ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.096     ; 10.778     ;
; 9.548  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 10.458     ;
; 9.699  ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.092     ; 10.277     ;
; 9.835  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.499     ; 9.687      ;
; 9.835  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.499     ; 9.687      ;
; 9.835  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.499     ; 9.687      ;
; 9.835  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.499     ; 9.687      ;
; 9.835  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.499     ; 9.687      ;
; 9.835  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.499     ; 9.687      ;
; 9.857  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 9.657      ;
; 9.864  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.515     ; 9.642      ;
; 9.864  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.515     ; 9.642      ;
; 9.864  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.515     ; 9.642      ;
; 9.864  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.515     ; 9.642      ;
; 9.864  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.515     ; 9.642      ;
; 9.864  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.515     ; 9.642      ;
; 9.864  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.515     ; 9.642      ;
; 9.864  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.515     ; 9.642      ;
; 9.864  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.515     ; 9.642      ;
; 9.864  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.515     ; 9.642      ;
; 9.894  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.490     ; 9.637      ;
; 9.894  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.490     ; 9.637      ;
; 9.894  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.490     ; 9.637      ;
; 9.894  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.490     ; 9.637      ;
; 9.898  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.514     ; 9.609      ;
; 9.898  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.514     ; 9.609      ;
; 9.898  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.514     ; 9.609      ;
; 9.898  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.514     ; 9.609      ;
; 9.898  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.514     ; 9.609      ;
; 9.898  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.514     ; 9.609      ;
; 9.931  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 9.583      ;
; 9.931  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 9.583      ;
; 9.931  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 9.583      ;
; 9.931  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 9.583      ;
; 9.931  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 9.583      ;
; 9.931  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 9.583      ;
; 9.931  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 9.583      ;
; 9.931  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 9.583      ;
; 9.931  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 9.583      ;
; 9.931  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 9.583      ;
; 9.931  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 9.583      ;
; 9.931  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 9.583      ;
; 9.931  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 9.583      ;
; 9.931  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 9.583      ;
; 9.967  ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.089     ; 9.965      ;
; 10.348 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a19                                      ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.428     ; 9.245      ;
; 10.383 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[5]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.076     ; 9.562      ;
; 10.395 ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.073     ; 9.553      ;
; 10.413 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[4]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 9.533      ;
; 10.464 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[4]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 9.482      ;
; 10.766 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.470     ; 8.785      ;
; 10.766 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.470     ; 8.785      ;
; 10.766 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.470     ; 8.785      ;
; 10.766 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.470     ; 8.785      ;
; 10.766 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.470     ; 8.785      ;
; 10.766 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.470     ; 8.785      ;
; 10.788 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.478     ; 8.755      ;
; 10.795 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.486     ; 8.740      ;
; 10.795 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.486     ; 8.740      ;
; 10.795 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.486     ; 8.740      ;
; 10.795 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.486     ; 8.740      ;
; 10.795 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.486     ; 8.740      ;
; 10.795 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.486     ; 8.740      ;
; 10.795 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.486     ; 8.740      ;
; 10.795 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.486     ; 8.740      ;
; 10.795 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.486     ; 8.740      ;
; 10.795 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.486     ; 8.740      ;
; 10.825 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.461     ; 8.735      ;
; 10.825 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.461     ; 8.735      ;
; 10.825 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.461     ; 8.735      ;
; 10.825 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.461     ; 8.735      ;
; 10.829 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.485     ; 8.707      ;
; 10.829 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.485     ; 8.707      ;
; 10.829 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.485     ; 8.707      ;
; 10.829 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.485     ; 8.707      ;
; 10.829 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.485     ; 8.707      ;
; 10.829 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.485     ; 8.707      ;
; 10.835 ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.073     ; 9.113      ;
; 10.862 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.478     ; 8.681      ;
; 10.862 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.478     ; 8.681      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK50'                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.444 ; CELL_CTRL:cell_ctrl_i|addr_x2[1]                                                           ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CLK50        ; CLK50       ; 0.000        ; 0.480      ; 1.178      ;
; 0.451 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[6]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[6]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|present_state.m19                                                      ; WTR_CTRL:wtr_ctrl_i|present_state.m19                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|tmp1[4]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[4]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|tmp1[0]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[0]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|tmp1[1]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[1]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|tmp1[2]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[2]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|tmp1[3]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[3]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_ps2                                                       ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_ps2                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.idle                                                  ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.idle                                                                                               ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                   ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                                                                ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl2_gen                                              ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl2_gen                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl4_gen                                              ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl4_gen                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl3_gen                                              ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl3_gen                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.reset_memory                                          ; KURZOR_CTRL:kurzor_ctrl_i|present_st.reset_memory                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|present_state.m9                                                       ; WTR_CTRL:wtr_ctrl_i|present_state.m9                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.win_sc                                                    ; GAME_CTRL:game_ctrl_i|present_st.win_sc                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.level4                                                    ; GAME_CTRL:game_ctrl_i|present_st.level4                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.level3                                                    ; GAME_CTRL:game_ctrl_i|present_st.level3                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.level2                                                    ; GAME_CTRL:game_ctrl_i|present_st.level2                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.level1                                                    ; GAME_CTRL:game_ctrl_i|present_st.level1                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|present_state.m1                                                       ; WTR_CTRL:wtr_ctrl_i|present_state.m1                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|adr_y[0]                                                               ; WTR_CTRL:wtr_ctrl_i|adr_y[0]                                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|adr_x[0]                                                               ; WTR_CTRL:wtr_ctrl_i|adr_x[0]                                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|now_addr[7]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[7]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|now_addr[6]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[6]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|now_addr[5]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[5]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|now_addr[4]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[4]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|now_addr[3]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[3]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|now_addr[2]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[2]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|now_addr[1]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[1]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|now_addr[0]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[0]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|bit_check[1]                                                           ; WTR_CTRL:wtr_ctrl_i|bit_check[1]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|bit_check[0]                                                           ; WTR_CTRL:wtr_ctrl_i|bit_check[0]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[8]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[8]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[7]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[7]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[3]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[3]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[2]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[2]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                   ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                                                                ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_x[0]                                                      ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_x[0]                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_y[0]                                                      ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_y[0]                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|present_state.m0                                                       ; WTR_CTRL:wtr_ctrl_i|present_state.m0                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.459 ; CELL_CTRL:cell_ctrl_i|addr_x2[1]                                                           ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~portb_address_reg0                                ; CLK50        ; CLK50       ; 0.000        ; 0.477      ; 1.190      ;
; 0.465 ; VGA_SYNC:vga_sync_i|pixel_tick                                                             ; VGA_SYNC:vga_sync_i|pixel_tick                                                                                                          ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2     ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.758      ;
; 0.483 ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised4|a                                                    ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised4|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.776      ;
; 0.484 ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised1|a                                                    ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised1|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.777      ;
; 0.490 ; WTR_CTRL:wtr_ctrl_i|WTR_CLK:wtr_clk_unit|counter_p[25]                                     ; WTR_CTRL:wtr_ctrl_i|WTR_CLK:wtr_clk_unit|counter_p[25]                                                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.784      ;
; 0.495 ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                   ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.788      ;
; 0.498 ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level1                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.791      ;
; 0.500 ; sig_hsync3                                                                                 ; sig_hsync4                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sig_hsync2                                                                                 ; sig_hsync3                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sig_hsync1                                                                                 ; sig_hsync2                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; CELL_CTRL:cell_ctrl_i|obj_addr_x[3]                                                        ; CELL_CTRL:cell_ctrl_i|obj_addr_x2[3]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[1]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[1]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[2]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[2]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[0]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[0]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[7]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[7]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[3]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[3]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                   ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.load                                                                                               ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sig_vsync2                                                                                 ; sig_vsync3                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sig_vsync1                                                                                 ; sig_vsync2                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; CELL_CTRL:cell_ctrl_i|kurzor_set_x                                                         ; CELL_GENERATOR:cell_generator_i|sig_kurzor                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; CELL_CTRL:cell_ctrl_i|obj_addr_x[1]                                                        ; CELL_CTRL:cell_ctrl_i|obj_addr_x2[1]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[4]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[4]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sig_vsync3                                                                                 ; sig_vsync4                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CELL_CTRL:cell_ctrl_i|obj_addr_x2[1]                                                       ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CLK50        ; CLK50       ; 0.000        ; 0.460      ; 1.216      ;
; 0.502 ; CELL_CTRL:cell_ctrl_i|obj_addr_y[0]                                                        ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[0]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CELL_CTRL:cell_ctrl_i|obj_addr_y[1]                                                        ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[1]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[6]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[6]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[0]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data2[0]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; RESET_SYNC:reset_sync_i|meta_reg                                                           ; RESET_SYNC:reset_sync_i|reset_reg                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.795      ;
; 0.506 ; WTR_CTRL:wtr_ctrl_i|present_state.m16                                                      ; WTR_CTRL:wtr_ctrl_i|present_state.m2                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.799      ;
; 0.507 ; CELL_CTRL:cell_ctrl_i|addr_x[2]                                                            ; CELL_CTRL:cell_ctrl_i|addr_x2[2]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]                                          ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[0]                                          ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; GAME_CTRL:game_ctrl_i|present_st.level3                                                    ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; GAME_CTRL:game_ctrl_i|present_st.level2                                                    ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; GAME_CTRL:game_ctrl_i|present_st.level1                                                    ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; GAME_CTRL:game_ctrl_i|water_speed_counter[24]                                              ; GAME_CTRL:game_ctrl_i|water_speed_counter[24]                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; PS2:ps2_i|sig_key_space                                                                    ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised5|a                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; PS2:ps2_i|sig_key_s                                                                        ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised2|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; PS2:ps2_i|sig_key_s                                                                        ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised2|a                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[7]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data2[7]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; GAME_CTRL:game_ctrl_i|water_in_progress[7]                                                 ; GAME_CTRL:game_ctrl_i|water_in_progress[7]                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_shreg[2]                                              ; DEBOUNCER:ASYNC_RST_debouncer_i|data_deb_reg                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_shreg[1]                                              ; DEBOUNCER:ASYNC_RST_debouncer_i|data_shreg[2]                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; PS2:ps2_i|sig_key_space                                                                    ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised5|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]                                          ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_deb_reg                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                          ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[3]                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.804      ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK50'                                                                                                                                                                        ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.019  ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2      ; CLK50        ; CLK50       ; 10.000       ; -0.024     ; 3.978      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 3.975      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level2                                                     ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 3.975      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 3.975      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level3                                                     ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 3.975      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 3.975      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level4                                                     ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 3.975      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.win_sc                                                     ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 3.975      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[0]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.089     ; 3.977      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[1]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.089     ; 3.977      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[2]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.089     ; 3.977      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[3]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.089     ; 3.977      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[4]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.089     ; 3.977      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[5]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.089     ; 3.977      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[6]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.089     ; 3.977      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[7]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.089     ; 3.977      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[8]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.089     ; 3.977      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[9]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.089     ; 3.977      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[10]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.089     ; 3.977      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[11]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.089     ; 3.977      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[12]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.090     ; 3.976      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[13]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.090     ; 3.976      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[14]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.090     ; 3.976      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[15]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.090     ; 3.976      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[16]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.090     ; 3.976      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[17]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.090     ; 3.976      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[18]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.090     ; 3.976      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[19]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.090     ; 3.976      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[20]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.090     ; 3.976      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[21]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.090     ; 3.976      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[22]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.090     ; 3.976      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[23]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.090     ; 3.976      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[24]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.090     ; 3.976      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|next_part_of_water                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.089     ; 3.977      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 3.975      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 3.975      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level1                                                     ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 3.975      ;
; 15.955 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|VSYNC                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.094     ; 3.972      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[0]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.981      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[1]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.981      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[2]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.981      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[3]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.981      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[9]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.981      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[8]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.981      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[7]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.981      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[6]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.981      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[5]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.981      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[4]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.981      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[3]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.981      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[2]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.981      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[1]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.981      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[0]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.981      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[9]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.088     ; 3.973      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[8]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.088     ; 3.973      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[7]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.088     ; 3.973      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[6]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.088     ; 3.973      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[5]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.088     ; 3.973      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[4]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.088     ; 3.973      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[3]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.088     ; 3.973      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[2]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.088     ; 3.973      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[1]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.088     ; 3.973      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[0]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.088     ; 3.973      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.wait_on_key                                            ; CLK50        ; CLK50       ; 20.000       ; -0.056     ; 4.005      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl2_gen                                               ; CLK50        ; CLK50       ; 20.000       ; -0.056     ; 4.005      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl4_gen                                               ; CLK50        ; CLK50       ; 20.000       ; -0.056     ; 4.005      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl3_gen                                               ; CLK50        ; CLK50       ; 20.000       ; -0.056     ; 4.005      ;
; 15.960 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.reset_memory                                           ; CLK50        ; CLK50       ; 20.000       ; -0.056     ; 4.005      ;
; 15.961 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[7]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.100     ; 3.960      ;
; 15.961 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[1]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.100     ; 3.960      ;
; 15.961 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[0]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.100     ; 3.960      ;
; 15.961 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[2]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.100     ; 3.960      ;
; 15.961 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[3]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.100     ; 3.960      ;
; 15.961 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[4]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.100     ; 3.960      ;
; 15.961 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[5]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.100     ; 3.960      ;
; 15.961 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[6]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.100     ; 3.960      ;
; 15.964 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.read_cell_data                                         ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.995      ;
; 15.964 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.data_check                                             ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.995      ;
; 15.964 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.pipe_insert                                            ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.995      ;
; 15.966 ; RESET_SYNC:reset_sync_i|reset_reg ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[0]                                           ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.980      ;
; 15.966 ; RESET_SYNC:reset_sync_i|reset_reg ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]                                           ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.980      ;
; 15.966 ; RESET_SYNC:reset_sync_i|reset_reg ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                           ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.980      ;
; 15.966 ; RESET_SYNC:reset_sync_i|reset_reg ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[3]                                           ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.980      ;
; 15.966 ; RESET_SYNC:reset_sync_i|reset_reg ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_deb_reg                                            ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.980      ;
; 15.967 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.084     ; 3.970      ;
; 15.967 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.084     ; 3.970      ;
; 15.967 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.084     ; 3.970      ;
; 15.967 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.084     ; 3.970      ;
; 15.967 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[8]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.084     ; 3.970      ;
; 15.967 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[9]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.084     ; 3.970      ;
; 15.967 ; RESET_SYNC:reset_sync_i|reset_reg ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_valid                                                      ; CLK50        ; CLK50       ; 20.000       ; -0.076     ; 3.978      ;
; 15.967 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_1                                 ; CLK50        ; CLK50       ; 20.000       ; -0.083     ; 3.971      ;
; 15.967 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_2                                 ; CLK50        ; CLK50       ; 20.000       ; -0.084     ; 3.970      ;
; 15.967 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|ENABLE_OUT    ; CLK50        ; CLK50       ; 20.000       ; -0.081     ; 3.973      ;
; 15.967 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[1] ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.974      ;
; 15.967 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[2] ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.974      ;
; 15.967 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[3] ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.974      ;
; 15.967 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[0] ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.974      ;
; 15.967 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[5]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.974      ;
; 15.967 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[5]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.082     ; 3.972      ;
; 15.967 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[5]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.082     ; 3.972      ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK50'                                                                                                                                                                                   ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.102 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_deb_reg ; RESET_SYNC:reset_sync_i|reset_reg                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 1.395      ;
; 1.102 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_deb_reg ; RESET_SYNC:reset_sync_i|meta_reg                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 1.395      ;
; 3.406 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[2]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.099      ; 3.717      ;
; 3.406 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[3]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.099      ; 3.717      ;
; 3.406 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[4]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.099      ; 3.717      ;
; 3.406 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[5]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.099      ; 3.717      ;
; 3.406 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[6]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.099      ; 3.717      ;
; 3.406 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[7]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.099      ; 3.717      ;
; 3.406 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[8]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.099      ; 3.717      ;
; 3.406 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[9]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.099      ; 3.717      ;
; 3.406 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[0]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.099      ; 3.717      ;
; 3.406 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[1]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.099      ; 3.717      ;
; 3.407 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[0]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.099      ; 3.718      ;
; 3.407 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[1]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.099      ; 3.718      ;
; 3.407 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[2]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.099      ; 3.718      ;
; 3.407 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[3]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.099      ; 3.718      ;
; 3.407 ; RESET_SYNC:reset_sync_i|reset_reg            ; KURZOR_CTRL:kurzor_ctrl_i|present_st.read_cell_data                                         ; CLK50        ; CLK50       ; 0.000        ; 0.113      ; 3.732      ;
; 3.407 ; RESET_SYNC:reset_sync_i|reset_reg            ; KURZOR_CTRL:kurzor_ctrl_i|present_st.data_check                                             ; CLK50        ; CLK50       ; 0.000        ; 0.113      ; 3.732      ;
; 3.407 ; RESET_SYNC:reset_sync_i|reset_reg            ; KURZOR_CTRL:kurzor_ctrl_i|present_st.pipe_insert                                            ; CLK50        ; CLK50       ; 0.000        ; 0.113      ; 3.732      ;
; 3.407 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|pixel_tick                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.719      ;
; 3.407 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[0]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.719      ;
; 3.407 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[1]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.719      ;
; 3.407 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[2]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.719      ;
; 3.407 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[3]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.719      ;
; 3.407 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[4]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.719      ;
; 3.407 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[5]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.719      ;
; 3.407 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[6]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.719      ;
; 3.407 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[7]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.719      ;
; 3.407 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[8]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.719      ;
; 3.407 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[9]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.719      ;
; 3.407 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|HSYNC                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.719      ;
; 3.408 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.idle                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.720      ;
; 3.408 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[0]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.720      ;
; 3.408 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[1]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.720      ;
; 3.408 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[2]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.720      ;
; 3.408 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[3]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.720      ;
; 3.408 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.720      ;
; 3.408 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.load                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.720      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.090      ; 3.711      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.090      ; 3.711      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.090      ; 3.711      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.090      ; 3.711      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[8]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.090      ; 3.711      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[9]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.090      ; 3.711      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[0]                           ; CLK50        ; CLK50       ; 0.000        ; 0.091      ; 3.712      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[1]                           ; CLK50        ; CLK50       ; 0.000        ; 0.091      ; 3.712      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[2]                           ; CLK50        ; CLK50       ; 0.000        ; 0.091      ; 3.712      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[3]                           ; CLK50        ; CLK50       ; 0.000        ; 0.091      ; 3.712      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[4]                           ; CLK50        ; CLK50       ; 0.000        ; 0.091      ; 3.712      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[5]                           ; CLK50        ; CLK50       ; 0.000        ; 0.091      ; 3.712      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[6]                           ; CLK50        ; CLK50       ; 0.000        ; 0.091      ; 3.712      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[7]                           ; CLK50        ; CLK50       ; 0.000        ; 0.091      ; 3.712      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[8]                           ; CLK50        ; CLK50       ; 0.000        ; 0.091      ; 3.712      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[9]                           ; CLK50        ; CLK50       ; 0.000        ; 0.091      ; 3.712      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[10]                          ; CLK50        ; CLK50       ; 0.000        ; 0.091      ; 3.712      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[11]                          ; CLK50        ; CLK50       ; 0.000        ; 0.091      ; 3.712      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_2                                 ; CLK50        ; CLK50       ; 0.000        ; 0.090      ; 3.711      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[5]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.093      ; 3.714      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[5]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.093      ; 3.714      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[5]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.093      ; 3.714      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[5]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.093      ; 3.714      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[4]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.093      ; 3.714      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[4]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.093      ; 3.714      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[4]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.093      ; 3.714      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[4]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.093      ; 3.714      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[2]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.092      ; 3.713      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[2]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.092      ; 3.713      ;
; 3.409 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[2]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.092      ; 3.713      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_1                                 ; CLK50        ; CLK50       ; 0.000        ; 0.091      ; 3.713      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|ENABLE_OUT    ; CLK50        ; CLK50       ; 0.000        ; 0.093      ; 3.715      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]    ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.717      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]    ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.717      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]    ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.717      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]    ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.717      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[1] ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.716      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[2] ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.716      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[3] ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.716      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[0] ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.716      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[5]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.716      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[4]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.716      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[0]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.716      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[0]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.093      ; 3.715      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[0]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.093      ; 3.715      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[0]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.093      ; 3.715      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[0]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.093      ; 3.715      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[2]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.716      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[2]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.093      ; 3.715      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[1]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.716      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[1]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.093      ; 3.715      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[1]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.093      ; 3.715      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[1]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.093      ; 3.715      ;
; 3.410 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[1]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.093      ; 3.715      ;
; 3.411 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[0]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.723      ;
; 3.411 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.723      ;
; 3.411 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.723      ;
; 3.411 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[3]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.723      ;
; 3.411 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_deb_reg                                            ; CLK50        ; CLK50       ; 0.000        ; 0.100      ; 3.723      ;
; 3.411 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_valid                                                      ; CLK50        ; CLK50       ; 0.000        ; 0.098      ; 3.721      ;
; 3.419 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.705      ;
; 3.419 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.705      ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 66.96 MHz ; 66.96 MHz       ; CLK50      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK50 ; 5.065 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK50 ; 0.400 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; CLK50 ; 6.300 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; CLK50 ; 1.007 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK50 ; 9.666 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK50'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.065  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 14.525     ;
; 5.461  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a3~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.435     ; 14.126     ;
; 5.864  ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.446     ; 13.712     ;
; 6.710  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.410     ; 12.902     ;
; 6.739  ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.446     ; 12.837     ;
; 6.827  ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 12.763     ;
; 7.457  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.103     ; 2.462      ;
; 7.457  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.103     ; 2.462      ;
; 7.457  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.103     ; 2.462      ;
; 7.629  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.103     ; 2.290      ;
; 8.065  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 11.915     ;
; 8.461  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a3~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.082     ; 11.516     ;
; 8.535  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 11.445     ;
; 8.920  ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[3]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.081     ; 11.021     ;
; 8.931  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a3~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.082     ; 11.046     ;
; 8.940  ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[2]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.081     ; 11.001     ;
; 9.058  ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[0]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.083     ; 10.881     ;
; 9.328  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[4]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.070     ; 10.624     ;
; 9.499  ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[1]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.083     ; 10.440     ;
; 9.710  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 10.292     ;
; 9.827  ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 10.153     ;
; 10.180 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 9.822      ;
; 10.297 ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 9.683      ;
; 10.447 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.439     ; 9.136      ;
; 10.447 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.439     ; 9.136      ;
; 10.447 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.439     ; 9.136      ;
; 10.447 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.439     ; 9.136      ;
; 10.447 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.439     ; 9.136      ;
; 10.447 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.439     ; 9.136      ;
; 10.479 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.454     ; 9.089      ;
; 10.479 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.454     ; 9.089      ;
; 10.479 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.454     ; 9.089      ;
; 10.479 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.454     ; 9.089      ;
; 10.479 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.454     ; 9.089      ;
; 10.479 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.454     ; 9.089      ;
; 10.479 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.454     ; 9.089      ;
; 10.479 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.454     ; 9.089      ;
; 10.479 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.454     ; 9.089      ;
; 10.479 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.454     ; 9.089      ;
; 10.503 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.454     ; 9.065      ;
; 10.503 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.454     ; 9.065      ;
; 10.503 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.454     ; 9.065      ;
; 10.503 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.454     ; 9.065      ;
; 10.503 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.454     ; 9.065      ;
; 10.503 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.454     ; 9.065      ;
; 10.506 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.433     ; 9.083      ;
; 10.506 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.433     ; 9.083      ;
; 10.506 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.433     ; 9.083      ;
; 10.506 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.433     ; 9.083      ;
; 10.548 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.445     ; 9.029      ;
; 10.548 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.445     ; 9.029      ;
; 10.548 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.445     ; 9.029      ;
; 10.548 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.445     ; 9.029      ;
; 10.548 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.445     ; 9.029      ;
; 10.548 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.445     ; 9.029      ;
; 10.548 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.445     ; 9.029      ;
; 10.548 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.445     ; 9.029      ;
; 10.548 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.445     ; 9.029      ;
; 10.548 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.445     ; 9.029      ;
; 10.548 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.445     ; 9.029      ;
; 10.548 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.445     ; 9.029      ;
; 10.548 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.445     ; 9.029      ;
; 10.548 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.445     ; 9.029      ;
; 10.602 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.446     ; 8.974      ;
; 10.815 ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 9.127      ;
; 10.944 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[5]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.070     ; 9.008      ;
; 10.953 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[4]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 9.001      ;
; 10.994 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a19                                      ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.382     ; 8.646      ;
; 11.002 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[4]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 8.952      ;
; 11.082 ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.064     ; 8.876      ;
; 11.329 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.417     ; 8.276      ;
; 11.329 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.417     ; 8.276      ;
; 11.329 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.417     ; 8.276      ;
; 11.329 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.417     ; 8.276      ;
; 11.329 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.417     ; 8.276      ;
; 11.329 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.417     ; 8.276      ;
; 11.361 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.229      ;
; 11.361 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.229      ;
; 11.361 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.229      ;
; 11.361 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.229      ;
; 11.361 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.229      ;
; 11.361 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.229      ;
; 11.361 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.229      ;
; 11.361 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.229      ;
; 11.361 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.229      ;
; 11.361 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.229      ;
; 11.385 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.205      ;
; 11.385 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.205      ;
; 11.385 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.205      ;
; 11.385 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.205      ;
; 11.385 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.205      ;
; 11.385 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.205      ;
; 11.388 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.411     ; 8.223      ;
; 11.388 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.411     ; 8.223      ;
; 11.388 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.411     ; 8.223      ;
; 11.388 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.411     ; 8.223      ;
; 11.430 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.423     ; 8.169      ;
; 11.430 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.423     ; 8.169      ;
; 11.430 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.423     ; 8.169      ;
; 11.430 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.423     ; 8.169      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK50'                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[6]                                                           ; WTR_CTRL:wtr_ctrl_i|s_cell_out[6]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|present_state.m9                                                        ; WTR_CTRL:wtr_ctrl_i|present_state.m9                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|present_state.m19                                                       ; WTR_CTRL:wtr_ctrl_i|present_state.m19                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|tmp1[4]                                                                 ; WTR_CTRL:wtr_ctrl_i|tmp1[4]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|tmp1[0]                                                                 ; WTR_CTRL:wtr_ctrl_i|tmp1[0]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|tmp1[1]                                                                 ; WTR_CTRL:wtr_ctrl_i|tmp1[1]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|tmp1[2]                                                                 ; WTR_CTRL:wtr_ctrl_i|tmp1[2]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|tmp1[3]                                                                 ; WTR_CTRL:wtr_ctrl_i|tmp1[3]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|adr_y[0]                                                                ; WTR_CTRL:wtr_ctrl_i|adr_y[0]                                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|adr_x[0]                                                                ; WTR_CTRL:wtr_ctrl_i|adr_x[0]                                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|now_addr[7]                                                             ; WTR_CTRL:wtr_ctrl_i|now_addr[7]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|now_addr[6]                                                             ; WTR_CTRL:wtr_ctrl_i|now_addr[6]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|now_addr[5]                                                             ; WTR_CTRL:wtr_ctrl_i|now_addr[5]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|now_addr[4]                                                             ; WTR_CTRL:wtr_ctrl_i|now_addr[4]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|now_addr[3]                                                             ; WTR_CTRL:wtr_ctrl_i|now_addr[3]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|now_addr[2]                                                             ; WTR_CTRL:wtr_ctrl_i|now_addr[2]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|now_addr[1]                                                             ; WTR_CTRL:wtr_ctrl_i|now_addr[1]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|now_addr[0]                                                             ; WTR_CTRL:wtr_ctrl_i|now_addr[0]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|bit_check[1]                                                            ; WTR_CTRL:wtr_ctrl_i|bit_check[1]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|bit_check[0]                                                            ; WTR_CTRL:wtr_ctrl_i|bit_check[0]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]    ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]    ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]    ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_ps2                                                        ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_ps2                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.idle                                                   ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.idle                                                                                               ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                    ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                                                                ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]  ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                              ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl2_gen                                               ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl2_gen                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl4_gen                                               ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl4_gen                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl3_gen                                               ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl3_gen                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_x[0]                                                       ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_x[0]                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.reset_memory                                           ; KURZOR_CTRL:kurzor_ctrl_i|present_st.reset_memory                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; GAME_CTRL:game_ctrl_i|present_st.win_sc                                                     ; GAME_CTRL:game_ctrl_i|present_st.win_sc                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                                  ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                                                  ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                  ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; GAME_CTRL:game_ctrl_i|present_st.level4                                                     ; GAME_CTRL:game_ctrl_i|present_st.level4                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; GAME_CTRL:game_ctrl_i|present_st.level3                                                     ; GAME_CTRL:game_ctrl_i|present_st.level3                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; GAME_CTRL:game_ctrl_i|present_st.level2                                                     ; GAME_CTRL:game_ctrl_i|present_st.level2                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; GAME_CTRL:game_ctrl_i|present_st.level1                                                     ; GAME_CTRL:game_ctrl_i|present_st.level1                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; WTR_CTRL:wtr_ctrl_i|present_state.m1                                                        ; WTR_CTRL:wtr_ctrl_i|present_state.m1                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[8]                                                           ; WTR_CTRL:wtr_ctrl_i|s_cell_out[8]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[7]                                                           ; WTR_CTRL:wtr_ctrl_i|s_cell_out[7]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[3]                                                           ; WTR_CTRL:wtr_ctrl_i|s_cell_out[3]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[2]                                                           ; WTR_CTRL:wtr_ctrl_i|s_cell_out[2]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                    ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                                                                ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                  ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_y[0]                                                       ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_y[0]                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; WTR_CTRL:wtr_ctrl_i|present_state.m0                                                        ; WTR_CTRL:wtr_ctrl_i|present_state.m0                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; VGA_SYNC:vga_sync_i|pixel_tick                                                              ; VGA_SYNC:vga_sync_i|pixel_tick                                                                                                          ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]    ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]  ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                              ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.684      ;
; 0.419 ; CELL_CTRL:cell_ctrl_i|addr_x2[1]                                                            ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CLK50        ; CLK50       ; 0.000        ; 0.424      ; 1.073      ;
; 0.419 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2      ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.070      ; 0.684      ;
; 0.430 ; CELL_CTRL:cell_ctrl_i|addr_x2[1]                                                            ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~portb_address_reg0                                ; CLK50        ; CLK50       ; 0.000        ; 0.424      ; 1.084      ;
; 0.448 ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised4|a                                                     ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised4|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.715      ;
; 0.448 ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised1|a                                                     ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised1|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.715      ;
; 0.456 ; WTR_CTRL:wtr_ctrl_i|WTR_CLK:wtr_clk_unit|counter_p[25]                                      ; WTR_CTRL:wtr_ctrl_i|WTR_CLK:wtr_clk_unit|counter_p[25]                                                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.724      ;
; 0.460 ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                    ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.727      ;
; 0.464 ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                  ; GAME_CTRL:game_ctrl_i|present_st.level1                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.731      ;
; 0.469 ; CELL_CTRL:cell_ctrl_i|kurzor_set_x                                                          ; CELL_GENERATOR:cell_generator_i|sig_kurzor                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; GAME_CTRL:game_ctrl_i|water_speed_counter[24]                                               ; GAME_CTRL:game_ctrl_i|water_speed_counter[24]                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[1]                                                     ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[1]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[2]                                                     ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[2]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[0]                                                     ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[0]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[7]                                                     ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[7]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[3]                                                     ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[3]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sig_hsync3                                                                                  ; sig_hsync4                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sig_hsync2                                                                                  ; sig_hsync3                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sig_hsync1                                                                                  ; sig_hsync2                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; CELL_CTRL:cell_ctrl_i|obj_addr_x2[1]                                                        ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CLK50        ; CLK50       ; 0.000        ; 0.411      ; 1.111      ;
; 0.470 ; CELL_CTRL:cell_ctrl_i|obj_addr_x[1]                                                         ; CELL_CTRL:cell_ctrl_i|obj_addr_x2[1]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; CELL_CTRL:cell_ctrl_i|obj_addr_x[3]                                                         ; CELL_CTRL:cell_ctrl_i|obj_addr_x2[3]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[4]                                                     ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[4]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[6]                                                     ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[6]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                    ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.load                                                                                               ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; GAME_CTRL:game_ctrl_i|water_in_progress[7]                                                  ; GAME_CTRL:game_ctrl_i|water_in_progress[7]                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; sig_vsync2                                                                                  ; sig_vsync3                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sig_vsync1                                                                                  ; sig_vsync2                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; CELL_CTRL:cell_ctrl_i|obj_addr_y[1]                                                         ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[1]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[0]                                                 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data2[0]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; RESET_SYNC:reset_sync_i|meta_reg                                                            ; RESET_SYNC:reset_sync_i|reset_reg                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; sig_vsync3                                                                                  ; sig_vsync4                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; CELL_CTRL:cell_ctrl_i|obj_addr_y[0]                                                         ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[0]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.739      ;
; 0.474 ; CELL_CTRL:cell_ctrl_i|addr_x[2]                                                             ; CELL_CTRL:cell_ctrl_i|addr_x2[2]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.742      ;
; 0.475 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[7]                                                       ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[7]                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; WTR_CTRL:wtr_ctrl_i|present_state.m16                                                       ; WTR_CTRL:wtr_ctrl_i|present_state.m2                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[1] ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[1]                                                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[1] ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[0]                                                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; PS2:ps2_i|sig_key_space                                                                     ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised5|a                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; PS2:ps2_i|sig_key_s                                                                         ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised2|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]                                           ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]    ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; PS2:ps2_i|sig_key_space                                                                     ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised5|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; PS2:ps2_i|sig_key_s                                                                         ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised2|a                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[7]                                                 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data2[7]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]    ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]    ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; WTR_CTRL:wtr_ctrl_i|knlg                                                                    ; WTR_CTRL:wtr_ctrl_i|present_state.m1                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; GAME_CTRL:game_ctrl_i|present_st.level1                                                     ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.744      ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK50'                                                                                                                                                                      ;
+--------+-----------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.300  ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2   ; CLK50        ; CLK50       ; 10.000       ; -0.040     ; 3.682      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                               ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.679      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level2                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.679      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                                               ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.679      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level3                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.679      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                               ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.679      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level4                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.679      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.win_sc                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.679      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[0]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.078     ; 3.681      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[1]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.078     ; 3.681      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[2]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.078     ; 3.681      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[3]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.078     ; 3.681      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[4]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.078     ; 3.681      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[5]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.078     ; 3.681      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[6]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.078     ; 3.681      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[7]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.078     ; 3.681      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[8]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.078     ; 3.681      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[9]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.078     ; 3.681      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[10]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.078     ; 3.681      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[11]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.078     ; 3.681      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[12]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 3.680      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[13]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 3.680      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[14]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 3.680      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[15]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 3.680      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[16]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 3.680      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[17]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 3.680      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[18]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 3.680      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[19]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 3.680      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[20]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 3.680      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[21]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 3.680      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[22]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 3.680      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[23]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 3.680      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[24]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 3.680      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|next_part_of_water                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.078     ; 3.681      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.679      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                               ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.679      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level1                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.679      ;
; 16.263 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|VSYNC                                                                ; CLK50        ; CLK50       ; 20.000       ; -0.084     ; 3.675      ;
; 16.268 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.wait_on_key                                         ; CLK50        ; CLK50       ; 20.000       ; -0.050     ; 3.704      ;
; 16.268 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl2_gen                                            ; CLK50        ; CLK50       ; 20.000       ; -0.050     ; 3.704      ;
; 16.268 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl4_gen                                            ; CLK50        ; CLK50       ; 20.000       ; -0.050     ; 3.704      ;
; 16.268 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl3_gen                                            ; CLK50        ; CLK50       ; 20.000       ; -0.050     ; 3.704      ;
; 16.268 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.reset_memory                                        ; CLK50        ; CLK50       ; 20.000       ; -0.050     ; 3.704      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[0]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.682      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[1]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.682      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[2]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.682      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[3]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.682      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[9]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.682      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[8]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.682      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[7]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.682      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[6]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.682      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[5]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.682      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[4]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.682      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[3]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.682      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[2]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.682      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[1]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.682      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[0]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.682      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[9]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.673      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[8]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.673      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[7]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.673      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[6]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.673      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[5]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.673      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[4]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.673      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[3]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.673      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[2]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.673      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[1]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.673      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[0]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.080     ; 3.673      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[7]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 3.662      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[1]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 3.662      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[0]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 3.662      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[2]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 3.662      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[3]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 3.662      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[4]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 3.662      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[5]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 3.662      ;
; 16.269 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[6]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.091     ; 3.662      ;
; 16.272 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.read_cell_data                                      ; CLK50        ; CLK50       ; 20.000       ; -0.055     ; 3.695      ;
; 16.272 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.data_check                                          ; CLK50        ; CLK50       ; 20.000       ; -0.055     ; 3.695      ;
; 16.272 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.pipe_insert                                         ; CLK50        ; CLK50       ; 20.000       ; -0.055     ; 3.695      ;
; 16.273 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|pixel_tick                                                           ; CLK50        ; CLK50       ; 20.000       ; -0.069     ; 3.680      ;
; 16.273 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[0]                                                        ; CLK50        ; CLK50       ; 20.000       ; -0.069     ; 3.680      ;
; 16.273 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[1]                                                        ; CLK50        ; CLK50       ; 20.000       ; -0.069     ; 3.680      ;
; 16.273 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[2]                                                        ; CLK50        ; CLK50       ; 20.000       ; -0.069     ; 3.680      ;
; 16.273 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[3]                                                        ; CLK50        ; CLK50       ; 20.000       ; -0.069     ; 3.680      ;
; 16.273 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[4]                                                        ; CLK50        ; CLK50       ; 20.000       ; -0.069     ; 3.680      ;
; 16.273 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[5]                                                        ; CLK50        ; CLK50       ; 20.000       ; -0.069     ; 3.680      ;
; 16.273 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[6]                                                        ; CLK50        ; CLK50       ; 20.000       ; -0.069     ; 3.680      ;
; 16.273 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[7]                                                        ; CLK50        ; CLK50       ; 20.000       ; -0.069     ; 3.680      ;
; 16.273 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[8]                                                        ; CLK50        ; CLK50       ; 20.000       ; -0.069     ; 3.680      ;
; 16.273 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[9]                                                        ; CLK50        ; CLK50       ; 20.000       ; -0.069     ; 3.680      ;
; 16.273 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|HSYNC                                                                ; CLK50        ; CLK50       ; 20.000       ; -0.069     ; 3.680      ;
; 16.274 ; RESET_SYNC:reset_sync_i|reset_reg ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[0]                                        ; CLK50        ; CLK50       ; 20.000       ; -0.064     ; 3.684      ;
; 16.274 ; RESET_SYNC:reset_sync_i|reset_reg ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]                                        ; CLK50        ; CLK50       ; 20.000       ; -0.064     ; 3.684      ;
; 16.274 ; RESET_SYNC:reset_sync_i|reset_reg ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                        ; CLK50        ; CLK50       ; 20.000       ; -0.064     ; 3.684      ;
; 16.274 ; RESET_SYNC:reset_sync_i|reset_reg ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[3]                                        ; CLK50        ; CLK50       ; 20.000       ; -0.064     ; 3.684      ;
; 16.274 ; RESET_SYNC:reset_sync_i|reset_reg ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_deb_reg                                         ; CLK50        ; CLK50       ; 20.000       ; -0.064     ; 3.684      ;
; 16.274 ; RESET_SYNC:reset_sync_i|reset_reg ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_valid                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.066     ; 3.682      ;
; 16.274 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0] ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.677      ;
; 16.274 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2] ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.677      ;
; 16.274 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3] ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.677      ;
; 16.274 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1] ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.677      ;
+--------+-----------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK50'                                                                                                                                                                                    ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.007 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_deb_reg ; RESET_SYNC:reset_sync_i|reset_reg                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_deb_reg ; RESET_SYNC:reset_sync_i|meta_reg                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 1.275      ;
; 3.056 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.332      ;
; 3.056 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.332      ;
; 3.056 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.332      ;
; 3.056 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.332      ;
; 3.056 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[8]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.332      ;
; 3.056 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[9]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.332      ;
; 3.056 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_2                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.332      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[0]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.087      ; 3.340      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[1]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.087      ; 3.340      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[2]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.087      ; 3.340      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[3]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.087      ; 3.340      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; KURZOR_CTRL:kurzor_ctrl_i|present_st.read_cell_data                                         ; CLK50        ; CLK50       ; 0.000        ; 0.101      ; 3.354      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[0]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.092      ; 3.345      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.092      ; 3.345      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.092      ; 3.345      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[3]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.092      ; 3.345      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_deb_reg                                            ; CLK50        ; CLK50       ; 0.000        ; 0.092      ; 3.345      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.idle                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.089      ; 3.342      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[0]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.089      ; 3.342      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[1]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.089      ; 3.342      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[2]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.089      ; 3.342      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[3]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.089      ; 3.342      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.089      ; 3.342      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.load                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.089      ; 3.342      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_valid                                                      ; CLK50        ; CLK50       ; 0.000        ; 0.090      ; 3.343      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; KURZOR_CTRL:kurzor_ctrl_i|present_st.data_check                                             ; CLK50        ; CLK50       ; 0.000        ; 0.101      ; 3.354      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; KURZOR_CTRL:kurzor_ctrl_i|present_st.pipe_insert                                            ; CLK50        ; CLK50       ; 0.000        ; 0.101      ; 3.354      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|ENABLE_OUT    ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.337      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[1] ; CLK50        ; CLK50       ; 0.000        ; 0.085      ; 3.338      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[2] ; CLK50        ; CLK50       ; 0.000        ; 0.085      ; 3.338      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[3] ; CLK50        ; CLK50       ; 0.000        ; 0.085      ; 3.338      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[0] ; CLK50        ; CLK50       ; 0.000        ; 0.085      ; 3.338      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[5]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.085      ; 3.338      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[5]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.083      ; 3.336      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[5]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.083      ; 3.336      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[5]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.083      ; 3.336      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[5]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.083      ; 3.336      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[4]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.085      ; 3.338      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[4]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.083      ; 3.336      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[4]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.083      ; 3.336      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[4]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.083      ; 3.336      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[4]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.083      ; 3.336      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[0]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.085      ; 3.338      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[0]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.337      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[0]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.337      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[0]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.337      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[0]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.337      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[2]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.085      ; 3.338      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[2]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 3.335      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[2]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 3.335      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[2]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 3.335      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[2]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.337      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[1]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.085      ; 3.338      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[1]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.337      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[1]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.337      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[1]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.337      ;
; 3.058 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[1]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.337      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[0]                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.335      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[1]                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.335      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[2]                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.335      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[3]                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.335      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[4]                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.335      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[5]                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.335      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[6]                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.335      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[7]                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.335      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[8]                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.335      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[9]                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.335      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[10]                          ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.335      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[11]                          ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.335      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_1                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.335      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]    ; CLK50        ; CLK50       ; 0.000        ; 0.085      ; 3.339      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]    ; CLK50        ; CLK50       ; 0.000        ; 0.085      ; 3.339      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]    ; CLK50        ; CLK50       ; 0.000        ; 0.085      ; 3.339      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]    ; CLK50        ; CLK50       ; 0.000        ; 0.085      ; 3.339      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|pixel_tick                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.087      ; 3.341      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[0]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.087      ; 3.341      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[1]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.087      ; 3.341      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[2]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.087      ; 3.341      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[3]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.087      ; 3.341      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[4]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.087      ; 3.341      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[5]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.087      ; 3.341      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[6]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.087      ; 3.341      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[7]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.087      ; 3.341      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[8]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.087      ; 3.341      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[9]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.087      ; 3.341      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[2]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.086      ; 3.340      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[3]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.086      ; 3.340      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[4]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.086      ; 3.340      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[5]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.086      ; 3.340      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[6]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.086      ; 3.340      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[7]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.086      ; 3.340      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[8]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.086      ; 3.340      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[9]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.086      ; 3.340      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[0]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.086      ; 3.340      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[1]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.086      ; 3.340      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|HSYNC                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.087      ; 3.341      ;
; 3.065 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.065      ; 3.325      ;
; 3.065 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.065      ; 3.325      ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK50 ; 8.422 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK50 ; 0.143 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; CLK50 ; 8.519 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; CLK50 ; 0.480 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK50 ; 9.371 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK50'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.422  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.441     ; 1.144      ;
; 8.422  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.441     ; 1.144      ;
; 8.422  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.441     ; 1.144      ;
; 8.492  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.441     ; 1.074      ;
; 13.114 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.227     ; 6.666      ;
; 13.357 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a3~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.226     ; 6.424      ;
; 13.461 ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.238     ; 6.308      ;
; 13.882 ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.237     ; 5.888      ;
; 13.954 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.215     ; 5.838      ;
; 14.007 ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.229     ; 5.771      ;
; 14.551 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.050     ; 5.428      ;
; 14.667 ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[2]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 5.300      ;
; 14.684 ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[3]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 5.283      ;
; 14.729 ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[0]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 5.237      ;
; 14.764 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.049     ; 5.216      ;
; 14.794 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a3~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.049     ; 5.186      ;
; 14.947 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[4]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.033     ; 5.027      ;
; 14.974 ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[1]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 4.992      ;
; 15.007 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a3~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.048     ; 4.974      ;
; 15.391 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.038     ; 4.600      ;
; 15.444 ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.052     ; 4.533      ;
; 15.604 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.037     ; 4.388      ;
; 15.657 ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.051     ; 4.321      ;
; 15.681 ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.037     ; 4.289      ;
; 15.717 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[4]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.031     ; 4.259      ;
; 15.727 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 4.045      ;
; 15.727 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 4.045      ;
; 15.727 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 4.045      ;
; 15.727 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 4.045      ;
; 15.727 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 4.045      ;
; 15.727 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 4.045      ;
; 15.738 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.244     ; 4.025      ;
; 15.738 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.244     ; 4.025      ;
; 15.738 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.244     ; 4.025      ;
; 15.738 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.244     ; 4.025      ;
; 15.738 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.244     ; 4.025      ;
; 15.738 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.244     ; 4.025      ;
; 15.738 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.244     ; 4.025      ;
; 15.738 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.244     ; 4.025      ;
; 15.738 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.244     ; 4.025      ;
; 15.738 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.244     ; 4.025      ;
; 15.743 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.236     ; 4.028      ;
; 15.745 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.228     ; 4.034      ;
; 15.745 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.228     ; 4.034      ;
; 15.745 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.228     ; 4.034      ;
; 15.745 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.228     ; 4.034      ;
; 15.745 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[5]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.033     ; 4.229      ;
; 15.747 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.244     ; 4.016      ;
; 15.747 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.244     ; 4.016      ;
; 15.747 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.244     ; 4.016      ;
; 15.747 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.244     ; 4.016      ;
; 15.747 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.244     ; 4.016      ;
; 15.747 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.244     ; 4.016      ;
; 15.750 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[4]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.031     ; 4.226      ;
; 15.789 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 3.983      ;
; 15.789 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 3.983      ;
; 15.789 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 3.983      ;
; 15.789 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 3.983      ;
; 15.789 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 3.983      ;
; 15.789 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 3.983      ;
; 15.789 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 3.983      ;
; 15.789 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 3.983      ;
; 15.789 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 3.983      ;
; 15.789 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 3.983      ;
; 15.789 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 3.983      ;
; 15.789 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 3.983      ;
; 15.789 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 3.983      ;
; 15.789 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.235     ; 3.983      ;
; 15.849 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a19                                      ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.206     ; 3.952      ;
; 15.854 ; CELL_GENERATOR:cell_generator_i|cell_x_l[1]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 4.109      ;
; 15.864 ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.028     ; 4.115      ;
; 15.888 ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.028     ; 4.091      ;
; 15.999 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[4]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.031     ; 3.977      ;
; 16.013 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[5]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.031     ; 3.963      ;
; 16.036 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[4]                                                                                                   ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLK50        ; CLK50       ; 20.000       ; 0.135      ; 4.128      ;
; 16.052 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a9                                       ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.206     ; 3.749      ;
; 16.054 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a17                                      ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.206     ; 3.747      ;
; 16.073 ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.028     ; 3.906      ;
; 16.084 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a18                                      ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.206     ; 3.717      ;
; 16.143 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a16                                      ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.206     ; 3.658      ;
; 16.189 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.223     ; 3.595      ;
; 16.189 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.223     ; 3.595      ;
; 16.189 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.223     ; 3.595      ;
; 16.189 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.223     ; 3.595      ;
; 16.189 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.223     ; 3.595      ;
; 16.189 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.223     ; 3.595      ;
; 16.190 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[0]                                                                                                   ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLK50        ; CLK50       ; 20.000       ; 0.135      ; 3.974      ;
; 16.199 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a8                                       ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.206     ; 3.602      ;
; 16.200 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.232     ; 3.575      ;
; 16.200 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.232     ; 3.575      ;
; 16.200 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.232     ; 3.575      ;
; 16.200 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.232     ; 3.575      ;
; 16.200 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.232     ; 3.575      ;
; 16.200 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.232     ; 3.575      ;
; 16.200 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.232     ; 3.575      ;
; 16.200 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.232     ; 3.575      ;
; 16.200 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.232     ; 3.575      ;
; 16.200 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.232     ; 3.575      ;
; 16.201 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[6]                                                                                                   ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLK50        ; CLK50       ; 20.000       ; 0.135      ; 3.963      ;
; 16.205 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.224     ; 3.578      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK50'                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.143 ; CELL_CTRL:cell_ctrl_i|addr_x2[1]                                                           ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CLK50        ; CLK50       ; 0.000        ; 0.227      ; 0.474      ;
; 0.154 ; CELL_CTRL:cell_ctrl_i|addr_x2[1]                                                           ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~portb_address_reg0                                ; CLK50        ; CLK50       ; 0.000        ; 0.226      ; 0.484      ;
; 0.172 ; CELL_CTRL:cell_ctrl_i|obj_addr_x2[1]                                                       ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CLK50        ; CLK50       ; 0.000        ; 0.215      ; 0.491      ;
; 0.182 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.pipe_insert                                           ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; CLK50        ; CLK50       ; 0.000        ; 0.220      ; 0.506      ;
; 0.183 ; VGA_SYNC:vga_sync_i|position_x[6]                                                          ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a0~porta_datain_reg0                     ; CLK50        ; CLK50       ; 0.000        ; 0.225      ; 0.512      ;
; 0.186 ; CELL_CTRL:cell_ctrl_i|obj_addr_x2[4]                                                       ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CLK50        ; CLK50       ; 0.000        ; 0.212      ; 0.502      ;
; 0.186 ; GAME_CTRL:game_ctrl_i|present_st.win_sc                                                    ; GAME_CTRL:game_ctrl_i|present_st.win_sc                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; GAME_CTRL:game_ctrl_i|present_st.level4                                                    ; GAME_CTRL:game_ctrl_i|present_st.level4                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; GAME_CTRL:game_ctrl_i|present_st.level3                                                    ; GAME_CTRL:game_ctrl_i|present_st.level3                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; GAME_CTRL:game_ctrl_i|present_st.level2                                                    ; GAME_CTRL:game_ctrl_i|present_st.level2                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; GAME_CTRL:game_ctrl_i|present_st.level1                                                    ; GAME_CTRL:game_ctrl_i|present_st.level1                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|present_state.m19                                                      ; WTR_CTRL:wtr_ctrl_i|present_state.m19                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|tmp1[4]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[4]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|tmp1[0]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[0]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|tmp1[1]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[1]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|tmp1[2]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[2]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|tmp1[3]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[3]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|now_addr[7]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[7]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|now_addr[6]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[6]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|now_addr[5]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[5]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|now_addr[3]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[3]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|now_addr[1]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[1]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[6]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[6]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[3]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[3]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[2]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[2]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                   ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                                                                ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA_SYNC:vga_sync_i|position_x[2]                                                          ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a0~porta_datain_reg0                     ; CLK50        ; CLK50       ; 0.000        ; 0.225      ; 0.515      ;
; 0.186 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_ps2                                                       ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_ps2                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.idle                                                  ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.idle                                                                                               ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                   ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                                                                ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl2_gen                                              ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl2_gen                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl4_gen                                              ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl4_gen                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl3_gen                                              ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl3_gen                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.reset_memory                                          ; KURZOR_CTRL:kurzor_ctrl_i|present_st.reset_memory                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; WTR_CTRL:wtr_ctrl_i|present_state.m9                                                       ; WTR_CTRL:wtr_ctrl_i|present_state.m9                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; WTR_CTRL:wtr_ctrl_i|present_state.m1                                                       ; WTR_CTRL:wtr_ctrl_i|present_state.m1                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; WTR_CTRL:wtr_ctrl_i|adr_y[0]                                                               ; WTR_CTRL:wtr_ctrl_i|adr_y[0]                                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; WTR_CTRL:wtr_ctrl_i|adr_x[0]                                                               ; WTR_CTRL:wtr_ctrl_i|adr_x[0]                                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; WTR_CTRL:wtr_ctrl_i|now_addr[4]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[4]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; WTR_CTRL:wtr_ctrl_i|now_addr[2]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[2]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; WTR_CTRL:wtr_ctrl_i|now_addr[0]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[0]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; WTR_CTRL:wtr_ctrl_i|bit_check[1]                                                           ; WTR_CTRL:wtr_ctrl_i|bit_check[1]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; WTR_CTRL:wtr_ctrl_i|bit_check[0]                                                           ; WTR_CTRL:wtr_ctrl_i|bit_check[0]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[8]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[8]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[7]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[7]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                              ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_x[0]                                                      ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_x[0]                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_y[0]                                                      ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_y[0]                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; WTR_CTRL:wtr_ctrl_i|present_state.m0                                                       ; WTR_CTRL:wtr_ctrl_i|present_state.m0                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; VGA_SYNC:vga_sync_i|position_x[4]                                                          ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a0~porta_datain_reg0                     ; CLK50        ; CLK50       ; 0.000        ; 0.225      ; 0.521      ;
; 0.192 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2     ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; sig_hsync3                                                                                 ; sig_hsync4                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sig_hsync2                                                                                 ; sig_hsync3                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sig_hsync1                                                                                 ; sig_hsync2                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CELL_CTRL:cell_ctrl_i|obj_addr_x[3]                                                        ; CELL_CTRL:cell_ctrl_i|obj_addr_x2[3]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[1]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[1]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[2]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[2]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[0]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[0]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[7]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[7]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[4]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[4]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[3]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[3]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                   ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.load                                                                                               ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sig_vsync2                                                                                 ; sig_vsync3                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sig_vsync1                                                                                 ; sig_vsync2                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CELL_CTRL:cell_ctrl_i|kurzor_set_x                                                         ; CELL_GENERATOR:cell_generator_i|sig_kurzor                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CELL_CTRL:cell_ctrl_i|obj_addr_x[1]                                                        ; CELL_CTRL:cell_ctrl_i|obj_addr_x2[1]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CELL_CTRL:cell_ctrl_i|obj_addr_y[0]                                                        ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[0]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CELL_CTRL:cell_ctrl_i|obj_addr_y[1]                                                        ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[1]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; VGA_SYNC:vga_sync_i|pixel_tick                                                             ; VGA_SYNC:vga_sync_i|pixel_tick                                                                                                          ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[6]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[6]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[0]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data2[0]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                              ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sig_vsync3                                                                                 ; sig_vsync4                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; RESET_SYNC:reset_sync_i|meta_reg                                                           ; RESET_SYNC:reset_sync_i|reset_reg                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; WTR_CTRL:wtr_ctrl_i|present_state.m16                                                      ; WTR_CTRL:wtr_ctrl_i|present_state.m2                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; CELL_CTRL:cell_ctrl_i|addr_x[2]                                                            ; CELL_CTRL:cell_ctrl_i|addr_x2[2]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; PS2:ps2_i|sig_key_s                                                                        ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised2|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[7]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data2[7]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; GAME_CTRL:game_ctrl_i|present_st.level1                                                    ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; PS2:ps2_i|sig_key_space                                                                    ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised5|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; PS2:ps2_i|sig_key_space                                                                    ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised5|a                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; PS2:ps2_i|sig_key_s                                                                        ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised2|a                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[3]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data2[3]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; GAME_CTRL:game_ctrl_i|present_st.level3                                                    ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; GAME_CTRL:game_ctrl_i|present_st.level2                                                    ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised4|a                                                    ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised4|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; WTR_CTRL:wtr_ctrl_i|WTR_CLK:wtr_clk_unit|counter_p[25]                                     ; WTR_CTRL:wtr_ctrl_i|WTR_CLK:wtr_clk_unit|counter_p[25]                                                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_shreg[2]                                              ; DEBOUNCER:ASYNC_RST_debouncer_i|data_deb_reg                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[3]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[2]                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]                                          ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[0]                                          ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised1|a                                                    ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised1|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.318      ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK50'                                                                                                                                                                      ;
+--------+-----------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.519  ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2   ; CLK50        ; CLK50       ; 10.000       ; 0.364      ; 1.852      ;
; 18.115 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                               ; CLK50        ; CLK50       ; 20.000       ; -0.043     ; 1.849      ;
; 18.115 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level2                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.043     ; 1.849      ;
; 18.115 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                                               ; CLK50        ; CLK50       ; 20.000       ; -0.043     ; 1.849      ;
; 18.115 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level3                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.043     ; 1.849      ;
; 18.115 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                               ; CLK50        ; CLK50       ; 20.000       ; -0.043     ; 1.849      ;
; 18.115 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level4                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.043     ; 1.849      ;
; 18.115 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.win_sc                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.043     ; 1.849      ;
; 18.115 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.043     ; 1.849      ;
; 18.115 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                               ; CLK50        ; CLK50       ; 20.000       ; -0.043     ; 1.849      ;
; 18.115 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|present_st.level1                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.043     ; 1.849      ;
; 18.115 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|VSYNC                                                                ; CLK50        ; CLK50       ; 20.000       ; -0.046     ; 1.846      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[0]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.850      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[1]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.850      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[2]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.850      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[3]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.850      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[4]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.850      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[5]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.850      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[6]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.850      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[7]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.850      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[8]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.850      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[9]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.850      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[10]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.850      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[11]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.850      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[12]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.849      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[13]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.849      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[14]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.849      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[15]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.849      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[16]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.849      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[17]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.849      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[18]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.849      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[19]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.849      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[20]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.849      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[21]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.849      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[22]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.849      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[23]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.849      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[24]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.849      ;
; 18.117 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|next_part_of_water                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.850      ;
; 18.118 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[9]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.845      ;
; 18.118 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[8]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.845      ;
; 18.118 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[7]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.845      ;
; 18.118 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[6]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.845      ;
; 18.118 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[5]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.845      ;
; 18.118 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[4]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.845      ;
; 18.118 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[3]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.845      ;
; 18.118 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[2]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.845      ;
; 18.118 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[1]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.845      ;
; 18.118 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[0]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.845      ;
; 18.118 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.wait_on_key                                         ; CLK50        ; CLK50       ; 20.000       ; -0.022     ; 1.867      ;
; 18.118 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl2_gen                                            ; CLK50        ; CLK50       ; 20.000       ; -0.022     ; 1.867      ;
; 18.118 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl4_gen                                            ; CLK50        ; CLK50       ; 20.000       ; -0.022     ; 1.867      ;
; 18.118 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl3_gen                                            ; CLK50        ; CLK50       ; 20.000       ; -0.022     ; 1.867      ;
; 18.118 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.reset_memory                                        ; CLK50        ; CLK50       ; 20.000       ; -0.022     ; 1.867      ;
; 18.119 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[0]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.853      ;
; 18.119 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[1]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.853      ;
; 18.119 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[2]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.853      ;
; 18.119 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[3]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.853      ;
; 18.119 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[9]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.853      ;
; 18.119 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[8]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.853      ;
; 18.119 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[7]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.853      ;
; 18.119 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[6]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.853      ;
; 18.119 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[5]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.853      ;
; 18.119 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[4]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.853      ;
; 18.119 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[3]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.853      ;
; 18.119 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[2]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.853      ;
; 18.119 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[1]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.853      ;
; 18.119 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_b[0]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.853      ;
; 18.120 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[7]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.051     ; 1.836      ;
; 18.120 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[1]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.051     ; 1.836      ;
; 18.120 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[0]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.051     ; 1.836      ;
; 18.120 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[2]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.051     ; 1.836      ;
; 18.120 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[3]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.051     ; 1.836      ;
; 18.120 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[4]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.051     ; 1.836      ;
; 18.120 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[5]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.051     ; 1.836      ;
; 18.120 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[6]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.051     ; 1.836      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[0]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.036     ; 1.849      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[1]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.036     ; 1.849      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[2]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.036     ; 1.849      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[3]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.036     ; 1.849      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.043     ; 1.842      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.043     ; 1.842      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.043     ; 1.842      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.043     ; 1.842      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[8]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.043     ; 1.842      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[9]                                              ; CLK50        ; CLK50       ; 20.000       ; -0.043     ; 1.842      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.read_cell_data                                      ; CLK50        ; CLK50       ; 20.000       ; -0.027     ; 1.858      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.idle                                                ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.850      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[0]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.850      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[1]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.850      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[2]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.850      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[3]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.850      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.850      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.load                                                ; CLK50        ; CLK50       ; 20.000       ; -0.035     ; 1.850      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.data_check                                          ; CLK50        ; CLK50       ; 20.000       ; -0.027     ; 1.858      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.pipe_insert                                         ; CLK50        ; CLK50       ; 20.000       ; -0.027     ; 1.858      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_2                              ; CLK50        ; CLK50       ; 20.000       ; -0.043     ; 1.842      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|ENABLE_OUT ; CLK50        ; CLK50       ; 20.000       ; -0.039     ; 1.846      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0] ; CLK50        ; CLK50       ; 20.000       ; -0.038     ; 1.847      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2] ; CLK50        ; CLK50       ; 20.000       ; -0.038     ; 1.847      ;
; 18.122 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3] ; CLK50        ; CLK50       ; 20.000       ; -0.038     ; 1.847      ;
+--------+-----------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK50'                                                                                                                                                                                    ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.480 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_deb_reg ; RESET_SYNC:reset_sync_i|reset_reg                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.601      ;
; 0.480 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_deb_reg ; RESET_SYNC:reset_sync_i|meta_reg                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.601      ;
; 1.511 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.idle                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.642      ;
; 1.511 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[0]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.642      ;
; 1.511 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[1]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.642      ;
; 1.511 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[2]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.642      ;
; 1.511 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[3]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.642      ;
; 1.511 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.642      ;
; 1.511 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.load                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.642      ;
; 1.511 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_valid                                                      ; CLK50        ; CLK50       ; 0.000        ; 0.049      ; 1.644      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[0]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.045      ; 1.641      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[1]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.045      ; 1.641      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[2]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.045      ; 1.641      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[3]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.045      ; 1.641      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.038      ; 1.634      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.038      ; 1.634      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.038      ; 1.634      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.038      ; 1.634      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[8]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.038      ; 1.634      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[9]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.038      ; 1.634      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; KURZOR_CTRL:kurzor_ctrl_i|present_st.read_cell_data                                         ; CLK50        ; CLK50       ; 0.000        ; 0.054      ; 1.650      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[0]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.050      ; 1.646      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.050      ; 1.646      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.050      ; 1.646      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[3]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.050      ; 1.646      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_deb_reg                                            ; CLK50        ; CLK50       ; 0.000        ; 0.050      ; 1.646      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; KURZOR_CTRL:kurzor_ctrl_i|present_st.data_check                                             ; CLK50        ; CLK50       ; 0.000        ; 0.054      ; 1.650      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; KURZOR_CTRL:kurzor_ctrl_i|present_st.pipe_insert                                            ; CLK50        ; CLK50       ; 0.000        ; 0.054      ; 1.650      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_1                                 ; CLK50        ; CLK50       ; 0.000        ; 0.040      ; 1.636      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_2                                 ; CLK50        ; CLK50       ; 0.000        ; 0.038      ; 1.634      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[1] ; CLK50        ; CLK50       ; 0.000        ; 0.043      ; 1.639      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[2] ; CLK50        ; CLK50       ; 0.000        ; 0.043      ; 1.639      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[3] ; CLK50        ; CLK50       ; 0.000        ; 0.043      ; 1.639      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[0] ; CLK50        ; CLK50       ; 0.000        ; 0.043      ; 1.639      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[5]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.043      ; 1.639      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|pixel_tick                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.046      ; 1.642      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[0]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.046      ; 1.642      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[1]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.046      ; 1.642      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[2]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.046      ; 1.642      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[3]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.046      ; 1.642      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[4]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.046      ; 1.642      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[5]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.046      ; 1.642      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[6]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.046      ; 1.642      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[7]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.046      ; 1.642      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[8]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.046      ; 1.642      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_x[9]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.046      ; 1.642      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[2]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.045      ; 1.641      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[3]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.045      ; 1.641      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[4]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.045      ; 1.641      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[5]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.045      ; 1.641      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[6]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.045      ; 1.641      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[7]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.045      ; 1.641      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[8]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.045      ; 1.641      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[9]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.045      ; 1.641      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[0]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.045      ; 1.641      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[1]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.045      ; 1.641      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[4]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.043      ; 1.639      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[0]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.043      ; 1.639      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[2]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.043      ; 1.639      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[2]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.041      ; 1.637      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[2]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.041      ; 1.637      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[2]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.041      ; 1.637      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[1]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.043      ; 1.639      ;
; 1.512 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|HSYNC                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.046      ; 1.642      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[0]                           ; CLK50        ; CLK50       ; 0.000        ; 0.039      ; 1.636      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[1]                           ; CLK50        ; CLK50       ; 0.000        ; 0.039      ; 1.636      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[2]                           ; CLK50        ; CLK50       ; 0.000        ; 0.039      ; 1.636      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[3]                           ; CLK50        ; CLK50       ; 0.000        ; 0.039      ; 1.636      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[4]                           ; CLK50        ; CLK50       ; 0.000        ; 0.039      ; 1.636      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[5]                           ; CLK50        ; CLK50       ; 0.000        ; 0.039      ; 1.636      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[6]                           ; CLK50        ; CLK50       ; 0.000        ; 0.039      ; 1.636      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[7]                           ; CLK50        ; CLK50       ; 0.000        ; 0.039      ; 1.636      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[8]                           ; CLK50        ; CLK50       ; 0.000        ; 0.039      ; 1.636      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[9]                           ; CLK50        ; CLK50       ; 0.000        ; 0.039      ; 1.636      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[10]                          ; CLK50        ; CLK50       ; 0.000        ; 0.039      ; 1.636      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[11]                          ; CLK50        ; CLK50       ; 0.000        ; 0.039      ; 1.636      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|ENABLE_OUT    ; CLK50        ; CLK50       ; 0.000        ; 0.042      ; 1.639      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]    ; CLK50        ; CLK50       ; 0.000        ; 0.044      ; 1.641      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]    ; CLK50        ; CLK50       ; 0.000        ; 0.044      ; 1.641      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]    ; CLK50        ; CLK50       ; 0.000        ; 0.044      ; 1.641      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]    ; CLK50        ; CLK50       ; 0.000        ; 0.044      ; 1.641      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[5]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.041      ; 1.638      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[5]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.041      ; 1.638      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[5]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.041      ; 1.638      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[5]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.041      ; 1.638      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[4]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.041      ; 1.638      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[4]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.041      ; 1.638      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[4]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.041      ; 1.638      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[4]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.041      ; 1.638      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[0]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.042      ; 1.639      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[0]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.042      ; 1.639      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[0]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.042      ; 1.639      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[0]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.042      ; 1.639      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[2]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.042      ; 1.639      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[1]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.042      ; 1.639      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[1]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.042      ; 1.639      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[1]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.042      ; 1.639      ;
; 1.513 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[1]                                      ; CLK50        ; CLK50       ; 0.000        ; 0.042      ; 1.639      ;
; 1.517 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.029      ; 1.630      ;
; 1.517 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.029      ; 1.630      ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 4.088 ; 0.143 ; 6.019    ; 0.480   ; 9.371               ;
;  CLK50           ; 4.088 ; 0.143 ; 6.019    ; 0.480   ; 9.371               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK50           ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_RED[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_RED[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_RED[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_RED[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_RED[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_GREEN[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_GREEN[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_GREEN[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_GREEN[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_GREEN[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_GREEN[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLUE[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLUE[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLUE[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLUE[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLUE[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_H_SYNC    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_V_SYNC    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SOUND         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GWIN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GOVER     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; CLK                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ASYNC_RST           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_DATA            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_CLK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_RED[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_BLUE[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_H_SYNC    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_V_SYNC    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SOUND         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED_GWIN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; LED_GOVER     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_RED[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; VGA_BLUE[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_H_SYNC    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_V_SYNC    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SOUND         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED_GWIN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; LED_GOVER     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_RED[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; VGA_BLUE[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_BLUE[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; VGA_BLUE[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_BLUE[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_H_SYNC    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_V_SYNC    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SOUND         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_GWIN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED_GOVER     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50      ; CLK50    ; 18966    ; 4        ; 0        ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50      ; CLK50    ; 18966    ; 4        ; 0        ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50      ; CLK50    ; 178      ; 0        ; 1        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50      ; CLK50    ; 178      ; 0        ; 1        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK50 ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; PS2_CLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_DATA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; LED_GOVER    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_GWIN     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLUE[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLUE[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLUE[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLUE[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLUE[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_GREEN[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_GREEN[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_GREEN[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_GREEN[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_GREEN[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_GREEN[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_H_SYNC   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_RED[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_RED[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_RED[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_RED[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_RED[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_V_SYNC   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; PS2_CLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_DATA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; LED_GOVER    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_GWIN     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLUE[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLUE[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLUE[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLUE[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLUE[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_GREEN[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_GREEN[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_GREEN[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_GREEN[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_GREEN[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_GREEN[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_H_SYNC   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_RED[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_RED[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_RED[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_RED[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_RED[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_V_SYNC   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun May 12 06:59:00 2019
Info: Command: quartus_sta pipemania-fpga-game -c pipemania-fpga-game
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../source/timing_constraints.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK50 (Rise) to CLK50 (Rise) (setup and hold)
    Critical Warning (332169): From CLK50 (Fall) to CLK50 (Rise) (setup and hold)
    Critical Warning (332169): From CLK50 (Rise) to CLK50 (Fall) (setup and hold)
    Critical Warning (332169): From CLK50 (Fall) to CLK50 (Fall) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.088
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.088               0.000 CLK50 
Info (332146): Worst-case hold slack is 0.444
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.444               0.000 CLK50 
Info (332146): Worst-case recovery slack is 6.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.019               0.000 CLK50 
Info (332146): Worst-case removal slack is 1.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.102               0.000 CLK50 
Info (332146): Worst-case minimum pulse width slack is 9.657
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.657               0.000 CLK50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK50 (Rise) to CLK50 (Rise) (setup and hold)
    Critical Warning (332169): From CLK50 (Fall) to CLK50 (Rise) (setup and hold)
    Critical Warning (332169): From CLK50 (Rise) to CLK50 (Fall) (setup and hold)
    Critical Warning (332169): From CLK50 (Fall) to CLK50 (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 5.065
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.065               0.000 CLK50 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 CLK50 
Info (332146): Worst-case recovery slack is 6.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.300               0.000 CLK50 
Info (332146): Worst-case removal slack is 1.007
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.007               0.000 CLK50 
Info (332146): Worst-case minimum pulse width slack is 9.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.666               0.000 CLK50 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK50 (Rise) to CLK50 (Rise) (setup and hold)
    Critical Warning (332169): From CLK50 (Fall) to CLK50 (Rise) (setup and hold)
    Critical Warning (332169): From CLK50 (Rise) to CLK50 (Fall) (setup and hold)
    Critical Warning (332169): From CLK50 (Fall) to CLK50 (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 8.422
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.422               0.000 CLK50 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 CLK50 
Info (332146): Worst-case recovery slack is 8.519
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.519               0.000 CLK50 
Info (332146): Worst-case removal slack is 0.480
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.480               0.000 CLK50 
Info (332146): Worst-case minimum pulse width slack is 9.371
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.371               0.000 CLK50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4788 megabytes
    Info: Processing ended: Sun May 12 06:59:05 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


