--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/shep/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<7>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<6>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<5>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<4>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<3>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<2>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<1>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<0>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_en
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_en" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_er
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_er" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91995 paths analyzed, 3686 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_delSecond_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y98.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A6      net (fanout=11)       2.200   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X23Y78.CE      net (fanout=26)       1.361   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X23Y78.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_47
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (0.723ns logic, 3.561ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_46 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_delSecond_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y98.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A6      net (fanout=11)       2.200   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X23Y78.CE      net (fanout=26)       1.361   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X23Y78.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_46
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (0.723ns logic, 3.561ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_45 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_delSecond_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y98.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A6      net (fanout=11)       2.200   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X23Y78.CE      net (fanout=26)       1.361   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X23Y78.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_45
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (0.723ns logic, 3.561ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_delSecond_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y98.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A6      net (fanout=11)       2.200   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X23Y78.CE      net (fanout=26)       1.361   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X23Y78.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_44
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (0.723ns logic, 3.561ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_46 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.244ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_lastSecond_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y98.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A6      net (fanout=11)       2.200   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X23Y78.CE      net (fanout=26)       1.361   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X23Y78.CLK     Tceck                 0.278   ftop/ctop/inf/cp/timeServ_delSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_46
    -------------------------------------------------  ---------------------------
    Total                                      4.244ns (0.683ns logic, 3.561ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.244ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_lastSecond_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y98.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A6      net (fanout=11)       2.200   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X23Y78.CE      net (fanout=26)       1.361   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X23Y78.CLK     Tceck                 0.278   ftop/ctop/inf/cp/timeServ_delSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_47
    -------------------------------------------------  ---------------------------
    Total                                      4.244ns (0.683ns logic, 3.561ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_45 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.244ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_lastSecond_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y98.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A6      net (fanout=11)       2.200   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X23Y78.CE      net (fanout=26)       1.361   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X23Y78.CLK     Tceck                 0.278   ftop/ctop/inf/cp/timeServ_delSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_45
    -------------------------------------------------  ---------------------------
    Total                                      4.244ns (0.683ns logic, 3.561ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.244ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_lastSecond_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y98.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A6      net (fanout=11)       2.200   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X23Y78.CE      net (fanout=26)       1.361   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X23Y78.CLK     Tceck                 0.278   ftop/ctop/inf/cp/timeServ_delSecond<47>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_44
    -------------------------------------------------  ---------------------------
    Total                                      4.244ns (0.683ns logic, 3.561ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.156ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (0.982 - 1.061)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_fracInc_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y98.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y69.A5      net (fanout=11)       2.121   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y69.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d701
    SLICE_X20Y84.CE      net (fanout=13)       1.346   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X20Y84.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<49>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_49
    -------------------------------------------------  ---------------------------
    Total                                      4.156ns (0.689ns logic, 3.467ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_48 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.156ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (0.982 - 1.061)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_fracInc_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y98.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y69.A5      net (fanout=11)       2.121   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y69.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d701
    SLICE_X20Y84.CE      net (fanout=13)       1.346   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X20Y84.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<49>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_48
    -------------------------------------------------  ---------------------------
    Total                                      4.156ns (0.689ns logic, 3.467ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.147ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (0.982 - 1.061)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_fracInc_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y98.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y69.A5      net (fanout=11)       2.121   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y69.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d701
    SLICE_X20Y83.CE      net (fanout=13)       1.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X20Y83.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_47
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (0.689ns logic, 3.458ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_46 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.147ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (0.982 - 1.061)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_fracInc_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y98.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y69.A5      net (fanout=11)       2.121   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y69.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d701
    SLICE_X20Y83.CE      net (fanout=13)       1.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X20Y83.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_46
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (0.689ns logic, 3.458ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_45 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.147ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (0.982 - 1.061)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_fracInc_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y98.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y69.A5      net (fanout=11)       2.121   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y69.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d701
    SLICE_X20Y83.CE      net (fanout=13)       1.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X20Y83.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_45
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (0.689ns logic, 3.458ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.147ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (0.982 - 1.061)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_fracInc_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y98.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y69.A5      net (fanout=11)       2.121   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X17Y69.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d701
    SLICE_X20Y83.CE      net (fanout=13)       1.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X20Y83.CLK     Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_44
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (0.689ns logic, 3.458ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSyncD (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (0.958 - 1.055)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSyncD to ftop/ctop/inf/cp/timeServ_refSecCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.AQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X25Y79.A5      net (fanout=9)        1.882   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X25Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/N432
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_EN
    SLICE_X39Y71.CE      net (fanout=8)        1.488   ftop/ctop/inf/cp/timeServ_refSecCount_EN
    SLICE_X39Y71.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refSecCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_1
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (0.723ns logic, 3.370ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSyncD (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (0.958 - 1.055)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSyncD to ftop/ctop/inf/cp/timeServ_refSecCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.AQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X25Y79.A5      net (fanout=9)        1.882   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X25Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/N432
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_EN
    SLICE_X39Y71.CE      net (fanout=8)        1.488   ftop/ctop/inf/cp/timeServ_refSecCount_EN
    SLICE_X39Y71.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refSecCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_0
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (0.723ns logic, 3.370ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSyncD (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (0.958 - 1.055)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSyncD to ftop/ctop/inf/cp/timeServ_refSecCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.AQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X25Y79.A5      net (fanout=9)        1.882   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X25Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/N432
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_EN
    SLICE_X39Y71.CE      net (fanout=8)        1.488   ftop/ctop/inf/cp/timeServ_refSecCount_EN
    SLICE_X39Y71.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refSecCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_2
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (0.723ns logic, 3.370ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSyncD (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refSecCount_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (0.958 - 1.055)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSyncD to ftop/ctop/inf/cp/timeServ_refSecCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.AQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X25Y79.A5      net (fanout=9)        1.882   ftop/ctop/inf/cp/timeServ_ppsExtSyncD
    SLICE_X25Y79.A       Tilo                  0.068   ftop/ctop/inf/cp/N432
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_EN
    SLICE_X39Y71.CE      net (fanout=8)        1.488   ftop/ctop/inf/cp/timeServ_refSecCount_EN
    SLICE_X39Y71.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refSecCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_3
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (0.723ns logic, 3.370ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_40 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_delSecond_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y98.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A6      net (fanout=11)       2.200   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X23Y77.CE      net (fanout=26)       1.243   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X23Y77.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<43>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_40
    -------------------------------------------------  ---------------------------
    Total                                      4.166ns (0.723ns logic, 3.443ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_delSecond_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y98.BQ       Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A6      net (fanout=11)       2.200   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X21Y69.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond_EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X23Y77.CE      net (fanout=26)       1.243   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X23Y77.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<43>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_41
    -------------------------------------------------  ---------------------------
    Total                                      4.166ns (0.723ns logic, 3.443ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_48 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSec_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.750 - 0.644)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_48 to ftop/ctop/inf/cp/timeServ_delSec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y82.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_fracSeconds<49>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_48
    SLICE_X22Y79.DX      net (fanout=7)        0.157   ftop/ctop/inf/cp/timeServ_fracSeconds<48>
    SLICE_X22Y79.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_delSec<0>
                                                       ftop/ctop/inf/cp/timeServ_delSec_0
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.009ns logic, 0.157ns route)
                                                       (5.4% logic, 94.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refPerCount_27 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_ppsDrive (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.760 - 0.653)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refPerCount_27 to ftop/ctop/inf/cp/timeServ_ppsDrive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y80.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refPerCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refPerCount_27
    SLICE_X14Y79.A4      net (fanout=2)        0.150   ftop/ctop/inf/cp/timeServ_refPerCount<27>
    SLICE_X14Y79.CLK     Tah         (-Th)     0.076   ftop/ctop/inf/cp/timeServ_ppsDrive
                                                       ftop/ctop/inf/cp/timeServ_ppsDrive_D_IN34
                                                       ftop/ctop/inf/cp/timeServ_ppsDrive
    -------------------------------------------------  ---------------------------
    Total                                      0.172ns (0.022ns logic, 0.150ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_30 (FF)
  Destination:          ftop/ctop/inf/itc0/now/sDataSyncIn_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.460 - 0.422)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_30 to ftop/ctop/inf/itc0/now/sDataSyncIn_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y96.CQ      Tcko                  0.098   ftop/ctop/cpNow<31>
                                                       ftop/ctop/inf/cp/timeServ_now_30
    SLICE_X38Y96.CX      net (fanout=2)        0.105   ftop/ctop/cpNow<30>
    SLICE_X38Y96.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/itc0/now/sDataSyncIn<31>
                                                       ftop/ctop/inf/itc0/now/sDataSyncIn_30
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.009ns logic, 0.105ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_28 (FF)
  Destination:          ftop/ctop/inf/itc0/now/sDataSyncIn_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.460 - 0.422)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_28 to ftop/ctop/inf/itc0/now/sDataSyncIn_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y96.AQ      Tcko                  0.098   ftop/ctop/cpNow<31>
                                                       ftop/ctop/inf/cp/timeServ_now_28
    SLICE_X38Y96.AX      net (fanout=2)        0.105   ftop/ctop/cpNow<28>
    SLICE_X38Y96.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/itc0/now/sDataSyncIn<31>
                                                       ftop/ctop/inf/itc0/now/sDataSyncIn_28
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.009ns logic, 0.105ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_31 (FF)
  Destination:          ftop/ctop/inf/itc0/now/sDataSyncIn_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.460 - 0.422)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_31 to ftop/ctop/inf/itc0/now/sDataSyncIn_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y96.DQ      Tcko                  0.098   ftop/ctop/cpNow<31>
                                                       ftop/ctop/inf/cp/timeServ_now_31
    SLICE_X38Y96.DX      net (fanout=2)        0.106   ftop/ctop/cpNow<31>
    SLICE_X38Y96.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/itc0/now/sDataSyncIn<31>
                                                       ftop/ctop/inf/itc0/now/sDataSyncIn_31
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.009ns logic, 0.106ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_29 (FF)
  Destination:          ftop/ctop/inf/itc0/now/sDataSyncIn_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.460 - 0.422)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_29 to ftop/ctop/inf/itc0/now/sDataSyncIn_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y96.BQ      Tcko                  0.098   ftop/ctop/cpNow<31>
                                                       ftop/ctop/inf/cp/timeServ_now_29
    SLICE_X38Y96.BX      net (fanout=2)        0.107   ftop/ctop/cpNow<29>
    SLICE_X38Y96.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/itc0/now/sDataSyncIn<31>
                                                       ftop/ctop/inf/itc0/now/sDataSyncIn_29
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.009ns logic, 0.107ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refPerCount_24 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_ppsDrive (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.194ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.760 - 0.653)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refPerCount_24 to ftop/ctop/inf/cp/timeServ_ppsDrive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y80.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refPerCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refPerCount_24
    SLICE_X14Y79.A3      net (fanout=2)        0.172   ftop/ctop/inf/cp/timeServ_refPerCount<24>
    SLICE_X14Y79.CLK     Tah         (-Th)     0.076   ftop/ctop/inf/cp/timeServ_ppsDrive
                                                       ftop/ctop/inf/cp/timeServ_ppsDrive_D_IN34
                                                       ftop/ctop/inf/cp/timeServ_ppsDrive
    -------------------------------------------------  ---------------------------
    Total                                      0.194ns (0.022ns logic, 0.172ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.060 - 0.049)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 to ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y67.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    SLICE_X36Y67.CX      net (fanout=2)        0.103   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
    SLICE_X36Y67.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.009ns logic, 0.103ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_3 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.465 - 0.428)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_3 to ftop/ctop/inf/itc1/now/sDataSyncIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y93.DQ      Tcko                  0.115   ftop/ctop/cpNow<3>
                                                       ftop/ctop/inf/cp/timeServ_now_3
    SLICE_X25Y93.DX      net (fanout=2)        0.102   ftop/ctop/cpNow<3>
    SLICE_X25Y93.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/itc1/now/sDataSyncIn<3>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_3
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.039ns logic, 0.102ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_1 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.465 - 0.428)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_1 to ftop/ctop/inf/itc1/now/sDataSyncIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y93.BQ      Tcko                  0.115   ftop/ctop/cpNow<3>
                                                       ftop/ctop/inf/cp/timeServ_now_1
    SLICE_X25Y93.BX      net (fanout=2)        0.102   ftop/ctop/cpNow<1>
    SLICE_X25Y93.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/itc1/now/sDataSyncIn<3>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_1
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.039ns logic, 0.102ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_8 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.467 - 0.429)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_8 to ftop/ctop/inf/itc1/now/sDataSyncIn_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y87.AQ      Tcko                  0.115   ftop/ctop/cpNow<11>
                                                       ftop/ctop/inf/cp/timeServ_now_8
    SLICE_X29Y88.AX      net (fanout=2)        0.103   ftop/ctop/cpNow<8>
    SLICE_X29Y88.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/itc1/now/sDataSyncIn<11>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_8
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.039ns logic, 0.103ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_10 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.467 - 0.429)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_10 to ftop/ctop/inf/itc1/now/sDataSyncIn_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y87.CQ      Tcko                  0.115   ftop/ctop/cpNow<11>
                                                       ftop/ctop/inf/cp/timeServ_now_10
    SLICE_X29Y88.CX      net (fanout=2)        0.105   ftop/ctop/cpNow<10>
    SLICE_X29Y88.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/itc1/now/sDataSyncIn<11>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_10
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (0.039ns logic, 0.105ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_24 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.154ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.480 - 0.434)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_24 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y77.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_24
    SLICE_X40Y77.AX      net (fanout=3)        0.145   ftop/ctop/inf/cp/timeServ_refSecCount<24>
    SLICE_X40Y77.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<59>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_56
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.009ns logic, 0.145ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_27 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.154ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.480 - 0.434)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_27 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y77.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_27
    SLICE_X40Y77.DX      net (fanout=3)        0.145   ftop/ctop/inf/cp/timeServ_refSecCount<27>
    SLICE_X40Y77.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<59>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_59
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.009ns logic, 0.145ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_49 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSec_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.750 - 0.644)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_49 to ftop/ctop/inf/cp/timeServ_delSec_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y82.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_fracSeconds<49>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_49
    SLICE_X22Y79.CX      net (fanout=6)        0.205   ftop/ctop/inf/cp/timeServ_fracSeconds<49>
    SLICE_X22Y79.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_delSec<0>
                                                       ftop/ctop/inf/cp/timeServ_delSec_1
    -------------------------------------------------  ---------------------------
    Total                                      0.214ns (0.009ns logic, 0.205ns route)
                                                       (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_25 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_57 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.154ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.480 - 0.434)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_25 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y77.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_25
    SLICE_X40Y77.BX      net (fanout=3)        0.145   ftop/ctop/inf/cp/timeServ_refSecCount<25>
    SLICE_X40Y77.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<59>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_57
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.009ns logic, 0.145ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_26 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_58 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.154ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.480 - 0.434)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_26 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y77.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_26
    SLICE_X40Y77.CX      net (fanout=3)        0.145   ftop/ctop/inf/cp/timeServ_refSecCount<26>
    SLICE_X40Y77.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<59>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_58
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.009ns logic, 0.145ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2 to ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y67.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    SLICE_X37Y67.C5      net (fanout=2)        0.067   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
    SLICE_X37Y67.CLK     Tah         (-Th)     0.056   ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[2]_xor_20_OUT_1_xo<0>1
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.042ns logic, 0.067ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y56.AQ       Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    SLICE_X9Y56.A5       net (fanout=3)        0.066   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    SLICE_X9Y56.CLK      Tah         (-Th)     0.055   ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/cp/timeServ_refPerPPS/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/itc0/now/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/itc0/now/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/itc0/now/sync/sToggleReg to ftop/ctop/inf/itc0/now/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y93.AQ      Tcko                  0.098   ftop/ctop/inf/itc0/now/sync/sToggleReg
                                                       ftop/ctop/inf/itc0/now/sync/sToggleReg
    SLICE_X41Y93.A5      net (fanout=3)        0.066   ftop/ctop/inf/itc0/now/sync/sToggleReg
    SLICE_X41Y93.CLK     Tah         (-Th)     0.055   ftop/ctop/inf/itc0/now/sync/sToggleReg
                                                       ftop/ctop/inf/itc0/now/sync/sToggleReg_INV_408_o1_INV_0
                                                       ftop/ctop/inf/itc0/now/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X1Y3.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Location pin: IDELAYCTRL_X2Y3.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Location pin: MMCM_ADV_X0Y6.CLKOUT0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Location pin: MMCM_ADV_X0Y6.CLKOUT2
  Clock network: ftop/dram0/memc_memc/clk_wr_i
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys0_clk_O_BUFG/I0
  Logical resource: ftop/sys0_clk_O_BUFG/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: ftop/sys0_clk_O
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Location pin: MMCM_ADV_X0Y6.CLKFBOUT
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clkfbout_pll
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Location pin: MMCM_ADV_X0Y6.CLKOUT1
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_pll
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sSyncReg1/SR
  Location pin: SLICE_X0Y55.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sSyncReg2/SR
  Location pin: SLICE_X0Y55.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sToggleReg/SR
  Location pin: SLICE_X0Y56.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsLostCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dLastState/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg1/SR
  Location pin: SLICE_X0Y58.SR
  Clock network: ftop/ctop/inf/cp/timeServ_disableServo/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dLastState/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dSyncReg2/SR
  Location pin: SLICE_X0Y58.SR
  Clock network: ftop/ctop/inf/cp/timeServ_disableServo/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dLastState/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_disableServo/sync/dLastState/SR
  Location pin: SLICE_X0Y58.SR
  Clock network: ftop/ctop/inf/cp/timeServ_disableServo/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sSyncReg1/SR
  Location pin: SLICE_X0Y61.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sSyncReg2/SR
  Location pin: SLICE_X0Y61.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOKCC/sync/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% 
PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11373845 paths analyzed, 136922 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is   7.987ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p125rst/reset_hold_0 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fo1/sfull (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.642ns (Levels of Logic = 1)
  Clock Path Skew:      -0.276ns (1.462 - 1.738)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p125rst/reset_hold_0 to ftop/ctop/inf/noc_sm0/pktFork/fo1/sfull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y61.AQ      Tcko                  0.381   ftop/p125rst
                                                       ftop/pciw_p125rst/reset_hold_0
    SLICE_X123Y161.A6    net (fanout=174)      6.332   ftop/p125rst
    SLICE_X123Y161.A     Tilo                  0.068   ftop/ctop/inf/noc_sm0/pktFork/fo1/N2
                                                       ftop/ctop/inf/noc_sm0/pktFork/fo1/RST_N_CLR_OR_4405_o11_INV_0
    SLICE_X123Y159.SR    net (fanout=3)        0.348   ftop/ctop/inf/noc_sm0/pktFork/fo1/RST_N_CLR_OR_4405_o
    SLICE_X123Y159.CLK   Tsrck                 0.513   ftop/ctop/inf/noc_sm0/pktFork/fo1/sfull
                                                       ftop/ctop/inf/noc_sm0/pktFork/fo1/sfull
    -------------------------------------------------  ---------------------------
    Total                                      7.642ns (0.962ns logic, 6.680ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_6_wReset_n (FF)
  Destination:          ftop/ctop/inf/cp/wci_12_reqF_q_0_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.688ns (Levels of Logic = 4)
  Clock Path Skew:      -0.221ns (1.531 - 1.752)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_6_wReset_n to ftop/ctop/inf/cp/wci_12_reqF_q_0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y48.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_6_wReset_n
                                                       ftop/ctop/inf/cp/wci_6_wReset_n
    SLICE_X57Y55.A5      net (fanout=19)       1.840   ftop/ctop/inf/cp/wci_6_wReset_n
    SLICE_X57Y55.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_lastConfigAddr<8>
                                                       ftop/ctop/inf/cp/NOT_wci_6_busy_076_964_AND_0_OR_wci_6_wReset_n_ETC___d2969_REPLICA_154
    SLICE_X58Y54.C3      net (fanout=3)        0.490   ftop/ctop/inf/cp/NOT_wci_6_busy_076_964_AND_0_OR_wci_6_wReset_n_ETC___d2969_REPLICA_154
    SLICE_X58Y54.BMUX    Topcb                 0.412   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_61_TO_60_923_EQ_2_924_T_ETC___d3520
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_61_TO_60_923_EQ_2_924_T_ETC___d3520_4_f72
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_61_TO_60_923_EQ_2_924_T_ETC___d3520_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_61_TO_60_923_EQ_2_924_T_ETC___d3520_2_f8
    SLICE_X63Y56.D6      net (fanout=2)        0.378   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_61_TO_60_923_EQ_2_924_T_ETC___d3520
    SLICE_X63Y56.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E12_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E12_T_T1
    SLICE_X67Y106.C2     net (fanout=72)       4.022   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E12_T_T
    SLICE_X67Y106.CLK    Tas                   0.073   ftop/ctop_wci_m_4_MData<7>
                                                       ftop/ctop/inf/cp/wci_12_reqF_q_0_D_IN<66>1
                                                       ftop/ctop/inf/cp/wci_12_reqF_q_0_6
    -------------------------------------------------  ---------------------------
    Total                                      7.688ns (0.958ns logic, 6.730ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/pos_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.596ns (Levels of Logic = 2)
  Clock Path Skew:      -0.179ns (2.420 - 2.599)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/pos_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y150.DQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X141Y150.C6    net (fanout=7)        1.231   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X141Y150.C     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X124Y159.B6    net (fanout=41)       1.224   ftop/ctop_EN_server_request_put
    SLICE_X124Y159.B     Tilo                  0.068   ftop/ctop/inf/noc_sm0/pktFork/fi/pos<3>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv11
    SLICE_X124Y159.CE    net (fanout=2)        0.384   ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv
    SLICE_X124Y159.CLK   Tceck                 0.284   ftop/ctop/inf/noc_sm0/pktFork/fi/pos<3>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/pos_3
    -------------------------------------------------  ---------------------------
    Total                                      3.596ns (0.757ns logic, 2.839ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/pos_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.586ns (Levels of Logic = 2)
  Clock Path Skew:      -0.187ns (2.412 - 2.599)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/pos_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y150.DQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X141Y150.C6    net (fanout=7)        1.231   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X141Y150.C     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X124Y159.B6    net (fanout=41)       1.224   ftop/ctop_EN_server_request_put
    SLICE_X124Y159.B     Tilo                  0.068   ftop/ctop/inf/noc_sm0/pktFork/fi/pos<3>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv11
    SLICE_X128Y159.CE    net (fanout=2)        0.374   ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv
    SLICE_X128Y159.CLK   Tceck                 0.284   ftop/ctop/inf/noc_sm0/pktFork/fi/pos<2>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/pos_0
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (0.757ns logic, 2.829ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/wci_wslv_respF_q_0_33 (FF)
  Destination:          ftop/ctop/inf/cp/wci_12_reqF_q_0_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.835ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (1.537 - 1.595)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/wci_wslv_respF_q_0_33 to ftop/ctop/inf/cp/wci_12_reqF_q_0_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y143.CQ     Tcko                  0.337   ftop/dram0_wciS0_SResp<1>
                                                       ftop/dram0/wci_wslv_respF_q_0_33
    SLICE_X64Y130.B3     net (fanout=70)       1.411   ftop/dram0_wciS0_SResp<1>
    SLICE_X64Y130.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_12_reqF_q_0<38>
                                                       ftop/ctop/inf/cp/wci_12_reqF_q_0_D_IN<37>11
    SLICE_X65Y73.A2      net (fanout=36)       3.229   ftop/ctop/inf/cp/wci_12_reqF_q_0_D_IN<37>1
    SLICE_X65Y73.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_reqF_q_0_EN
                                                       ftop/ctop/inf/cp/wci_12_reqF_q_0_EN1
    SLICE_X69Y118.CE     net (fanout=10)       2.404   ftop/ctop/inf/cp/wci_12_reqF_q_0_EN
    SLICE_X69Y118.CLK    Tceck                 0.318   ftop/ctop/inf/cp/wci_12_reqF_q_0<50>
                                                       ftop/ctop/inf/cp/wci_12_reqF_q_0_50
    -------------------------------------------------  ---------------------------
    Total                                      7.835ns (0.791ns logic, 7.044ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/dp0/dpControl_0 (FF)
  Destination:          ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_46_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.830ns (Levels of Logic = 9)
  Clock Path Skew:      -0.063ns (0.994 - 1.057)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/dp0/dpControl_0 to ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_46_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y107.AQ    Tcko                  0.381   ftop/ctop/inf/dp0/dpControl<3>
                                                       ftop/ctop/inf/dp0/dpControl_0
    SLICE_X104Y108.C3    net (fanout=27)       0.741   ftop/ctop/inf/dp0/dpControl<0>
    SLICE_X104Y108.C     Tilo                  0.068   ftop/ctop/inf/dp0/N90
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV_0_EN3
    SLICE_X101Y120.C6    net (fanout=6)        1.079   ftop/ctop/inf/dp0/tlp_lastMetaV_0_EN3
    SLICE_X101Y120.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_pullTagMatch
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV_0_EN49
    SLICE_X101Y116.C6    net (fanout=4)        0.371   ftop/ctop/inf/dp0/tlp_lastMetaV_0_EN4
    SLICE_X101Y116.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_1_EN
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV_0_EN1
    SLICE_X101Y116.D5    net (fanout=86)       0.332   ftop/ctop/inf/dp0/tlp_lastMetaV_0_EN
    SLICE_X101Y116.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_1_EN
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV_1_EN1
    SLICE_X97Y102.C6     net (fanout=185)      0.993   ftop/ctop/inf/dp0/tlp_lastMetaV_1_EN
    SLICE_X97Y102.C      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaDoneMark
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg6
    SLICE_X99Y99.D5      net (fanout=133)      0.684   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg
    SLICE_X99Y99.D       Tilo                  0.068   ftop/ctop/inf/dp0/MUX_tlp_tlpXmtBusy_write_1__PSEL_2
                                                       ftop/ctop/inf/dp0/MUX_tlp_tlpXmtBusy_write_1__PSEL_21
    SLICE_X102Y97.D3     net (fanout=143)      0.851   ftop/ctop/inf/dp0/MUX_tlp_tlpXmtBusy_write_1__PSEL_2
    SLICE_X102Y97.D      Tilo                  0.068   ftop/ctop/inf/dp0/N262
                                                       ftop/ctop/inf/dp0/tlp_outF_D_IN<106>3_SW0
    SLICE_X102Y98.C6     net (fanout=1)        0.239   ftop/ctop/inf/dp0/N262
    SLICE_X102Y98.C      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_outF_D_IN<46>
                                                       ftop/ctop/inf/dp0/tlp_outF_D_IN<106>3
    SLICE_X102Y98.D2     net (fanout=1)        0.876   ftop/ctop/inf/dp0/tlp_outF_D_IN<106>3
    SLICE_X102Y98.D      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_outF_D_IN<46>
                                                       ftop/ctop/inf/dp0/tlp_outF_D_IN<106>5
    SLICE_X102Y100.CX    net (fanout=1)        0.274   ftop/ctop/inf/dp0/tlp_outF_D_IN<46>
    SLICE_X102Y100.CLK   Tds                   0.397   ftop/ctop/inf/dp0_server_response_get<47>
                                                       ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_46_0
    -------------------------------------------------  ---------------------------
    Total                                      7.830ns (1.390ns logic, 6.440ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/wci_wslv_respF_q_0_33 (FF)
  Destination:          ftop/ctop/inf/cp/wci_12_reqF_q_0_49 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.835ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (1.537 - 1.595)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/wci_wslv_respF_q_0_33 to ftop/ctop/inf/cp/wci_12_reqF_q_0_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y143.CQ     Tcko                  0.337   ftop/dram0_wciS0_SResp<1>
                                                       ftop/dram0/wci_wslv_respF_q_0_33
    SLICE_X64Y130.B3     net (fanout=70)       1.411   ftop/dram0_wciS0_SResp<1>
    SLICE_X64Y130.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_12_reqF_q_0<38>
                                                       ftop/ctop/inf/cp/wci_12_reqF_q_0_D_IN<37>11
    SLICE_X65Y73.A2      net (fanout=36)       3.229   ftop/ctop/inf/cp/wci_12_reqF_q_0_D_IN<37>1
    SLICE_X65Y73.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_reqF_q_0_EN
                                                       ftop/ctop/inf/cp/wci_12_reqF_q_0_EN1
    SLICE_X69Y118.CE     net (fanout=10)       2.404   ftop/ctop/inf/cp/wci_12_reqF_q_0_EN
    SLICE_X69Y118.CLK    Tceck                 0.318   ftop/ctop/inf/cp/wci_12_reqF_q_0<50>
                                                       ftop/ctop/inf/cp/wci_12_reqF_q_0_49
    -------------------------------------------------  ---------------------------
    Total                                      7.835ns (0.791ns logic, 7.044ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/pos_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.586ns (Levels of Logic = 2)
  Clock Path Skew:      -0.187ns (2.412 - 2.599)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/pos_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y150.DQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X141Y150.C6    net (fanout=7)        1.231   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X141Y150.C     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X124Y159.B6    net (fanout=41)       1.224   ftop/ctop_EN_server_request_put
    SLICE_X124Y159.B     Tilo                  0.068   ftop/ctop/inf/noc_sm0/pktFork/fi/pos<3>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv11
    SLICE_X128Y159.CE    net (fanout=2)        0.374   ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv
    SLICE_X128Y159.CLK   Tceck                 0.284   ftop/ctop/inf/noc_sm0/pktFork/fi/pos<2>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/pos_2
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (0.757ns logic, 2.829ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/wci_wslv_respF_q_0_33 (FF)
  Destination:          ftop/ctop/inf/cp/wci_12_reqF_q_0_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.835ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (1.537 - 1.595)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/wci_wslv_respF_q_0_33 to ftop/ctop/inf/cp/wci_12_reqF_q_0_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y143.CQ     Tcko                  0.337   ftop/dram0_wciS0_SResp<1>
                                                       ftop/dram0/wci_wslv_respF_q_0_33
    SLICE_X64Y130.B3     net (fanout=70)       1.411   ftop/dram0_wciS0_SResp<1>
    SLICE_X64Y130.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_12_reqF_q_0<38>
                                                       ftop/ctop/inf/cp/wci_12_reqF_q_0_D_IN<37>11
    SLICE_X65Y73.A2      net (fanout=36)       3.229   ftop/ctop/inf/cp/wci_12_reqF_q_0_D_IN<37>1
    SLICE_X65Y73.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_reqF_q_0_EN
                                                       ftop/ctop/inf/cp/wci_12_reqF_q_0_EN1
    SLICE_X69Y118.CE     net (fanout=10)       2.404   ftop/ctop/inf/cp/wci_12_reqF_q_0_EN
    SLICE_X69Y118.CLK    Tceck                 0.318   ftop/ctop/inf/cp/wci_12_reqF_q_0<50>
                                                       ftop/ctop/inf/cp/wci_12_reqF_q_0_47
    -------------------------------------------------  ---------------------------
    Total                                      7.835ns (0.791ns logic, 7.044ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/pos_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.586ns (Levels of Logic = 2)
  Clock Path Skew:      -0.187ns (2.412 - 2.599)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/pos_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y150.DQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X141Y150.C6    net (fanout=7)        1.231   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X141Y150.C     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X124Y159.B6    net (fanout=41)       1.224   ftop/ctop_EN_server_request_put
    SLICE_X124Y159.B     Tilo                  0.068   ftop/ctop/inf/noc_sm0/pktFork/fi/pos<3>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv11
    SLICE_X128Y159.CE    net (fanout=2)        0.374   ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv
    SLICE_X128Y159.CLK   Tceck                 0.284   ftop/ctop/inf/noc_sm0/pktFork/fi/pos<2>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/pos_1
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (0.757ns logic, 2.829ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/wci_wslv_respF_q_0_33 (FF)
  Destination:          ftop/ctop/inf/cp/wci_12_reqF_q_0_48 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.835ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (1.537 - 1.595)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/wci_wslv_respF_q_0_33 to ftop/ctop/inf/cp/wci_12_reqF_q_0_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y143.CQ     Tcko                  0.337   ftop/dram0_wciS0_SResp<1>
                                                       ftop/dram0/wci_wslv_respF_q_0_33
    SLICE_X64Y130.B3     net (fanout=70)       1.411   ftop/dram0_wciS0_SResp<1>
    SLICE_X64Y130.B      Tilo                  0.068   ftop/ctop/inf/cp/wci_12_reqF_q_0<38>
                                                       ftop/ctop/inf/cp/wci_12_reqF_q_0_D_IN<37>11
    SLICE_X65Y73.A2      net (fanout=36)       3.229   ftop/ctop/inf/cp/wci_12_reqF_q_0_D_IN<37>1
    SLICE_X65Y73.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_reqF_q_0_EN
                                                       ftop/ctop/inf/cp/wci_12_reqF_q_0_EN1
    SLICE_X69Y118.CE     net (fanout=10)       2.404   ftop/ctop/inf/cp/wci_12_reqF_q_0_EN
    SLICE_X69Y118.CLK    Tceck                 0.318   ftop/ctop/inf/cp/wci_12_reqF_q_0<50>
                                                       ftop/ctop/inf/cp/wci_12_reqF_q_0_48
    -------------------------------------------------  ---------------------------
    Total                                      7.835ns (0.791ns logic, 7.044ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/dp0/dpControl_0 (FF)
  Destination:          ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_46_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.828ns (Levels of Logic = 8)
  Clock Path Skew:      -0.063ns (0.994 - 1.057)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/dp0/dpControl_0 to ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_46_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y107.AQ    Tcko                  0.381   ftop/ctop/inf/dp0/dpControl<3>
                                                       ftop/ctop/inf/dp0/dpControl_0
    SLICE_X104Y108.C3    net (fanout=27)       0.741   ftop/ctop/inf/dp0/dpControl<0>
    SLICE_X104Y108.C     Tilo                  0.068   ftop/ctop/inf/dp0/N90
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV_0_EN3
    SLICE_X101Y120.C6    net (fanout=6)        1.079   ftop/ctop/inf/dp0/tlp_lastMetaV_0_EN3
    SLICE_X101Y120.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_pullTagMatch
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV_0_EN49
    SLICE_X101Y116.C6    net (fanout=4)        0.371   ftop/ctop/inf/dp0/tlp_lastMetaV_0_EN4
    SLICE_X101Y116.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_1_EN
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV_0_EN1
    SLICE_X97Y102.C5     net (fanout=86)       1.391   ftop/ctop/inf/dp0/tlp_lastMetaV_0_EN
    SLICE_X97Y102.C      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaDoneMark
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg6
    SLICE_X99Y99.D5      net (fanout=133)      0.684   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg
    SLICE_X99Y99.D       Tilo                  0.068   ftop/ctop/inf/dp0/MUX_tlp_tlpXmtBusy_write_1__PSEL_2
                                                       ftop/ctop/inf/dp0/MUX_tlp_tlpXmtBusy_write_1__PSEL_21
    SLICE_X102Y97.D3     net (fanout=143)      0.851   ftop/ctop/inf/dp0/MUX_tlp_tlpXmtBusy_write_1__PSEL_2
    SLICE_X102Y97.D      Tilo                  0.068   ftop/ctop/inf/dp0/N262
                                                       ftop/ctop/inf/dp0/tlp_outF_D_IN<106>3_SW0
    SLICE_X102Y98.C6     net (fanout=1)        0.239   ftop/ctop/inf/dp0/N262
    SLICE_X102Y98.C      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_outF_D_IN<46>
                                                       ftop/ctop/inf/dp0/tlp_outF_D_IN<106>3
    SLICE_X102Y98.D2     net (fanout=1)        0.876   ftop/ctop/inf/dp0/tlp_outF_D_IN<106>3
    SLICE_X102Y98.D      Tilo                  0.068   ftop/ctop/inf/dp0/tlp_outF_D_IN<46>
                                                       ftop/ctop/inf/dp0/tlp_outF_D_IN<106>5
    SLICE_X102Y100.CX    net (fanout=1)        0.274   ftop/ctop/inf/dp0/tlp_outF_D_IN<46>
    SLICE_X102Y100.CLK   Tds                   0.397   ftop/ctop/inf/dp0_server_response_get<47>
                                                       ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_46_0
    -------------------------------------------------  ---------------------------
    Total                                      7.828ns (1.322ns logic, 6.506ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_14_busy (FF)
  Destination:          ftop/ctop/inf/cp/wrkAct_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.827ns (Levels of Logic = 8)
  Clock Path Skew:      -0.050ns (1.067 - 1.117)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_14_busy to ftop/ctop/inf/cp/wrkAct_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y54.AQ      Tcko                  0.381   ftop/ctop/inf/cp/wci_14_busy
                                                       ftop/ctop/inf/cp/wci_14_busy
    SLICE_X62Y52.A5      net (fanout=30)       0.611   ftop/ctop/inf/cp/wci_14_busy
    SLICE_X62Y52.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_wReset_n
                                                       ftop/ctop/inf/cp/NOT_wci_14_busy_196_012_AND_0_OR_wci_14_wReset_ETC___d30171
    SLICE_X58Y48.A1      net (fanout=34)       1.936   ftop/ctop/inf/cp/NOT_wci_14_busy_196_012_AND_0_OR_wci_14_wReset_ETC___d3017
    SLICE_X58Y48.BMUX    Topab                 0.395   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111_3_f72
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111_2_f8
    SLICE_X60Y49.A5      net (fanout=3)        0.327   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111
    SLICE_X60Y49.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E3_T_F1
    SLICE_X57Y48.B6      net (fanout=6)        0.389   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E3_T_F
    SLICE_X57Y48.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_busy_wci_4_reqF_cntr_r_AND_4299_o
                                                       ftop/ctop/inf/cp/dispatched_EN11151
    SLICE_X62Y50.B2      net (fanout=1)        0.873   ftop/ctop/inf/cp/dispatched_EN1115
    SLICE_X62Y50.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_13_wReset_n
                                                       ftop/ctop/inf/cp/dispatched_EN113
    SLICE_X72Y45.B5      net (fanout=1)        0.941   ftop/ctop/inf/cp/dispatched_EN1118
    SLICE_X72Y45.B       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E13_F_F_F_F_F_F
                                                       ftop/ctop/inf/cp/dispatched_EN117
    SLICE_X72Y45.A6      net (fanout=1)        0.125   ftop/ctop/inf/cp/dispatched_EN1120
    SLICE_X72Y45.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E13_F_F_F_F_F_F
                                                       ftop/ctop/inf/cp/dispatched_EN119
    SLICE_X76Y47.B4      net (fanout=4)        0.668   ftop/ctop/inf/cp/dispatched_EN11
    SLICE_X76Y47.B       Tilo                  0.068   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/wrkAct_EN
    SLICE_X76Y47.CE      net (fanout=2)        0.387   ftop/ctop/inf/cp/wrkAct_EN
    SLICE_X76Y47.CLK     Tceck                 0.318   ftop/ctop/inf/cp/wrkAct<3>
                                                       ftop/ctop/inf/cp/wrkAct_3
    -------------------------------------------------  ---------------------------
    Total                                      7.827ns (1.570ns logic, 6.257ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_14_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.795ns (Levels of Logic = 5)
  Clock Path Skew:      -0.078ns (1.039 - 1.117)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_14_busy to ftop/ctop/inf/cp/cpReq_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y54.AQ      Tcko                  0.381   ftop/ctop/inf/cp/wci_14_busy
                                                       ftop/ctop/inf/cp/wci_14_busy
    SLICE_X62Y52.A5      net (fanout=30)       0.611   ftop/ctop/inf/cp/wci_14_busy
    SLICE_X62Y52.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_wReset_n
                                                       ftop/ctop/inf/cp/NOT_wci_14_busy_196_012_AND_0_OR_wci_14_wReset_ETC___d30171
    SLICE_X58Y48.A1      net (fanout=34)       1.936   ftop/ctop/inf/cp/NOT_wci_14_busy_196_012_AND_0_OR_wci_14_wReset_ETC___d3017
    SLICE_X58Y48.BMUX    Topab                 0.395   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111_3_f72
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111_2_f8
    SLICE_X60Y49.A5      net (fanout=3)        0.327   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111
    SLICE_X60Y49.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E3_T_F1
    SLICE_X78Y46.C1      net (fanout=6)        1.446   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E3_T_F
    SLICE_X78Y46.DMUX    Topcd                 0.538   ftop/ctop/inf/cp/cpRespF_ENQ
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<22>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1_cy
    SLICE_X71Y48.B2      net (fanout=10)       0.906   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X71Y48.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<40>
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X63Y50.CE      net (fanout=33)       0.733   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X63Y50.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<24>
                                                       ftop/ctop/inf/cp/cpReq_5
    -------------------------------------------------  ---------------------------
    Total                                      7.795ns (1.836ns logic, 5.959ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_14_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_61 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.795ns (Levels of Logic = 5)
  Clock Path Skew:      -0.078ns (1.039 - 1.117)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_14_busy to ftop/ctop/inf/cp/cpReq_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y54.AQ      Tcko                  0.381   ftop/ctop/inf/cp/wci_14_busy
                                                       ftop/ctop/inf/cp/wci_14_busy
    SLICE_X62Y52.A5      net (fanout=30)       0.611   ftop/ctop/inf/cp/wci_14_busy
    SLICE_X62Y52.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_wReset_n
                                                       ftop/ctop/inf/cp/NOT_wci_14_busy_196_012_AND_0_OR_wci_14_wReset_ETC___d30171
    SLICE_X58Y48.A1      net (fanout=34)       1.936   ftop/ctop/inf/cp/NOT_wci_14_busy_196_012_AND_0_OR_wci_14_wReset_ETC___d3017
    SLICE_X58Y48.BMUX    Topab                 0.395   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111_3_f72
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111_2_f8
    SLICE_X60Y49.A5      net (fanout=3)        0.327   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111
    SLICE_X60Y49.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E3_T_F1
    SLICE_X78Y46.C1      net (fanout=6)        1.446   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E3_T_F
    SLICE_X78Y46.DMUX    Topcd                 0.538   ftop/ctop/inf/cp/cpRespF_ENQ
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<22>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1_cy
    SLICE_X71Y48.B2      net (fanout=10)       0.906   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X71Y48.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<40>
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X63Y50.CE      net (fanout=33)       0.733   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X63Y50.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<24>
                                                       ftop/ctop/inf/cp/cpReq_61
    -------------------------------------------------  ---------------------------
    Total                                      7.795ns (1.836ns logic, 5.959ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_8_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.788ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (1.039 - 1.124)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_8_respF/empty_reg to ftop/ctop/inf/cp/cpReq_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y48.BQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_8_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_8_respF/empty_reg
    SLICE_X62Y52.D6      net (fanout=21)       0.674   ftop/ctop/inf/cp/wci_8_respF_EMPTY_N
    SLICE_X62Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_wReset_n
                                                       ftop/ctop/inf/cp/NOT_wci_8_busy_356_976_AND_0_OR_wci_8_wReset_n_ETC___d29811
    SLICE_X73Y50.B6      net (fanout=55)       1.407   ftop/ctop/inf/cp/NOT_wci_8_busy_356_976_AND_0_OR_wci_8_wReset_n_ETC___d2981
    SLICE_X73Y50.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4711_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4711_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4711_2_f8
    SLICE_X65Y49.A5      net (fanout=2)        0.478   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4711
    SLICE_X65Y49.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_lastConfigAddr<16>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_T_F1
    SLICE_X78Y43.B4      net (fanout=5)        1.504   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_T_F
    SLICE_X78Y43.COUT    Topcyb                0.404   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X78Y44.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X78Y44.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X78Y45.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X78Y45.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X78Y46.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X78Y46.DMUX    Tcind                 0.278   ftop/ctop/inf/cp/cpRespF_ENQ
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1_cy
    SLICE_X71Y48.B2      net (fanout=10)       0.906   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X71Y48.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<40>
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X63Y50.CE      net (fanout=33)       0.733   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X63Y50.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<24>
                                                       ftop/ctop/inf/cp/cpReq_5
    -------------------------------------------------  ---------------------------
    Total                                      7.788ns (2.086ns logic, 5.702ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_8_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.788ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (1.039 - 1.124)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_8_respF/empty_reg to ftop/ctop/inf/cp/cpReq_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y48.BQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_8_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_8_respF/empty_reg
    SLICE_X62Y52.D6      net (fanout=21)       0.674   ftop/ctop/inf/cp/wci_8_respF_EMPTY_N
    SLICE_X62Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_wReset_n
                                                       ftop/ctop/inf/cp/NOT_wci_8_busy_356_976_AND_0_OR_wci_8_wReset_n_ETC___d29811
    SLICE_X73Y50.B6      net (fanout=55)       1.407   ftop/ctop/inf/cp/NOT_wci_8_busy_356_976_AND_0_OR_wci_8_wReset_n_ETC___d2981
    SLICE_X73Y50.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4711_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4711_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4711_2_f8
    SLICE_X65Y49.A5      net (fanout=2)        0.478   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4711
    SLICE_X65Y49.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_lastConfigAddr<16>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_T_F1
    SLICE_X78Y43.B4      net (fanout=5)        1.504   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_T_F
    SLICE_X78Y43.COUT    Topcyb                0.404   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X78Y44.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X78Y44.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X78Y45.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X78Y45.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X78Y46.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X78Y46.DMUX    Tcind                 0.278   ftop/ctop/inf/cp/cpRespF_ENQ
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1_cy
    SLICE_X71Y48.B2      net (fanout=10)       0.906   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X71Y48.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<40>
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X63Y50.CE      net (fanout=33)       0.733   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X63Y50.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<24>
                                                       ftop/ctop/inf/cp/cpReq_24
    -------------------------------------------------  ---------------------------
    Total                                      7.788ns (2.086ns logic, 5.702ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_8_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.788ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (1.039 - 1.124)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_8_respF/empty_reg to ftop/ctop/inf/cp/cpReq_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y48.BQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_8_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_8_respF/empty_reg
    SLICE_X62Y52.D6      net (fanout=21)       0.674   ftop/ctop/inf/cp/wci_8_respF_EMPTY_N
    SLICE_X62Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_wReset_n
                                                       ftop/ctop/inf/cp/NOT_wci_8_busy_356_976_AND_0_OR_wci_8_wReset_n_ETC___d29811
    SLICE_X73Y50.B6      net (fanout=55)       1.407   ftop/ctop/inf/cp/NOT_wci_8_busy_356_976_AND_0_OR_wci_8_wReset_n_ETC___d2981
    SLICE_X73Y50.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4711_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4711_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4711_2_f8
    SLICE_X65Y49.A5      net (fanout=2)        0.478   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4711
    SLICE_X65Y49.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_lastConfigAddr<16>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_T_F1
    SLICE_X78Y43.B4      net (fanout=5)        1.504   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_T_F
    SLICE_X78Y43.COUT    Topcyb                0.404   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X78Y44.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X78Y44.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X78Y45.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X78Y45.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X78Y46.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X78Y46.DMUX    Tcind                 0.278   ftop/ctop/inf/cp/cpRespF_ENQ
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1_cy
    SLICE_X71Y48.B2      net (fanout=10)       0.906   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X71Y48.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<40>
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X63Y50.CE      net (fanout=33)       0.733   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X63Y50.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<24>
                                                       ftop/ctop/inf/cp/cpReq_25
    -------------------------------------------------  ---------------------------
    Total                                      7.788ns (2.086ns logic, 5.702ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_14_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.795ns (Levels of Logic = 5)
  Clock Path Skew:      -0.078ns (1.039 - 1.117)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_14_busy to ftop/ctop/inf/cp/cpReq_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y54.AQ      Tcko                  0.381   ftop/ctop/inf/cp/wci_14_busy
                                                       ftop/ctop/inf/cp/wci_14_busy
    SLICE_X62Y52.A5      net (fanout=30)       0.611   ftop/ctop/inf/cp/wci_14_busy
    SLICE_X62Y52.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_wReset_n
                                                       ftop/ctop/inf/cp/NOT_wci_14_busy_196_012_AND_0_OR_wci_14_wReset_ETC___d30171
    SLICE_X58Y48.A1      net (fanout=34)       1.936   ftop/ctop/inf/cp/NOT_wci_14_busy_196_012_AND_0_OR_wci_14_wReset_ETC___d3017
    SLICE_X58Y48.BMUX    Topab                 0.395   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111_3_f72
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111_2_f8
    SLICE_X60Y49.A5      net (fanout=3)        0.327   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4111
    SLICE_X60Y49.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_wReset_n
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E3_T_F1
    SLICE_X78Y46.C1      net (fanout=6)        1.446   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E3_T_F
    SLICE_X78Y46.DMUX    Topcd                 0.538   ftop/ctop/inf/cp/cpRespF_ENQ
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<22>
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1_cy
    SLICE_X71Y48.B2      net (fanout=10)       0.906   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X71Y48.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<40>
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X63Y50.CE      net (fanout=33)       0.733   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X63Y50.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<24>
                                                       ftop/ctop/inf/cp/cpReq_24
    -------------------------------------------------  ---------------------------
    Total                                      7.795ns (1.836ns logic, 5.959ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_8_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_61 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.788ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (1.039 - 1.124)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_8_respF/empty_reg to ftop/ctop/inf/cp/cpReq_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y48.BQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_8_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_8_respF/empty_reg
    SLICE_X62Y52.D6      net (fanout=21)       0.674   ftop/ctop/inf/cp/wci_8_respF_EMPTY_N
    SLICE_X62Y52.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_wReset_n
                                                       ftop/ctop/inf/cp/NOT_wci_8_busy_356_976_AND_0_OR_wci_8_wReset_n_ETC___d29811
    SLICE_X73Y50.B6      net (fanout=55)       1.407   ftop/ctop/inf/cp/NOT_wci_8_busy_356_976_AND_0_OR_wci_8_wReset_n_ETC___d2981
    SLICE_X73Y50.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/wci_5_wReset_n
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4711_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4711_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4711_2_f8
    SLICE_X65Y49.A5      net (fanout=2)        0.478   ftop/ctop/inf/cp/CASE_IF_cpReq_363_BITS_37_TO_36_724_EQ_2_725_T_ETC___d4711
    SLICE_X65Y49.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_lastConfigAddr<16>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_T_F1
    SLICE_X78Y43.B4      net (fanout=5)        1.504   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_T_F
    SLICE_X78Y43.COUT    Topcyb                0.404   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X78Y44.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X78Y44.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X78Y45.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X78Y45.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X78Y46.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X78Y46.DMUX    Tcind                 0.278   ftop/ctop/inf/cp/cpRespF_ENQ
                                                       ftop/ctop/inf/cp/cpRespF_ENQ1_cy
    SLICE_X71Y48.B2      net (fanout=10)       0.906   ftop/ctop/inf/cp/cpRespF_ENQ
    SLICE_X71Y48.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<40>
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X63Y50.CE      net (fanout=33)       0.733   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X63Y50.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<24>
                                                       ftop/ctop/inf/cp/cpReq_61
    -------------------------------------------------  ---------------------------
    Total                                      7.788ns (2.086ns logic, 5.702ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack (hold path):      -0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/pciw_i2pAF_tail_wrapped (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.228ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (1.172 - 1.093)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/pciw_i2pAF_tail_wrapped
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y125.AQ    Tcko                  0.098   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X150Y121.B6    net (fanout=7)        0.187   ftop/pciw_i2pAF_head_wrapped
    SLICE_X150Y121.CLK   Tah         (-Th)     0.057   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
                                                       ftop/pciw_i2pAF_tail_wrapped
    -------------------------------------------------  ---------------------------
    Total                                      0.228ns (0.041ns logic, 0.187ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_28 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_28_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.217 - 1.139)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_28 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_28_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y164.AQ    Tcko                  0.115   ftop/pciw_p2iS<31>
                                                       ftop/pciw_p2iS_28
    SLICE_X140Y165.AX    net (fanout=1)        0.190   ftop/pciw_p2iS<28>
    SLICE_X140Y165.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<31>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_28_0
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.079ns logic, 0.190ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_39 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_39_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.217ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (1.160 - 1.137)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_39 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_39_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y162.DQ    Tcko                  0.098   ftop/pciw_p2iS<39>
                                                       ftop/pciw_p2iS_39
    SLICE_X138Y156.DX    net (fanout=1)        0.157   ftop/pciw_p2iS<39>
    SLICE_X138Y156.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<39>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_39_0
    -------------------------------------------------  ---------------------------
    Total                                      0.217ns (0.060ns logic, 0.157ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_36 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_36_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.219ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (1.160 - 1.137)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_36 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_36_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y162.AQ    Tcko                  0.098   ftop/pciw_p2iS<39>
                                                       ftop/pciw_p2iS_36
    SLICE_X138Y156.AX    net (fanout=1)        0.157   ftop/pciw_p2iS<36>
    SLICE_X138Y156.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<39>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_36_0
    -------------------------------------------------  ---------------------------
    Total                                      0.219ns (0.062ns logic, 0.157ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_59 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_59_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (1.201 - 1.128)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_59 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_59_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y165.DQ    Tcko                  0.098   ftop/pciw_p2iS<59>
                                                       ftop/pciw_p2iS_59
    SLICE_X130Y166.DX    net (fanout=1)        0.211   ftop/pciw_p2iS<59>
    SLICE_X130Y166.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<59>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_59_0
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.060ns logic, 0.211ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_56 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_56_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (1.201 - 1.128)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_56 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_56_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y165.AQ    Tcko                  0.098   ftop/pciw_p2iS<59>
                                                       ftop/pciw_p2iS_56
    SLICE_X130Y166.AX    net (fanout=1)        0.212   ftop/pciw_p2iS<56>
    SLICE_X130Y166.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<59>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_56_0
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.062ns logic, 0.212ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_76 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_84 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.778 - 0.670)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/rxDCPMesg_76 to ftop/gbe0/rxDCPMesg_84
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y40.AQ     Tcko                  0.098   ftop/gbe0/rxDCPMesg<79>
                                                       ftop/gbe0/rxDCPMesg_76
    SLICE_X155Y39.AX     net (fanout=3)        0.098   ftop/gbe0/rxDCPMesg<76>
    SLICE_X155Y39.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/rxDCPMesg<87>
                                                       ftop/gbe0/rxDCPMesg_84
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/wci_9_reqERR_2 (FF)
  Destination:          ftop/ctop/inf/cp/wci_9_wStatus_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.797 - 0.690)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/wci_9_reqERR_2 to ftop/ctop/inf/cp/wci_9_wStatus_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y40.CQ      Tcko                  0.115   ftop/ctop/inf/cp/wci_9_reqERR<2>
                                                       ftop/ctop/inf/cp/wci_9_reqERR_2
    SLICE_X96Y39.CX      net (fanout=2)        0.097   ftop/ctop/inf/cp/wci_9_reqERR<2>
    SLICE_X96Y39.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/wci_9_wStatus<3>
                                                       ftop/ctop/inf/cp/wci_9_wStatus_2
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/wci_9_reqERR_1 (FF)
  Destination:          ftop/ctop/inf/cp/wci_9_wStatus_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.797 - 0.690)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/wci_9_reqERR_1 to ftop/ctop/inf/cp/wci_9_wStatus_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y40.BQ      Tcko                  0.115   ftop/ctop/inf/cp/wci_9_reqERR<2>
                                                       ftop/ctop/inf/cp/wci_9_reqERR_1
    SLICE_X96Y39.BX      net (fanout=2)        0.097   ftop/ctop/inf/cp/wci_9_reqERR<1>
    SLICE_X96Y39.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/wci_9_wStatus<3>
                                                       ftop/ctop/inf/cp/wci_9_wStatus_1
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/wci_9_reqERR_0 (FF)
  Destination:          ftop/ctop/inf/cp/wci_9_wStatus_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.797 - 0.690)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/wci_9_reqERR_0 to ftop/ctop/inf/cp/wci_9_wStatus_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y40.AQ      Tcko                  0.115   ftop/ctop/inf/cp/wci_9_reqERR<2>
                                                       ftop/ctop/inf/cp/wci_9_reqERR_0
    SLICE_X96Y39.AX      net (fanout=2)        0.098   ftop/ctop/inf/cp/wci_9_reqERR<0>
    SLICE_X96Y39.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/wci_9_wStatus<3>
                                                       ftop/ctop/inf/cp/wci_9_wStatus_0
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.026ns logic, 0.098ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/wci_5_pageWindow_9 (FF)
  Destination:          ftop/ctop/inf/cp/wci_5_respF/D_OUT_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.801 - 0.694)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/wci_5_pageWindow_9 to ftop/ctop/inf/cp/wci_5_respF/D_OUT_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y40.BQ      Tcko                  0.098   ftop/ctop/inf/cp/wci_5_pageWindow<11>
                                                       ftop/ctop/inf/cp/wci_5_pageWindow_9
    SLICE_X73Y39.C6      net (fanout=1)        0.083   ftop/ctop/inf/cp/wci_5_pageWindow<9>
    SLICE_X73Y39.CLK     Tah         (-Th)     0.056   ftop/ctop/inf/cp/wci_5_respF_D_OUT<10>
                                                       ftop/ctop/inf/cp/_n13928<25>
                                                       ftop/ctop/inf/cp/wci_5_respF/D_OUT_9
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.042ns logic, 0.083ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_43 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_43_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.231ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (1.152 - 1.129)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_43 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_43_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y162.DQ    Tcko                  0.115   ftop/pciw_p2iS<43>
                                                       ftop/pciw_p2iS_43
    SLICE_X132Y157.DX    net (fanout=1)        0.154   ftop/pciw_p2iS<43>
    SLICE_X132Y157.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<43>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_43_0
    -------------------------------------------------  ---------------------------
    Total                                      0.231ns (0.077ns logic, 0.154ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_57 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_57_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (1.201 - 1.128)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_57 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_57_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y165.BQ    Tcko                  0.098   ftop/pciw_p2iS<59>
                                                       ftop/pciw_p2iS_57
    SLICE_X130Y166.BX    net (fanout=1)        0.210   ftop/pciw_p2iS<57>
    SLICE_X130Y166.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<59>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_57_0
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.071ns logic, 0.210ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_23 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_23_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.215 - 1.128)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_23 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_23_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y165.DQ    Tcko                  0.115   ftop/pciw_p2iS<23>
                                                       ftop/pciw_p2iS_23
    SLICE_X138Y168.DX    net (fanout=1)        0.220   ftop/pciw_p2iS<23>
    SLICE_X138Y168.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<23>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_23_0
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.077ns logic, 0.220ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/fmc150/fcCdc_grayCounter_rdCounter_5 (FF)
  Destination:          ftop/fmc150/fcCdc_countNow_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.736 - 0.628)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/fmc150/fcCdc_grayCounter_rdCounter_5 to ftop/fmc150/fcCdc_countNow_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y80.BQ      Tcko                  0.098   ftop/fmc150/fcCdc_grayCounter_rdCounter<7>
                                                       ftop/fmc150/fcCdc_grayCounter_rdCounter_5
    SLICE_X30Y78.A6      net (fanout=6)        0.107   ftop/fmc150/fcCdc_grayCounter_rdCounter<5>
    SLICE_X30Y78.CLK     Tah         (-Th)     0.076   ftop/fmc150/fcCdc_countNow<4>
                                                       ftop/fmc150/fcCdc_countNow_D_IN<0>
                                                       ftop/fmc150/fcCdc_countNow_0
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.022ns logic, 0.107ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr62/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.500 - 0.462)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr62/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y108.CQ      Tcko                  0.098   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X0Y109.D2      net (fanout=10)       0.242   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X0Y109.CLK     Tah         (-Th)     0.279   ftop/ctop/inf/dp1/wmi_wmi_reqF/_n0101<30>
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr62/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.061ns (-0.181ns logic, 0.242ns route)
                                                       (-296.7% logic, 396.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr61/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.500 - 0.462)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y108.CQ      Tcko                  0.098   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X0Y109.D2      net (fanout=10)       0.242   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X0Y109.CLK     Tah         (-Th)     0.279   ftop/ctop/inf/dp1/wmi_wmi_reqF/_n0101<30>
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr61/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.061ns (-0.181ns logic, 0.242ns route)
                                                       (-296.7% logic, 396.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr62/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.500 - 0.462)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr62/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y108.CQ      Tcko                  0.098   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X0Y109.D2      net (fanout=10)       0.242   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X0Y109.CLK     Tah         (-Th)     0.279   ftop/ctop/inf/dp1/wmi_wmi_reqF/_n0101<30>
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr62/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.061ns (-0.181ns logic, 0.242ns route)
                                                       (-296.7% logic, 396.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 (FF)
  Destination:          ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr61/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.500 - 0.462)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0 to ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr61/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y108.CQ      Tcko                  0.098   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X0Y109.D2      net (fanout=10)       0.242   ftop/ctop/inf/dp1/wmi_wmi_reqF/tail_0_0
    SLICE_X0Y109.CLK     Tah         (-Th)     0.279   ftop/ctop/inf/dp1/wmi_wmi_reqF/_n0101<30>
                                                       ftop/ctop/inf/dp1/wmi_wmi_reqF/Mram_arr61/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.061ns (-0.181ns logic, 0.242ns route)
                                                       (-296.7% logic, 396.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp0/bml_fabMetaBase_24 (FF)
  Destination:          ftop/ctop/inf/dp0/bml_fabMetaAddr_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.807 - 0.699)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp0/bml_fabMetaBase_24 to ftop/ctop/inf/dp0/bml_fabMetaAddr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y81.AQ      Tcko                  0.098   ftop/ctop/inf/dp0/bml_fabMetaBase<27>
                                                       ftop/ctop/inf/dp0/bml_fabMetaBase_24
    SLICE_X91Y79.A6      net (fanout=2)        0.090   ftop/ctop/inf/dp0/bml_fabMetaBase<24>
    SLICE_X91Y79.CLK     Tah         (-Th)     0.055   ftop/ctop/inf/dp0/bml_fabMetaAddr<27>
                                                       ftop/ctop/inf/dp0/Mmux_bml_fabMetaAddr_D_IN171
                                                       ftop/ctop/inf/dp0/bml_fabMetaAddr_24
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.043ns logic, 0.090ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Location pin: GTXE1_X0Y12.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19297 paths analyzed, 6214 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_111 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.875ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (1.560 - 1.581)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y133.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D3    net (fanout=10)       1.334   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D     Tilo                  0.068   ftop/MUX_pciw_p2iS_write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X135Y164.A5    net (fanout=161)      1.153   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X135Y164.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw_whas
                                                       ftop/pciw_p2iAF_enq_pw_whas1
    SLICE_X131Y165.CE    net (fanout=15)       0.597   ftop/pciw_p2iAF_enq_pw_whas
    SLICE_X131Y165.CLK   Tceck                 0.318   ftop/pciw_p2iS<111>
                                                       ftop/pciw_p2iS_111
    -------------------------------------------------  ---------------------------
    Total                                      3.875ns (0.791ns logic, 3.084ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_108 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.875ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (1.560 - 1.581)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_108
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y133.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D3    net (fanout=10)       1.334   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D     Tilo                  0.068   ftop/MUX_pciw_p2iS_write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X135Y164.A5    net (fanout=161)      1.153   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X135Y164.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw_whas
                                                       ftop/pciw_p2iAF_enq_pw_whas1
    SLICE_X131Y165.CE    net (fanout=15)       0.597   ftop/pciw_p2iAF_enq_pw_whas
    SLICE_X131Y165.CLK   Tceck                 0.318   ftop/pciw_p2iS<111>
                                                       ftop/pciw_p2iS_108
    -------------------------------------------------  ---------------------------
    Total                                      3.875ns (0.791ns logic, 3.084ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_110 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.875ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (1.560 - 1.581)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y133.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D3    net (fanout=10)       1.334   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D     Tilo                  0.068   ftop/MUX_pciw_p2iS_write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X135Y164.A5    net (fanout=161)      1.153   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X135Y164.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw_whas
                                                       ftop/pciw_p2iAF_enq_pw_whas1
    SLICE_X131Y165.CE    net (fanout=15)       0.597   ftop/pciw_p2iAF_enq_pw_whas
    SLICE_X131Y165.CLK   Tceck                 0.318   ftop/pciw_p2iS<111>
                                                       ftop/pciw_p2iS_110
    -------------------------------------------------  ---------------------------
    Total                                      3.875ns (0.791ns logic, 3.084ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_109 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.875ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (1.560 - 1.581)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y133.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D3    net (fanout=10)       1.334   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D     Tilo                  0.068   ftop/MUX_pciw_p2iS_write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X135Y164.A5    net (fanout=161)      1.153   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X135Y164.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw_whas
                                                       ftop/pciw_p2iAF_enq_pw_whas1
    SLICE_X131Y165.CE    net (fanout=15)       0.597   ftop/pciw_p2iAF_enq_pw_whas
    SLICE_X131Y165.CLK   Tceck                 0.318   ftop/pciw_p2iS<111>
                                                       ftop/pciw_p2iS_109
    -------------------------------------------------  ---------------------------
    Total                                      3.875ns (0.791ns logic, 3.084ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_28 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.795ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.978 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y111.BQ    Tcko                  0.337   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    SLICE_X149Y125.A1    net (fanout=88)       1.346   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
    SLICE_X149Y125.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X150Y108.A5    net (fanout=83)       1.406   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg_write_1__SEL_11
    SLICE_X150Y108.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN_REPLICA_103
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN_REPLICA_103
    SLICE_X151Y107.CE    net (fanout=2)        0.252   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN_REPLICA_103
    SLICE_X151Y107.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<31>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_28
    -------------------------------------------------  ---------------------------
    Total                                      3.795ns (0.791ns logic, 3.004ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_31 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.795ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.978 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y111.BQ    Tcko                  0.337   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    SLICE_X149Y125.A1    net (fanout=88)       1.346   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
    SLICE_X149Y125.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X150Y108.A5    net (fanout=83)       1.406   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg_write_1__SEL_11
    SLICE_X150Y108.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN_REPLICA_103
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN_REPLICA_103
    SLICE_X151Y107.CE    net (fanout=2)        0.252   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN_REPLICA_103
    SLICE_X151Y107.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<31>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_31
    -------------------------------------------------  ---------------------------
    Total                                      3.795ns (0.791ns logic, 3.004ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_29 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.795ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.978 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y111.BQ    Tcko                  0.337   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    SLICE_X149Y125.A1    net (fanout=88)       1.346   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
    SLICE_X149Y125.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X150Y108.A5    net (fanout=83)       1.406   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg_write_1__SEL_11
    SLICE_X150Y108.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN_REPLICA_103
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN_REPLICA_103
    SLICE_X151Y107.CE    net (fanout=2)        0.252   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN_REPLICA_103
    SLICE_X151Y107.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<31>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_29
    -------------------------------------------------  ---------------------------
    Total                                      3.795ns (0.791ns logic, 3.004ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_30 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.795ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.978 - 1.047)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y111.BQ    Tcko                  0.337   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    SLICE_X149Y125.A1    net (fanout=88)       1.346   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
    SLICE_X149Y125.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X150Y108.A5    net (fanout=83)       1.406   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg_write_1__SEL_11
    SLICE_X150Y108.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN_REPLICA_103
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN_REPLICA_103
    SLICE_X151Y107.CE    net (fanout=2)        0.252   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN_REPLICA_103
    SLICE_X151Y107.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<31>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_30
    -------------------------------------------------  ---------------------------
    Total                                      3.795ns (0.791ns logic, 3.004ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_144 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (1.556 - 1.581)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_144
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y133.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D3    net (fanout=10)       1.334   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D     Tilo                  0.068   ftop/MUX_pciw_p2iS_write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X135Y164.A5    net (fanout=161)      1.153   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X135Y164.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw_whas
                                                       ftop/pciw_p2iAF_enq_pw_whas1
    SLICE_X129Y164.CE    net (fanout=15)       0.560   ftop/pciw_p2iAF_enq_pw_whas
    SLICE_X129Y164.CLK   Tceck                 0.318   ftop/pciw_p2iS<147>
                                                       ftop/pciw_p2iS_144
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (0.791ns logic, 3.047ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_147 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (1.556 - 1.581)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_147
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y133.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D3    net (fanout=10)       1.334   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D     Tilo                  0.068   ftop/MUX_pciw_p2iS_write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X135Y164.A5    net (fanout=161)      1.153   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X135Y164.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw_whas
                                                       ftop/pciw_p2iAF_enq_pw_whas1
    SLICE_X129Y164.CE    net (fanout=15)       0.560   ftop/pciw_p2iAF_enq_pw_whas
    SLICE_X129Y164.CLK   Tceck                 0.318   ftop/pciw_p2iS<147>
                                                       ftop/pciw_p2iS_147
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (0.791ns logic, 3.047ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_145 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (1.556 - 1.581)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_145
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y133.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D3    net (fanout=10)       1.334   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D     Tilo                  0.068   ftop/MUX_pciw_p2iS_write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X135Y164.A5    net (fanout=161)      1.153   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X135Y164.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw_whas
                                                       ftop/pciw_p2iAF_enq_pw_whas1
    SLICE_X129Y164.CE    net (fanout=15)       0.560   ftop/pciw_p2iAF_enq_pw_whas
    SLICE_X129Y164.CLK   Tceck                 0.318   ftop/pciw_p2iS<147>
                                                       ftop/pciw_p2iS_145
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (0.791ns logic, 3.047ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.998ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2CHARISK1 Tpcicko_MGT2          0.472   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXCHARISK1    net (fanout=1)        3.202   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2CHARISK<1>
    GTXE1_X0Y13.TXUSRCLK2     Tgtxcck_TXCHARISK     0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ------------------------------------------------------  ---------------------------
    Total                                           3.998ns (0.796ns logic, 3.202ns route)
                                                            (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_146 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (1.556 - 1.581)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_146
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y133.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D3    net (fanout=10)       1.334   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D     Tilo                  0.068   ftop/MUX_pciw_p2iS_write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X135Y164.A5    net (fanout=161)      1.153   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X135Y164.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw_whas
                                                       ftop/pciw_p2iAF_enq_pw_whas1
    SLICE_X129Y164.CE    net (fanout=15)       0.560   ftop/pciw_p2iAF_enq_pw_whas
    SLICE_X129Y164.CLK   Tceck                 0.318   ftop/pciw_p2iS<147>
                                                       ftop/pciw_p2iS_146
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (0.791ns logic, 3.047ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.006ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3DATA3 Tpcicko_MGT3          0.530   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXDATA3    net (fanout=1)        3.152   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3DATA<3>
    GTXE1_X0Y12.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        4.006ns (0.854ns logic, 3.152ns route)
                                                         (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_106 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.844ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (1.574 - 1.581)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y133.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D3    net (fanout=10)       1.334   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D     Tilo                  0.068   ftop/MUX_pciw_p2iS_write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X135Y164.A5    net (fanout=161)      1.153   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X135Y164.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw_whas
                                                       ftop/pciw_p2iAF_enq_pw_whas1
    SLICE_X132Y163.CE    net (fanout=15)       0.600   ftop/pciw_p2iAF_enq_pw_whas
    SLICE_X132Y163.CLK   Tceck                 0.284   ftop/pciw_p2iS<107>
                                                       ftop/pciw_p2iS_106
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (0.757ns logic, 3.087ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_104 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.844ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (1.574 - 1.581)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_104
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y133.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D3    net (fanout=10)       1.334   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D     Tilo                  0.068   ftop/MUX_pciw_p2iS_write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X135Y164.A5    net (fanout=161)      1.153   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X135Y164.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw_whas
                                                       ftop/pciw_p2iAF_enq_pw_whas1
    SLICE_X132Y163.CE    net (fanout=15)       0.600   ftop/pciw_p2iAF_enq_pw_whas
    SLICE_X132Y163.CLK   Tceck                 0.284   ftop/pciw_p2iS<107>
                                                       ftop/pciw_p2iS_104
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (0.757ns logic, 3.087ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_107 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.844ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (1.574 - 1.581)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y133.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D3    net (fanout=10)       1.334   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D     Tilo                  0.068   ftop/MUX_pciw_p2iS_write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X135Y164.A5    net (fanout=161)      1.153   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X135Y164.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw_whas
                                                       ftop/pciw_p2iAF_enq_pw_whas1
    SLICE_X132Y163.CE    net (fanout=15)       0.600   ftop/pciw_p2iAF_enq_pw_whas
    SLICE_X132Y163.CLK   Tceck                 0.284   ftop/pciw_p2iS<107>
                                                       ftop/pciw_p2iS_107
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (0.757ns logic, 3.087ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_105 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.844ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (1.574 - 1.581)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_105
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y133.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D3    net (fanout=10)       1.334   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X147Y151.D     Tilo                  0.068   ftop/MUX_pciw_p2iS_write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS_write_1__SEL_111
    SLICE_X135Y164.A5    net (fanout=161)      1.153   ftop/MUX_pciw_p2iS_write_1__SEL_11
    SLICE_X135Y164.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw_whas
                                                       ftop/pciw_p2iAF_enq_pw_whas1
    SLICE_X132Y163.CE    net (fanout=15)       0.600   ftop/pciw_p2iAF_enq_pw_whas
    SLICE_X132Y163.CLK   Tceck                 0.284   ftop/pciw_p2iS<107>
                                                       ftop/pciw_p2iS_105
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (0.757ns logic, 3.087ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_68 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.826ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.090 - 0.113)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_68
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y111.BQ    Tcko                  0.337   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    SLICE_X149Y125.A1    net (fanout=88)       1.346   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
    SLICE_X149Y125.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X154Y110.D5    net (fanout=83)       1.321   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg_write_1__SEL_11
    SLICE_X154Y110.D     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN_REPLICA_107
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN_REPLICA_107
    SLICE_X154Y109.CE    net (fanout=2)        0.368   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN_REPLICA_107
    SLICE_X154Y109.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<71>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_68
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (0.791ns logic, 3.035ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_69 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.826ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.090 - 0.113)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_69
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y111.BQ    Tcko                  0.337   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    SLICE_X149Y125.A1    net (fanout=88)       1.346   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
    SLICE_X149Y125.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
    SLICE_X154Y110.D5    net (fanout=83)       1.321   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg_write_1__SEL_11
    SLICE_X154Y110.D     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN_REPLICA_107
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN_REPLICA_107
    SLICE_X154Y109.CE    net (fanout=2)        0.368   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_EN_REPLICA_107
    SLICE_X154Y109.CLK   Tceck                 0.318   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<71>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_69
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (0.791ns logic, 3.035ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.164 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y105.CQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X153Y106.A3    net (fanout=84)       0.205   ftop/pciw_i2pS<134>
    SLICE_X153Y106.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<35>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN261
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_32
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.060ns logic, 0.205ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.164 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y105.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X151Y106.B3    net (fanout=83)       0.207   ftop/pciw_i2pS<135>
    SLICE_X151Y106.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<47>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN401
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_45
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.058ns logic, 0.207ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.166 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y105.CQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X153Y107.D3    net (fanout=84)       0.210   ftop/pciw_i2pS<134>
    SLICE_X153Y107.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<27>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN201
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.058ns logic, 0.210ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.164 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y105.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X155Y105.D5    net (fanout=83)       0.209   ftop/pciw_i2pS<135>
    SLICE_X155Y105.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<7>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN781
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.058ns logic, 0.209ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.164 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y105.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X150Y106.A4    net (fanout=83)       0.207   ftop/pciw_i2pS<135>
    SLICE_X150Y106.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<15>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN410
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_12
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.060ns logic, 0.207ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_48 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_48 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (1.167 - 1.086)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_48 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y102.AQ    Tcko                  0.098   ftop/pciw_i2pS<51>
                                                       ftop/pciw_i2pS_48
    SLICE_X152Y108.A4    net (fanout=1)        0.252   ftop/pciw_i2pS<48>
    SLICE_X152Y108.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<51>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN431
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_48
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.022ns logic, 0.252ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_47 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.164 - 1.084)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_47 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y101.DQ    Tcko                  0.098   ftop/pciw_i2pS<47>
                                                       ftop/pciw_i2pS_47
    SLICE_X151Y106.D4    net (fanout=1)        0.233   ftop/pciw_i2pS<47>
    SLICE_X151Y106.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<47>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN421
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_47
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.041ns logic, 0.233ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (1.162 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y105.CQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X151Y104.D3    net (fanout=84)       0.209   ftop/pciw_i2pS<134>
    SLICE_X151Y104.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<19>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN111
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.058ns logic, 0.209ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_49 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_49 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (1.167 - 1.086)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_49 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y102.BQ    Tcko                  0.098   ftop/pciw_i2pS<51>
                                                       ftop/pciw_i2pS_49
    SLICE_X152Y108.B4    net (fanout=1)        0.255   ftop/pciw_i2pS<49>
    SLICE_X152Y108.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<51>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN441
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_49
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.021ns logic, 0.255ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.164 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y105.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X151Y106.D3    net (fanout=83)       0.214   ftop/pciw_i2pS<135>
    SLICE_X151Y106.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<47>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN421
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_47
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.058ns logic, 0.214ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_45 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.164 - 1.084)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_45 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y101.BQ    Tcko                  0.098   ftop/pciw_i2pS<47>
                                                       ftop/pciw_i2pS_45
    SLICE_X151Y106.B4    net (fanout=1)        0.236   ftop/pciw_i2pS<45>
    SLICE_X151Y106.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<47>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN401
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_45
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.041ns logic, 0.236ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (1.163 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y105.CQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X155Y104.D3    net (fanout=84)       0.214   ftop/pciw_i2pS<134>
    SLICE_X155Y104.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<3>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN341
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.058ns logic, 0.214ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.166 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y105.CQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X153Y107.A3    net (fanout=84)       0.215   ftop/pciw_i2pS<134>
    SLICE_X153Y107.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<27>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN171
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_24
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.060ns logic, 0.215ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.164 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y105.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X150Y106.B3    net (fanout=83)       0.216   ftop/pciw_i2pS<135>
    SLICE_X150Y106.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<15>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN510
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.058ns logic, 0.216ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (1.162 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y105.CQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X151Y104.A3    net (fanout=84)       0.214   ftop/pciw_i2pS<134>
    SLICE_X151Y104.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<19>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN82
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_16
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.060ns logic, 0.214ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.164 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y105.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X150Y106.C3    net (fanout=83)       0.219   ftop/pciw_i2pS<135>
    SLICE_X150Y106.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<15>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN610
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_14
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.059ns logic, 0.219ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.164 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y105.DQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X151Y106.A3    net (fanout=83)       0.219   ftop/pciw_i2pS<135>
    SLICE_X151Y106.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<47>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN391
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_44
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.060ns logic, 0.219ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (1.163 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y105.CQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X155Y104.A3    net (fanout=84)       0.219   ftop/pciw_i2pS<134>
    SLICE_X155Y104.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<3>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN110
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.060ns logic, 0.219ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.164 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y105.CQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X150Y106.D3    net (fanout=84)       0.224   ftop/pciw_i2pS<134>
    SLICE_X150Y106.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<15>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN71
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_15
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.058ns logic, 0.224ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (1.163 - 1.089)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y105.CQ    Tcko                  0.115   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X154Y104.D3    net (fanout=84)       0.224   ftop/pciw_i2pS<134>
    SLICE_X154Y104.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<55>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN511
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_55
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.058ns logic, 0.224ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X7Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Location pin: RAMB36_X7Y26.CLKBWRCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X6Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2549 paths analyzed, 537 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.207ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.231ns (Levels of Logic = 3)
  Clock Path Skew:      0.059ns (0.995 - 0.936)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y46.AQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A4     net (fanout=14)       2.290   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A      Tilo                  0.068   ftop/gbe0/mux36_3
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X122Y31.A5     net (fanout=11)       0.976   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X122Y31.A      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X122Y32.B1     net (fanout=2)        0.601   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X122Y32.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN2
    SLICE_X126Y26.CE     net (fanout=1)        0.539   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X126Y26.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.231ns (0.825ns logic, 4.406ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.852ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.806 - 0.832)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y26.AQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_4
    SLICE_X149Y9.B1      net (fanout=2)        1.939   ftop/gbe0/gmac/rxRS_rxPipe<4>
    SLICE_X149Y9.CMUX    Topbc                 0.558   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X143Y23.A6     net (fanout=1)        1.056   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X143Y23.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X140Y25.BI     net (fanout=1)        0.373   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X140Y25.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.852ns (1.484ns logic, 3.368ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.739ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.806 - 0.832)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y26.BQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_5
    SLICE_X149Y9.B4      net (fanout=2)        1.826   ftop/gbe0/gmac/rxRS_rxPipe<5>
    SLICE_X149Y9.CMUX    Topbc                 0.558   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X143Y23.A6     net (fanout=1)        1.056   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X143Y23.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X140Y25.BI     net (fanout=1)        0.373   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X140Y25.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.739ns (1.484ns logic, 3.255ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.689ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.806 - 0.831)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_3 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y22.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_3
    SLICE_X149Y9.B2      net (fanout=2)        1.776   ftop/gbe0/gmac/rxRS_rxPipe<3>
    SLICE_X149Y9.CMUX    Topbc                 0.558   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X143Y23.A6     net (fanout=1)        1.056   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X143Y23.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X140Y25.BI     net (fanout=1)        0.373   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X140Y25.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.689ns (1.484ns logic, 3.205ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_6 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.638ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.806 - 0.832)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_6 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y26.CQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_6
    SLICE_X149Y9.C2      net (fanout=2)        1.901   ftop/gbe0/gmac/rxRS_rxPipe<6>
    SLICE_X149Y9.CMUX    Topcc                 0.382   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<10>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X143Y23.A6     net (fanout=1)        1.056   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X143Y23.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X140Y25.BI     net (fanout=1)        0.373   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X140Y25.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.638ns (1.308ns logic, 3.330ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.628ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.806 - 0.831)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y22.CQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_2
    SLICE_X149Y9.A3      net (fanout=2)        1.707   ftop/gbe0/gmac/rxRS_rxPipe<2>
    SLICE_X149Y9.CMUX    Topac                 0.566   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X143Y23.A6     net (fanout=1)        1.056   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X143Y23.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X140Y25.BI     net (fanout=1)        0.373   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X140Y25.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (1.492ns logic, 3.136ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.747ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (1.046 - 0.936)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y46.AQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A4     net (fanout=14)       2.290   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A      Tilo                  0.068   ftop/gbe0/mux36_3
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X150Y8.CE      net (fanout=11)       1.734   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X150Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (0.723ns logic, 4.024ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.747ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (1.046 - 0.936)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y46.AQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A4     net (fanout=14)       2.290   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A      Tilo                  0.068   ftop/gbe0/mux36_3
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X150Y8.CE      net (fanout=11)       1.734   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X150Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (0.723ns logic, 4.024ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.747ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (1.046 - 0.936)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y46.AQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A4     net (fanout=14)       2.290   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A      Tilo                  0.068   ftop/gbe0/mux36_3
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X150Y8.CE      net (fanout=11)       1.734   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X150Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (0.723ns logic, 4.024ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.747ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (1.046 - 0.936)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y46.AQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A4     net (fanout=14)       2.290   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A      Tilo                  0.068   ftop/gbe0/mux36_3
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X150Y8.CE      net (fanout=11)       1.734   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X150Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (0.723ns logic, 4.024ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.712ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (1.044 - 0.936)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y46.AQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A4     net (fanout=14)       2.290   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A      Tilo                  0.068   ftop/gbe0/mux36_3
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X148Y7.CE      net (fanout=11)       1.733   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X148Y7.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      4.712ns (0.689ns logic, 4.023ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.712ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (1.044 - 0.936)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y46.AQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A4     net (fanout=14)       2.290   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A      Tilo                  0.068   ftop/gbe0/mux36_3
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X148Y7.CE      net (fanout=11)       1.733   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X148Y7.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      4.712ns (0.689ns logic, 4.023ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.712ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (1.044 - 0.936)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y46.AQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A4     net (fanout=14)       2.290   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A      Tilo                  0.068   ftop/gbe0/mux36_3
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X148Y7.CE      net (fanout=11)       1.733   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X148Y7.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      4.712ns (0.689ns logic, 4.023ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.712ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (1.044 - 0.936)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y46.AQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A4     net (fanout=14)       2.290   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A      Tilo                  0.068   ftop/gbe0/mux36_3
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X148Y7.CE      net (fanout=11)       1.733   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X148Y7.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      4.712ns (0.689ns logic, 4.023ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (1.043 - 0.936)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y46.AQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A4     net (fanout=14)       2.290   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A      Tilo                  0.068   ftop/gbe0/mux36_3
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X148Y8.CE      net (fanout=11)       1.718   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X148Y8.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (0.689ns logic, 4.008ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (1.043 - 0.936)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y46.AQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A4     net (fanout=14)       2.290   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A      Tilo                  0.068   ftop/gbe0/mux36_3
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X148Y8.CE      net (fanout=11)       1.718   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X148Y8.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (0.689ns logic, 4.008ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (1.043 - 0.936)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y46.AQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A4     net (fanout=14)       2.290   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A      Tilo                  0.068   ftop/gbe0/mux36_3
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X148Y8.CE      net (fanout=11)       1.718   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X148Y8.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (0.689ns logic, 4.008ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (1.043 - 0.936)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y46.AQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A4     net (fanout=14)       2.290   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A      Tilo                  0.068   ftop/gbe0/mux36_3
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X148Y8.CE      net (fanout=11)       1.718   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X148Y8.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (0.689ns logic, 4.008ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.643ns (Levels of Logic = 3)
  Clock Path Skew:      0.059ns (0.995 - 0.936)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y46.AQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A4     net (fanout=14)       2.290   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A      Tilo                  0.068   ftop/gbe0/mux36_3
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X122Y31.A5     net (fanout=11)       0.976   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X122Y31.A      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X123Y32.A5     net (fanout=2)        0.298   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X123Y32.A      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X124Y32.CE     net (fanout=1)        0.254   ftop/gbe0/gmac/_n0454_inv
    SLICE_X124Y32.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.643ns (0.825ns logic, 3.818ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.643ns (Levels of Logic = 3)
  Clock Path Skew:      0.059ns (0.995 - 0.936)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y46.AQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A4     net (fanout=14)       2.290   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X135Y23.A      Tilo                  0.068   ftop/gbe0/mux36_3
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X122Y31.A5     net (fanout=11)       0.976   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X122Y31.A      Tilo                  0.068   ftop/gbe0/gmac/N8
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X123Y32.A5     net (fanout=2)        0.298   ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X123Y32.A      Tilo                  0.068   ftop/gbe0/gmac/_n0454_inv
                                                       ftop/gbe0/gmac/_n0454_inv1
    SLICE_X124Y32.CE     net (fanout=1)        0.254   ftop/gbe0/gmac/_n0454_inv
    SLICE_X124Y32.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.643ns (0.825ns logic, 3.818ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.406 - 0.369)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y26.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X140Y25.D2     net (fanout=6)        0.274   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X140Y25.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (-0.164ns logic, 0.274ns route)
                                                       (-149.1% logic, 249.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.406 - 0.369)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y26.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X140Y25.D2     net (fanout=6)        0.274   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X140Y25.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (-0.164ns logic, 0.274ns route)
                                                       (-149.1% logic, 249.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.406 - 0.369)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y26.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X140Y25.D2     net (fanout=6)        0.274   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X140Y25.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (-0.164ns logic, 0.274ns route)
                                                       (-149.1% logic, 249.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.406 - 0.369)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y26.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X140Y25.D2     net (fanout=6)        0.274   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X140Y25.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (-0.164ns logic, 0.274ns route)
                                                       (-149.1% logic, 249.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.406 - 0.369)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y26.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X140Y25.D2     net (fanout=6)        0.274   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X140Y25.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (-0.164ns logic, 0.274ns route)
                                                       (-149.1% logic, 249.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.406 - 0.369)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y26.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X140Y25.D2     net (fanout=6)        0.274   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X140Y25.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (-0.164ns logic, 0.274ns route)
                                                       (-149.1% logic, 249.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.406 - 0.369)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y26.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X140Y25.D2     net (fanout=6)        0.274   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X140Y25.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (-0.164ns logic, 0.274ns route)
                                                       (-149.1% logic, 249.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.406 - 0.369)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y26.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X140Y25.D2     net (fanout=6)        0.274   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X140Y25.CLK    Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (-0.164ns logic, 0.274ns route)
                                                       (-149.1% logic, 249.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.078ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y25.AQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X135Y25.A5     net (fanout=1)        0.062   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X135Y25.CLK    Tah         (-Th)     0.082   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>_rt
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.078ns (0.016ns logic, 0.062ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.403 - 0.370)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y25.DQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X137Y25.DX     net (fanout=1)        0.096   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X137Y25.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.403 - 0.370)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y25.BQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X137Y25.BX     net (fanout=1)        0.096   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X137Y25.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.406 - 0.369)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y26.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X140Y25.D3     net (fanout=6)        0.225   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X140Y25.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (-0.099ns logic, 0.225ns route)
                                                       (-78.6% logic, 178.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.406 - 0.369)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y26.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X140Y25.D3     net (fanout=6)        0.225   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X140Y25.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (-0.099ns logic, 0.225ns route)
                                                       (-78.6% logic, 178.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.406 - 0.369)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y26.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X140Y25.D3     net (fanout=6)        0.225   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X140Y25.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (-0.099ns logic, 0.225ns route)
                                                       (-78.6% logic, 178.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.406 - 0.369)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y26.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X140Y25.D3     net (fanout=6)        0.225   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X140Y25.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (-0.099ns logic, 0.225ns route)
                                                       (-78.6% logic, 178.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.406 - 0.369)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y26.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X140Y25.D3     net (fanout=6)        0.225   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X140Y25.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (-0.099ns logic, 0.225ns route)
                                                       (-78.6% logic, 178.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.406 - 0.369)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y26.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X140Y25.D3     net (fanout=6)        0.225   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X140Y25.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (-0.099ns logic, 0.225ns route)
                                                       (-78.6% logic, 178.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.406 - 0.369)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y26.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X140Y25.D3     net (fanout=6)        0.225   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X140Y25.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (-0.099ns logic, 0.225ns route)
                                                       (-78.6% logic, 178.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.406 - 0.369)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y26.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X140Y25.D3     net (fanout=6)        0.225   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X140Y25.CLK    Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (-0.099ns logic, 0.225ns route)
                                                       (-78.6% logic, 178.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.406 - 0.369)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y26.AQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X138Y26.A6     net (fanout=6)        0.113   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X138Y26.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mxor_sGEnqPtr1[0]_sGEnqPtr1[4]_xor_14_OUT_3_xo<0>1
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.022ns logic, 0.113ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Logical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Location pin: BUFR_X2Y3.I
  Clock network: ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X140Y25.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X140Y25.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X140Y25.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X140Y25.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X140Y25.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X140Y25.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X140Y25.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X140Y25.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X140Y25.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X140Y25.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X140Y25.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X140Y25.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X140Y25.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X140Y25.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X140Y25.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X140Y25.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X144Y25.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X144Y25.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X144Y25.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7035 paths analyzed, 691 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.032ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.791ns (Levels of Logic = 4)
  Clock Path Skew:      -0.206ns (1.461 - 1.667)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y29.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X125Y36.A3     net (fanout=27)       0.876   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X125Y36.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X117Y41.B4     net (fanout=21)       0.832   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X117Y41.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/RST_N_inv
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X125Y38.A3     net (fanout=11)       0.879   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X125Y38.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X125Y38.B3     net (fanout=2)        0.340   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X125Y38.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X123Y46.CE     net (fanout=13)       0.893   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X123Y46.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      4.791ns (0.971ns logic, 3.820ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.791ns (Levels of Logic = 4)
  Clock Path Skew:      -0.206ns (1.461 - 1.667)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y29.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X125Y36.A3     net (fanout=27)       0.876   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X125Y36.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X117Y41.B4     net (fanout=21)       0.832   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X117Y41.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/RST_N_inv
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X125Y38.A3     net (fanout=11)       0.879   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X125Y38.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X125Y38.B3     net (fanout=2)        0.340   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X125Y38.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X123Y46.CE     net (fanout=13)       0.893   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X123Y46.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      4.791ns (0.971ns logic, 3.820ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.791ns (Levels of Logic = 4)
  Clock Path Skew:      -0.206ns (1.461 - 1.667)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y29.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X125Y36.A3     net (fanout=27)       0.876   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X125Y36.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X117Y41.B4     net (fanout=21)       0.832   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X117Y41.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/RST_N_inv
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X125Y38.A3     net (fanout=11)       0.879   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X125Y38.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X125Y38.B3     net (fanout=2)        0.340   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X125Y38.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X123Y46.CE     net (fanout=13)       0.893   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X123Y46.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      4.791ns (0.971ns logic, 3.820ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.812ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.939 - 1.008)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y29.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X113Y47.B1     net (fanout=27)       1.656   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X113Y47.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X126Y36.A3     net (fanout=10)       1.397   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X126Y36.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/_n0439_inv2
    SLICE_X126Y37.B1     net (fanout=1)        0.598   ftop/gbe0/gmac/_n0439_inv2
    SLICE_X126Y37.B      Tilo                  0.068   ftop/gbe0/gmac/_n0439_inv
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X127Y38.CE     net (fanout=3)        0.258   ftop/gbe0/gmac/_n0439_inv
    SLICE_X127Y38.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_lenCnt_value<11>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_9
    -------------------------------------------------  ---------------------------
    Total                                      4.812ns (0.903ns logic, 3.909ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.812ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.939 - 1.008)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y29.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X113Y47.B1     net (fanout=27)       1.656   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X113Y47.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X126Y36.A3     net (fanout=10)       1.397   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X126Y36.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/_n0439_inv2
    SLICE_X126Y37.B1     net (fanout=1)        0.598   ftop/gbe0/gmac/_n0439_inv2
    SLICE_X126Y37.B      Tilo                  0.068   ftop/gbe0/gmac/_n0439_inv
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X127Y38.CE     net (fanout=3)        0.258   ftop/gbe0/gmac/_n0439_inv
    SLICE_X127Y38.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_lenCnt_value<11>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_11
    -------------------------------------------------  ---------------------------
    Total                                      4.812ns (0.903ns logic, 3.909ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.812ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.939 - 1.008)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y29.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X113Y47.B1     net (fanout=27)       1.656   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X113Y47.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X126Y36.A3     net (fanout=10)       1.397   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X126Y36.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/_n0439_inv2
    SLICE_X126Y37.B1     net (fanout=1)        0.598   ftop/gbe0/gmac/_n0439_inv2
    SLICE_X126Y37.B      Tilo                  0.068   ftop/gbe0/gmac/_n0439_inv
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X127Y38.CE     net (fanout=3)        0.258   ftop/gbe0/gmac/_n0439_inv
    SLICE_X127Y38.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_lenCnt_value<11>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_8
    -------------------------------------------------  ---------------------------
    Total                                      4.812ns (0.903ns logic, 3.909ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.812ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.939 - 1.008)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y29.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X113Y47.B1     net (fanout=27)       1.656   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X113Y47.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X126Y36.A3     net (fanout=10)       1.397   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X126Y36.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/_n0439_inv2
    SLICE_X126Y37.B1     net (fanout=1)        0.598   ftop/gbe0/gmac/_n0439_inv2
    SLICE_X126Y37.B      Tilo                  0.068   ftop/gbe0/gmac/_n0439_inv
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X127Y38.CE     net (fanout=3)        0.258   ftop/gbe0/gmac/_n0439_inv
    SLICE_X127Y38.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_lenCnt_value<11>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_10
    -------------------------------------------------  ---------------------------
    Total                                      4.812ns (0.903ns logic, 3.909ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 4)
  Clock Path Skew:      -0.205ns (1.462 - 1.667)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y29.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X125Y36.A3     net (fanout=27)       0.876   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X125Y36.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X117Y41.B4     net (fanout=21)       0.832   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X117Y41.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/RST_N_inv
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X125Y38.A3     net (fanout=11)       0.879   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X125Y38.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X125Y38.B3     net (fanout=2)        0.340   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X125Y38.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X123Y45.CE     net (fanout=13)       0.775   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X123Y45.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (0.971ns logic, 3.702ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 4)
  Clock Path Skew:      -0.205ns (1.462 - 1.667)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y29.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X125Y36.A3     net (fanout=27)       0.876   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X125Y36.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X117Y41.B4     net (fanout=21)       0.832   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X117Y41.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/RST_N_inv
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X125Y38.A3     net (fanout=11)       0.879   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X125Y38.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X125Y38.B3     net (fanout=2)        0.340   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X125Y38.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X123Y45.CE     net (fanout=13)       0.775   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X123Y45.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (0.971ns logic, 3.702ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 4)
  Clock Path Skew:      -0.205ns (1.462 - 1.667)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y29.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X125Y36.A3     net (fanout=27)       0.876   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X125Y36.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X117Y41.B4     net (fanout=21)       0.832   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X117Y41.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/RST_N_inv
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X125Y38.A3     net (fanout=11)       0.879   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X125Y38.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X125Y38.B3     net (fanout=2)        0.340   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X125Y38.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X123Y45.CE     net (fanout=13)       0.775   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X123Y45.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (0.971ns logic, 3.702ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.808ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.939 - 1.008)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y29.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X113Y47.B1     net (fanout=27)       1.656   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X113Y47.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X126Y36.A3     net (fanout=10)       1.397   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X126Y36.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/_n0439_inv2
    SLICE_X126Y37.B1     net (fanout=1)        0.598   ftop/gbe0/gmac/_n0439_inv2
    SLICE_X126Y37.B      Tilo                  0.068   ftop/gbe0/gmac/_n0439_inv
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X127Y36.CE     net (fanout=3)        0.254   ftop/gbe0/gmac/_n0439_inv
    SLICE_X127Y36.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.808ns (0.903ns logic, 3.905ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.808ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.939 - 1.008)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y29.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X113Y47.B1     net (fanout=27)       1.656   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X113Y47.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X126Y36.A3     net (fanout=10)       1.397   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X126Y36.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/_n0439_inv2
    SLICE_X126Y37.B1     net (fanout=1)        0.598   ftop/gbe0/gmac/_n0439_inv2
    SLICE_X126Y37.B      Tilo                  0.068   ftop/gbe0/gmac/_n0439_inv
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X127Y36.CE     net (fanout=3)        0.254   ftop/gbe0/gmac/_n0439_inv
    SLICE_X127Y36.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.808ns (0.903ns logic, 3.905ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.808ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.939 - 1.008)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y29.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X113Y47.B1     net (fanout=27)       1.656   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X113Y47.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X126Y36.A3     net (fanout=10)       1.397   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X126Y36.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/_n0439_inv2
    SLICE_X126Y37.B1     net (fanout=1)        0.598   ftop/gbe0/gmac/_n0439_inv2
    SLICE_X126Y37.B      Tilo                  0.068   ftop/gbe0/gmac/_n0439_inv
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X127Y36.CE     net (fanout=3)        0.254   ftop/gbe0/gmac/_n0439_inv
    SLICE_X127Y36.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.808ns (0.903ns logic, 3.905ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.808ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.939 - 1.008)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_lenCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y29.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X113Y47.B1     net (fanout=27)       1.656   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X113Y47.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X126Y36.A3     net (fanout=10)       1.397   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X126Y36.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/_n0439_inv2
    SLICE_X126Y37.B1     net (fanout=1)        0.598   ftop/gbe0/gmac/_n0439_inv2
    SLICE_X126Y37.B      Tilo                  0.068   ftop/gbe0/gmac/_n0439_inv
                                                       ftop/gbe0/gmac/_n0439_inv3
    SLICE_X127Y36.CE     net (fanout=3)        0.254   ftop/gbe0/gmac/_n0439_inv
    SLICE_X127Y36.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.808ns (0.903ns logic, 3.905ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 4)
  Clock Path Skew:      -0.211ns (1.461 - 1.672)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y38.CQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X125Y36.A1     net (fanout=32)       0.741   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X125Y36.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X117Y41.B4     net (fanout=21)       0.832   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X117Y41.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/RST_N_inv
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X125Y38.A3     net (fanout=11)       0.879   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X125Y38.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X125Y38.B3     net (fanout=2)        0.340   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X125Y38.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X123Y46.CE     net (fanout=13)       0.893   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X123Y46.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (0.971ns logic, 3.685ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 4)
  Clock Path Skew:      -0.211ns (1.461 - 1.672)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y38.CQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X125Y36.A1     net (fanout=32)       0.741   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X125Y36.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X117Y41.B4     net (fanout=21)       0.832   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X117Y41.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/RST_N_inv
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X125Y38.A3     net (fanout=11)       0.879   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X125Y38.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X125Y38.B3     net (fanout=2)        0.340   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X125Y38.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X123Y46.CE     net (fanout=13)       0.893   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X123Y46.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (0.971ns logic, 3.685ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 4)
  Clock Path Skew:      -0.211ns (1.461 - 1.672)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y38.CQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X125Y36.A1     net (fanout=32)       0.741   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X125Y36.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X117Y41.B4     net (fanout=21)       0.832   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X117Y41.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/RST_N_inv
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X125Y38.A3     net (fanout=11)       0.879   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X125Y38.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X125Y38.B3     net (fanout=2)        0.340   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X125Y38.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X123Y46.CE     net (fanout=13)       0.893   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X123Y46.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (0.971ns logic, 3.685ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.648ns (Levels of Logic = 4)
  Clock Path Skew:      -0.206ns (1.461 - 1.667)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y29.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X125Y36.A3     net (fanout=27)       0.876   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X125Y36.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X117Y41.B4     net (fanout=21)       0.832   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X117Y41.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/RST_N_inv
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X125Y38.A3     net (fanout=11)       0.879   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X125Y38.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X125Y38.B3     net (fanout=2)        0.340   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X125Y38.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X122Y46.CE     net (fanout=13)       0.784   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X122Y46.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (0.937ns logic, 3.711ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.648ns (Levels of Logic = 4)
  Clock Path Skew:      -0.206ns (1.461 - 1.667)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y29.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X125Y36.A3     net (fanout=27)       0.876   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X125Y36.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X117Y41.B4     net (fanout=21)       0.832   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X117Y41.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/RST_N_inv
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X125Y38.A3     net (fanout=11)       0.879   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X125Y38.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X125Y38.B3     net (fanout=2)        0.340   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X125Y38.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X122Y46.CE     net (fanout=13)       0.784   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X122Y46.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (0.937ns logic, 3.711ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.648ns (Levels of Logic = 4)
  Clock Path Skew:      -0.206ns (1.461 - 1.667)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y29.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X125Y36.A3     net (fanout=27)       0.876   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X125Y36.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_EOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X117Y41.B4     net (fanout=21)       0.832   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X117Y41.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/RST_N_inv
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X125Y38.A3     net (fanout=11)       0.879   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X125Y38.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X125Y38.B3     net (fanout=2)        0.340   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X125Y38.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X122Y46.CE     net (fanout=13)       0.784   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X122Y46.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (0.937ns logic, 3.711ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.759 - 0.651)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_ifgCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y40.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X118Y39.A6     net (fanout=5)        0.111   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X118Y39.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.039ns logic, 0.111ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.465 - 0.425)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y36.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X126Y36.AX     net (fanout=2)        0.100   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X126Y36.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.009ns logic, 0.100ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_31 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_31 to ftop/gbe0/gmac/txRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y42.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_31
    SLICE_X122Y42.D6     net (fanout=16)       0.064   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
    SLICE_X122Y42.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<30>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      0.085ns (0.021ns logic, 0.064ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.200ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.759 - 0.651)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/txRS_ifgCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y40.BQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_1
    SLICE_X118Y39.A4     net (fanout=4)        0.161   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
    SLICE_X118Y39.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.200ns (0.039ns logic, 0.161ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y36.BQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    SLICE_X129Y36.A6     net (fanout=6)        0.048   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<1>
    SLICE_X129Y36.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.060ns logic, 0.048ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y34.DQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_3
    SLICE_X129Y35.DX     net (fanout=1)        0.093   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X129Y35.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_0 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y34.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_0
    SLICE_X129Y35.AX     net (fanout=1)        0.093   ftop/gbe0/gmac/txRS_txF/dSyncReg1<0>
    SLICE_X129Y35.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_2 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y34.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_2
    SLICE_X129Y35.CX     net (fanout=1)        0.095   ftop/gbe0/gmac/txRS_txF/dSyncReg1<2>
    SLICE_X129Y35.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.022ns logic, 0.095ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y34.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_1
    SLICE_X129Y35.BX     net (fanout=1)        0.095   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X129Y35.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.022ns logic, 0.095ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_lenCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_doPad (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.466 - 0.427)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_lenCnt_value_0 to ftop/gbe0/gmac/txRS_doPad
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y36.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_0
    SLICE_X124Y36.A5     net (fanout=3)        0.122   ftop/gbe0/gmac/txRS_lenCnt_value<0>
    SLICE_X124Y36.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_45_ULT_59___d2091
                                                       ftop/gbe0/gmac/txRS_doPad
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (0.022ns logic, 0.122ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.759 - 0.651)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_ifgCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y40.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X118Y39.A3     net (fanout=3)        0.175   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X118Y39.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.214ns (0.039ns logic, 0.175ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_2 to ftop/gbe0/gmac/txRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y38.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    SLICE_X117Y38.C5     net (fanout=4)        0.066   ftop/gbe0/gmac/txRS_preambleCnt_value<2>
    SLICE_X117Y38.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y36.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X129Y36.A5     net (fanout=2)        0.066   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X129Y36.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/txRS_ifgCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y39.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    SLICE_X118Y39.A5     net (fanout=2)        0.072   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
    SLICE_X118Y39.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_ifgCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y40.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X118Y40.C5     net (fanout=3)        0.077   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X118Y40.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1 to ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y29.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
    SLICE_X122Y29.DX     net (fanout=1)        0.092   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
    SLICE_X122Y29.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.026ns logic, 0.092ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_unfD (FF)
  Destination:          ftop/gbe0/gmac/txRS_unfBit/sSyncReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_unfD to ftop/gbe0/gmac/txRS_unfBit/sSyncReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y34.DQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_unfD
                                                       ftop/gbe0/gmac/txRS_unfD
    SLICE_X122Y34.A5     net (fanout=1)        0.112   ftop/gbe0/gmac/txRS_unfD
    SLICE_X122Y34.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_unfBit/sSyncReg
                                                       ftop/gbe0/gmac/txRS_unfBit_sD_IN11
                                                       ftop/gbe0/gmac/txRS_unfBit/sSyncReg
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.022ns logic, 0.112ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y36.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X128Y36.DX     net (fanout=2)        0.150   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X128Y36.CLK    Tckdi       (-Th)     0.113   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (-0.015ns logic, 0.150ns route)
                                                       (-11.1% logic, 111.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_0 to ftop/gbe0/gmac/txRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y38.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    SLICE_X117Y38.A5     net (fanout=6)        0.080   ftop/gbe0/gmac/txRS_preambleCnt_value<0>
    SLICE_X117Y38.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<0>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.043ns logic, 0.080ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_ifgCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y40.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X118Y40.A5     net (fanout=5)        0.087   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X118Y40.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<0>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.039ns logic, 0.087ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.571ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys1_clk/I0
  Logical resource: ftop/sys1_clk/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: ftop/sys1_clki_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_en_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxEna/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_er_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxErr/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_0_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData/CK
  Location pin: OLOGIC_X2Y64.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_1_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_1/CK
  Location pin: OLOGIC_X2Y65.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_2_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/CK
  Location pin: OLOGIC_X2Y66.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_3_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/CK
  Location pin: OLOGIC_X2Y67.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_4_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_5_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_6_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_7_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_gtx_clk_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxClk/CK
  Location pin: OLOGIC_X2Y46.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: gmii_rstn_OBUF/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X92Y34.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<0>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X93Y34.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X112Y43.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst_OUT_RST/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X113Y43.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X122Y29.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X122Y29.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Location pin: SLICE_X122Y34.SR
  Clock network: ftop/gbe0/gmac/txRS_unfBit/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X125Y37.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD 
TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 75766 paths analyzed, 22649 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.993ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq1_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.599ns (Levels of Logic = 2)
  Clock Path Skew:      -0.336ns (1.534 - 1.870)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y202.CQ     Tcko                  0.337   ftop/dram0/memc_memc_dbg_wl_dqs_inverted<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7
    SLICE_X66Y149.B6     net (fanout=81)       2.870   ftop/dram0/memc_memc_dbg_wl_dqs_inverted<7>
    SLICE_X66Y149.B      Tilo                  0.068   ftop/dram0/wci_wslv_respF_q_0_D_IN<15>15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r3_Mux_69_o13
    SLICE_X70Y150.C4     net (fanout=1)        0.534   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r3_Mux_69_o12
    SLICE_X70Y150.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r3_Mux_69_o1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r3_Mux_69_o14
    SLICE_X69Y150.CX     net (fanout=2)        0.688   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[15]_wrdata_en_r3_Mux_69_o
    SLICE_X69Y150.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<28>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq1_7
    -------------------------------------------------  ---------------------------
    Total                                      4.599ns (0.507ns logic, 4.092ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_fall1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.706ns (Levels of Logic = 2)
  Clock Path Skew:      -0.221ns (1.508 - 1.729)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_fall1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y219.AQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X102Y192.C1    net (fanout=144)      2.709   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X102Y192.C     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<199>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[33].RAM32M0_RAMC_D1
    SLICE_X109Y166.A6    net (fanout=1)        1.475   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<199>
    SLICE_X109Y166.CLK   Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_fall1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall1621
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_fall1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.706ns (0.522ns logic, 4.184ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq1_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.601ns (Levels of Logic = 2)
  Clock Path Skew:      -0.324ns (1.547 - 1.871)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y203.BQ     Tcko                  0.337   ftop/dram0/memc_memc_dbg_wl_dqs_inverted<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_1
    SLICE_X87Y151.B6     net (fanout=81)       3.426   ftop/dram0/memc_memc_dbg_wl_dqs_inverted<1>
    SLICE_X87Y151.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<6>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[3]_wrdata_en_r3_Mux_15_o11
    SLICE_X87Y151.A5     net (fanout=1)        0.307   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[3]_wrdata_en_r3_Mux_15_o1
    SLICE_X87Y151.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<6>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[3]_wrdata_en_r3_Mux_15_o14
    SLICE_X86Y149.BX     net (fanout=1)        0.361   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[3]_wrdata_en_r3_Mux_15_o
    SLICE_X86Y149.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.601ns (0.507ns logic, 4.094ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_rise1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.704ns (Levels of Logic = 2)
  Clock Path Skew:      -0.221ns (1.508 - 1.729)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_rise1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y219.AQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X96Y194.A1     net (fanout=144)      2.372   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X96Y194.AMUX   Tilo                  0.196   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<127>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[21].RAM32M0_RAMA
    SLICE_X108Y167.A6    net (fanout=1)        1.725   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<130>
    SLICE_X108Y167.CLK   Tas                   0.030   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_rise1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise1231
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_rise1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.704ns (0.607ns logic, 4.097ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.677ns (Levels of Logic = 3)
  Clock Path Skew:      -0.246ns (1.483 - 1.729)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y219.BQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1
    SLICE_X106Y194.A2    net (fanout=144)      2.711   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<1>
    SLICE_X106Y194.A     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<13>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_RAMA_D1
    SLICE_X112Y177.B6    net (fanout=1)        1.148   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<17>
    SLICE_X112Y177.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise091
    SLICE_X112Y177.D6    net (fanout=1)        0.129   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<17>
    SLICE_X112Y177.CLK   Tas                   0.172   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[17].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.677ns (0.689ns logic, 3.988ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[2].u_phy_dm_iob/out_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.687ns (Levels of Logic = 3)
  Clock Path Skew:      -0.235ns (1.494 - 1.729)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[2].u_phy_dm_iob/out_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y219.AQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X92Y194.C1     net (fanout=144)      2.222   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X92Y194.CMUX   Tilo                  0.198   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[43].RAM32M0_RAMC
    SLICE_X111Y187.A5    net (fanout=1)        1.028   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<2>
    SLICE_X111Y187.A     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[2].u_phy_dm_iob/mask_data_rise0_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_n043631
    SLICE_X111Y177.D6    net (fanout=1)        0.576   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mask_data_rise0<2>
    SLICE_X111Y177.CLK   Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[2].u_phy_dm_iob/out_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[2].u_phy_dm_iob/Mmux_wr_calib_dly[1]_mask_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[2].u_phy_dm_iob/Mmux_wr_calib_dly[1]_mask_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[2].u_phy_dm_iob/out_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.687ns (0.861ns logic, 3.826ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_rise1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.702ns (Levels of Logic = 2)
  Clock Path Skew:      -0.220ns (1.509 - 1.729)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_rise1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y219.AQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X106Y190.B1    net (fanout=144)      2.899   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X106Y190.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<133>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[22].RAM32M0_RAMB_D1
    SLICE_X109Y164.A6    net (fanout=1)        1.281   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<135>
    SLICE_X109Y164.CLK   Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_rise1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise1621
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_rise1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.702ns (0.522ns logic, 4.180ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.902ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (1.623 - 1.640)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y190.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X83Y190.A5     net (fanout=289)      0.192   ftop/dram0/memc_memc/rst
    SLICE_X83Y190.A      Tilo                  0.068   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A6     net (fanout=10)       1.106   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A6     net (fanout=8)        0.916   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<23>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D6     net (fanout=5)        1.216   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X59Y226.CE     net (fanout=11)       0.545   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X59Y226.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_23
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_21
    -------------------------------------------------  ---------------------------
    Total                                      4.902ns (0.927ns logic, 3.975ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_29 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.905ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (1.626 - 1.640)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y190.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X83Y190.A5     net (fanout=289)      0.192   ftop/dram0/memc_memc/rst
    SLICE_X83Y190.A      Tilo                  0.068   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A6     net (fanout=10)       1.106   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A6     net (fanout=8)        0.916   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<23>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D6     net (fanout=5)        1.216   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X61Y229.CE     net (fanout=11)       0.548   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X61Y229.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_30
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_29
    -------------------------------------------------  ---------------------------
    Total                                      4.905ns (0.927ns logic, 3.978ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.905ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (1.626 - 1.640)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y190.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X83Y190.A5     net (fanout=289)      0.192   ftop/dram0/memc_memc/rst
    SLICE_X83Y190.A      Tilo                  0.068   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A6     net (fanout=10)       1.106   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A6     net (fanout=8)        0.916   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<23>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D6     net (fanout=5)        1.216   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X61Y229.CE     net (fanout=11)       0.548   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X61Y229.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_30
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_30
    -------------------------------------------------  ---------------------------
    Total                                      4.905ns (0.927ns logic, 3.978ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.902ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (1.623 - 1.640)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y190.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X83Y190.A5     net (fanout=289)      0.192   ftop/dram0/memc_memc/rst
    SLICE_X83Y190.A      Tilo                  0.068   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A6     net (fanout=10)       1.106   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A6     net (fanout=8)        0.916   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<23>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D6     net (fanout=5)        1.216   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X59Y226.CE     net (fanout=11)       0.545   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X59Y226.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_23
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_23
    -------------------------------------------------  ---------------------------
    Total                                      4.902ns (0.927ns logic, 3.975ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.902ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (1.623 - 1.640)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y190.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X83Y190.A5     net (fanout=289)      0.192   ftop/dram0/memc_memc/rst
    SLICE_X83Y190.A      Tilo                  0.068   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A6     net (fanout=10)       1.106   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A6     net (fanout=8)        0.916   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<23>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D6     net (fanout=5)        1.216   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X59Y226.CE     net (fanout=11)       0.545   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X59Y226.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_23
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_22
    -------------------------------------------------  ---------------------------
    Total                                      4.902ns (0.927ns logic, 3.975ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.902ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (1.623 - 1.640)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y190.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X83Y190.A5     net (fanout=289)      0.192   ftop/dram0/memc_memc/rst
    SLICE_X83Y190.A      Tilo                  0.068   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A6     net (fanout=10)       1.106   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A6     net (fanout=8)        0.916   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<23>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D6     net (fanout=5)        1.216   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X59Y226.CE     net (fanout=11)       0.545   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X59Y226.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_23
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_20
    -------------------------------------------------  ---------------------------
    Total                                      4.902ns (0.927ns logic, 3.975ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.905ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (1.626 - 1.640)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y190.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X83Y190.A5     net (fanout=289)      0.192   ftop/dram0/memc_memc/rst
    SLICE_X83Y190.A      Tilo                  0.068   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A6     net (fanout=10)       1.106   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A6     net (fanout=8)        0.916   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<23>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D6     net (fanout=5)        1.216   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X61Y229.CE     net (fanout=11)       0.548   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X61Y229.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_30
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_28
    -------------------------------------------------  ---------------------------
    Total                                      4.905ns (0.927ns logic, 3.978ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[22].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.691ns (Levels of Logic = 3)
  Clock Path Skew:      -0.226ns (1.503 - 1.729)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[22].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y219.AQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X102Y193.A1    net (fanout=144)      2.692   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X102Y193.AMUX  Tilo                  0.196   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<19>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_RAMA
    SLICE_X107Y176.B6    net (fanout=1)        1.023   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<22>
    SLICE_X107Y176.B     Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[22].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0151
    SLICE_X107Y176.D6    net (fanout=1)        0.117   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<22>
    SLICE_X107Y176.CLK   Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[22].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[22].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[22].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[22].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.691ns (0.859ns logic, 3.832ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/wr_data_rise1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.643ns (Levels of Logic = 2)
  Clock Path Skew:      -0.274ns (1.455 - 1.729)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/wr_data_rise1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y219.AQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X104Y195.A1    net (fanout=144)      2.729   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X104Y195.AMUX  Tilo                  0.196   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<145>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[24].RAM32M0_RAMA
    SLICE_X119Y179.A6    net (fanout=1)        1.264   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<148>
    SLICE_X119Y179.CLK   Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/wr_data_rise1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise1131
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[20].u_iob_dq/wr_data_rise1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.643ns (0.650ns logic, 3.993ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/wr_data_rise1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.680ns (Levels of Logic = 2)
  Clock Path Skew:      -0.236ns (1.493 - 1.729)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/wr_data_rise1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y219.AQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X106Y190.B1    net (fanout=144)      2.899   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X106Y190.BMUX  Tilo                  0.205   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<133>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[22].RAM32M0_RAMB
    SLICE_X113Y168.A6    net (fanout=1)        1.122   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<134>
    SLICE_X113Y168.CLK   Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/wr_data_rise1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise1611
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/wr_data_rise1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.680ns (0.659ns logic, 4.021ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_34 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.898ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (1.625 - 1.640)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y190.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X83Y190.A5     net (fanout=289)      0.192   ftop/dram0/memc_memc/rst
    SLICE_X83Y190.A      Tilo                  0.068   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A6     net (fanout=10)       1.106   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A6     net (fanout=8)        0.916   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<23>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D6     net (fanout=5)        1.216   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X61Y228.CE     net (fanout=11)       0.541   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X61Y228.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_37
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_34
    -------------------------------------------------  ---------------------------
    Total                                      4.898ns (0.927ns logic, 3.971ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.898ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (1.625 - 1.640)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y190.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X83Y190.A5     net (fanout=289)      0.192   ftop/dram0/memc_memc/rst
    SLICE_X83Y190.A      Tilo                  0.068   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A6     net (fanout=10)       1.106   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A6     net (fanout=8)        0.916   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<23>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D6     net (fanout=5)        1.216   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X61Y228.CE     net (fanout=11)       0.541   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X61Y228.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_37
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_36
    -------------------------------------------------  ---------------------------
    Total                                      4.898ns (0.927ns logic, 3.971ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_35 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.898ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (1.625 - 1.640)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y190.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X83Y190.A5     net (fanout=289)      0.192   ftop/dram0/memc_memc/rst
    SLICE_X83Y190.A      Tilo                  0.068   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A6     net (fanout=10)       1.106   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X77Y207.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A6     net (fanout=8)        0.916   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X72Y215.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<23>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D6     net (fanout=5)        1.216   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X62Y228.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X61Y228.CE     net (fanout=11)       0.541   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X61Y228.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_37
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_35
    -------------------------------------------------  ---------------------------
    Total                                      4.898ns (0.927ns logic, 3.971ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_244 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[40].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.807 - 0.700)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_244 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[40].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y199.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<247>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_244
    SLICE_X84Y201.AI     net (fanout=1)        0.146   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<244>
    SLICE_X84Y201.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<241>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[40].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (0.011ns logic, 0.146ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_23 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.066ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.052 - 0.043)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_23 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y218.DQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2<23>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_23
    SLICE_X116Y218.C6    net (fanout=1)        0.044   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2<23>
    SLICE_X116Y218.CLK   Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/req_row_r<50>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/row<10>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl_10
    -------------------------------------------------  ---------------------------
    Total                                      0.066ns (0.022ns logic, 0.044ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_13 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise0_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_13 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise0_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y214.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_13
    SLICE_X20Y214.D6     net (fanout=5)        0.055   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_13
    SLICE_X20Y214.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise0_r_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r[3][1]_pat_rise0[3][1]_equal_552_o<1>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise0_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.021ns logic, 0.055ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_164 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[27].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.520 - 0.483)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_164 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[27].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y205.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<167>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_164
    SLICE_X84Y205.BI     net (fanout=1)        0.095   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<164>
    SLICE_X84Y205.CLK    Tdh         (-Th)     0.086   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<163>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[27].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (0.012ns logic, 0.095ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_188 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[31].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.519 - 0.483)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_188 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[31].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y191.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<191>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_188
    SLICE_X84Y191.BI     net (fanout=1)        0.096   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<188>
    SLICE_X84Y191.CLK    Tdh         (-Th)     0.086   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<187>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[31].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.012ns logic, 0.096ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_reqF/data0_reg_122 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_250 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.521 - 0.483)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_reqF/data0_reg_122 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_250
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y197.DQ     Tcko                  0.098   ftop/dram0/memc_reqF_D_OUT<122>
                                                       ftop/dram0/memc_reqF/data0_reg_122
    SLICE_X88Y198.CX     net (fanout=3)        0.103   ftop/dram0/memc_reqF_D_OUT<122>
    SLICE_X88Y198.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<251>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_250
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.009ns logic, 0.103ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd21 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_ioconfig_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.472 - 0.434)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd21 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_ioconfig_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y207.CQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd21
    SLICE_X116Y207.DX    net (fanout=5)        0.104   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r_FSM_FFd21
    SLICE_X116Y207.CLK   Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_io_config_strobe
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_ioconfig_en
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.009ns logic, 0.104ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_15 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.506 - 0.471)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_15 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y184.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7<16>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_15
    SLICE_X60Y184.AX     net (fanout=2)        0.101   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7<15>
    SLICE_X60Y184.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc_dbg_wl_odelay_dq_tap_cnt<23>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_20
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.009ns logic, 0.101ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_reqF/data0_reg_120 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_248 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.521 - 0.483)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_reqF/data0_reg_120 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_248
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y197.BQ     Tcko                  0.098   ftop/dram0/memc_reqF_D_OUT<122>
                                                       ftop/dram0/memc_reqF/data0_reg_120
    SLICE_X88Y198.AX     net (fanout=3)        0.105   ftop/dram0/memc_reqF_D_OUT<120>
    SLICE_X88Y198.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<251>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_248
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.009ns logic, 0.105ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_246 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.521 - 0.484)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_246 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y199.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<247>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_246
    SLICE_X84Y198.CI     net (fanout=1)        0.100   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<246>
    SLICE_X84Y198.CLK    Tdh         (-Th)     0.085   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<247>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.013ns logic, 0.100ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_fall0_r_02 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_fall0_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.478 - 0.442)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_fall0_r_02 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_fall0_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y221.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_fall0_r_02
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_fall0_r_02
    SLICE_X14Y221.C6     net (fanout=1)        0.091   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_fall0_r_02
    SLICE_X14Y221.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_fall0_r_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r[2][1]_prev_sr_fall0_r[2][1]_equal_279_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_fall0_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.022ns logic, 0.091ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_delta_rsync_r_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal_clkdiv_dlyce_rsync_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.092ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_delta_rsync_r_3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal_clkdiv_dlyce_rsync_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y202.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<119>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/idel_tap_delta_rsync_r_3
    SLICE_X79Y202.C6     net (fanout=7)        0.050   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<119>
    SLICE_X79Y202.CLK    Tah         (-Th)     0.056   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<104>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux_cal_clkdiv_state_r[3]_GND_164_o_Mux_633_o12
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal_clkdiv_dlyce_rsync_r
    -------------------------------------------------  ---------------------------
    Total                                      0.092ns (0.042ns logic, 0.050ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_16 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.479 - 0.446)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_16 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y215.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_17
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_16
    SLICE_X18Y215.C6     net (fanout=1)        0.092   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_16
    SLICE_X18Y215.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r[6][1]_prev_sr_rise0_r[6][1]_equal_314_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_6
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.022ns logic, 0.092ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_14 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.479 - 0.446)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_14 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y215.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_17
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_14
    SLICE_X18Y215.A6     net (fanout=1)        0.094   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_14
    SLICE_X18Y215.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r[4][1]_prev_sr_rise0_r[4][1]_equal_296_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.022ns logic, 0.094ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_245 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[40].RAM32M0_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.191ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.807 - 0.700)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_245 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[40].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y199.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<247>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_245
    SLICE_X84Y201.AX     net (fanout=1)        0.146   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<245>
    SLICE_X84Y201.CLK    Tdh         (-Th)     0.053   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<241>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[40].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.191ns (0.045ns logic, 0.146ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r_0_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.533 - 0.494)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r_0_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y204.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r_0<0>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r_0_0
    SLICE_X70Y203.AX     net (fanout=1)        0.101   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_r_0<0>
    SLICE_X70Y203.CLK    Tckdi       (-Th)     0.076   ftop/dram0/memc_memc_dbg_wl_dqs_inverted<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_91 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[15].RAM32M0_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.193ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.799 - 0.691)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_91 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[15].RAM32M0_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y198.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<91>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_91
    SLICE_X92Y201.CX     net (fanout=1)        0.148   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<91>
    SLICE_X92Y201.CLK    Tdh         (-Th)     0.053   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<91>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[15].RAM32M0_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.193ns (0.045ns logic, 0.148ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_valid_r (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_valid_r1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.522 - 0.488)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_valid_r to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_valid_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y216.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_valid_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_valid_r
    SLICE_X70Y216.AX     net (fanout=1)        0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_valid_r
    SLICE_X70Y216.CLK    Tckdi       (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_valid_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_valid_r1
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise1_r_02 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise1_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.097ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise1_r_02 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise1_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y207.DQ     Tcko                  0.115   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise1_r_02
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise1_r_02
    SLICE_X21Y207.C6     net (fanout=1)        0.038   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise1_r_02
    SLICE_X21Y207.CLK    Tah         (-Th)     0.056   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise1_r_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r[2][1]_prev_sr_rise1_r[2][1]_equal_280_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise1_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.097ns (0.059ns logic, 0.038ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume_r1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.098ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume_r1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y207.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume_r2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume_r1
    SLICE_X78Y207.A6     net (fanout=2)        0.055   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume_r1
    SLICE_X78Y207.CLK    Tah         (-Th)     0.055   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rdlvl_pat_resume
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume_r_rdlvl_resume_r2_OR_7792_o1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rdlvl_resume
    -------------------------------------------------  ---------------------------
    Total                                      0.098ns (0.043ns logic, 0.055ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMA/CLK
  Location pin: SLICE_X32Y184.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMA/CLK
  Location pin: SLICE_X32Y184.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMA_D1/CLK
  Location pin: SLICE_X32Y184.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMA_D1/CLK
  Location pin: SLICE_X32Y184.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMB/CLK
  Location pin: SLICE_X32Y184.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMB/CLK
  Location pin: SLICE_X32Y184.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMB_D1/CLK
  Location pin: SLICE_X32Y184.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMB_D1/CLK
  Location pin: SLICE_X32Y184.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMC/CLK
  Location pin: SLICE_X32Y184.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMC/CLK
  Location pin: SLICE_X32Y184.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMC_D1/CLK
  Location pin: SLICE_X32Y184.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMC_D1/CLK
  Location pin: SLICE_X32Y184.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMD/CLK
  Location pin: SLICE_X32Y184.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMD/CLK
  Location pin: SLICE_X32Y184.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMD_D1/CLK
  Location pin: SLICE_X32Y184.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMD_D1/CLK
  Location pin: SLICE_X32Y184.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMA/CLK
  Location pin: SLICE_X36Y183.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMA/CLK
  Location pin: SLICE_X36Y183.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMA_D1/CLK
  Location pin: SLICE_X36Y183.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMA_D1/CLK
  Location pin: SLICE_X36Y183.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = 
PERIOD TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" 
TS_SYS0CLK * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" TS_SYS0CLK * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.071ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 997.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_clk_wr_i = PERIOD TIMEGRP         
"ftop_dram0_memc_memc_clk_wr_i" TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.022ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.522ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.240ns (Levels of Logic = 1)
  Clock Path Delay:     1.287ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.369   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X100Y48.DX     net (fanout=1)        0.876   gmii_rxd_7_IBUF
    SLICE_X100Y48.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.240ns (0.364ns logic, 0.876ns route)
                                                       (29.4% logic, 70.6% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X100Y48.CLK    net (fanout=47)       0.372   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.774ns logic, 0.513ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.725ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.796ns (Levels of Logic = 1)
  Clock Path Delay:     2.546ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.669   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X100Y48.DX     net (fanout=1)        1.295   gmii_rxd_7_IBUF
    SLICE_X100Y48.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.796ns (0.501ns logic, 1.295ns route)
                                                       (27.9% logic, 72.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X100Y48.CLK    net (fanout=47)       0.935   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (1.227ns logic, 1.319ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.049ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.549ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.213ns (Levels of Logic = 1)
  Clock Path Delay:     1.287ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.374   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X100Y48.CX     net (fanout=1)        0.844   gmii_rxd_6_IBUF
    SLICE_X100Y48.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (0.369ns logic, 0.844ns route)
                                                       (30.4% logic, 69.6% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X100Y48.CLK    net (fanout=47)       0.372   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.774ns logic, 0.513ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.681ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.752ns (Levels of Logic = 1)
  Clock Path Delay:     2.546ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.672   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X100Y48.CX     net (fanout=1)        1.248   gmii_rxd_6_IBUF
    SLICE_X100Y48.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (0.504ns logic, 1.248ns route)
                                                       (28.8% logic, 71.2% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X100Y48.CLK    net (fanout=47)       0.935   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (1.227ns logic, 1.319ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.088ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.588ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.174ns (Levels of Logic = 1)
  Clock Path Delay:     1.287ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.390   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X100Y48.BX     net (fanout=1)        0.789   gmii_rxd_5_IBUF
    SLICE_X100Y48.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.174ns (0.385ns logic, 0.789ns route)
                                                       (32.8% logic, 67.2% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X100Y48.CLK    net (fanout=47)       0.372   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.774ns logic, 0.513ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.636ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.707ns (Levels of Logic = 1)
  Clock Path Delay:     2.546ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.686   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X100Y48.BX     net (fanout=1)        1.189   gmii_rxd_5_IBUF
    SLICE_X100Y48.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.707ns (0.518ns logic, 1.189ns route)
                                                       (30.3% logic, 69.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X100Y48.CLK    net (fanout=47)       0.935   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (1.227ns logic, 1.319ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.149ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.113ns (Levels of Logic = 1)
  Clock Path Delay:     1.287ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.433   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X100Y48.AX     net (fanout=1)        0.685   gmii_rxd_4_IBUF
    SLICE_X100Y48.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.428ns logic, 0.685ns route)
                                                       (38.5% logic, 61.5% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X100Y48.CLK    net (fanout=47)       0.372   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.774ns logic, 0.513ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.489ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.560ns (Levels of Logic = 1)
  Clock Path Delay:     2.546ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.723   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X100Y48.AX     net (fanout=1)        1.005   gmii_rxd_4_IBUF
    SLICE_X100Y48.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (0.555ns logic, 1.005ns route)
                                                       (35.6% logic, 64.4% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X100Y48.CLK    net (fanout=47)       0.935   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (1.227ns logic, 1.319ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.122ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.622ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.152ns (Levels of Logic = 1)
  Clock Path Delay:     1.299ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.435   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X104Y45.DX     net (fanout=1)        0.722   gmii_rxd_3_IBUF
    SLICE_X104Y45.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.152ns (0.430ns logic, 0.722ns route)
                                                       (37.3% logic, 62.7% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X104Y45.CLK    net (fanout=47)       0.384   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (0.774ns logic, 0.525ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.551ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.645ns (Levels of Logic = 1)
  Clock Path Delay:     2.569ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.725   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X104Y45.DX     net (fanout=1)        1.088   gmii_rxd_3_IBUF
    SLICE_X104Y45.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.645ns (0.557ns logic, 1.088ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X104Y45.CLK    net (fanout=47)       0.958   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (1.227ns logic, 1.342ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.077ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.577ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.197ns (Levels of Logic = 1)
  Clock Path Delay:     1.299ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.375   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X104Y45.CX     net (fanout=1)        0.827   gmii_rxd_2_IBUF
    SLICE_X104Y45.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.197ns (0.370ns logic, 0.827ns route)
                                                       (30.9% logic, 69.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X104Y45.CLK    net (fanout=47)       0.384   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (0.774ns logic, 0.525ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.636ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.730ns (Levels of Logic = 1)
  Clock Path Delay:     2.569ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.673   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X104Y45.CX     net (fanout=1)        1.225   gmii_rxd_2_IBUF
    SLICE_X104Y45.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.730ns (0.505ns logic, 1.225ns route)
                                                       (29.2% logic, 70.8% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X104Y45.CLK    net (fanout=47)       0.958   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (1.227ns logic, 1.342ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.125ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.625ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.149ns (Levels of Logic = 1)
  Clock Path Delay:     1.299ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.381   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X104Y45.BX     net (fanout=1)        0.773   gmii_rxd_1_IBUF
    SLICE_X104Y45.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.149ns (0.376ns logic, 0.773ns route)
                                                       (32.7% logic, 67.3% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X104Y45.CLK    net (fanout=47)       0.384   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (0.774ns logic, 0.525ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.552ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.646ns (Levels of Logic = 1)
  Clock Path Delay:     2.569ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.678   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X104Y45.BX     net (fanout=1)        1.136   gmii_rxd_1_IBUF
    SLICE_X104Y45.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.646ns (0.510ns logic, 1.136ns route)
                                                       (31.0% logic, 69.0% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X104Y45.CLK    net (fanout=47)       0.958   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (1.227ns logic, 1.342ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.138ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.638ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.136ns (Levels of Logic = 1)
  Clock Path Delay:     1.299ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.435   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X104Y45.AX     net (fanout=1)        0.706   gmii_rxd_0_IBUF
    SLICE_X104Y45.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.136ns (0.430ns logic, 0.706ns route)
                                                       (37.9% logic, 62.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X104Y45.CLK    net (fanout=47)       0.384   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (0.774ns logic, 0.525ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.531ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.625ns (Levels of Logic = 1)
  Clock Path Delay:     2.569ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.725   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X104Y45.AX     net (fanout=1)        1.068   gmii_rxd_0_IBUF
    SLICE_X104Y45.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.625ns (0.557ns logic, 1.068ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X104Y45.CLK    net (fanout=47)       0.958   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (1.227ns logic, 1.342ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.047ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.547ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.274ns (Levels of Logic = 1)
  Clock Path Delay:     1.346ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.425   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X105Y38.DX     net (fanout=1)        0.845   gmii_rx_dv_IBUF
    SLICE_X105Y38.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.429ns logic, 0.845ns route)
                                                       (33.7% logic, 66.3% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y38.CLK    net (fanout=47)       0.431   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.774ns logic, 0.572ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.681ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.829ns (Levels of Logic = 1)
  Clock Path Delay:     2.623ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.716   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X105Y38.DX     net (fanout=1)        1.252   gmii_rx_dv_IBUF
    SLICE_X105Y38.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.829ns (0.577ns logic, 1.252ns route)
                                                       (31.5% logic, 68.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y38.CLK    net (fanout=47)       1.012   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (1.227ns logic, 1.396ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.276ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.776ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.986ns (Levels of Logic = 1)
  Clock Path Delay:     1.287ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.393   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X101Y46.AX     net (fanout=1)        0.589   gmii_rx_er_IBUF
    SLICE_X101Y46.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      0.986ns (0.397ns logic, 0.589ns route)
                                                       (40.3% logic, 59.7% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X101Y46.CLK    net (fanout=47)       0.372   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.774ns logic, 0.513ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.342ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.414ns (Levels of Logic = 1)
  Clock Path Delay:     2.547ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.689   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X101Y46.AX     net (fanout=1)        0.864   gmii_rx_er_IBUF
    SLICE_X101Y46.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.414ns (0.550ns logic, 0.864ns route)
                                                       (38.9% logic, 61.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X101Y46.CLK    net (fanout=47)       0.936   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.547ns (1.227ns logic, 1.320ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<7>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<6>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<5>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<4>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<3>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<2>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<1>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<0>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_en" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_er" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.108ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Arrival 2:            2.505ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.189ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |      5.000ns|      4.761ns|      4.993ns|            0|            0|        91995|        75766|
| TS_ftop_dram0_memc_memc_u_infr|      5.000ns|      4.993ns|          N/A|            0|            0|        75766|            0|
| astructure_clk_pll            |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_u_infr|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| astructure_clk_mem_pll        |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_clk_wr|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| _i                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCICLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCICLK                      |      4.000ns|      1.538ns|      4.000ns|            0|            1|            0|     11393142|
| TS_CLK_125                    |      8.000ns|      7.987ns|          N/A|            1|            0|     11373845|            0|
| TS_CLK_250                    |      4.000ns|      4.000ns|          N/A|            0|            0|        19297|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |   -0.047(R)|      FAST  |    0.819(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rx_er  |   -0.276(R)|      FAST  |    1.158(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<0> |   -0.138(R)|      FAST  |    0.969(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<1> |   -0.125(R)|      FAST  |    0.948(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<2> |   -0.077(R)|      FAST  |    0.864(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<3> |   -0.122(R)|      FAST  |    0.949(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<4> |   -0.149(R)|      FAST  |    1.011(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<5> |   -0.088(R)|      FAST  |    0.864(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<6> |   -0.049(R)|      FAST  |    0.819(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<7> |   -0.022(R)|      FAST  |    0.775(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    5.207|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.993|         |         |         |
sys0_clkp      |    4.993|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.993|         |         |         |
sys0_clkp      |    4.993|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.032|         |         |         |
sys1_clkp      |    5.032|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.032|         |         |         |
sys1_clkp      |    5.032|         |         |         |
---------------+---------+---------+---------+---------+

COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.753; Ideal Clock Offset To Actual Clock 0.602; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<7>       |   -0.022(R)|      FAST  |    0.775(R)|      SLOW  |    0.522|    1.725|       -0.602|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.022|         -  |       0.775|         -  |    0.522|    1.725|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.770; Ideal Clock Offset To Actual Clock 0.566; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<6>       |   -0.049(R)|      FAST  |    0.819(R)|      SLOW  |    0.549|    1.681|       -0.566|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.049|         -  |       0.819|         -  |    0.549|    1.681|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.776; Ideal Clock Offset To Actual Clock 0.524; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<5>       |   -0.088(R)|      FAST  |    0.864(R)|      SLOW  |    0.588|    1.636|       -0.524|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.088|         -  |       0.864|         -  |    0.588|    1.636|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.862; Ideal Clock Offset To Actual Clock 0.420; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<4>       |   -0.149(R)|      FAST  |    1.011(R)|      SLOW  |    0.649|    1.489|       -0.420|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.149|         -  |       1.011|         -  |    0.649|    1.489|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.827; Ideal Clock Offset To Actual Clock 0.465; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<3>       |   -0.122(R)|      FAST  |    0.949(R)|      SLOW  |    0.622|    1.551|       -0.465|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.122|         -  |       0.949|         -  |    0.622|    1.551|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.787; Ideal Clock Offset To Actual Clock 0.530; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<2>       |   -0.077(R)|      FAST  |    0.864(R)|      SLOW  |    0.577|    1.636|       -0.530|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.077|         -  |       0.864|         -  |    0.577|    1.636|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.823; Ideal Clock Offset To Actual Clock 0.464; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<1>       |   -0.125(R)|      FAST  |    0.948(R)|      SLOW  |    0.625|    1.552|       -0.464|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.125|         -  |       0.948|         -  |    0.625|    1.552|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.831; Ideal Clock Offset To Actual Clock 0.446; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<0>       |   -0.138(R)|      FAST  |    0.969(R)|      SLOW  |    0.638|    1.531|       -0.446|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.138|         -  |       0.969|         -  |    0.638|    1.531|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.772; Ideal Clock Offset To Actual Clock 0.567; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |   -0.047(R)|      FAST  |    0.819(R)|      SLOW  |    0.547|    1.681|       -0.567|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.047|         -  |       0.819|         -  |    0.547|    1.681|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.882; Ideal Clock Offset To Actual Clock 0.283; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_er        |   -0.276(R)|      FAST  |    1.158(R)|      SLOW  |    0.776|    1.342|       -0.283|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.276|         -  |       1.158|         -  |    0.776|    1.342|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 1  Score: 40  (Setup/Max: 0, Hold: 40)

Constraints cover 11570497 paths, 0 nets, and 213538 connections

Design statistics:
   Minimum period:   7.987ns{1}   (Maximum frequency: 125.203MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 26 13:32:41 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1650 MB



