// Seed: 3995523558
module module_0;
  time id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    output wire id_4,
    input wire id_5
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2;
  initial begin : LABEL_0
    #1 begin : LABEL_0
      `define pp_1 0
      `pp_1[`pp_1==?1] <= 1;
    end
    if (id_2[1]) assert (~1);
  end
  supply0 id_3;
  for (id_4 = id_4; 1; id_3 = id_3) begin : LABEL_0
    genvar id_5;
  end
  wire id_6;
  assign id_4 = id_6.id_4;
  assign id_4 = 1 | id_3;
  wire id_7;
endmodule
