

================================================================
== Vivado HLS Report for 'qrf_givens_float_s'
================================================================
* Date:           Thu Jul 30 16:23:22 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.365|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|   77|    8|   77|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 31 
2 --> 3 5 
3 --> 4 5 
4 --> 5 
5 --> 6 30 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 
31 --> 32 
32 --> 33 57 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 30 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.20>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%b_M_imag_read = call float @_ssdm_op_Read.ap_auto.float(float %b_M_imag)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:271]   --->   Operation 58 'read' 'b_M_imag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%b_M_real_read = call float @_ssdm_op_Read.ap_auto.float(float %b_M_real)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:271]   --->   Operation 59 'read' 'b_M_real_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%a_M_imag_read = call float @_ssdm_op_Read.ap_auto.float(float %a_M_imag)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:271]   --->   Operation 60 'read' 'a_M_imag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%a_M_real_read = call float @_ssdm_op_Read.ap_auto.float(float %a_M_real)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:271]   --->   Operation 61 'read' 'a_M_real_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%extra_pass_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %extra_pass)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:271]   --->   Operation 62 'read' 'extra_pass_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %extra_pass_read, label %7, label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:279]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (7.20ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 64 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 7.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Val2_41 = bitcast float %a_M_real_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 65 'bitcast' 'p_Val2_41' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln368_4 = trunc i32 %p_Val2_41 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 66 'trunc' 'trunc_ln368_4' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln284 = trunc i32 %p_Val2_41 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 67 'trunc' 'trunc_ln284' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_4)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 68 'bitconcatenate' 'p_Result_s' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln348 = bitcast i32 %p_Result_s to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 69 'bitcast' 'bitcast_ln348' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_41, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 70 'partselect' 'tmp_17' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.55ns)   --->   "%icmp_ln284 = icmp ne i8 %tmp_17, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 71 'icmp' 'icmp_ln284' <Predicate = (!extra_pass_read)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (2.44ns)   --->   "%icmp_ln284_1 = icmp eq i23 %trunc_ln284, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 72 'icmp' 'icmp_ln284_1' <Predicate = (!extra_pass_read)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp oeq float %bitcast_ln348, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 73 'fcmp' 'tmp_18' <Predicate = (!extra_pass_read)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [2/2] (7.20ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 74 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 7.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %b_M_real_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 75 'bitcast' 'p_Val2_s' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %p_Val2_s to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 76 'trunc' 'trunc_ln368' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln306 = trunc i32 %p_Val2_s to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 77 'trunc' 'trunc_ln306' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_36 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 78 'bitconcatenate' 'p_Result_36' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln348_1 = bitcast i32 %p_Result_36 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 79 'bitcast' 'bitcast_ln348_1' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 80 'partselect' 'tmp_s' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.55ns)   --->   "%icmp_ln306 = icmp ne i8 %tmp_s, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 81 'icmp' 'icmp_ln306' <Predicate = (extra_pass_read)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (2.44ns)   --->   "%icmp_ln306_1 = icmp eq i23 %trunc_ln306, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 82 'icmp' 'icmp_ln306_1' <Predicate = (extra_pass_read)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp oeq float %bitcast_ln348_1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 83 'fcmp' 'tmp_16' <Predicate = (extra_pass_read)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.47>
ST_2 : Operation 84 [1/2] (7.47ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 84 'call' 'sqrt_mag_a_mag_b' <Predicate = true> <Delay = 7.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln284)   --->   "%or_ln284 = or i1 %icmp_ln284_1, %icmp_ln284" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 85 'or' 'or_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp oeq float %bitcast_ln348, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 86 'fcmp' 'tmp_18' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284 = and i1 %or_ln284, %tmp_18" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 87 'and' 'and_ln284' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %and_ln284, label %2, label %._crit_edge" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Val2_38 = bitcast float %a_M_imag_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 89 'bitcast' 'p_Val2_38' <Predicate = (and_ln284)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln368_6 = trunc i32 %p_Val2_38 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 90 'trunc' 'trunc_ln368_6' <Predicate = (and_ln284)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln284_1 = trunc i32 %p_Val2_38 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 91 'trunc' 'trunc_ln284_1' <Predicate = (and_ln284)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_31 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_6)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 92 'bitconcatenate' 'p_Result_31' <Predicate = (and_ln284)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln348_2 = bitcast i32 %p_Result_31 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 93 'bitcast' 'bitcast_ln348_2' <Predicate = (and_ln284)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_38, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 94 'partselect' 'tmp_21' <Predicate = (and_ln284)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.55ns)   --->   "%icmp_ln284_2 = icmp ne i8 %tmp_21, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 95 'icmp' 'icmp_ln284_2' <Predicate = (and_ln284)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (2.44ns)   --->   "%icmp_ln284_3 = icmp eq i23 %trunc_ln284_1, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 96 'icmp' 'icmp_ln284_3' <Predicate = (and_ln284)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp oeq float %bitcast_ln348_2, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 97 'fcmp' 'tmp_22' <Predicate = (and_ln284)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.40>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_1)   --->   "%or_ln284_1 = or i1 %icmp_ln284_3, %icmp_ln284_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 98 'or' 'or_ln284_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp oeq float %bitcast_ln348_2, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 99 'fcmp' 'tmp_22' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_1 = and i1 %or_ln284_1, %tmp_22" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 100 'and' 'and_ln284_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %and_ln284_1, label %3, label %._crit_edge" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_Val2_39 = bitcast float %b_M_real_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 102 'bitcast' 'p_Val2_39' <Predicate = (and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln368_7 = trunc i32 %p_Val2_39 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 103 'trunc' 'trunc_ln368_7' <Predicate = (and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln284_2 = trunc i32 %p_Val2_39 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 104 'trunc' 'trunc_ln284_2' <Predicate = (and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_32 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_7)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 105 'bitconcatenate' 'p_Result_32' <Predicate = (and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln348_4 = bitcast i32 %p_Result_32 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 106 'bitcast' 'bitcast_ln348_4' <Predicate = (and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_39, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 107 'partselect' 'tmp_23' <Predicate = (and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.55ns)   --->   "%icmp_ln284_4 = icmp ne i8 %tmp_23, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 108 'icmp' 'icmp_ln284_4' <Predicate = (and_ln284_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (2.44ns)   --->   "%icmp_ln284_5 = icmp eq i23 %trunc_ln284_2, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 109 'icmp' 'icmp_ln284_5' <Predicate = (and_ln284_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [2/2] (5.43ns)   --->   "%tmp_24 = fcmp oeq float %bitcast_ln348_4, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 110 'fcmp' 'tmp_24' <Predicate = (and_ln284_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_2)   --->   "%or_ln284_2 = or i1 %icmp_ln284_5, %icmp_ln284_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 111 'or' 'or_ln284_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/2] (5.43ns)   --->   "%tmp_24 = fcmp oeq float %bitcast_ln348_4, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 112 'fcmp' 'tmp_24' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_2 = and i1 %or_ln284_2, %tmp_24" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 113 'and' 'and_ln284_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %and_ln284_2, label %4, label %._crit_edge" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%p_Val2_40 = bitcast float %b_M_imag_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 115 'bitcast' 'p_Val2_40' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln368_8 = trunc i32 %p_Val2_40 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 116 'trunc' 'trunc_ln368_8' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln284_3 = trunc i32 %p_Val2_40 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 117 'trunc' 'trunc_ln284_3' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_33 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 118 'bitconcatenate' 'p_Result_33' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln348_5 = bitcast i32 %p_Result_33 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 119 'bitcast' 'bitcast_ln348_5' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_40, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 120 'partselect' 'tmp_25' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.55ns)   --->   "%icmp_ln284_6 = icmp ne i8 %tmp_25, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 121 'icmp' 'icmp_ln284_6' <Predicate = (and_ln284_2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (2.44ns)   --->   "%icmp_ln284_7 = icmp eq i23 %trunc_ln284_3, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 122 'icmp' 'icmp_ln284_7' <Predicate = (and_ln284_2)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [2/2] (5.43ns)   --->   "%tmp_26 = fcmp oeq float %bitcast_ln348_5, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 123 'fcmp' 'tmp_26' <Predicate = (and_ln284_2)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_3)   --->   "%or_ln284_3 = or i1 %icmp_ln284_7, %icmp_ln284_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 124 'or' 'or_ln284_3' <Predicate = (and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/2] (5.43ns)   --->   "%tmp_26 = fcmp oeq float %bitcast_ln348_5, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 125 'fcmp' 'tmp_26' <Predicate = (and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_3 = and i1 %or_ln284_3, %tmp_26" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 126 'and' 'and_ln284_3' <Predicate = (and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %and_ln284_3, label %5, label %._crit_edge" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 127 'br' <Predicate = (and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 0.00>
ST_5 : Operation 128 [4/4] (5.70ns)   --->   "%tmp_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 128 'fmul' 'tmp_i_i' <Predicate = (!and_ln284_3) | (!and_ln284_2) | (!and_ln284_1) | (!and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [4/4] (5.70ns)   --->   "%tmp_i_i_58 = fmul float %a_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 129 'fmul' 'tmp_i_i_58' <Predicate = (!and_ln284_3) | (!and_ln284_2) | (!and_ln284_1) | (!and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [4/4] (5.70ns)   --->   "%tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 130 'fmul' 'tmp_3_i_i' <Predicate = (!and_ln284_3) | (!and_ln284_2) | (!and_ln284_1) | (!and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [4/4] (5.70ns)   --->   "%tmp_5_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 131 'fmul' 'tmp_5_i_i' <Predicate = (!and_ln284_3) | (!and_ln284_2) | (!and_ln284_1) | (!and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [4/4] (5.70ns)   --->   "%tmp_6_i_i = fmul float %a_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 132 'fmul' 'tmp_6_i_i' <Predicate = (!and_ln284_3) | (!and_ln284_2) | (!and_ln284_1) | (!and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [4/4] (5.70ns)   --->   "%tmp_i_i6 = fmul float %sqrt_mag_a_mag_b, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 133 'fmul' 'tmp_i_i6' <Predicate = (!and_ln284_3) | (!and_ln284_2) | (!and_ln284_1) | (!and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [4/4] (5.70ns)   --->   "%tmp_i_i5 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 134 'fmul' 'tmp_i_i5' <Predicate = (!and_ln284_3) | (!and_ln284_2) | (!and_ln284_1) | (!and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [4/4] (5.70ns)   --->   "%tmp_5_i_i2 = fmul float %sqrt_mag_a_mag_b, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 135 'fmul' 'tmp_5_i_i2' <Predicate = (!and_ln284_3) | (!and_ln284_2) | (!and_ln284_1) | (!and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [4/4] (5.70ns)   --->   "%tmp_6_i_i2 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 136 'fmul' 'tmp_6_i_i2' <Predicate = (!and_ln284_3) | (!and_ln284_2) | (!and_ln284_1) | (!and_ln284)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_41, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:285]   --->   Operation 137 'bitselect' 'p_Result_34' <Predicate = (and_ln284 & and_ln284_1 & and_ln284_2 & and_ln284_3)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_35 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_34, i31 1065353216)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:285]   --->   Operation 138 'bitconcatenate' 'p_Result_35' <Predicate = (and_ln284 & and_ln284_1 & and_ln284_2 & and_ln284_3)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%c_tmp_M_real_1 = bitcast i32 %p_Result_35 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:285]   --->   Operation 139 'bitcast' 'c_tmp_M_real_1' <Predicate = (and_ln284 & and_ln284_1 & and_ln284_2 & and_ln284_3)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (1.76ns)   --->   "br label %6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:287]   --->   Operation 140 'br' <Predicate = (and_ln284 & and_ln284_1 & and_ln284_2 & and_ln284_3)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 141 [3/4] (5.70ns)   --->   "%tmp_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 141 'fmul' 'tmp_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [3/4] (5.70ns)   --->   "%tmp_i_i_58 = fmul float %a_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 142 'fmul' 'tmp_i_i_58' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [3/4] (5.70ns)   --->   "%tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 143 'fmul' 'tmp_3_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [3/4] (5.70ns)   --->   "%tmp_5_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 144 'fmul' 'tmp_5_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [3/4] (5.70ns)   --->   "%tmp_6_i_i = fmul float %a_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 145 'fmul' 'tmp_6_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [3/4] (5.70ns)   --->   "%tmp_i_i6 = fmul float %sqrt_mag_a_mag_b, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 146 'fmul' 'tmp_i_i6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [3/4] (5.70ns)   --->   "%tmp_i_i5 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 147 'fmul' 'tmp_i_i5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [3/4] (5.70ns)   --->   "%tmp_5_i_i2 = fmul float %sqrt_mag_a_mag_b, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 148 'fmul' 'tmp_5_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [3/4] (5.70ns)   --->   "%tmp_6_i_i2 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 149 'fmul' 'tmp_6_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 150 [2/4] (5.70ns)   --->   "%tmp_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 150 'fmul' 'tmp_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [2/4] (5.70ns)   --->   "%tmp_i_i_58 = fmul float %a_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 151 'fmul' 'tmp_i_i_58' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [2/4] (5.70ns)   --->   "%tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 152 'fmul' 'tmp_3_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [2/4] (5.70ns)   --->   "%tmp_5_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 153 'fmul' 'tmp_5_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [2/4] (5.70ns)   --->   "%tmp_6_i_i = fmul float %a_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 154 'fmul' 'tmp_6_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [2/4] (5.70ns)   --->   "%tmp_i_i6 = fmul float %sqrt_mag_a_mag_b, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 155 'fmul' 'tmp_i_i6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [2/4] (5.70ns)   --->   "%tmp_i_i5 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 156 'fmul' 'tmp_i_i5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [2/4] (5.70ns)   --->   "%tmp_5_i_i2 = fmul float %sqrt_mag_a_mag_b, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 157 'fmul' 'tmp_5_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [2/4] (5.70ns)   --->   "%tmp_6_i_i2 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 158 'fmul' 'tmp_6_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 159 [1/4] (5.70ns)   --->   "%tmp_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 159 'fmul' 'tmp_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/4] (5.70ns)   --->   "%tmp_i_i_58 = fmul float %a_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 160 'fmul' 'tmp_i_i_58' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/4] (5.70ns)   --->   "%tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 161 'fmul' 'tmp_3_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/4] (5.70ns)   --->   "%tmp_5_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 162 'fmul' 'tmp_5_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/4] (5.70ns)   --->   "%tmp_6_i_i = fmul float %a_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 163 'fmul' 'tmp_6_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/4] (5.70ns)   --->   "%tmp_i_i6 = fmul float %sqrt_mag_a_mag_b, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 164 'fmul' 'tmp_i_i6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/4] (5.70ns)   --->   "%tmp_i_i5 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 165 'fmul' 'tmp_i_i5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/4] (5.70ns)   --->   "%tmp_5_i_i2 = fmul float %sqrt_mag_a_mag_b, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 166 'fmul' 'tmp_5_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/4] (5.70ns)   --->   "%tmp_6_i_i2 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 167 'fmul' 'tmp_6_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 168 [5/5] (7.25ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i, %tmp_i_i_58" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 168 'fadd' 'tmp_2_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [5/5] (7.25ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 169 'fadd' 'tmp_4_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [5/5] (7.25ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 170 'fsub' 'tmp_7_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [5/5] (7.25ns)   --->   "%tmp_2_i_i5 = fadd float %tmp_i_i6, %tmp_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 171 'fadd' 'tmp_2_i_i5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [5/5] (7.25ns)   --->   "%tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 172 'fsub' 'tmp_7_i_i2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 173 [4/5] (7.25ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i, %tmp_i_i_58" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 173 'fadd' 'tmp_2_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [4/5] (7.25ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 174 'fadd' 'tmp_4_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [4/5] (7.25ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 175 'fsub' 'tmp_7_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [4/5] (7.25ns)   --->   "%tmp_2_i_i5 = fadd float %tmp_i_i6, %tmp_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 176 'fadd' 'tmp_2_i_i5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [4/5] (7.25ns)   --->   "%tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 177 'fsub' 'tmp_7_i_i2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 178 [3/5] (7.25ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i, %tmp_i_i_58" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 178 'fadd' 'tmp_2_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [3/5] (7.25ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 179 'fadd' 'tmp_4_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [3/5] (7.25ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 180 'fsub' 'tmp_7_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 181 [3/5] (7.25ns)   --->   "%tmp_2_i_i5 = fadd float %tmp_i_i6, %tmp_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 181 'fadd' 'tmp_2_i_i5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [3/5] (7.25ns)   --->   "%tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 182 'fsub' 'tmp_7_i_i2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 183 [2/5] (7.25ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i, %tmp_i_i_58" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 183 'fadd' 'tmp_2_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [2/5] (7.25ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 184 'fadd' 'tmp_4_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [2/5] (7.25ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 185 'fsub' 'tmp_7_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [2/5] (7.25ns)   --->   "%tmp_2_i_i5 = fadd float %tmp_i_i6, %tmp_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 186 'fadd' 'tmp_2_i_i5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [2/5] (7.25ns)   --->   "%tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 187 'fsub' 'tmp_7_i_i2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 188 [1/5] (7.25ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i, %tmp_i_i_58" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 188 'fadd' 'tmp_2_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 189 [1/5] (7.25ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 189 'fadd' 'tmp_4_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [1/5] (7.25ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 190 'fsub' 'tmp_7_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/5] (7.25ns)   --->   "%tmp_2_i_i5 = fadd float %tmp_i_i6, %tmp_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 191 'fadd' 'tmp_2_i_i5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [1/5] (7.25ns)   --->   "%tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 192 'fsub' 'tmp_7_i_i2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 193 [16/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 193 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [16/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 194 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [16/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 195 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [16/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 196 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 197 [15/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 197 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [15/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 198 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 199 [15/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 199 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [15/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 200 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 201 [14/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 201 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [14/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 202 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 203 [14/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 203 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [14/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 204 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 205 [13/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 205 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [13/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 206 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [13/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 207 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [13/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 208 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 209 [12/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 209 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [12/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 210 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [12/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 211 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [12/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 212 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 213 [11/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 213 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 214 [11/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 214 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 215 [11/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 215 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 216 [11/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 216 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 217 [10/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 217 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 218 [10/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 218 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 219 [10/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 219 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [10/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 220 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 221 [9/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 221 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 222 [9/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 222 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 223 [9/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 223 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 224 [9/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 224 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 225 [8/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 225 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 226 [8/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 226 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 227 [8/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 227 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 228 [8/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 228 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 229 [7/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 229 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 230 [7/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 230 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 231 [7/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 231 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 232 [7/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 232 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 233 [6/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 233 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 234 [6/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 234 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 235 [6/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 235 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 236 [6/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 236 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 237 [5/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 237 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 238 [5/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 238 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 239 [5/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 239 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 240 [5/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 240 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 241 [4/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 241 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 242 [4/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 242 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 243 [4/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 243 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 244 [4/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 244 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 245 [3/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 245 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 246 [3/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 246 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 247 [3/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 247 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 248 [3/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 248 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.07>
ST_28 : Operation 249 [2/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 249 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 250 [2/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 250 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 251 [2/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 251 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 252 [2/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 252 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.07>
ST_29 : Operation 253 [1/16] (6.07ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 253 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 254 [1/16] (6.07ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 254 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 255 [1/16] (6.07ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 255 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 256 [1/16] (6.07ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 256 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 257 [1/1] (1.76ns)   --->   "br label %6"   --->   Operation 257 'br' <Predicate = true> <Delay = 1.76>

State 30 <SV = 29> <Delay = 2.76>
ST_30 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_M_real_2 = phi float [ 0.000000e+00, %5 ], [ %s_tmp_M_real_1, %._crit_edge ]"   --->   Operation 258 'phi' 'tmp_M_real_2' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_30 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_M_imag_2 = phi float [ 0.000000e+00, %5 ], [ %c_tmp_M_imag, %._crit_edge ]"   --->   Operation 259 'phi' 'tmp_M_imag_2' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_30 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_M_real_1 = phi float [ %c_tmp_M_real_1, %5 ], [ %c_tmp_M_real, %._crit_edge ]"   --->   Operation 260 'phi' 'tmp_M_real_1' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_30 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155_2)   --->   "%s_tmp_M_imag = phi float [ 0.000000e+00, %5 ], [ %complex_M_imag_writ, %._crit_edge ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 261 'phi' 's_tmp_M_imag' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_30 : Operation 262 [1/1] (0.00ns)   --->   "%bitcast_ln155_2 = bitcast float %tmp_M_imag_2 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:291]   --->   Operation 262 'bitcast' 'bitcast_ln155_2' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_30 : Operation 263 [1/1] (0.99ns)   --->   "%xor_ln155_1 = xor i32 %bitcast_ln155_2, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:291]   --->   Operation 263 'xor' 'xor_ln155_1' <Predicate = (!extra_pass_read)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_M_imag_3 = bitcast i32 %xor_ln155_1 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:291]   --->   Operation 264 'bitcast' 'tmp_M_imag_3' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_30 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155_2)   --->   "%bitcast_ln155_4 = bitcast float %s_tmp_M_imag to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:293]   --->   Operation 265 'bitcast' 'bitcast_ln155_4' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_30 : Operation 266 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln155_2 = xor i32 %bitcast_ln155_4, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:293]   --->   Operation 266 'xor' 'xor_ln155_2' <Predicate = (!extra_pass_read)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_M_imag_5 = bitcast i32 %xor_ln155_2 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:293]   --->   Operation 267 'bitcast' 'tmp_M_imag_5' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_30 : Operation 268 [1/1] (0.00ns)   --->   "%bitcast_ln444 = bitcast float %tmp_M_real_2 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:294]   --->   Operation 268 'bitcast' 'bitcast_ln444' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_30 : Operation 269 [1/1] (0.99ns)   --->   "%xor_ln444 = xor i32 %bitcast_ln444, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:294]   --->   Operation 269 'xor' 'xor_ln444' <Predicate = (!extra_pass_read)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln444_1 = bitcast i32 %xor_ln444 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:294]   --->   Operation 270 'bitcast' 'bitcast_ln444_1' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_30 : Operation 271 [1/1] (1.76ns)   --->   "br label %10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:299]   --->   Operation 271 'br' <Predicate = (!extra_pass_read)> <Delay = 1.76>
ST_30 : Operation 272 [1/1] (0.00ns)   --->   "%c_M_real_write_assi = phi float [ %tmp_M_real_1, %6 ], [ 1.000000e+00, %9 ]"   --->   Operation 272 'phi' 'c_M_real_write_assi' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 273 [1/1] (0.00ns)   --->   "%c_M_imag_write_assi = phi float [ %tmp_M_imag_3, %6 ], [ 0.000000e+00, %9 ]"   --->   Operation 273 'phi' 'c_M_imag_write_assi' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 274 [1/1] (0.00ns)   --->   "%s_M_real_write_assi = phi float [ %tmp_M_real_2, %6 ], [ 0.000000e+00, %9 ]"   --->   Operation 274 'phi' 's_M_real_write_assi' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 275 [1/1] (0.00ns)   --->   "%s_M_imag_write_assi = phi float [ %tmp_M_imag_5, %6 ], [ 0.000000e+00, %9 ]"   --->   Operation 275 'phi' 's_M_imag_write_assi' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 276 [1/1] (0.00ns)   --->   "%ss_M_real_write_ass = phi float [ %bitcast_ln444_1, %6 ], [ 0.000000e+00, %9 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:294]   --->   Operation 276 'phi' 'ss_M_real_write_ass' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 277 [1/1] (0.00ns)   --->   "%cc_M_real_write_ass = phi float [ %tmp_M_real_1, %6 ], [ %tmp_M_real, %9 ]"   --->   Operation 277 'phi' 'cc_M_real_write_ass' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 278 [1/1] (0.00ns)   --->   "%cc_M_imag_write_ass = phi float [ %tmp_M_imag_2, %6 ], [ %tmp_M_imag_1, %9 ]"   --->   Operation 278 'phi' 'cc_M_imag_write_ass' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 279 [1/1] (0.00ns)   --->   "%r_M_real_0 = phi float [ %sqrt_mag_a_mag_b, %6 ], [ %sqrt_mag_a_mag_b_1, %9 ]"   --->   Operation 279 'phi' 'r_M_real_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 280 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { float, float, float, float, float, float, float, float, float } undef, float %c_M_real_write_assi, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 280 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 281 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_s, float %c_M_imag_write_assi, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 281 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 282 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_1, float %s_M_real_write_assi, 2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 282 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 283 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_2, float %s_M_imag_write_assi, 3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 283 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 284 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_3, float %ss_M_real_write_ass, 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 284 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 285 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_4, float %s_M_imag_write_assi, 5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 285 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 286 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_5, float %cc_M_real_write_ass, 6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 286 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 287 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_6, float %cc_M_imag_write_ass, 7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 287 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 288 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_7, float %r_M_real_0, 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 288 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 289 [1/1] (0.00ns)   --->   "ret { float, float, float, float, float, float, float, float, float } %mrv_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 289 'ret' <Predicate = true> <Delay = 0.00>

State 31 <SV = 1> <Delay = 7.47>
ST_31 : Operation 290 [1/2] (7.47ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 290 'call' 'sqrt_mag_a_mag_b_1' <Predicate = true> <Delay = 7.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln306)   --->   "%or_ln306 = or i1 %icmp_ln306_1, %icmp_ln306" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 291 'or' 'or_ln306' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 292 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp oeq float %bitcast_ln348_1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 292 'fcmp' 'tmp_16' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 293 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln306 = and i1 %or_ln306, %tmp_16" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 293 'and' 'and_ln306' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 294 [1/1] (0.00ns)   --->   "br i1 %and_ln306, label %8, label %._crit_edge4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 294 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 295 [1/1] (0.00ns)   --->   "%p_Val2_37 = bitcast float %b_M_imag_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 295 'bitcast' 'p_Val2_37' <Predicate = (and_ln306)> <Delay = 0.00>
ST_31 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln368_5 = trunc i32 %p_Val2_37 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 296 'trunc' 'trunc_ln368_5' <Predicate = (and_ln306)> <Delay = 0.00>
ST_31 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln306_1 = trunc i32 %p_Val2_37 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 297 'trunc' 'trunc_ln306_1' <Predicate = (and_ln306)> <Delay = 0.00>
ST_31 : Operation 298 [1/1] (0.00ns)   --->   "%p_Result_37 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_5)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 298 'bitconcatenate' 'p_Result_37' <Predicate = (and_ln306)> <Delay = 0.00>
ST_31 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln348_3 = bitcast i32 %p_Result_37 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 299 'bitcast' 'bitcast_ln348_3' <Predicate = (and_ln306)> <Delay = 0.00>
ST_31 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_37, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 300 'partselect' 'tmp_19' <Predicate = (and_ln306)> <Delay = 0.00>
ST_31 : Operation 301 [1/1] (1.55ns)   --->   "%icmp_ln306_2 = icmp ne i8 %tmp_19, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 301 'icmp' 'icmp_ln306_2' <Predicate = (and_ln306)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 302 [1/1] (2.44ns)   --->   "%icmp_ln306_3 = icmp eq i23 %trunc_ln306_1, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 302 'icmp' 'icmp_ln306_3' <Predicate = (and_ln306)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 303 [2/2] (5.43ns)   --->   "%tmp_20 = fcmp oeq float %bitcast_ln348_3, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 303 'fcmp' 'tmp_20' <Predicate = (and_ln306)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 2> <Delay = 8.17>
ST_32 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node and_ln306_1)   --->   "%or_ln306_1 = or i1 %icmp_ln306_3, %icmp_ln306_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 304 'or' 'or_ln306_1' <Predicate = (and_ln306)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 305 [1/2] (5.43ns)   --->   "%tmp_20 = fcmp oeq float %bitcast_ln348_3, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 305 'fcmp' 'tmp_20' <Predicate = (and_ln306)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 306 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln306_1 = and i1 %or_ln306_1, %tmp_20" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 306 'and' 'and_ln306_1' <Predicate = (and_ln306)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 307 [1/1] (1.76ns)   --->   "br i1 %and_ln306_1, label %9, label %._crit_edge4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 307 'br' <Predicate = (and_ln306)> <Delay = 1.76>
ST_32 : Operation 308 [4/4] (5.70ns)   --->   "%tmp_i_i5_59 = fmul float %sqrt_mag_a_mag_b_1, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 308 'fmul' 'tmp_i_i5_59' <Predicate = (!and_ln306_1) | (!and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 309 [4/4] (5.70ns)   --->   "%tmp_i_i4 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 309 'fmul' 'tmp_i_i4' <Predicate = (!and_ln306_1) | (!and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 310 [4/4] (5.70ns)   --->   "%tmp_3_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %sqrt_mag_a_mag_b_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 310 'fmul' 'tmp_3_i_i1' <Predicate = (!and_ln306_1) | (!and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 311 [4/4] (5.70ns)   --->   "%tmp_5_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 311 'fmul' 'tmp_5_i_i1' <Predicate = (!and_ln306_1) | (!and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 312 [4/4] (5.70ns)   --->   "%tmp_6_i_i1 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 312 'fmul' 'tmp_6_i_i1' <Predicate = (!and_ln306_1) | (!and_ln306)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 3> <Delay = 5.70>
ST_33 : Operation 313 [3/4] (5.70ns)   --->   "%tmp_i_i5_59 = fmul float %sqrt_mag_a_mag_b_1, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 313 'fmul' 'tmp_i_i5_59' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 314 [3/4] (5.70ns)   --->   "%tmp_i_i4 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 314 'fmul' 'tmp_i_i4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 315 [3/4] (5.70ns)   --->   "%tmp_3_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %sqrt_mag_a_mag_b_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 315 'fmul' 'tmp_3_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 316 [3/4] (5.70ns)   --->   "%tmp_5_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 316 'fmul' 'tmp_5_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 317 [3/4] (5.70ns)   --->   "%tmp_6_i_i1 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 317 'fmul' 'tmp_6_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 4> <Delay = 5.70>
ST_34 : Operation 318 [2/4] (5.70ns)   --->   "%tmp_i_i5_59 = fmul float %sqrt_mag_a_mag_b_1, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 318 'fmul' 'tmp_i_i5_59' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 319 [2/4] (5.70ns)   --->   "%tmp_i_i4 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 319 'fmul' 'tmp_i_i4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 320 [2/4] (5.70ns)   --->   "%tmp_3_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %sqrt_mag_a_mag_b_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 320 'fmul' 'tmp_3_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 321 [2/4] (5.70ns)   --->   "%tmp_5_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 321 'fmul' 'tmp_5_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 322 [2/4] (5.70ns)   --->   "%tmp_6_i_i1 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 322 'fmul' 'tmp_6_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 5> <Delay = 5.70>
ST_35 : Operation 323 [1/4] (5.70ns)   --->   "%tmp_i_i5_59 = fmul float %sqrt_mag_a_mag_b_1, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 323 'fmul' 'tmp_i_i5_59' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 324 [1/4] (5.70ns)   --->   "%tmp_i_i4 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 324 'fmul' 'tmp_i_i4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 325 [1/4] (5.70ns)   --->   "%tmp_3_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %sqrt_mag_a_mag_b_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 325 'fmul' 'tmp_3_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 326 [1/4] (5.70ns)   --->   "%tmp_5_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 326 'fmul' 'tmp_5_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 327 [1/4] (5.70ns)   --->   "%tmp_6_i_i1 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 327 'fmul' 'tmp_6_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 6> <Delay = 7.25>
ST_36 : Operation 328 [5/5] (7.25ns)   --->   "%tmp_2_i_i4 = fadd float %tmp_i_i5_59, %tmp_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 328 'fadd' 'tmp_2_i_i4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 329 [5/5] (7.25ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 329 'fadd' 'tmp_4_i_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 330 [5/5] (7.25ns)   --->   "%tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 330 'fsub' 'tmp_7_i_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 7> <Delay = 7.25>
ST_37 : Operation 331 [4/5] (7.25ns)   --->   "%tmp_2_i_i4 = fadd float %tmp_i_i5_59, %tmp_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 331 'fadd' 'tmp_2_i_i4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 332 [4/5] (7.25ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 332 'fadd' 'tmp_4_i_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 333 [4/5] (7.25ns)   --->   "%tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 333 'fsub' 'tmp_7_i_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 8> <Delay = 7.25>
ST_38 : Operation 334 [3/5] (7.25ns)   --->   "%tmp_2_i_i4 = fadd float %tmp_i_i5_59, %tmp_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 334 'fadd' 'tmp_2_i_i4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 335 [3/5] (7.25ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 335 'fadd' 'tmp_4_i_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 336 [3/5] (7.25ns)   --->   "%tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 336 'fsub' 'tmp_7_i_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 9> <Delay = 7.25>
ST_39 : Operation 337 [2/5] (7.25ns)   --->   "%tmp_2_i_i4 = fadd float %tmp_i_i5_59, %tmp_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 337 'fadd' 'tmp_2_i_i4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 338 [2/5] (7.25ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 338 'fadd' 'tmp_4_i_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 339 [2/5] (7.25ns)   --->   "%tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 339 'fsub' 'tmp_7_i_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 10> <Delay = 7.25>
ST_40 : Operation 340 [1/5] (7.25ns)   --->   "%tmp_2_i_i4 = fadd float %tmp_i_i5_59, %tmp_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 340 'fadd' 'tmp_2_i_i4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 341 [1/5] (7.25ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 341 'fadd' 'tmp_4_i_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 342 [1/5] (7.25ns)   --->   "%tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 342 'fsub' 'tmp_7_i_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 11> <Delay = 6.07>
ST_41 : Operation 343 [16/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 343 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 344 [16/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 344 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 12> <Delay = 6.07>
ST_42 : Operation 345 [15/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 345 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 346 [15/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 346 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 13> <Delay = 6.07>
ST_43 : Operation 347 [14/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 347 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 348 [14/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 348 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 14> <Delay = 6.07>
ST_44 : Operation 349 [13/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 349 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 350 [13/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 350 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 15> <Delay = 6.07>
ST_45 : Operation 351 [12/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 351 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 352 [12/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 352 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 16> <Delay = 6.07>
ST_46 : Operation 353 [11/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 353 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 354 [11/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 354 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 17> <Delay = 6.07>
ST_47 : Operation 355 [10/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 355 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 356 [10/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 356 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 18> <Delay = 6.07>
ST_48 : Operation 357 [9/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 357 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 358 [9/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 358 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 19> <Delay = 6.07>
ST_49 : Operation 359 [8/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 359 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 360 [8/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 360 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 20> <Delay = 6.07>
ST_50 : Operation 361 [7/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 361 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 362 [7/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 362 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 21> <Delay = 6.07>
ST_51 : Operation 363 [6/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 363 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 364 [6/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 364 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 22> <Delay = 6.07>
ST_52 : Operation 365 [5/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 365 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 366 [5/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 366 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 23> <Delay = 6.07>
ST_53 : Operation 367 [4/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 367 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 368 [4/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 368 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 24> <Delay = 6.07>
ST_54 : Operation 369 [3/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 369 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 370 [3/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 370 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 25> <Delay = 6.07>
ST_55 : Operation 371 [2/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 371 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 372 [2/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 372 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 26> <Delay = 6.07>
ST_56 : Operation 373 [1/16] (6.07ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i4, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 373 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 374 [1/16] (6.07ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 374 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 375 [1/1] (1.76ns)   --->   "br label %9"   --->   Operation 375 'br' <Predicate = true> <Delay = 1.76>

State 57 <SV = 27> <Delay = 1.76>
ST_57 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_M_real = phi float [ %s_tmp_M_real, %._crit_edge4 ], [ 1.000000e+00, %8 ]"   --->   Operation 376 'phi' 'tmp_M_real' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155)   --->   "%s_tmp_M_imag_2 = phi float [ %complex_M_imag_writ_1, %._crit_edge4 ], [ 0.000000e+00, %8 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 377 'phi' 's_tmp_M_imag_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155)   --->   "%bitcast_ln155 = bitcast float %s_tmp_M_imag_2 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:313]   --->   Operation 378 'bitcast' 'bitcast_ln155' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 379 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln155 = xor i32 %bitcast_ln155, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:313]   --->   Operation 379 'xor' 'xor_ln155' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_M_imag_1 = bitcast i32 %xor_ln155 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:313]   --->   Operation 380 'bitcast' 'tmp_M_imag_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 381 [1/1] (1.76ns)   --->   "br label %10"   --->   Operation 381 'br' <Predicate = true> <Delay = 1.76>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.2ns
The critical path consists of the following:
	wire read on port 'b_M_imag' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:271) [6]  (0 ns)
	'call' operation ('sqrt_mag_a_mag_b', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282) to 'qrf_magnitude<float>' [13]  (7.2 ns)

 <State 2>: 7.47ns
The critical path consists of the following:
	'call' operation ('sqrt_mag_a_mag_b', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282) to 'qrf_magnitude<float>' [13]  (7.47 ns)

 <State 3>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_22', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284) [36]  (5.43 ns)
	'and' operation ('and_ln284_1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284) [37]  (0.978 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_24', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284) [49]  (5.43 ns)
	'and' operation ('and_ln284_2', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284) [50]  (0.978 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_26', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284) [62]  (5.43 ns)
	'and' operation ('and_ln284_3', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284) [63]  (0.978 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [66]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [66]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [66]  (5.7 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [68]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [68]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [68]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [68]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [68]  (7.26 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (6.08 ns)

 <State 30>: 2.76ns
The critical path consists of the following:
	'phi' operation ('s_tmp._M_real') with incoming values : ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289) [91]  (0 ns)
	'xor' operation ('xor_ln444', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:294) [102]  (0.993 ns)
	multiplexor before 'phi' operation ('ss._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:294) with incoming values : ('__r', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:294) [156]  (1.77 ns)
	'phi' operation ('ss._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:294) with incoming values : ('__r', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:294) [156]  (0 ns)

 <State 31>: 7.47ns
The critical path consists of the following:
	'call' operation ('sqrt_mag_a_mag_b', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302) to 'qrf_magnitude<float>' [106]  (7.47 ns)

 <State 32>: 8.18ns
The critical path consists of the following:
	'fcmp' operation ('tmp_20', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306) [129]  (5.43 ns)
	'and' operation ('and_ln306_1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306) [130]  (0.978 ns)
	multiplexor before 'phi' operation ('s_tmp._M_real') with incoming values : ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [145]  (1.77 ns)

 <State 33>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i5_59', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [133]  (5.7 ns)

 <State 34>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i5_59', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [133]  (5.7 ns)

 <State 35>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i5_59', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [133]  (5.7 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i_i4', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [135]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i_i4', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [135]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i_i4', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [135]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i_i4', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [135]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i_i4', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [135]  (7.26 ns)

 <State 41>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (6.08 ns)

 <State 42>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (6.08 ns)

 <State 43>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (6.08 ns)

 <State 44>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (6.08 ns)

 <State 45>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (6.08 ns)

 <State 46>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (6.08 ns)

 <State 47>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (6.08 ns)

 <State 48>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (6.08 ns)

 <State 49>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (6.08 ns)

 <State 50>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (6.08 ns)

 <State 51>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (6.08 ns)

 <State 52>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (6.08 ns)

 <State 53>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (6.08 ns)

 <State 54>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (6.08 ns)

 <State 55>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (6.08 ns)

 <State 56>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (6.08 ns)

 <State 57>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp._M_real') with incoming values : ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) ('__f', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:285) [152]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
