Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/user/Documents/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/user/Documents/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/counter_2.v" into library work
Parsing module <counter_2>.
Analyzing Verilog file "C:/Users/user/Documents/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <counter_2>.
WARNING:HDLCompiler:1127 - "C:/Users/user/Documents/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 38: Assignment to M_ctr_value ignored, since the identifier is never used
WARNING:Xst:2972 - "C:/Users/user/Documents/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 29. All outputs of instance <reset_cond> of block <reset_conditioner_1> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/user/Documents/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 35. All outputs of instance <ctr> of block <counter_2> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/user/Documents/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v".
INFO:Xst:3210 - "C:/Users/user/Documents/mojo/test/work/planAhead/test/test.srcs/sources_1/imports/verilog/mojo_top_0.v" line 35: Output port <value> of the instance <ctr> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <M_state_q>.
    Found 3-bit adder for signal <M_state_q[2]_GND_1_o_add_3_OUT> created at line 63.
    Found 8x8-bit Read Only RAM for signal <M_state_q[2]_GND_1_o_wide_mux_5_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <mojo_top_0> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Registers                                            : 1
 3-bit register                                        : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <mojo_top_0>.
The following registers are absorbed into accumulator <M_state_q>: 1 register on signal <M_state_q>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_M_state_q[2]_GND_1_o_wide_mux_5_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_state_q>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mojo_top_0> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Accumulators                                         : 1
 3-bit up accumulator                                  : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top_0> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 10
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 2
#      LUT3                        : 4
#      LUT4                        : 1
#      VCC                         : 1
# FlipFlops/Latches                : 3
#      FDE                         : 3
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 24
#      IBUF                        : 7
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:               3  out of  11440     0%  
 Number of Slice LUTs:                    8  out of   5720     0%  
    Number used as Logic:                 8  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     11
   Number with an unused Flip Flop:       8  out of     11    72%  
   Number with an unused LUT:             3  out of     11    27%  
   Number of fully used LUT-FF pairs:     0  out of     11     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  24  out of    102    23%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 3     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.788ns (Maximum Frequency: 559.284MHz)
   Minimum input arrival time before clock: 2.698ns
   Maximum output required time after clock: 5.335ns
   Maximum combinational path delay: 6.345ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.788ns (frequency: 559.284MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.788ns (Levels of Logic = 1)
  Source:            M_state_q_2 (FF)
  Destination:       M_state_q_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M_state_q_2 to M_state_q_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.525   0.954  M_state_q_2 (M_state_q_2)
     LUT4:I1->O            1   0.235   0.000  Result<2>1 (Result<2>)
     FDE:D                     0.074          M_state_q_2
    ----------------------------------------
    Total                      1.788ns (0.834ns logic, 0.954ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.698ns (Levels of Logic = 2)
  Source:            clk (PAD)
  Destination:       M_state_q_2 (FF)
  Destination Clock: clk rising

  Data Path: clk to M_state_q_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   1.042  clk_IBUF (clk_IBUF)
     LUT4:I0->O            1   0.254   0.000  Result<2>1 (Result<2>)
     FDE:D                     0.074          M_state_q_2
    ----------------------------------------
    Total                      2.698ns (1.656ns logic, 1.042ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              5.335ns (Levels of Logic = 2)
  Source:            M_state_q_0 (FF)
  Destination:       io_seg<5> (PAD)
  Source Clock:      clk rising

  Data Path: M_state_q_0 to io_seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.525   0.841  M_state_q_0 (M_state_q_0)
     LUT2:I1->O            4   0.254   0.803  io_seg<3>1 (io_seg_3_OBUF)
     OBUF:I->O                 2.912          io_seg_5_OBUF (io_seg<5>)
    ----------------------------------------
    Total                      5.335ns (3.691ns logic, 1.644ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 14 / 11
-------------------------------------------------------------------------
Delay:               6.345ns (Levels of Logic = 3)
  Source:            io_dip<0> (PAD)
  Destination:       io_seg<5> (PAD)

  Data Path: io_dip<0> to io_seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   1.052  io_dip_0_IBUF (io_dip_0_IBUF)
     LUT2:I0->O            4   0.250   0.803  io_seg<3>1 (io_seg_3_OBUF)
     OBUF:I->O                 2.912          io_seg_5_OBUF (io_seg<5>)
    ----------------------------------------
    Total                      6.345ns (4.490ns logic, 1.855ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.788|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.13 secs
 
--> 

Total memory usage is 292400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

