// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

#ifndef Zynq_2mm_clockChange_H
#define Zynq_2mm_clockChange_H

#ifdef __cplusplus
extern "C" {
#endif

/***************************** Include Files *********************************/
#include "xil_types.h"
#include "xil_assert.h"
#include "xstatus.h"
#include "xil_io.h"
#include "xclockChange_hw.h"

/**************************** Type Definitions ******************************/

typedef struct {
    u16 DeviceId;
    u32 For_control_BaseAddress;
} Zynq_2mm_clockChange_Config;

typedef struct {
    u32 For_control_BaseAddress;
    u32 IsReady;
} Zynq_2mm_clockChange;

/***************** Macros (Inline Functions) Definitions *********************/

#define Zynq_2mm_clockChange_WriteReg(BaseAddress, RegOffset, Data) \
    *(volatile u32*)((BaseAddress) + (RegOffset)) = (u32)(Data)
#define Zynq_2mm_clockChange_ReadReg(BaseAddress, RegOffset) \
    *(volatile u32*)((BaseAddress) + (RegOffset))

#define Xil_AssertVoid(expr)    assert(expr)
#define Xil_AssertNonvoid(expr) assert(expr)

#define XST_SUCCESS             0
#define XST_DEVICE_NOT_FOUND    2
#define XST_OPEN_DEVICE_FAILED  3
#define XIL_COMPONENT_IS_READY  1


/************************** Function Prototypes *****************************/

int Zynq_2mm_clockChange_Initialize(Zynq_2mm_clockChange *InstancePtr, const char* InstanceName);
int Zynq_2mm_clockChange_Release(Zynq_2mm_clockChange *InstancePtr);


void Zynq_2mm_clockChange_Start(Zynq_2mm_clockChange *InstancePtr);
u32 Zynq_2mm_clockChange_IsDone(Zynq_2mm_clockChange *InstancePtr);
u32 Zynq_2mm_clockChange_IsIdle(Zynq_2mm_clockChange *InstancePtr);
u32 Zynq_2mm_clockChange_IsReady(Zynq_2mm_clockChange *InstancePtr);
void Zynq_2mm_clockChange_EnableAutoRestart(Zynq_2mm_clockChange *InstancePtr);
void Zynq_2mm_clockChange_DisableAutoRestart(Zynq_2mm_clockChange *InstancePtr);

void Zynq_2mm_clockChange_Set_A_AXI(Zynq_2mm_clockChange *InstancePtr, u32 Data);
u32 Zynq_2mm_clockChange_Get_A_AXI(Zynq_2mm_clockChange *InstancePtr);
void Zynq_2mm_clockChange_Set_B_AXI(Zynq_2mm_clockChange *InstancePtr, u32 Data);
u32 Zynq_2mm_clockChange_Get_B_AXI(Zynq_2mm_clockChange *InstancePtr);
void Zynq_2mm_clockChange_Set_C_AXI(Zynq_2mm_clockChange *InstancePtr, u32 Data);
u32 Zynq_2mm_clockChange_Get_C_AXI(Zynq_2mm_clockChange *InstancePtr);
void Zynq_2mm_clockChange_Set_D_input_AXI(Zynq_2mm_clockChange *InstancePtr, u32 Data);
u32 Zynq_2mm_clockChange_Get_D_input_AXI(Zynq_2mm_clockChange *InstancePtr);
void Zynq_2mm_clockChange_Set_D_output_AXI(Zynq_2mm_clockChange *InstancePtr, u32 Data);
u32 Zynq_2mm_clockChange_Get_D_output_AXI(Zynq_2mm_clockChange *InstancePtr);

void Zynq_2mm_clockChange_InterruptGlobalEnable(Zynq_2mm_clockChange *InstancePtr);
void Zynq_2mm_clockChange_InterruptGlobalDisable(Zynq_2mm_clockChange *InstancePtr);
void Zynq_2mm_clockChange_InterruptEnable(Zynq_2mm_clockChange *InstancePtr, u32 Mask);
void Zynq_2mm_clockChange_InterruptDisable(Zynq_2mm_clockChange *InstancePtr, u32 Mask);
void Zynq_2mm_clockChange_InterruptClear(Zynq_2mm_clockChange *InstancePtr, u32 Mask);
u32 Zynq_2mm_clockChange_InterruptGetEnabled(Zynq_2mm_clockChange *InstancePtr);
u32 Zynq_2mm_clockChange_InterruptGetStatus(Zynq_2mm_clockChange *InstancePtr);

#ifdef __cplusplus
}
#endif


/* Definitions for driver KERNEL 2MM WRAPPER */
#define XPAR_ZYNQ_2MM_CLOCKCHANGE_NUM_INSTANCES 2

/* Canonical definitions for peripheral KERNEL 2MM WRAPPER */
#define XPAR_ZYNQ_2MM_CLOCKCHANGE_0_DEVICE_ID XPAR_ZYNQ_2MM_CLOCKCHANGE_0_DEVICE_ID
#define XPAR_ZYNQ_2MM_CLOCKCHANGE_0_S_AXI_BUS_A_BASEADDR 0x43C00000
#define XPAR_ZYNQ_2MM_CLOCKCHANGE_0_S_AXI_BUS_A_HIGHADDR 0x43C0FFFF

/* Canonical definitions for peripheral KERNEL 2MM WRAPPER */
#define XPAR_ZYNQ_2MM_CLOCKCHANGE_1_DEVICE_ID XPAR_ZYNQ_2MM_CLOCKCHANGE_1_DEVICE_ID
#define XPAR_ZYNQ_2MM_CLOCKCHANGE_1_S_AXI_BUS_A_BASEADDR 0x43C20000
#define XPAR_ZYNQ_2MM_CLOCKCHANGE_1_S_AXI_BUS_A_HIGHADDR 0x43C2FFFF

#endif
