# Hi there, I'm Alex! 👋
I'm a computer engineering student who is passionate about computer architecture, VLSI design, FPGAs, and learning about emerging technologies to one day make a positive impact upon the world.


## 🌱 Current Coursework:
 - Field Programmable Gate Array (FPGA) Design
 - Advanced Verification & Validation of Digital Systems
 - Computer Communications Networks
 - Senior Design I

## 📊 Skills:
🧑‍💻 Programming Languages: C, Python, Verilog, Java, Tcl, MATLAB, MIPs <br />
🔌 Hardware: FPGA (Artix 7, Spartan 7), Microcontroller (TI MSP430, Arduino), DMM, Oscilloscope, Function Generator, DC Power Supply <br />
🖥️ Software: Linux, Xilinx Vivado, LTSpice, [OpenFPGA](https://github.com/lnis-uofu/OpenFPGA), [Pyverilog](https://github.com/PyHDI/Pyverilog), [Yosys](https://github.com/YosysHQ/yosys), [VPR/VTR](https://github.com/verilog-to-routing/vtr-verilog-to-routing), [Icarus Verilog](https://github.com/steveicarus/iverilog), MARS  <br />


## 🔭 Actively Working On:
 - Semi-automated validation techniques [(SECDED project)](https://github.com/ajdef/SECDED-Hamming84/blob/main/README.md)
 - RISC/MIPS Single Cycle Datapath (restarting to implement with SystemVerilog, repo uploaded soon)

 

## 🪴 Prior Relevant Coursework:
|Hardware Security & Trusted Circuit Design|Digital Systems|Embedded Systems|
|-|-|-|
|<div align="center">Linear Circuits I/II|<div align="center">Computer Science I/II (DSA in C/Java)|<div align="center">Intro to Discrete Structures|
|<div align="center">Advanced Computer Architecture|<div align="center">HDL in Digital Systems Design|<div align="center">Digital Signal Processing|
|<div align="center">Electronics I|<div align="center">Junior Design|<div align="center"> - |






<br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br /> <br />
<div align="center"> If you made it this far, thanks for checking out my profile!
<div align="center"> <img class = "personalityImage" align="center" alt="Yippee Cat" width="350" src="resources/YippeeCat.gif" />


<!--
**ajdef/ajdef** is a ✨ _special_ ✨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- 🔭 I’m currently working on ...
- 🌱 I’m currently learning ...
- 👯 I’m looking to collaborate on ...
- 🤔 I’m looking for help with ...
- 💬 Ask me about ...
- 📫 How to reach me: ...
- 😄 Pronouns: ...
- ⚡ Fun fact: ...
-->
