//
// File created by:  irun
// Do not modify this file

s1::(27Aug2024:17:13:49):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s2::(27Aug2024:17:19:45):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s3::(27Aug2024:17:24:57):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s4::(27Aug2024:18:28:06):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s5::(27Aug2024:18:28:47):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s6::(27Aug2024:18:29:20):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s7::(27Aug2024:18:30:26):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s8::(27Aug2024:18:30:53):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s9::(27Aug2024:18:34:27):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s10::(27Aug2024:18:36:43):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s11::(27Aug2024:18:47:03):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s12::(27Aug2024:18:50:55):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s13::(27Aug2024:18:54:02):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s14::(27Aug2024:18:56:51):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s15::(27Aug2024:19:00:20):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s16::(27Aug2024:19:14:04):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s17::(27Aug2024:19:14:50):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s18::(27Aug2024:19:19:04):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s19::(27Aug2024:19:28:45):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s20::(27Aug2024:19:38:48):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s21::(27Aug2024:19:45:50):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s22::(28Aug2024:13:25:49):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s23::(28Aug2024:14:35:35):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s24::(28Aug2024:14:36:15):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s25::(28Aug2024:14:40:37):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s26::(28Aug2024:15:09:36):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s27::(28Aug2024:15:11:38):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s28::(28Aug2024:15:13:30):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s29::(28Aug2024:16:09:15):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s30::(28Aug2024:16:11:04):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s31::(28Aug2024:16:14:01):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s32::(28Aug2024:16:21:32):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s33::(28Aug2024:16:54:24):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s34::(28Aug2024:17:08:24):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s35::(28Aug2024:17:18:12):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s36::(28Aug2024:17:18:49):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s37::(28Aug2024:17:26:36):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s38::(28Aug2024:17:34:24):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s39::(28Aug2024:17:44:03):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s40::(28Aug2024:18:10:51):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s41::(29Aug2024:12:35:37):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s42::(29Aug2024:12:51:58):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s43::(29Aug2024:12:57:07):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s44::(29Aug2024:13:49:34):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s45::(29Aug2024:14:14:36):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s46::(29Aug2024:14:14:56):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s47::(29Aug2024:14:15:32):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s48::(29Aug2024:14:32:03):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s49::(29Aug2024:14:58:56):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s50::(29Aug2024:15:46:00):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s51::(29Aug2024:15:48:38):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
s52::(29Aug2024:16:00:24):( irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 )
