MDF Database:  version 1.0
MDF_INFO | IntegraBV2 | XC95144XL-10-TQ100
MACROCELL | 4 | 5 | rD1
ATTRIBUTES | 8790880 | 0
OUTPUTMC | 27 | 4 | 4 | 3 | 16 | 3 | 13 | 3 | 7 | 3 | 10 | 3 | 12 | 3 | 11 | 5 | 13 | 5 | 5 | 5 | 3 | 5 | 4 | 2 | 16 | 3 | 5 | 4 | 17 | 4 | 0 | 2 | 0 | 3 | 0 | 3 | 1 | 3 | 2 | 3 | 3 | 3 | 4 | 3 | 8 | 3 | 9 | 3 | 14 | 3 | 15 | 3 | 17 | 4 | 16
INPUTS | 17 | bbc_DATA<1>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>
INPUTP | 17 | 33 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22
EQ | 8 | 
   to_bbc_rD1.D = bbc_DATA<1>;
   to_bbc_rD1.CLK = from_CPU_Phi1;
   !to_bbc_rD1.AR = bbc_nRST;	// GSR
   to_bbc_rD1.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	!bbc_ADDRESS<3> & !bbc_ADDRESS<2>;
GLOBALS | 1 | 4 | bbc_nRST

MACROCELL | 4 | 7 | rD0
ATTRIBUTES | 8790880 | 0
OUTPUTMC | 34 | 4 | 4 | 3 | 16 | 3 | 13 | 3 | 8 | 3 | 10 | 3 | 12 | 4 | 1 | 2 | 16 | 2 | 8 | 2 | 7 | 2 | 11 | 2 | 10 | 2 | 14 | 2 | 13 | 4 | 17 | 2 | 3 | 2 | 1 | 2 | 0 | 5 | 7 | 5 | 8 | 3 | 5 | 3 | 0 | 3 | 1 | 3 | 2 | 3 | 3 | 3 | 4 | 3 | 7 | 3 | 9 | 3 | 11 | 3 | 14 | 3 | 15 | 3 | 17 | 4 | 0 | 4 | 16
INPUTS | 17 | bbc_DATA<0>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>
INPUTP | 17 | 29 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22
EQ | 8 | 
   to_bbc_rD0.D = bbc_DATA<0>;
   to_bbc_rD0.CLK = from_CPU_Phi1;
   !to_bbc_rD0.AR = bbc_nRST;	// GSR
   to_bbc_rD0.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	!bbc_ADDRESS<3> & !bbc_ADDRESS<2>;
GLOBALS | 1 | 4 | bbc_nRST

MACROCELL | 6 | 0 | rD2
ATTRIBUTES | 8528736 | 0
OUTPUTMC | 23 | 3 | 6 | 3 | 16 | 3 | 13 | 3 | 10 | 3 | 12 | 5 | 13 | 5 | 12 | 5 | 5 | 5 | 3 | 5 | 4 | 5 | 6 | 3 | 5 | 3 | 0 | 3 | 1 | 3 | 2 | 3 | 3 | 3 | 4 | 3 | 9 | 3 | 11 | 3 | 14 | 3 | 15 | 3 | 17 | 6 | 17
INPUTS | 20 | bbc_DATA<2>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | PrvS8  | PrvEn  | PrvS1
INPUTMC | 3 | 7 | 13 | 7 | 16 | 7 | 15
INPUTP | 17 | 36 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22
EXPORTS | 1 | 6 | 17
EQ | 12 | 
   rD2.D = bbc_DATA<2>;
   rD2.CLK = from_CPU_Phi1;
   !rD2.AR = bbc_nRST;	// GSR
   rD2.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	!bbc_ADDRESS<3> & !bbc_ADDRESS<2>;
    rD2.EXP  =  bbc_ADDRESS<13> & !bbc_ADDRESS<12> & PrvS8 & 
	PrvEn
	# !bbc_ADDRESS<13> & !bbc_ADDRESS<12> & 
	!bbc_ADDRESS<11> & !bbc_ADDRESS<10> & PrvEn & PrvS1
GLOBALS | 1 | 4 | bbc_nRST

MACROCELL | 7 | 0 | rD3
ATTRIBUTES | 8528736 | 0
OUTPUTMC | 22 | 3 | 6 | 3 | 16 | 3 | 13 | 3 | 7 | 3 | 10 | 3 | 11 | 5 | 13 | 5 | 12 | 5 | 5 | 5 | 3 | 5 | 4 | 5 | 6 | 3 | 5 | 3 | 0 | 3 | 1 | 3 | 2 | 3 | 3 | 3 | 4 | 3 | 8 | 3 | 9 | 3 | 15 | 3 | 17
INPUTS | 17 | bbc_DATA<3>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>
INPUTP | 17 | 37 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22
EQ | 8 | 
   rD3.D = bbc_DATA<3>;
   rD3.CLK = from_CPU_Phi1;
   !rD3.AR = bbc_nRST;	// GSR
   rD3.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	!bbc_ADDRESS<3> & !bbc_ADDRESS<2>;
GLOBALS | 1 | 4 | bbc_nRST

MACROCELL | 4 | 15 | EF_1
ATTRIBUTES | 8528736 | 0
OUTPUTMC | 5 | 3 | 3 | 3 | 5 | 3 | 12 | 3 | 7 | 3 | 17
INPUTS | 19 | bbc_DATA<1>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | bbc_ADDRESS<1>  | bbc_ADDRESS<0>
INPUTP | 19 | 33 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22 | 23 | 26
EQ | 8 | 
   EF_1.D = bbc_DATA<1>;
   EF_1.CLK = from_CPU_Phi1;
   !EF_1.AR = bbc_nRST;	// GSR
   EF_1.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	bbc_ADDRESS<3> & !bbc_ADDRESS<2> & !bbc_ADDRESS<1> & bbc_ADDRESS<0>;
GLOBALS | 1 | 4 | bbc_nRST

MACROCELL | 4 | 16 | EF_0
ATTRIBUTES | 8528736 | 0
OUTPUTMC | 4 | 3 | 6 | 3 | 5 | 3 | 17 | 4 | 17
INPUTS | 26 | bbc_DATA<0>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | bbc_ADDRESS<1>  | bbc_ADDRESS<0>  | to_bbc_rD1  | WP_7  | $OpTx$FX_DC$73  | $OpTx$FX_DC$13  | $OpTx$BIN_STEP$493  | to_bbc_rD0  | $OpTx$FX_SC$59
INPUTMC | 7 | 4 | 5 | 7 | 1 | 6 | 16 | 5 | 12 | 2 | 17 | 4 | 7 | 5 | 6
INPUTP | 19 | 29 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22 | 23 | 26
EXPORTS | 1 | 4 | 17
EQ | 14 | 
   EF_0.D = bbc_DATA<0>;
   EF_0.CLK = from_CPU_Phi1;
   !EF_0.AR = bbc_nRST;	// GSR
   EF_0.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	bbc_ADDRESS<3> & !bbc_ADDRESS<2> & !bbc_ADDRESS<1> & bbc_ADDRESS<0>;
    EF_0.EXP  =  !from_CPU_Phi1 & to_bbc_rD1 & !from_CPU_RnW & 
	WP_7 & !$OpTx$FX_DC$73 & !$OpTx$FX_DC$13 & 
	!$OpTx$BIN_STEP$493
	# !from_CPU_Phi1 & !to_bbc_rD1 & to_bbc_rD0 & 
	!from_CPU_RnW & !$OpTx$FX_DC$73 & !$OpTx$BIN_STEP$493 & 
	!$OpTx$FX_SC$59
GLOBALS | 1 | 4 | bbc_nRST

MACROCELL | 7 | 13 | PrvS8
ATTRIBUTES | 8528736 | 0
OUTPUTMC | 4 | 6 | 15 | 6 | 16 | 6 | 17 | 6 | 0
INPUTS | 17 | bbc_DATA<4>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>
INPUTP | 17 | 35 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22
EQ | 8 | 
   PrvS8.D = bbc_DATA<4>;
   PrvS8.CLK = from_CPU_Phi1;
   !PrvS8.AR = bbc_nRST;	// GSR
   PrvS8.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	!bbc_ADDRESS<3> & bbc_ADDRESS<2>;
GLOBALS | 1 | 4 | bbc_nRST

MACROCELL | 7 | 17 | MemSel
ATTRIBUTES | 8528736 | 0
OUTPUTMC | 3 | 4 | 14 | 6 | 1 | 6 | 15
INPUTS | 17 | bbc_DATA<7>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>
INPUTP | 17 | 24 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22
EQ | 8 | 
   MemSel.D = bbc_DATA<7>;
   MemSel.CLK = from_CPU_Phi1;
   !MemSel.AR = bbc_nRST;	// GSR
   MemSel.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	!bbc_ADDRESS<3> & !bbc_ADDRESS<2>;
GLOBALS | 1 | 4 | bbc_nRST

MACROCELL | 7 | 16 | PrvEn
ATTRIBUTES | 8528736 | 0
OUTPUTMC | 5 | 6 | 15 | 6 | 16 | 6 | 17 | 6 | 0 | 6 | 14
INPUTS | 17 | bbc_DATA<6>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>
INPUTP | 17 | 28 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22
EQ | 8 | 
   PrvEn.D = bbc_DATA<6>;
   PrvEn.CLK = from_CPU_Phi1;
   !PrvEn.AR = bbc_nRST;	// GSR
   PrvEn.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	!bbc_ADDRESS<3> & !bbc_ADDRESS<2>;
GLOBALS | 1 | 4 | bbc_nRST

MACROCELL | 7 | 15 | PrvS1
ATTRIBUTES | 8528736 | 0
OUTPUTMC | 3 | 6 | 14 | 6 | 0 | 6 | 17
INPUTS | 17 | bbc_DATA<6>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>
INPUTP | 17 | 28 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22
EQ | 8 | 
   PrvS1.D = bbc_DATA<6>;
   PrvS1.CLK = from_CPU_Phi1;
   !PrvS1.AR = bbc_nRST;	// GSR
   PrvS1.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	!bbc_ADDRESS<3> & bbc_ADDRESS<2>;
GLOBALS | 1 | 4 | bbc_nRST

MACROCELL | 7 | 14 | PrvS4
ATTRIBUTES | 8528736 | 0
OUTPUTMC | 3 | 6 | 15 | 6 | 16 | 6 | 17
INPUTS | 17 | bbc_DATA<5>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>
INPUTP | 17 | 30 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22
EQ | 8 | 
   PrvS4.D = bbc_DATA<5>;
   PrvS4.CLK = from_CPU_Phi1;
   !PrvS4.AR = bbc_nRST;	// GSR
   PrvS4.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	!bbc_ADDRESS<3> & bbc_ADDRESS<2>;
GLOBALS | 1 | 4 | bbc_nRST

MACROCELL | 7 | 12 | ShEn
ATTRIBUTES | 8528736 | 0
OUTPUTMC | 3 | 4 | 14 | 6 | 1 | 6 | 15
INPUTS | 17 | bbc_DATA<7>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>
INPUTP | 17 | 24 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22
EQ | 8 | 
   ShEn.D = bbc_DATA<7>;
   ShEn.CLK = from_CPU_Phi1;
   !ShEn.AR = bbc_nRST;	// GSR
   ShEn.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	!bbc_ADDRESS<3> & bbc_ADDRESS<2>;
GLOBALS | 1 | 4 | bbc_nRST

MACROCELL | 3 | 7 | nRAM_CE_OBUF
ATTRIBUTES | 264960 | 0
OUTPUTMC | 1 | 3 | 8
INPUTS | 18 | to_bbc_rD1  | rD3  | $OpTx$INV$5  | EF_1  | RecMode  | to_bbc_rD0  | IntegraRomSel<11>  | cc4Bank_1  | cc4Bank_2  | cc4Bank_3  | cc8Bank_6  | cc8Bank_7  | cc8Bank_2  | cc8Bank_3  | cc8Bank_4  | cc8Bank_5  | cc8Bank_1  | EXP15_.EXP
INPUTMC | 17 | 4 | 5 | 7 | 0 | 6 | 15 | 4 | 15 | 2 | 15 | 4 | 7 | 6 | 10 | 6 | 13 | 6 | 9 | 6 | 3 | 6 | 2 | 6 | 7 | 6 | 6 | 6 | 5 | 6 | 4 | 6 | 8 | 3 | 6
INPUTP | 1 | 92
EXPORTS | 1 | 3 | 8
IMPORTS | 1 | 3 | 6
EQ | 21 | 
   nRAM_CE = ;Imported pterms FB4_7
	  rD3 & !Ram_ADDRESS<17> & !Ram_ADDRESS<18>
	# !ROMDec & !Ram_ADDRESS<17> & !Ram_ADDRESS<18>
	# !nRomBankSel0_3 & !Ram_ADDRESS<17> & 
	!Ram_ADDRESS<18>
	# !rD2 & !Ram_ADDRESS<17> & !Ram_ADDRESS<18> & 
	$OpTx$INV$5
	# EF_0 & RecMode & !Ram_ADDRESS<17> & 
	!Ram_ADDRESS<18> & $OpTx$INV$5
;Imported pterms FB4_6
	# EF_1 & !EF_0 & RecMode & !Ram_ADDRESS<17> & 
	!Ram_ADDRESS<18>;
    nRAM_CE_OBUF.EXP  =  !to_bbc_rD1 & !rD3 & !$OpTx$INV$5
	# !EF_1 & RecMode & !$OpTx$INV$5
	# to_bbc_rD0 & IntegraRomSel<11> & !RecMode & 
	!$OpTx$INV$5
	# !to_bbc_rD0 & !RecMode & !cc4Bank_1 & !cc4Bank_2 & 
	!cc4Bank_3 & !$OpTx$INV$5
	# to_bbc_rD0 & !RecMode & !cc8Bank_6 & !cc8Bank_7 & 
	!cc8Bank_2 & !cc8Bank_3 & !cc8Bank_4 & !cc8Bank_5 & !cc8Bank_1 & 
	!$OpTx$INV$5

MACROCELL | 2 | 15 | RecMode
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 28 | 3 | 6 | 2 | 15 | 4 | 4 | 3 | 16 | 3 | 13 | 3 | 8 | 3 | 10 | 3 | 12 | 4 | 1 | 2 | 16 | 2 | 8 | 2 | 7 | 2 | 11 | 2 | 10 | 2 | 14 | 2 | 13 | 2 | 1 | 2 | 0 | 3 | 5 | 3 | 0 | 3 | 1 | 3 | 2 | 3 | 3 | 3 | 4 | 3 | 7 | 3 | 14 | 3 | 15 | 3 | 17
INPUTS | 4 | bbc_nRST  | RecMode  | long_CLR  | from_CPU_Phi1
INPUTMC | 2 | 2 | 15 | 0 | 13
INPUTP | 2 | 160 | 69
EQ | 3 | 
   RecMode.D = long_CLR
	# bbc_nRST & RecMode;
   RecMode.CLK = from_CPU_Phi1;

MACROCELL | 5 | 17 | ROMDec
ATTRIBUTES | 133888 | 0
OUTPUTMC | 28 | 3 | 6 | 4 | 4 | 3 | 16 | 3 | 13 | 3 | 8 | 3 | 10 | 3 | 9 | 4 | 1 | 2 | 16 | 2 | 8 | 2 | 7 | 2 | 11 | 2 | 10 | 2 | 14 | 2 | 13 | 3 | 11 | 2 | 1 | 2 | 0 | 3 | 5 | 4 | 17 | 4 | 0 | 3 | 0 | 3 | 1 | 3 | 2 | 3 | 3 | 3 | 4 | 3 | 15 | 3 | 17
INPUTS | 3 | from_CPU_Phi1  | $OpTx$FX_DC$73  | nRomBankSel0_3
INPUTMC | 2 | 6 | 16 | 4 | 4
INPUTP | 1 | 69
EQ | 2 | 
   ROMDec = !from_CPU_Phi1 & !$OpTx$FX_DC$73
	# !nRomBankSel0_3 & !$OpTx$FX_DC$73;

MACROCELL | 6 | 12 | cc8Bank_0
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 13 | 6 | 12 | 6 | 3 | 6 | 2 | 6 | 7 | 6 | 6 | 6 | 5 | 6 | 4 | 6 | 8 | 3 | 0 | 6 | 10 | 5 | 11 | 6 | 11 | 6 | 13
INPUTS | 16 | bbc_nRST  | cc8Bank_0  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | cc8Bank_2/cc8Bank_2_CLKF  | cc4Bank_2  | $OpTx$FX_DC$25.EXP
INPUTMC | 4 | 6 | 12 | 2 | 2 | 6 | 13 | 6 | 11
INPUTP | 12 | 160 | 12 | 13 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143
EXPORTS | 1 | 6 | 13
IMPORTS | 1 | 6 | 11
EQ | 32 | 
   cc8Bank_0.T = !bbc_nRST & !cc8Bank_0
;Imported pterms FB7_12
	# bbc_ADDRESS<9> & !bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	bbc_ADDRESS<15> & bbc_nRST & cc8Bank_0
	# bbc_ADDRESS<9> & !bbc_ADDRESS<14> & 
	bbc_ADDRESS<13> & bbc_ADDRESS<12> & bbc_ADDRESS<11> & 
	bbc_ADDRESS<10> & bbc_ADDRESS<8> & !bbc_ADDRESS<7> & 
	bbc_ADDRESS<15> & bbc_nRST & cc8Bank_0
	# bbc_ADDRESS<9> & !bbc_ADDRESS<14> & 
	bbc_ADDRESS<13> & bbc_ADDRESS<12> & bbc_ADDRESS<11> & 
	bbc_ADDRESS<10> & bbc_ADDRESS<8> & !bbc_ADDRESS<6> & 
	bbc_ADDRESS<15> & bbc_nRST & cc8Bank_0
	# bbc_ADDRESS<9> & bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15> & !cc8Bank_0;
   cc8Bank_0.CLK = cc8Bank_2/cc8Bank_2_CLKF;
    cc8Bank_0.EXP  =  bbc_ADDRESS<9> & !bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & !bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	!bbc_ADDRESS<11> & !bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15> & cc4Bank_2
	# !bbc_ADDRESS<9> & bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & !bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	!bbc_ADDRESS<11> & !bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15> & cc4Bank_2
	# !bbc_ADDRESS<9> & bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & !bbc_ADDRESS<13> & !bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & !bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & bbc_nRST & 
	!cc4Bank_2

MACROCELL | 2 | 5 | long_RST
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 6 | 2 | 5 | 0 | 13 | 0 | 15 | 0 | 17 | 0 | 16 | 0 | 14
INPUTS | 7 | bbc_nRST  | long_RST  | countseca<0>  | countseca<1>  | countseca<2>  | countseca<3>  | from_CPU_Phi1
INPUTMC | 5 | 2 | 5 | 1 | 16 | 2 | 12 | 2 | 9 | 2 | 6
INPUTP | 2 | 160 | 69
EQ | 4 | 
   long_RST.D = !bbc_nRST & long_RST
	# !bbc_nRST & countseca<0> & countseca<1> & 
	countseca<2> & !countseca<3>;
   long_RST.CLK = from_CPU_Phi1;

MACROCELL | 0 | 13 | long_CLR
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 6 | 2 | 15 | 0 | 13 | 0 | 1 | 2 | 2 | 2 | 3 | 2 | 4
INPUTS | 7 | long_RST  | long_CLR  | countsecb<0>  | countsecb<1>  | countsecb<2>  | countsecb<3>  | from_CPU_Phi1
INPUTMC | 6 | 2 | 5 | 0 | 13 | 0 | 15 | 0 | 17 | 0 | 16 | 0 | 14
INPUTP | 1 | 69
EQ | 4 | 
   !long_CLR.D = !long_RST & !long_CLR
	# !long_RST & countsecb<0> & !countsecb<1> & 
	countsecb<2> & !countsecb<3>;
   long_CLR.CLK = from_CPU_Phi1;

MACROCELL | 1 | 16 | countseca<0>
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 5 | 2 | 5 | 1 | 16 | 2 | 12 | 2 | 9 | 2 | 6
INPUTS | 4 | bbc_nRST  | countseca<0>  | msec_tick/msec_tick_D2  | from_CPU_Phi1
INPUTMC | 2 | 1 | 16 | 0 | 3
INPUTP | 2 | 160 | 69
EQ | 3 | 
   countseca<0>.D = !bbc_nRST & countseca<0> & !msec_tick/msec_tick_D2
	# !bbc_nRST & !countseca<0> & msec_tick/msec_tick_D2;
   countseca<0>.CLK = from_CPU_Phi1;

MACROCELL | 0 | 15 | countsecb<0>
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 5 | 0 | 13 | 0 | 15 | 0 | 17 | 0 | 16 | 0 | 14
INPUTS | 4 | long_RST  | countsecb<0>  | msec_tick/msec_tick_D2  | from_CPU_Phi1
INPUTMC | 3 | 2 | 5 | 0 | 15 | 0 | 3
INPUTP | 1 | 69
EQ | 3 | 
   countsecb<0>.D = !long_RST & countsecb<0> & !msec_tick/msec_tick_D2
	# !long_RST & !countsecb<0> & msec_tick/msec_tick_D2;
   countsecb<0>.CLK = from_CPU_Phi1;

MACROCELL | 6 | 3 | cc8Bank_6
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 4 | 6 | 3 | 3 | 7 | 5 | 11 | 3 | 15
INPUTS | 16 | cc8Bank_6  | $OpTx$FX_DC$25  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | bbc_nRST  | cc8Bank_0  | cc8Bank_2/cc8Bank_2_CLKF
INPUTMC | 4 | 6 | 3 | 6 | 11 | 6 | 12 | 2 | 2
INPUTP | 12 | 12 | 13 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 160
EQ | 7 | 
   cc8Bank_6.D = cc8Bank_6 & !$OpTx$FX_DC$25
	# bbc_ADDRESS<9> & bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & bbc_nRST & 
	cc8Bank_0;
   cc8Bank_6.CLK = cc8Bank_2/cc8Bank_2_CLKF;

MACROCELL | 6 | 2 | cc8Bank_7
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 7 | 6 | 2 | 3 | 14 | 3 | 3 | 3 | 7 | 3 | 9 | 3 | 4 | 3 | 1
INPUTS | 16 | cc8Bank_7  | $OpTx$FX_DC$25  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | bbc_nRST  | cc8Bank_0  | cc8Bank_2/cc8Bank_2_CLKF
INPUTMC | 4 | 6 | 2 | 6 | 11 | 6 | 12 | 2 | 2
INPUTP | 12 | 12 | 13 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 160
EQ | 7 | 
   cc8Bank_7.D = cc8Bank_7 & !$OpTx$FX_DC$25
	# bbc_ADDRESS<9> & !bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & bbc_nRST & 
	cc8Bank_0;
   cc8Bank_7.CLK = cc8Bank_2/cc8Bank_2_CLKF;

MACROCELL | 2 | 12 | countseca<1>
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 4 | 2 | 5 | 2 | 12 | 2 | 9 | 2 | 6
INPUTS | 5 | bbc_nRST  | countseca<0>  | msec_tick/msec_tick_D2  | countseca<1>  | from_CPU_Phi1
INPUTMC | 3 | 1 | 16 | 0 | 3 | 2 | 12
INPUTP | 2 | 160 | 69
EQ | 3 | 
   countseca<1>.T = bbc_nRST & countseca<1>
	# !bbc_nRST & countseca<0> & msec_tick/msec_tick_D2;
   countseca<1>.CLK = from_CPU_Phi1;

MACROCELL | 2 | 9 | countseca<2>
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 3 | 2 | 5 | 2 | 9 | 2 | 6
INPUTS | 6 | bbc_nRST  | countseca<0>  | countseca<1>  | msec_tick/msec_tick_D2  | countseca<2>  | from_CPU_Phi1
INPUTMC | 4 | 1 | 16 | 2 | 12 | 0 | 3 | 2 | 9
INPUTP | 2 | 160 | 69
EQ | 4 | 
   countseca<2>.T = bbc_nRST & countseca<2>
	# !bbc_nRST & countseca<0> & countseca<1> & 
	msec_tick/msec_tick_D2;
   countseca<2>.CLK = from_CPU_Phi1;

MACROCELL | 0 | 17 | countsecb<1>
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 4 | 0 | 13 | 0 | 17 | 0 | 16 | 0 | 14
INPUTS | 7 | long_RST  | countsecb<1>  | msec_tick/msec_tick_D2  | countsecb<0>  | countsecb<2>  | countsecb<3>  | from_CPU_Phi1
INPUTMC | 6 | 2 | 5 | 0 | 17 | 0 | 3 | 0 | 15 | 0 | 16 | 0 | 14
INPUTP | 1 | 69
EQ | 7 | 
   countsecb<1>.D = !long_RST & !countsecb<0> & countsecb<1>
	# !long_RST & countsecb<1> & !msec_tick/msec_tick_D2
	# !long_RST & countsecb<0> & !countsecb<1> & 
	!countsecb<2> & msec_tick/msec_tick_D2
	# !long_RST & countsecb<0> & !countsecb<1> & 
	countsecb<3> & msec_tick/msec_tick_D2;
   countsecb<1>.CLK = from_CPU_Phi1;

MACROCELL | 0 | 16 | countsecb<2>
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 4 | 0 | 13 | 0 | 17 | 0 | 16 | 0 | 14
INPUTS | 7 | long_RST  | countsecb<0>  | countsecb<1>  | msec_tick/msec_tick_D2  | countsecb<2>  | countsecb<3>  | from_CPU_Phi1
INPUTMC | 6 | 2 | 5 | 0 | 15 | 0 | 17 | 0 | 3 | 0 | 16 | 0 | 14
INPUTP | 1 | 69
EQ | 6 | 
   countsecb<2>.T = long_RST & countsecb<2>
	# !long_RST & countsecb<0> & countsecb<1> & 
	msec_tick/msec_tick_D2
	# countsecb<0> & countsecb<2> & !countsecb<3> & 
	msec_tick/msec_tick_D2;
   countsecb<2>.CLK = from_CPU_Phi1;

MACROCELL | 6 | 7 | cc8Bank_2
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 3 | 6 | 7 | 3 | 7 | 5 | 11
INPUTS | 16 | cc8Bank_2  | $OpTx$FX_DC$25  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | bbc_nRST  | cc8Bank_0  | cc8Bank_2/cc8Bank_2_CLKF
INPUTMC | 4 | 6 | 7 | 6 | 11 | 6 | 12 | 2 | 2
INPUTP | 12 | 12 | 13 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 160
EQ | 7 | 
   cc8Bank_2.D = cc8Bank_2 & !$OpTx$FX_DC$25
	# bbc_ADDRESS<9> & bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & bbc_nRST & 
	cc8Bank_0;
   cc8Bank_2.CLK = cc8Bank_2/cc8Bank_2_CLKF;

MACROCELL | 6 | 6 | cc8Bank_3
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 4 | 6 | 6 | 3 | 0 | 3 | 7 | 5 | 11
INPUTS | 16 | cc8Bank_3  | $OpTx$FX_DC$25  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | bbc_nRST  | cc8Bank_0  | cc8Bank_2/cc8Bank_2_CLKF
INPUTMC | 4 | 6 | 6 | 6 | 11 | 6 | 12 | 2 | 2
INPUTP | 12 | 12 | 13 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 160
EQ | 7 | 
   cc8Bank_3.D = cc8Bank_3 & !$OpTx$FX_DC$25
	# bbc_ADDRESS<9> & !bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & bbc_nRST & 
	cc8Bank_0;
   cc8Bank_3.CLK = cc8Bank_2/cc8Bank_2_CLKF;

MACROCELL | 6 | 5 | cc8Bank_4
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 4 | 6 | 5 | 3 | 2 | 3 | 7 | 3 | 14
INPUTS | 16 | cc8Bank_4  | $OpTx$FX_DC$25  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | bbc_nRST  | cc8Bank_0  | cc8Bank_2/cc8Bank_2_CLKF
INPUTMC | 4 | 6 | 5 | 6 | 11 | 6 | 12 | 2 | 2
INPUTP | 12 | 12 | 13 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 160
EQ | 7 | 
   cc8Bank_4.D = cc8Bank_4 & !$OpTx$FX_DC$25
	# bbc_ADDRESS<9> & bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15> & bbc_nRST & 
	cc8Bank_0;
   cc8Bank_4.CLK = cc8Bank_2/cc8Bank_2_CLKF;

MACROCELL | 6 | 4 | cc8Bank_5
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 5 | 6 | 4 | 3 | 15 | 3 | 0 | 3 | 7 | 3 | 14
INPUTS | 16 | cc8Bank_5  | $OpTx$FX_DC$25  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | bbc_nRST  | cc8Bank_0  | cc8Bank_2/cc8Bank_2_CLKF
INPUTMC | 4 | 6 | 4 | 6 | 11 | 6 | 12 | 2 | 2
INPUTP | 12 | 12 | 13 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 160
EQ | 7 | 
   cc8Bank_5.D = cc8Bank_5 & !$OpTx$FX_DC$25
	# bbc_ADDRESS<9> & !bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15> & bbc_nRST & 
	cc8Bank_0;
   cc8Bank_5.CLK = cc8Bank_2/cc8Bank_2_CLKF;

MACROCELL | 2 | 6 | countseca<3>
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 2 | 2 | 5 | 2 | 6
INPUTS | 7 | bbc_nRST  | countseca<3>  | countseca<0>  | countseca<1>  | countseca<2>  | msec_tick/msec_tick_D2  | from_CPU_Phi1
INPUTMC | 5 | 2 | 6 | 1 | 16 | 2 | 12 | 2 | 9 | 0 | 3
INPUTP | 2 | 160 | 69
EQ | 4 | 
   countseca<3>.T = bbc_nRST & countseca<3>
	# countseca<0> & countseca<1> & countseca<2> & 
	countseca<3> & msec_tick/msec_tick_D2;
   countseca<3>.CLK = from_CPU_Phi1;

MACROCELL | 0 | 14 | countsecb<3>
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 4 | 0 | 13 | 0 | 17 | 0 | 16 | 0 | 14
INPUTS | 7 | long_RST  | countsecb<0>  | countsecb<1>  | countsecb<2>  | msec_tick/msec_tick_D2  | countsecb<3>  | from_CPU_Phi1
INPUTMC | 6 | 2 | 5 | 0 | 15 | 0 | 17 | 0 | 16 | 0 | 3 | 0 | 14
INPUTP | 1 | 69
EQ | 4 | 
   countsecb<3>.T = long_RST & countsecb<3>
	# !long_RST & countsecb<0> & countsecb<1> & 
	countsecb<2> & msec_tick/msec_tick_D2;
   countsecb<3>.CLK = from_CPU_Phi1;

MACROCELL | 4 | 13 | WP_0
ATTRIBUTES | 8520544 | 0
OUTPUTMC | 1 | 4 | 0
INPUTS | 19 | bbc_DATA<0>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | bbc_ADDRESS<1>  | bbc_ADDRESS<0>
INPUTP | 19 | 29 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22 | 23 | 26
EQ | 7 | 
   WP_0.D = bbc_DATA<0>;
   WP_0.CLK = from_CPU_Phi1;
   WP_0.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	bbc_ADDRESS<3> & !bbc_ADDRESS<2> & bbc_ADDRESS<1> & !bbc_ADDRESS<0>;

MACROCELL | 4 | 12 | WP_1
ATTRIBUTES | 8520544 | 0
OUTPUTMC | 1 | 5 | 10
INPUTS | 19 | bbc_DATA<1>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | bbc_ADDRESS<1>  | bbc_ADDRESS<0>
INPUTP | 19 | 33 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22 | 23 | 26
EQ | 7 | 
   WP_1.D = bbc_DATA<1>;
   WP_1.CLK = from_CPU_Phi1;
   WP_1.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	bbc_ADDRESS<3> & !bbc_ADDRESS<2> & bbc_ADDRESS<1> & !bbc_ADDRESS<0>;

MACROCELL | 4 | 11 | WP_10
ATTRIBUTES | 8520544 | 0
OUTPUTMC | 1 | 2 | 17
INPUTS | 19 | bbc_DATA<2>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | bbc_ADDRESS<1>  | bbc_ADDRESS<0>
INPUTP | 19 | 36 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22 | 23 | 26
EQ | 7 | 
   WP_10.D = bbc_DATA<2>;
   WP_10.CLK = from_CPU_Phi1;
   WP_10.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	bbc_ADDRESS<3> & !bbc_ADDRESS<2> & bbc_ADDRESS<1> & bbc_ADDRESS<0>;

MACROCELL | 4 | 9 | WP_11
ATTRIBUTES | 8520544 | 0
OUTPUTMC | 1 | 2 | 16
INPUTS | 19 | bbc_DATA<3>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | bbc_ADDRESS<1>  | bbc_ADDRESS<0>
INPUTP | 19 | 37 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22 | 23 | 26
EQ | 7 | 
   WP_11.D = bbc_DATA<3>;
   WP_11.CLK = from_CPU_Phi1;
   WP_11.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	bbc_ADDRESS<3> & !bbc_ADDRESS<2> & bbc_ADDRESS<1> & bbc_ADDRESS<0>;

MACROCELL | 7 | 11 | WP_12
ATTRIBUTES | 8520544 | 0
OUTPUTMC | 1 | 2 | 16
INPUTS | 19 | bbc_DATA<4>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | bbc_ADDRESS<1>  | bbc_ADDRESS<0>
INPUTP | 19 | 35 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22 | 23 | 26
EQ | 7 | 
   WP_12.D = bbc_DATA<4>;
   WP_12.CLK = from_CPU_Phi1;
   WP_12.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	bbc_ADDRESS<3> & !bbc_ADDRESS<2> & bbc_ADDRESS<1> & bbc_ADDRESS<0>;

MACROCELL | 7 | 10 | WP_13
ATTRIBUTES | 8520544 | 0
OUTPUTMC | 1 | 2 | 17
INPUTS | 19 | bbc_DATA<5>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | bbc_ADDRESS<1>  | bbc_ADDRESS<0>
INPUTP | 19 | 30 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22 | 23 | 26
EQ | 7 | 
   WP_13.D = bbc_DATA<5>;
   WP_13.CLK = from_CPU_Phi1;
   WP_13.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	bbc_ADDRESS<3> & !bbc_ADDRESS<2> & bbc_ADDRESS<1> & bbc_ADDRESS<0>;

MACROCELL | 7 | 9 | WP_14
ATTRIBUTES | 8520544 | 0
OUTPUTMC | 1 | 2 | 16
INPUTS | 19 | bbc_DATA<6>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | bbc_ADDRESS<1>  | bbc_ADDRESS<0>
INPUTP | 19 | 28 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22 | 23 | 26
EQ | 7 | 
   WP_14.D = bbc_DATA<6>;
   WP_14.CLK = from_CPU_Phi1;
   WP_14.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	bbc_ADDRESS<3> & !bbc_ADDRESS<2> & bbc_ADDRESS<1> & bbc_ADDRESS<0>;

MACROCELL | 7 | 6 | WP_15
ATTRIBUTES | 8520544 | 0
OUTPUTMC | 1 | 2 | 17
INPUTS | 19 | bbc_DATA<7>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | bbc_ADDRESS<1>  | bbc_ADDRESS<0>
INPUTP | 19 | 24 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22 | 23 | 26
EQ | 7 | 
   WP_15.D = bbc_DATA<7>;
   WP_15.CLK = from_CPU_Phi1;
   WP_15.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	bbc_ADDRESS<3> & !bbc_ADDRESS<2> & bbc_ADDRESS<1> & bbc_ADDRESS<0>;

MACROCELL | 4 | 6 | WP_2
ATTRIBUTES | 8520544 | 0
OUTPUTMC | 1 | 5 | 9
INPUTS | 19 | bbc_DATA<2>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | bbc_ADDRESS<1>  | bbc_ADDRESS<0>
INPUTP | 19 | 36 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22 | 23 | 26
EQ | 7 | 
   WP_2.D = bbc_DATA<2>;
   WP_2.CLK = from_CPU_Phi1;
   WP_2.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	bbc_ADDRESS<3> & !bbc_ADDRESS<2> & bbc_ADDRESS<1> & !bbc_ADDRESS<0>;

MACROCELL | 7 | 5 | WP_3
ATTRIBUTES | 8520544 | 0
OUTPUTMC | 2 | 3 | 11 | 4 | 0
INPUTS | 19 | bbc_DATA<3>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | bbc_ADDRESS<1>  | bbc_ADDRESS<0>
INPUTP | 19 | 37 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22 | 23 | 26
EQ | 7 | 
   WP_3.D = bbc_DATA<3>;
   WP_3.CLK = from_CPU_Phi1;
   WP_3.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	bbc_ADDRESS<3> & !bbc_ADDRESS<2> & bbc_ADDRESS<1> & !bbc_ADDRESS<0>;

MACROCELL | 7 | 4 | WP_4
ATTRIBUTES | 8520544 | 0
OUTPUTMC | 1 | 2 | 0
INPUTS | 19 | bbc_DATA<4>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | bbc_ADDRESS<1>  | bbc_ADDRESS<0>
INPUTP | 19 | 35 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22 | 23 | 26
EQ | 7 | 
   WP_4.D = bbc_DATA<4>;
   WP_4.CLK = from_CPU_Phi1;
   WP_4.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	bbc_ADDRESS<3> & !bbc_ADDRESS<2> & bbc_ADDRESS<1> & !bbc_ADDRESS<0>;

MACROCELL | 7 | 3 | WP_5
ATTRIBUTES | 8520544 | 0
OUTPUTMC | 1 | 4 | 17
INPUTS | 19 | bbc_DATA<5>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | bbc_ADDRESS<1>  | bbc_ADDRESS<0>
INPUTP | 19 | 30 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22 | 23 | 26
EQ | 7 | 
   WP_5.D = bbc_DATA<5>;
   WP_5.CLK = from_CPU_Phi1;
   WP_5.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	bbc_ADDRESS<3> & !bbc_ADDRESS<2> & bbc_ADDRESS<1> & !bbc_ADDRESS<0>;

MACROCELL | 7 | 2 | WP_6
ATTRIBUTES | 8520544 | 0
OUTPUTMC | 1 | 2 | 0
INPUTS | 19 | bbc_DATA<6>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | bbc_ADDRESS<1>  | bbc_ADDRESS<0>
INPUTP | 19 | 28 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22 | 23 | 26
EQ | 7 | 
   WP_6.D = bbc_DATA<6>;
   WP_6.CLK = from_CPU_Phi1;
   WP_6.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	bbc_ADDRESS<3> & !bbc_ADDRESS<2> & bbc_ADDRESS<1> & !bbc_ADDRESS<0>;

MACROCELL | 7 | 1 | WP_7
ATTRIBUTES | 8520544 | 0
OUTPUTMC | 2 | 4 | 0 | 4 | 16
INPUTS | 19 | bbc_DATA<7>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | bbc_ADDRESS<1>  | bbc_ADDRESS<0>
INPUTP | 19 | 24 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22 | 23 | 26
EQ | 7 | 
   WP_7.D = bbc_DATA<7>;
   WP_7.CLK = from_CPU_Phi1;
   WP_7.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	bbc_ADDRESS<3> & !bbc_ADDRESS<2> & bbc_ADDRESS<1> & !bbc_ADDRESS<0>;

MACROCELL | 4 | 3 | WP_8
ATTRIBUTES | 8520544 | 0
OUTPUTMC | 1 | 2 | 17
INPUTS | 19 | bbc_DATA<0>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | bbc_ADDRESS<1>  | bbc_ADDRESS<0>
INPUTP | 19 | 29 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22 | 23 | 26
EQ | 7 | 
   WP_8.D = bbc_DATA<0>;
   WP_8.CLK = from_CPU_Phi1;
   WP_8.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	bbc_ADDRESS<3> & !bbc_ADDRESS<2> & bbc_ADDRESS<1> & bbc_ADDRESS<0>;

MACROCELL | 4 | 2 | WP_9
ATTRIBUTES | 8520544 | 0
OUTPUTMC | 1 | 2 | 17
INPUTS | 19 | bbc_DATA<1>  | from_CPU_Phi1  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | bbc_ADDRESS<1>  | bbc_ADDRESS<0>
INPUTP | 19 | 33 | 69 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 144 | 19 | 22 | 23 | 26
EQ | 7 | 
   WP_9.D = bbc_DATA<1>;
   WP_9.CLK = from_CPU_Phi1;
   WP_9.CE = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_RnW & 
	bbc_ADDRESS<3> & !bbc_ADDRESS<2> & bbc_ADDRESS<1> & bbc_ADDRESS<0>;

MACROCELL | 6 | 8 | cc8Bank_1
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 4 | 6 | 8 | 3 | 14 | 3 | 1 | 3 | 7
INPUTS | 16 | cc8Bank_1  | $OpTx$FX_DC$25  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | bbc_nRST  | cc8Bank_0  | cc8Bank_2/cc8Bank_2_CLKF
INPUTMC | 4 | 6 | 8 | 6 | 11 | 6 | 12 | 2 | 2
INPUTP | 12 | 12 | 13 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 160
EQ | 7 | 
   cc8Bank_1.D = cc8Bank_1 & !$OpTx$FX_DC$25
	# bbc_ADDRESS<9> & !bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15> & bbc_nRST & 
	cc8Bank_0;
   cc8Bank_1.CLK = cc8Bank_2/cc8Bank_2_CLKF;

MACROCELL | 7 | 8 | RTC_AS_OBUF
ATTRIBUTES | 264960 | 0
INPUTS | 18 | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_Phi1  | from_CPU_RnW  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>  | bbc_ADDRESS<1>  | bbc_ADDRESS<0>
INPUTP | 18 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 69 | 144 | 19 | 22 | 23 | 26
EQ | 6 | 
   RTC_AS = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_Phi1 & 
	!from_CPU_RnW & bbc_ADDRESS<3> & !bbc_ADDRESS<2> & !bbc_ADDRESS<1> & 
	!bbc_ADDRESS<0>;

MACROCELL | 4 | 10 | nDBuf_CE_OBUF
ATTRIBUTES | 264960 | 0
INPUTS | 14 | $OpTx$INV$5  | bbc_ADDRESS<14>  | bbc_ADDRESS<15>  | nRomBankSel0_3  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>
INPUTMC | 2 | 6 | 15 | 4 | 4
INPUTP | 12 | 68 | 143 | 12 | 13 | 17 | 4 | 2 | 15 | 21 | 8 | 6 | 11
EQ | 7 | 
   !nDBuf_CE = $OpTx$INV$5
	# !bbc_ADDRESS<14> & bbc_ADDRESS<15> & 
	nRomBankSel0_3
	# bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15>;

MACROCELL | 4 | 4 | nRomBankSel0_3_OBUF
ATTRIBUTES | 396032 | 0
OUTPUTMC | 3 | 3 | 6 | 5 | 17 | 4 | 10
INPUTS | 9 | RecMode  | ROMDec  | $OpTx$FX_DC$13  | to_bbc_rD1  | to_bbc_rD0  | BeebRomSel<0>  | BeebRomSel<2>  | BeebRomSel<1>  | BeebRomSel<3>
INPUTMC | 5 | 2 | 15 | 5 | 17 | 5 | 12 | 4 | 5 | 4 | 7
INPUTP | 4 | 104 | 102 | 103 | 98
EQ | 9 | 
   !nRomBankSel0_3 = RecMode & ROMDec & $OpTx$FX_DC$13
	# to_bbc_rD1 & to_bbc_rD0 & ROMDec & 
	BeebRomSel<3> & $OpTx$FX_DC$13
	# to_bbc_rD1 & !to_bbc_rD0 & ROMDec & 
	BeebRomSel<2> & $OpTx$FX_DC$13
	# !to_bbc_rD1 & to_bbc_rD0 & ROMDec & 
	BeebRomSel<1> & $OpTx$FX_DC$13
	# !to_bbc_rD1 & !to_bbc_rD0 & ROMDec & 
	BeebRomSel<0> & $OpTx$FX_DC$13;

MACROCELL | 6 | 10 | cc4Bank_1
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 7 | 6 | 10 | 3 | 7 | 3 | 9 | 3 | 4 | 3 | 3 | 3 | 11 | 6 | 11
INPUTS | 17 | $OpTx$FX_DC$56  | cc4Bank_1  | $OpTx$FX_DC$105  | bbc_ADDRESS<9>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<15>  | cc8Bank_0  | bbc_ADDRESS<5>  | bbc_ADDRESS<7>  | cc4Bank_2/cc4Bank_2_CLKF  | bbc_ADDRESS<6>  | cc4Bank_3.EXP
INPUTMC | 6 | 1 | 17 | 6 | 10 | 1 | 3 | 6 | 12 | 2 | 4 | 6 | 9
INPUTP | 11 | 12 | 68 | 4 | 2 | 15 | 21 | 8 | 143 | 13 | 6 | 11
EXPORTS | 1 | 6 | 11
IMPORTS | 1 | 6 | 9
EQ | 15 | 
   !cc4Bank_1.D = $OpTx$FX_DC$56
	# !cc4Bank_1 & !$OpTx$FX_DC$105
;Imported pterms FB7_10
	# bbc_ADDRESS<9> & !bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & !bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	!bbc_ADDRESS<11> & !bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15>;
   cc4Bank_1.CLK = cc4Bank_2/cc4Bank_2_CLKF;
    cc4Bank_1.EXP  =  bbc_ADDRESS<9> & !bbc_ADDRESS<14> & 
	bbc_ADDRESS<13> & bbc_ADDRESS<12> & bbc_ADDRESS<11> & 
	bbc_ADDRESS<10> & bbc_ADDRESS<8> & bbc_ADDRESS<15> & cc8Bank_0
	# bbc_ADDRESS<9> & bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15>

MACROCELL | 6 | 13 | cc4Bank_2
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 9 | 6 | 13 | 3 | 11 | 3 | 7 | 3 | 8 | 3 | 4 | 3 | 1 | 3 | 3 | 6 | 12 | 6 | 14
INPUTS | 16 | bbc_nRST  | cc4Bank_2  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | cc4Bank_2/cc4Bank_2_CLKF  | cc4Bank_0  | cc8Bank_0.EXP
INPUTMC | 4 | 6 | 13 | 2 | 4 | 6 | 14 | 6 | 12
INPUTP | 12 | 160 | 12 | 13 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143
EXPORTS | 1 | 6 | 14
IMPORTS | 1 | 6 | 12
EQ | 30 | 
   cc4Bank_2.T = !bbc_nRST & cc4Bank_2
	# bbc_ADDRESS<9> & !bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & !bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	!bbc_ADDRESS<11> & !bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15> & cc4Bank_2
;Imported pterms FB7_13
	# bbc_ADDRESS<9> & !bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & !bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	!bbc_ADDRESS<11> & !bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15> & cc4Bank_2
	# !bbc_ADDRESS<9> & bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & !bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	!bbc_ADDRESS<11> & !bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15> & cc4Bank_2
	# !bbc_ADDRESS<9> & bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & !bbc_ADDRESS<13> & !bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & !bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & bbc_nRST & 
	!cc4Bank_2;
   cc4Bank_2.CLK = cc4Bank_2/cc4Bank_2_CLKF;
    cc4Bank_2.EXP  =  bbc_ADDRESS<9> & !bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & !bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	!bbc_ADDRESS<11> & !bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15> & bbc_nRST & 
	cc4Bank_0
	# !bbc_ADDRESS<9> & bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & !bbc_ADDRESS<13> & !bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & !bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & bbc_nRST & 
	cc4Bank_0

MACROCELL | 1 | 10 | slow_clk<0>
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 7 | 1 | 10 | 5 | 16 | 5 | 15 | 5 | 14 | 0 | 6 | 0 | 3 | 0 | 2
INPUTS | 3 | slow_clk<0>  | msec_tick/msec_tick_D2  | from_CPU_Phi1
INPUTMC | 2 | 1 | 10 | 0 | 3
INPUTP | 1 | 69
EQ | 2 | 
   slow_clk<0>.D = !slow_clk<0> & !msec_tick/msec_tick_D2;
   slow_clk<0>.CLK = from_CPU_Phi1;

MACROCELL | 6 | 14 | cc4Bank_0
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 6 | 6 | 14 | 3 | 11 | 3 | 9 | 3 | 14 | 6 | 13 | 6 | 15
INPUTS | 17 | bbc_nRST  | cc4Bank_0  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | cc4Bank_2/cc4Bank_2_CLKF  | PrvEn  | PrvS1  | cc4Bank_2.EXP
INPUTMC | 5 | 6 | 14 | 2 | 4 | 7 | 16 | 7 | 15 | 6 | 13
INPUTP | 12 | 160 | 12 | 13 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143
EXPORTS | 1 | 6 | 15
IMPORTS | 1 | 6 | 13
EQ | 25 | 
   cc4Bank_0.T = !bbc_nRST & !cc4Bank_0
	# bbc_ADDRESS<9> & !bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & !bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	!bbc_ADDRESS<11> & !bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15> & !cc4Bank_0
	# !bbc_ADDRESS<9> & bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & !bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	!bbc_ADDRESS<11> & !bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15> & bbc_nRST & 
	cc4Bank_0
;Imported pterms FB7_14
	# bbc_ADDRESS<9> & !bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & !bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	!bbc_ADDRESS<11> & !bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15> & bbc_nRST & 
	cc4Bank_0
	# !bbc_ADDRESS<9> & bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & !bbc_ADDRESS<13> & !bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & !bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & bbc_nRST & 
	cc4Bank_0;
   cc4Bank_0.CLK = cc4Bank_2/cc4Bank_2_CLKF;
    cc4Bank_0.EXP  =  !bbc_ADDRESS<14> & !bbc_ADDRESS<13> & 
	!bbc_ADDRESS<12> & !bbc_ADDRESS<11> & !bbc_ADDRESS<10> & 
	bbc_ADDRESS<15> & PrvEn & PrvS1

MACROCELL | 0 | 12 | slow_clk<10>
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 5 | 0 | 12 | 0 | 11 | 0 | 10 | 0 | 3 | 1 | 1
INPUTS | 5 | slow_clk<9>  | msec_tick/msec_tick_D2  | slow_clk_Madd__add0000__and0007/slow_clk_Madd__add0000__and0007_D2  | slow_clk<10>  | from_CPU_Phi1
INPUTMC | 4 | 1 | 11 | 0 | 3 | 1 | 2 | 0 | 12
INPUTP | 1 | 69
EQ | 4 | 
   slow_clk<10>.T = slow_clk<10> & msec_tick/msec_tick_D2
	# slow_clk<9> & !msec_tick/msec_tick_D2 & 
	slow_clk_Madd__add0000__and0007/slow_clk_Madd__add0000__and0007_D2;
   slow_clk<10>.CLK = from_CPU_Phi1;

MACROCELL | 0 | 11 | slow_clk<11>
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 4 | 0 | 11 | 0 | 10 | 0 | 3 | 1 | 1
INPUTS | 6 | slow_clk<10>  | slow_clk<9>  | msec_tick/msec_tick_D2  | slow_clk_Madd__add0000__and0007/slow_clk_Madd__add0000__and0007_D2  | slow_clk<11>  | from_CPU_Phi1
INPUTMC | 5 | 0 | 12 | 1 | 11 | 0 | 3 | 1 | 2 | 0 | 11
INPUTP | 1 | 69
EQ | 5 | 
   slow_clk<11>.T = slow_clk<11> & msec_tick/msec_tick_D2
	# slow_clk<10> & slow_clk<9> & 
	!msec_tick/msec_tick_D2 & 
	slow_clk_Madd__add0000__and0007/slow_clk_Madd__add0000__and0007_D2;
   slow_clk<11>.CLK = from_CPU_Phi1;

MACROCELL | 0 | 10 | slow_clk<12>
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 3 | 0 | 10 | 0 | 3 | 1 | 1
INPUTS | 7 | slow_clk<12>  | slow_clk_Madd__add0000__and0011/slow_clk_Madd__add0000__and0011_D2  | slow_clk<10>  | slow_clk<11>  | slow_clk<9>  | slow_clk_Madd__add0000__and0007/slow_clk_Madd__add0000__and0007_D2  | from_CPU_Phi1
INPUTMC | 6 | 0 | 10 | 1 | 1 | 0 | 12 | 0 | 11 | 1 | 11 | 1 | 2
INPUTP | 1 | 69
EQ | 6 | 
   slow_clk<12>.D = slow_clk<12> & 
	!slow_clk_Madd__add0000__and0011/slow_clk_Madd__add0000__and0011_D2
	# slow_clk<10> & slow_clk<11> & slow_clk<9> & 
	slow_clk_Madd__add0000__and0007/slow_clk_Madd__add0000__and0007_D2 & 
	!slow_clk_Madd__add0000__and0011/slow_clk_Madd__add0000__and0011_D2;
   slow_clk<12>.CLK = from_CPU_Phi1;

MACROCELL | 1 | 15 | slow_clk<13>
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 6 | 1 | 15 | 1 | 9 | 1 | 8 | 0 | 9 | 0 | 3 | 0 | 0
INPUTS | 4 | slow_clk<13>  | msec_tick/msec_tick_D2  | slow_clk_Madd__add0000__and0011/slow_clk_Madd__add0000__and0011_D2  | from_CPU_Phi1
INPUTMC | 3 | 1 | 15 | 0 | 3 | 1 | 1
INPUTP | 1 | 69
EQ | 5 | 
   slow_clk<13>.D = slow_clk<13> & !msec_tick/msec_tick_D2 & 
	!slow_clk_Madd__add0000__and0011/slow_clk_Madd__add0000__and0011_D2
	# !slow_clk<13> & !msec_tick/msec_tick_D2 & 
	slow_clk_Madd__add0000__and0011/slow_clk_Madd__add0000__and0011_D2;
   slow_clk<13>.CLK = from_CPU_Phi1;

MACROCELL | 1 | 9 | slow_clk<14>
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 4 | 1 | 8 | 0 | 9 | 0 | 3 | 0 | 0
INPUTS | 3 | slow_clk<13>  | slow_clk_Madd__add0000__and0011/slow_clk_Madd__add0000__and0011_D2  | from_CPU_Phi1
INPUTMC | 2 | 1 | 15 | 1 | 1
INPUTP | 1 | 69
EQ | 3 | 
   slow_clk<14>.T = slow_clk<13> & 
	slow_clk_Madd__add0000__and0011/slow_clk_Madd__add0000__and0011_D2;
   slow_clk<14>.CLK = from_CPU_Phi1;

MACROCELL | 1 | 8 | slow_clk<15>
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 3 | 0 | 9 | 0 | 3 | 0 | 0
INPUTS | 4 | slow_clk<13>  | slow_clk<14>  | slow_clk_Madd__add0000__and0011/slow_clk_Madd__add0000__and0011_D2  | from_CPU_Phi1
INPUTMC | 3 | 1 | 15 | 1 | 9 | 1 | 1
INPUTP | 1 | 69
EQ | 3 | 
   slow_clk<15>.T = slow_clk<13> & slow_clk<14> & 
	slow_clk_Madd__add0000__and0011/slow_clk_Madd__add0000__and0011_D2;
   slow_clk<15>.CLK = from_CPU_Phi1;

MACROCELL | 0 | 9 | slow_clk<16>
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 3 | 0 | 9 | 0 | 3 | 0 | 0
INPUTS | 8 | slow_clk<16>  | msec_tick/msec_tick_D2  | slow_clk_Madd__add0000__and0015/slow_clk_Madd__add0000__and0015_D2  | slow_clk<13>  | slow_clk<14>  | slow_clk<15>  | slow_clk_Madd__add0000__and0011/slow_clk_Madd__add0000__and0011_D2  | from_CPU_Phi1
INPUTMC | 7 | 0 | 9 | 0 | 3 | 0 | 0 | 1 | 15 | 1 | 9 | 1 | 8 | 1 | 1
INPUTP | 1 | 69
EQ | 7 | 
   slow_clk<16>.D = slow_clk<16> & !msec_tick/msec_tick_D2 & 
	!slow_clk_Madd__add0000__and0015/slow_clk_Madd__add0000__and0015_D2
	# slow_clk<13> & slow_clk<14> & slow_clk<15> & 
	!msec_tick/msec_tick_D2 & 
	slow_clk_Madd__add0000__and0011/slow_clk_Madd__add0000__and0011_D2 & 
	!slow_clk_Madd__add0000__and0015/slow_clk_Madd__add0000__and0015_D2;
   slow_clk<16>.CLK = from_CPU_Phi1;

MACROCELL | 1 | 14 | slow_clk<17>
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 6 | 1 | 14 | 0 | 8 | 1 | 7 | 0 | 7 | 0 | 3 | 1 | 0
INPUTS | 4 | slow_clk<17>  | msec_tick/msec_tick_D2  | slow_clk_Madd__add0000__and0015/slow_clk_Madd__add0000__and0015_D2  | from_CPU_Phi1
INPUTMC | 3 | 1 | 14 | 0 | 3 | 0 | 0
INPUTP | 1 | 69
EQ | 5 | 
   slow_clk<17>.D = slow_clk<17> & !msec_tick/msec_tick_D2 & 
	!slow_clk_Madd__add0000__and0015/slow_clk_Madd__add0000__and0015_D2
	# !slow_clk<17> & !msec_tick/msec_tick_D2 & 
	slow_clk_Madd__add0000__and0015/slow_clk_Madd__add0000__and0015_D2;
   slow_clk<17>.CLK = from_CPU_Phi1;

MACROCELL | 0 | 8 | slow_clk<18>
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 5 | 0 | 8 | 1 | 7 | 0 | 7 | 0 | 3 | 1 | 0
INPUTS | 5 | slow_clk<17>  | msec_tick/msec_tick_D2  | slow_clk_Madd__add0000__and0015/slow_clk_Madd__add0000__and0015_D2  | slow_clk<18>  | from_CPU_Phi1
INPUTMC | 4 | 1 | 14 | 0 | 3 | 0 | 0 | 0 | 8
INPUTP | 1 | 69
EQ | 4 | 
   slow_clk<18>.T = slow_clk<18> & msec_tick/msec_tick_D2
	# slow_clk<17> & !msec_tick/msec_tick_D2 & 
	slow_clk_Madd__add0000__and0015/slow_clk_Madd__add0000__and0015_D2;
   slow_clk<18>.CLK = from_CPU_Phi1;

MACROCELL | 1 | 7 | slow_clk<19>
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 3 | 0 | 7 | 0 | 3 | 1 | 0
INPUTS | 4 | slow_clk<17>  | slow_clk<18>  | slow_clk_Madd__add0000__and0015/slow_clk_Madd__add0000__and0015_D2  | from_CPU_Phi1
INPUTMC | 3 | 1 | 14 | 0 | 8 | 0 | 0
INPUTP | 1 | 69
EQ | 3 | 
   slow_clk<19>.T = slow_clk<17> & slow_clk<18> & 
	slow_clk_Madd__add0000__and0015/slow_clk_Madd__add0000__and0015_D2;
   slow_clk<19>.CLK = from_CPU_Phi1;

MACROCELL | 5 | 16 | slow_clk<1>
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 5 | 5 | 15 | 5 | 14 | 0 | 6 | 0 | 3 | 0 | 2
INPUTS | 2 | slow_clk<0>  | from_CPU_Phi1
INPUTMC | 1 | 1 | 10
INPUTP | 1 | 69
EQ | 2 | 
   slow_clk<1>.T = slow_clk<0>;
   slow_clk<1>.CLK = from_CPU_Phi1;

MACROCELL | 0 | 7 | slow_clk<20>
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 3 | 0 | 7 | 0 | 3 | 1 | 0
INPUTS | 7 | slow_clk<20>  | slow_clk_Madd__add0000__and0019/slow_clk_Madd__add0000__and0019_D2  | slow_clk<17>  | slow_clk<18>  | slow_clk<19>  | slow_clk_Madd__add0000__and0015/slow_clk_Madd__add0000__and0015_D2  | from_CPU_Phi1
INPUTMC | 6 | 0 | 7 | 1 | 0 | 1 | 14 | 0 | 8 | 1 | 7 | 0 | 0
INPUTP | 1 | 69
EQ | 6 | 
   slow_clk<20>.D = slow_clk<20> & 
	!slow_clk_Madd__add0000__and0019/slow_clk_Madd__add0000__and0019_D2
	# slow_clk<17> & slow_clk<18> & slow_clk<19> & 
	slow_clk_Madd__add0000__and0015/slow_clk_Madd__add0000__and0015_D2 & 
	!slow_clk_Madd__add0000__and0019/slow_clk_Madd__add0000__and0019_D2;
   slow_clk<20>.CLK = from_CPU_Phi1;

MACROCELL | 1 | 13 | slow_clk<21>
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 4 | 1 | 13 | 1 | 6 | 1 | 5 | 0 | 3
INPUTS | 4 | slow_clk<21>  | msec_tick/msec_tick_D2  | slow_clk_Madd__add0000__and0019/slow_clk_Madd__add0000__and0019_D2  | from_CPU_Phi1
INPUTMC | 3 | 1 | 13 | 0 | 3 | 1 | 0
INPUTP | 1 | 69
EQ | 5 | 
   slow_clk<21>.D = slow_clk<21> & !msec_tick/msec_tick_D2 & 
	!slow_clk_Madd__add0000__and0019/slow_clk_Madd__add0000__and0019_D2
	# !slow_clk<21> & !msec_tick/msec_tick_D2 & 
	slow_clk_Madd__add0000__and0019/slow_clk_Madd__add0000__and0019_D2;
   slow_clk<21>.CLK = from_CPU_Phi1;

MACROCELL | 1 | 6 | slow_clk<22>
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 2 | 1 | 5 | 0 | 3
INPUTS | 3 | slow_clk<21>  | slow_clk_Madd__add0000__and0019/slow_clk_Madd__add0000__and0019_D2  | from_CPU_Phi1
INPUTMC | 2 | 1 | 13 | 1 | 0
INPUTP | 1 | 69
EQ | 3 | 
   slow_clk<22>.T = slow_clk<21> & 
	slow_clk_Madd__add0000__and0019/slow_clk_Madd__add0000__and0019_D2;
   slow_clk<22>.CLK = from_CPU_Phi1;

MACROCELL | 5 | 15 | slow_clk<2>
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 4 | 5 | 14 | 0 | 6 | 0 | 3 | 0 | 2
INPUTS | 3 | slow_clk<0>  | slow_clk<1>  | from_CPU_Phi1
INPUTMC | 2 | 1 | 10 | 5 | 16
INPUTP | 1 | 69
EQ | 2 | 
   slow_clk<2>.T = slow_clk<0> & slow_clk<1>;
   slow_clk<2>.CLK = from_CPU_Phi1;

MACROCELL | 5 | 14 | slow_clk<3>
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 3 | 0 | 6 | 0 | 3 | 0 | 2
INPUTS | 4 | slow_clk<0>  | slow_clk<1>  | slow_clk<2>  | from_CPU_Phi1
INPUTMC | 3 | 1 | 10 | 5 | 16 | 5 | 15
INPUTP | 1 | 69
EQ | 2 | 
   slow_clk<3>.T = slow_clk<0> & slow_clk<1> & slow_clk<2>;
   slow_clk<3>.CLK = from_CPU_Phi1;

MACROCELL | 0 | 6 | slow_clk<4>
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 3 | 0 | 6 | 0 | 3 | 0 | 2
INPUTS | 7 | slow_clk<4>  | slow_clk_Madd__add0000__and0003/slow_clk_Madd__add0000__and0003_D2  | slow_clk<0>  | slow_clk<1>  | slow_clk<2>  | slow_clk<3>  | from_CPU_Phi1
INPUTMC | 6 | 0 | 6 | 0 | 2 | 1 | 10 | 5 | 16 | 5 | 15 | 5 | 14
INPUTP | 1 | 69
EQ | 6 | 
   slow_clk<4>.D = slow_clk<4> & 
	!slow_clk_Madd__add0000__and0003/slow_clk_Madd__add0000__and0003_D2
	# slow_clk<0> & slow_clk<1> & slow_clk<2> & 
	slow_clk<3> & 
	!slow_clk_Madd__add0000__and0003/slow_clk_Madd__add0000__and0003_D2;
   slow_clk<4>.CLK = from_CPU_Phi1;

MACROCELL | 1 | 12 | slow_clk<5>
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 6 | 1 | 12 | 0 | 5 | 1 | 4 | 0 | 4 | 0 | 3 | 1 | 2
INPUTS | 4 | slow_clk<5>  | msec_tick/msec_tick_D2  | slow_clk_Madd__add0000__and0003/slow_clk_Madd__add0000__and0003_D2  | from_CPU_Phi1
INPUTMC | 3 | 1 | 12 | 0 | 3 | 0 | 2
INPUTP | 1 | 69
EQ | 5 | 
   slow_clk<5>.D = slow_clk<5> & !msec_tick/msec_tick_D2 & 
	!slow_clk_Madd__add0000__and0003/slow_clk_Madd__add0000__and0003_D2
	# !slow_clk<5> & !msec_tick/msec_tick_D2 & 
	slow_clk_Madd__add0000__and0003/slow_clk_Madd__add0000__and0003_D2;
   slow_clk<5>.CLK = from_CPU_Phi1;

MACROCELL | 0 | 5 | slow_clk<6>
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 5 | 0 | 5 | 1 | 4 | 0 | 4 | 0 | 3 | 1 | 2
INPUTS | 5 | slow_clk<5>  | msec_tick/msec_tick_D2  | slow_clk_Madd__add0000__and0003/slow_clk_Madd__add0000__and0003_D2  | slow_clk<6>  | from_CPU_Phi1
INPUTMC | 4 | 1 | 12 | 0 | 3 | 0 | 2 | 0 | 5
INPUTP | 1 | 69
EQ | 4 | 
   slow_clk<6>.T = slow_clk<6> & msec_tick/msec_tick_D2
	# slow_clk<5> & !msec_tick/msec_tick_D2 & 
	slow_clk_Madd__add0000__and0003/slow_clk_Madd__add0000__and0003_D2;
   slow_clk<6>.CLK = from_CPU_Phi1;

MACROCELL | 1 | 4 | slow_clk<7>
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 3 | 0 | 4 | 0 | 3 | 1 | 2
INPUTS | 4 | slow_clk<5>  | slow_clk<6>  | slow_clk_Madd__add0000__and0003/slow_clk_Madd__add0000__and0003_D2  | from_CPU_Phi1
INPUTMC | 3 | 1 | 12 | 0 | 5 | 0 | 2
INPUTP | 1 | 69
EQ | 3 | 
   slow_clk<7>.T = slow_clk<5> & slow_clk<6> & 
	slow_clk_Madd__add0000__and0003/slow_clk_Madd__add0000__and0003_D2;
   slow_clk<7>.CLK = from_CPU_Phi1;

MACROCELL | 0 | 4 | slow_clk<8>
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 3 | 0 | 4 | 0 | 3 | 1 | 2
INPUTS | 8 | slow_clk<8>  | msec_tick/msec_tick_D2  | slow_clk_Madd__add0000__and0007/slow_clk_Madd__add0000__and0007_D2  | slow_clk<5>  | slow_clk<6>  | slow_clk<7>  | slow_clk_Madd__add0000__and0003/slow_clk_Madd__add0000__and0003_D2  | from_CPU_Phi1
INPUTMC | 7 | 0 | 4 | 0 | 3 | 1 | 2 | 1 | 12 | 0 | 5 | 1 | 4 | 0 | 2
INPUTP | 1 | 69
EQ | 7 | 
   slow_clk<8>.D = slow_clk<8> & !msec_tick/msec_tick_D2 & 
	!slow_clk_Madd__add0000__and0007/slow_clk_Madd__add0000__and0007_D2
	# slow_clk<5> & slow_clk<6> & slow_clk<7> & 
	!msec_tick/msec_tick_D2 & 
	!slow_clk_Madd__add0000__and0007/slow_clk_Madd__add0000__and0007_D2 & 
	slow_clk_Madd__add0000__and0003/slow_clk_Madd__add0000__and0003_D2;
   slow_clk<8>.CLK = from_CPU_Phi1;

MACROCELL | 1 | 11 | slow_clk<9>
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 6 | 0 | 12 | 0 | 11 | 0 | 10 | 1 | 11 | 0 | 3 | 1 | 1
INPUTS | 4 | slow_clk<9>  | msec_tick/msec_tick_D2  | slow_clk_Madd__add0000__and0007/slow_clk_Madd__add0000__and0007_D2  | from_CPU_Phi1
INPUTMC | 3 | 1 | 11 | 0 | 3 | 1 | 2
INPUTP | 1 | 69
EQ | 5 | 
   slow_clk<9>.D = slow_clk<9> & !msec_tick/msec_tick_D2 & 
	!slow_clk_Madd__add0000__and0007/slow_clk_Madd__add0000__and0007_D2
	# !slow_clk<9> & !msec_tick/msec_tick_D2 & 
	slow_clk_Madd__add0000__and0007/slow_clk_Madd__add0000__and0007_D2;
   slow_clk<9>.CLK = from_CPU_Phi1;

MACROCELL | 6 | 9 | cc4Bank_3
ATTRIBUTES | 8520480 | 0
OUTPUTMC | 4 | 6 | 9 | 3 | 7 | 3 | 14 | 6 | 10
INPUTS | 15 | cc4Bank_3  | $OpTx$FX_DC$56  | $OpTx$FX_DC$105  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | cc4Bank_3/cc4Bank_3_CLKF
INPUTMC | 4 | 6 | 9 | 1 | 17 | 1 | 3 | 2 | 3
INPUTP | 11 | 12 | 13 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143
EXPORTS | 1 | 6 | 10
EQ | 11 | 
   cc4Bank_3.D = cc4Bank_3 & !$OpTx$FX_DC$56 & !$OpTx$FX_DC$105
	# bbc_ADDRESS<9> & !bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & !bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	!bbc_ADDRESS<11> & !bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15> & 
	!$OpTx$FX_DC$56 & !$OpTx$FX_DC$105;
   cc4Bank_3.CLK = cc4Bank_3/cc4Bank_3_CLKF;
    cc4Bank_3.EXP  =  bbc_ADDRESS<9> & !bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & !bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	!bbc_ADDRESS<11> & !bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15>

MACROCELL | 1 | 5 | slow_clk<23>
ATTRIBUTES | 4326176 | 0
OUTPUTMC | 1 | 0 | 3
INPUTS | 4 | slow_clk<21>  | slow_clk<22>  | slow_clk_Madd__add0000__and0019/slow_clk_Madd__add0000__and0019_D2  | from_CPU_Phi1
INPUTMC | 3 | 1 | 13 | 1 | 6 | 1 | 0
INPUTP | 1 | 69
EQ | 3 | 
   slow_clk<23>.T = slow_clk<21> & slow_clk<22> & 
	slow_clk_Madd__add0000__and0019/slow_clk_Madd__add0000__and0019_D2;
   slow_clk<23>.CLK = from_CPU_Phi1;

MACROCELL | 3 | 16 | Ram_ADDRESS_14_OBUF
ATTRIBUTES | 264960 | 0
INPUTS | 10 | bbc_ADDRESS<14>  | $OpTx$INV$5  | to_bbc_rD0  | rD2  | rD3  | RecMode  | ROMDec  | to_bbc_rD1  | N0$BUF1/N0$BUF1_TRST  | EXP19_.EXP
INPUTMC | 9 | 6 | 15 | 4 | 7 | 6 | 0 | 7 | 0 | 2 | 15 | 5 | 17 | 4 | 5 | 2 | 1 | 3 | 17
INPUTP | 1 | 68
IMPORTS | 1 | 3 | 17
EQ | 38 | 
   Ram_ADDRESS<14> = bbc_ADDRESS<14> & $OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & rD2 & ROMDec & 
	!$OpTx$INV$5 & !N0$BUF1/N0$BUF1_TRST
	# !to_bbc_rD1 & to_bbc_rD0 & rD3 & RecMode & 
	ROMDec & !$OpTx$INV$5
	# to_bbc_rD0 & rD2 & !rD3 & !RecMode & ROMDec & 
	!$OpTx$INV$5
	# to_bbc_rD0 & !rD2 & rD3 & RecMode & ROMDec & 
	!$OpTx$INV$5
;Imported pterms FB4_18
	# to_bbc_rD0 & rD2 & !rD3 & !EF_1 & ROMDec & 
	!$OpTx$INV$5
	# to_bbc_rD0 & rD2 & !rD3 & EF_0 & ROMDec & 
	!$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & rD2 & EF_1 & RecMode & 
	ROMDec & !$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & !rD3 & !RecMode & 
	ROMDec & !BeebRomSel<3> & !$OpTx$INV$5
	# !to_bbc_rD1 & to_bbc_rD0 & !rD3 & !RecMode & 
	ROMDec & !BeebRomSel<1> & !$OpTx$INV$5
;Imported pterms FB4_1
	# !to_bbc_rD1 & to_bbc_rD0 & rD2 & 
	!IntegraRomSel<13> & !RecMode & ROMDec & !$OpTx$INV$5
	# !to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<9> & ROMDec & !$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & ROMDec & cc8Bank_0 & !$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & ROMDec & cc8Bank_3 & !$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & ROMDec & cc8Bank_5 & !$OpTx$INV$5
;Imported pterms FB4_2
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & ROMDec & cc8Bank_7 & !$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & ROMDec & cc8Bank_1 & !$OpTx$INV$5
	# to_bbc_rD1 & !to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<10> & !RecMode & ROMDec & cc4Bank_2 & !$OpTx$INV$5;

MACROCELL | 3 | 13 | Ram_ADDRESS_17_OBUF
ATTRIBUTES | 396032 | 0
OUTPUTMC | 2 | 3 | 6 | 3 | 5
INPUTS | 11 | $OpTx$INV$5  | ROMDec  | rD3  | to_bbc_rD1  | to_bbc_rD0  | rD2  | IntegraRomSel<9>  | RecMode  | IntegraRomSel<13>  | EXP17_.EXP  | Ram_ADDRESS_16_OBUF.EXP
INPUTMC | 9 | 6 | 15 | 5 | 17 | 7 | 0 | 4 | 5 | 4 | 7 | 6 | 0 | 2 | 15 | 3 | 12 | 3 | 14
INPUTP | 2 | 96 | 88
IMPORTS | 2 | 3 | 12 | 3 | 14
EQ | 30 | 
   !Ram_ADDRESS<17> = !rD3
	# !ROMDec
	# $OpTx$INV$5
	# !to_bbc_rD1 & to_bbc_rD0 & rD2 & 
	IntegraRomSel<13> & !RecMode
	# !to_bbc_rD1 & to_bbc_rD0 & !rD2 & 
	IntegraRomSel<9> & !RecMode
;Imported pterms FB4_13
	# to_bbc_rD1 & to_bbc_rD0 & rD2 & !EF_1 & 
	N0$BUF1/N0$BUF1_TRST
	# to_bbc_rD1 & to_bbc_rD0 & rD2 & !RecMode & 
	N0$BUF1/N0$BUF1_TRST
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & 
	IntegraRomSel<11> & !RecMode
	# to_bbc_rD1 & !to_bbc_rD0 & rD2 & !EF_1 & 
	N0$BUF2/N0$BUF2_TRST
	# to_bbc_rD1 & !to_bbc_rD0 & !rD2 & 
	IntegraRomSel<10> & !RecMode
;Imported pterms FB4_15
	# to_bbc_rD1 & !to_bbc_rD0 & rD2 & !RecMode & 
	N0$BUF2/N0$BUF2_TRST
	# !to_bbc_rD1 & !to_bbc_rD0 & rD2 & 
	IntegraRomSel<12> & !RecMode
	# !to_bbc_rD1 & !to_bbc_rD0 & !rD2 & !RecMode & 
	IntegraRomSel<8>
	# to_bbc_rD1 & !to_bbc_rD0 & !rD2 & !RecMode & 
	!cc4Bank_0 & !cc4Bank_3
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & !RecMode & 
	!cc8Bank_7 & !cc8Bank_4 & !cc8Bank_5 & !cc8Bank_1 & 
	$OpTx$FX_DC$67;

MACROCELL | 3 | 8 | Ram_ADDRESS_18_OBUF
ATTRIBUTES | 396032 | 0
OUTPUTMC | 3 | 3 | 6 | 3 | 5 | 3 | 9
INPUTS | 12 | ROMDec  | $OpTx$INV$5  | RecMode  | $OpTx$FX_DC$11  | $OpTx$FX_DC$13  | to_bbc_rD0  | IntegraRomSel<10>  | to_bbc_rD1  | rD3  | cc4Bank_2  | N0$BUF2/N0$BUF2_TRST  | nRAM_CE_OBUF.EXP
INPUTMC | 11 | 5 | 17 | 6 | 15 | 2 | 15 | 5 | 13 | 5 | 12 | 4 | 7 | 4 | 5 | 7 | 0 | 6 | 13 | 2 | 0 | 3 | 7
INPUTP | 1 | 95
EXPORTS | 1 | 3 | 9
IMPORTS | 1 | 3 | 7
EQ | 18 | 
   !Ram_ADDRESS<18> = !ROMDec & !$OpTx$INV$5
	# !$OpTx$INV$5 & $OpTx$FX_DC$13
	# !RecMode & !$OpTx$INV$5 & !$OpTx$FX_DC$11
	# !to_bbc_rD0 & IntegraRomSel<10> & !RecMode & 
	!$OpTx$INV$5
;Imported pterms FB4_8
	# !to_bbc_rD1 & !rD3 & !$OpTx$INV$5
	# !EF_1 & RecMode & !$OpTx$INV$5
	# to_bbc_rD0 & IntegraRomSel<11> & !RecMode & 
	!$OpTx$INV$5
	# !to_bbc_rD0 & !RecMode & !cc4Bank_1 & !cc4Bank_2 & 
	!cc4Bank_3 & !$OpTx$INV$5
	# to_bbc_rD0 & !RecMode & !cc8Bank_6 & !cc8Bank_7 & 
	!cc8Bank_2 & !cc8Bank_3 & !cc8Bank_4 & !cc8Bank_5 & !cc8Bank_1 & 
	!$OpTx$INV$5;
    Ram_ADDRESS_18_OBUF.EXP  =  to_bbc_rD1 & !to_bbc_rD0 & rD3 & 
	!IntegraRomSel<10> & ROMDec & cc4Bank_2 & !$OpTx$INV$5 & 
	!N0$BUF2/N0$BUF2_TRST

MACROCELL | 4 | 14 | to_bbc_Phi1_OBUF
ATTRIBUTES | 264960 | 0
INPUTS | 7 | from_CPU_Phi1  | bbc_ADDRESS<14>  | bbc_ADDRESS<15>  | MemSel  | ShEn  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>
INPUTMC | 2 | 7 | 17 | 7 | 12
INPUTP | 5 | 69 | 68 | 143 | 4 | 2
EQ | 5 | 
   to_bbc_Phi1 = from_CPU_Phi1
	# bbc_ADDRESS<14> & !bbc_ADDRESS<15> & !MemSel & 
	ShEn
	# bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	!bbc_ADDRESS<15> & !MemSel & ShEn;

MACROCELL | 6 | 1 | to_bbc_RnW_OBUF
ATTRIBUTES | 264960 | 0
INPUTS | 7 | from_CPU_RnW  | bbc_ADDRESS<14>  | bbc_ADDRESS<15>  | MemSel  | ShEn  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>
INPUTMC | 2 | 7 | 17 | 7 | 12
INPUTP | 5 | 144 | 68 | 143 | 4 | 2
EQ | 5 | 
   to_bbc_RnW = from_CPU_RnW
	# bbc_ADDRESS<14> & !bbc_ADDRESS<15> & !MemSel & 
	ShEn
	# bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	!bbc_ADDRESS<15> & !MemSel & ShEn;

MACROCELL | 7 | 7 | RTC_DS_OBUF
ATTRIBUTES | 264960 | 0
INPUTS | 15 | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<4>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>  | from_CPU_Phi1  | bbc_ADDRESS<3>  | bbc_ADDRESS<2>
INPUTP | 15 | 12 | 13 | 17 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143 | 69 | 19 | 22
EQ | 5 | 
   RTC_DS = bbc_ADDRESS<9> & bbc_ADDRESS<5> & bbc_ADDRESS<4> & 
	bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15> & !from_CPU_Phi1 & 
	bbc_ADDRESS<3> & bbc_ADDRESS<2>;

MACROCELL | 3 | 10 | Ram_ADDRESS_15_OBUF
ATTRIBUTES | 264960 | 0
INPUTS | 14 | to_bbc_rD1  | rD3  | RecMode  | ROMDec  | $OpTx$INV$5  | rD2  | N0$BUF1/N0$BUF1_TRST  | N0$BUF2/N0$BUF2_TRST  | to_bbc_rD0  | BeebRomSel<3>  | BeebRomSel<2>  | $OpTx$FX_DC$67  | EXP16_.EXP  | nWDS_OBUF.EXP
INPUTMC | 12 | 4 | 5 | 7 | 0 | 2 | 15 | 5 | 17 | 6 | 15 | 6 | 0 | 2 | 1 | 2 | 0 | 4 | 7 | 5 | 11 | 3 | 9 | 3 | 11
INPUTP | 2 | 98 | 102
IMPORTS | 2 | 3 | 9 | 3 | 11
EQ | 36 | 
   Ram_ADDRESS<15> = to_bbc_rD1 & rD3 & RecMode & ROMDec & 
	!$OpTx$INV$5
	# to_bbc_rD1 & rD2 & ROMDec & !$OpTx$INV$5 & 
	!N0$BUF1/N0$BUF1_TRST & !N0$BUF2/N0$BUF2_TRST
	# to_bbc_rD1 & to_bbc_rD0 & !rD3 & !RecMode & 
	ROMDec & !BeebRomSel<3> & !$OpTx$INV$5
	# to_bbc_rD1 & !to_bbc_rD0 & !rD3 & !RecMode & 
	ROMDec & !BeebRomSel<2> & !$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & rD2 & rD3 & ROMDec & 
	!$OpTx$INV$5 & !N0$BUF1/N0$BUF1_TRST & !$OpTx$FX_DC$67
;Imported pterms FB4_10
	# to_bbc_rD1 & to_bbc_rD0 & rD2 & rD3 & ROMDec & 
	cc8Bank_7 & !$OpTx$INV$5 & !N0$BUF1/N0$BUF1_TRST
	# to_bbc_rD1 & to_bbc_rD0 & rD3 & 
	!IntegraRomSel<11> & ROMDec & cc8Bank_7 & !$OpTx$INV$5 & 
	!N0$BUF1/N0$BUF1_TRST
	# to_bbc_rD1 & to_bbc_rD0 & rD3 & 
	!IntegraRomSel<11> & ROMDec & !$OpTx$INV$5 & !N0$BUF1/N0$BUF1_TRST & 
	!$OpTx$FX_DC$67
	# to_bbc_rD1 & !to_bbc_rD0 & rD2 & rD3 & ROMDec & 
	cc4Bank_1 & !$OpTx$INV$5 & !N0$BUF2/N0$BUF2_TRST
	# to_bbc_rD1 & !to_bbc_rD0 & rD2 & rD3 & ROMDec & 
	cc4Bank_0 & !$OpTx$INV$5 & !N0$BUF2/N0$BUF2_TRST
;Imported pterms FB4_9
	# to_bbc_rD1 & !to_bbc_rD0 & rD3 & 
	!IntegraRomSel<10> & ROMDec & cc4Bank_2 & !$OpTx$INV$5 & 
	!N0$BUF2/N0$BUF2_TRST
;Imported pterms FB4_12
	# to_bbc_rD1 & !to_bbc_rD0 & rD2 & rD3 & ROMDec & 
	cc4Bank_2 & !$OpTx$INV$5 & !N0$BUF2/N0$BUF2_TRST
	# to_bbc_rD1 & !to_bbc_rD0 & rD3 & 
	!IntegraRomSel<10> & ROMDec & cc4Bank_1 & !$OpTx$INV$5 & 
	!N0$BUF2/N0$BUF2_TRST
	# to_bbc_rD1 & !to_bbc_rD0 & rD3 & 
	!IntegraRomSel<10> & ROMDec & cc4Bank_0 & !$OpTx$INV$5 & 
	!N0$BUF2/N0$BUF2_TRST;

MACROCELL | 3 | 14 | Ram_ADDRESS_16_OBUF
ATTRIBUTES | 264960 | 0
OUTPUTMC | 1 | 3 | 13
INPUTS | 15 | to_bbc_rD1  | to_bbc_rD0  | rD2  | RecMode  | N0$BUF2/N0$BUF2_TRST  | IntegraRomSel<12>  | IntegraRomSel<8>  | cc4Bank_0  | cc4Bank_3  | cc8Bank_7  | cc8Bank_4  | cc8Bank_5  | cc8Bank_1  | $OpTx$FX_DC$67  | EXP18_.EXP
INPUTMC | 13 | 4 | 5 | 4 | 7 | 6 | 0 | 2 | 15 | 2 | 0 | 6 | 14 | 6 | 9 | 6 | 2 | 6 | 5 | 6 | 4 | 6 | 8 | 5 | 11 | 3 | 15
INPUTP | 2 | 90 | 97
EXPORTS | 1 | 3 | 13
IMPORTS | 1 | 3 | 15
EQ | 17 | 
   Ram_ADDRESS<16> = ;Imported pterms FB4_16
	  $OpTx$DEC_Ram_ADDRESS_16_OBUF$0
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & !RecMode & ROMDec & cc8Bank_6 & !$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & !RecMode & ROMDec & cc8Bank_5 & !$OpTx$INV$5;
    Ram_ADDRESS_16_OBUF.EXP  =  to_bbc_rD1 & !to_bbc_rD0 & rD2 & !RecMode & 
	N0$BUF2/N0$BUF2_TRST
	# !to_bbc_rD1 & !to_bbc_rD0 & rD2 & 
	IntegraRomSel<12> & !RecMode
	# !to_bbc_rD1 & !to_bbc_rD0 & !rD2 & !RecMode & 
	IntegraRomSel<8>
	# to_bbc_rD1 & !to_bbc_rD0 & !rD2 & !RecMode & 
	!cc4Bank_0 & !cc4Bank_3
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & !RecMode & 
	!cc8Bank_7 & !cc8Bank_4 & !cc8Bank_5 & !cc8Bank_1 & 
	$OpTx$FX_DC$67

MACROCELL | 4 | 1 | N0
ATTRIBUTES | 265984 | 0
INPUTS | 5 | to_bbc_rD0  | IntegraRomSel<9>  | RecMode  | ROMDec  | $OpTx$FX_SC$79
INPUTMC | 4 | 4 | 7 | 2 | 15 | 5 | 17 | 5 | 3
INPUTP | 1 | 96
EQ | 3 | 
   nRomBankSel<9> = Gnd;
   nRomBankSel<9>.OE = to_bbc_rD0 & IntegraRomSel<9> & !RecMode & 
	ROMDec & $OpTx$FX_SC$79;

MACROCELL | 2 | 16 | N0$BUF0
ATTRIBUTES | 265984 | 0
OUTPUTMC | 1 | 2 | 17
INPUTS | 19 | to_bbc_rD0  | RecMode  | ROMDec  | IntegraRomSel<8>  | $OpTx$FX_SC$79  | to_bbc_rD1  | $OpTx$FX_DC$13  | $OpTx$FX_SC$40  | $OpTx$FX_DC$81  | IntegraRomSel<11>  | WP_11  | $OpTx$FX_DC$11  | IntegraRomSel<12>  | WP_12  | $OpTx$FX_SC$75  | $OpTx$FX_SC$38  | IntegraRomSel<14>  | WP_14  | $OpTx$FX_SC$69
INPUTMC | 15 | 4 | 7 | 2 | 15 | 5 | 17 | 5 | 3 | 4 | 5 | 5 | 12 | 5 | 7 | 5 | 10 | 4 | 9 | 5 | 13 | 7 | 11 | 5 | 4 | 5 | 8 | 7 | 9 | 5 | 5
INPUTP | 4 | 97 | 92 | 90 | 86
EXPORTS | 1 | 2 | 17
EQ | 11 | 
   nRomBankSel<8> = Gnd;
   nRomBankSel<8>.OE = !to_bbc_rD0 & !RecMode & ROMDec & 
	IntegraRomSel<8> & $OpTx$FX_SC$79;
    N0$BUF0.EXP  =  !to_bbc_rD1 & $OpTx$FX_DC$13 & $OpTx$FX_SC$40 & 
	!$OpTx$FX_DC$81
	# !IntegraRomSel<11> & !WP_11 & $OpTx$FX_DC$11 & 
	$OpTx$FX_SC$40
	# !IntegraRomSel<12> & !WP_12 & $OpTx$FX_SC$75 & 
	$OpTx$FX_SC$38
	# !IntegraRomSel<14> & !WP_14 & $OpTx$FX_SC$69 & 
	$OpTx$FX_SC$38

MACROCELL | 2 | 8 | N0$BUF1
ATTRIBUTES | 265984 | 0
INPUTS | 5 | to_bbc_rD0  | IntegraRomSel<15>  | RecMode  | ROMDec  | $OpTx$FX_SC$69
INPUTMC | 4 | 4 | 7 | 2 | 15 | 5 | 17 | 5 | 5
INPUTP | 1 | 82
EQ | 3 | 
   nRomBankSel<15> = Gnd;
   nRomBankSel<15>.OE = to_bbc_rD0 & IntegraRomSel<15> & !RecMode & 
	ROMDec & $OpTx$FX_SC$69;

MACROCELL | 2 | 7 | N0$BUF2
ATTRIBUTES | 265984 | 0
INPUTS | 5 | to_bbc_rD0  | IntegraRomSel<14>  | RecMode  | ROMDec  | $OpTx$FX_SC$69
INPUTMC | 4 | 4 | 7 | 2 | 15 | 5 | 17 | 5 | 5
INPUTP | 1 | 86
EQ | 3 | 
   nRomBankSel<14> = Gnd;
   nRomBankSel<14>.OE = !to_bbc_rD0 & IntegraRomSel<14> & !RecMode & 
	ROMDec & $OpTx$FX_SC$69;

MACROCELL | 2 | 11 | N0$BUF3
ATTRIBUTES | 265984 | 0
INPUTS | 5 | to_bbc_rD0  | IntegraRomSel<13>  | RecMode  | ROMDec  | $OpTx$FX_SC$75
INPUTMC | 4 | 4 | 7 | 2 | 15 | 5 | 17 | 5 | 4
INPUTP | 1 | 88
EQ | 3 | 
   nRomBankSel<13> = Gnd;
   nRomBankSel<13>.OE = to_bbc_rD0 & IntegraRomSel<13> & !RecMode & 
	ROMDec & $OpTx$FX_SC$75;

MACROCELL | 2 | 10 | N0$BUF4
ATTRIBUTES | 265984 | 0
INPUTS | 5 | to_bbc_rD0  | IntegraRomSel<12>  | RecMode  | ROMDec  | $OpTx$FX_SC$75
INPUTMC | 4 | 4 | 7 | 2 | 15 | 5 | 17 | 5 | 4
INPUTP | 1 | 90
EQ | 3 | 
   nRomBankSel<12> = Gnd;
   nRomBankSel<12>.OE = !to_bbc_rD0 & IntegraRomSel<12> & !RecMode & 
	ROMDec & $OpTx$FX_SC$75;

MACROCELL | 2 | 14 | N0$BUF5
ATTRIBUTES | 265984 | 0
INPUTS | 5 | to_bbc_rD0  | IntegraRomSel<11>  | RecMode  | ROMDec  | $OpTx$FX_DC$11
INPUTMC | 4 | 4 | 7 | 2 | 15 | 5 | 17 | 5 | 13
INPUTP | 1 | 92
EQ | 3 | 
   nRomBankSel<11> = Gnd;
   nRomBankSel<11>.OE = to_bbc_rD0 & IntegraRomSel<11> & !RecMode & 
	ROMDec & $OpTx$FX_DC$11;

MACROCELL | 2 | 13 | N0$BUF6
ATTRIBUTES | 265984 | 0
INPUTS | 5 | to_bbc_rD0  | IntegraRomSel<10>  | RecMode  | ROMDec  | $OpTx$FX_DC$11
INPUTMC | 4 | 4 | 7 | 2 | 15 | 5 | 17 | 5 | 13
INPUTP | 1 | 95
EQ | 3 | 
   nRomBankSel<10> = Gnd;
   nRomBankSel<10>.OE = !to_bbc_rD0 & IntegraRomSel<10> & !RecMode & 
	ROMDec & $OpTx$FX_DC$11;

MACROCELL | 4 | 8 | nDBuf_Dir_OBUF$BUF0
ATTRIBUTES | 264960 | 0
INPUTS | 1 | from_CPU_RnW
INPUTP | 1 | 144
EQ | 1 | 
   nDBuf_Dir = from_CPU_RnW;

MACROCELL | 0 | 1 | nRDS_OBUF
ATTRIBUTES | 264960 | 0
INPUTS | 3 | from_CPU_Phi1  | from_CPU_RnW  | long_CLR
INPUTMC | 1 | 0 | 13
INPUTP | 2 | 69 | 144
EQ | 1 | 
   !nRDS = !from_CPU_Phi1 & from_CPU_RnW & !long_CLR;

MACROCELL | 3 | 11 | nWDS_OBUF
ATTRIBUTES | 264960 | 0
OUTPUTMC | 1 | 3 | 10
INPUTS | 19 | from_CPU_Phi1  | from_CPU_RnW  | $OpTx$DEC_nWDS_OBUF$2  | $OpTx$BIN_STEP$493  | to_bbc_rD0  | rD2  | $OpTx$FX_DC$13  | to_bbc_rD1  | ROMDec  | rD3  | cc4Bank_2  | $OpTx$FX_SC$59  | $OpTx$INV$5  | N0$BUF2/N0$BUF2_TRST  | WP_3  | BeebRomSel<3>  | IntegraRomSel<10>  | cc4Bank_1  | cc4Bank_0
INPUTMC | 15 | 4 | 0 | 2 | 17 | 4 | 7 | 6 | 0 | 5 | 12 | 4 | 5 | 5 | 17 | 7 | 0 | 6 | 13 | 5 | 6 | 6 | 15 | 2 | 0 | 7 | 5 | 6 | 10 | 6 | 14
INPUTP | 4 | 69 | 144 | 98 | 95
EXPORTS | 1 | 3 | 10
EQ | 12 | 
   !nWDS = $OpTx$DEC_nWDS_OBUF$2
	# !from_CPU_Phi1 & to_bbc_rD1 & !from_CPU_RnW & 
	ROMDec & WP_3 & !BeebRomSel<3> & $OpTx$FX_DC$13 & 
	!$OpTx$BIN_STEP$493 & !$OpTx$FX_SC$59;
    nWDS_OBUF.EXP  =  to_bbc_rD1 & !to_bbc_rD0 & rD2 & rD3 & ROMDec & 
	cc4Bank_2 & !$OpTx$INV$5 & !N0$BUF2/N0$BUF2_TRST
	# to_bbc_rD1 & !to_bbc_rD0 & rD3 & 
	!IntegraRomSel<10> & ROMDec & cc4Bank_1 & !$OpTx$INV$5 & 
	!N0$BUF2/N0$BUF2_TRST
	# to_bbc_rD1 & !to_bbc_rD0 & rD3 & 
	!IntegraRomSel<10> & ROMDec & cc4Bank_0 & !$OpTx$INV$5 & 
	!N0$BUF2/N0$BUF2_TRST

MACROCELL | 6 | 15 | $OpTx$INV$5
ATTRIBUTES | 133888 | 0
OUTPUTMC | 20 | 3 | 6 | 4 | 10 | 3 | 16 | 3 | 13 | 3 | 8 | 3 | 10 | 3 | 11 | 4 | 17 | 5 | 7 | 5 | 8 | 3 | 5 | 3 | 0 | 3 | 1 | 3 | 2 | 3 | 3 | 3 | 4 | 3 | 7 | 3 | 9 | 3 | 15 | 3 | 17
INPUTS | 10 | bbc_ADDRESS<14>  | bbc_ADDRESS<15>  | MemSel  | ShEn  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | PrvS8  | PrvEn  | PrvS4  | cc4Bank_0.EXP
INPUTMC | 6 | 7 | 17 | 7 | 12 | 7 | 13 | 7 | 16 | 7 | 14 | 6 | 14
INPUTP | 4 | 68 | 143 | 4 | 2
IMPORTS | 1 | 6 | 14
EQ | 14 | 
   $OpTx$INV$5 = bbc_ADDRESS<14> & !bbc_ADDRESS<15> & !MemSel & 
	ShEn
	# bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	!bbc_ADDRESS<15> & !MemSel & ShEn
	# !bbc_ADDRESS<14> & bbc_ADDRESS<13> & 
	!bbc_ADDRESS<12> & bbc_ADDRESS<15> & PrvS8 & PrvEn
	# !bbc_ADDRESS<14> & !bbc_ADDRESS<13> & 
	bbc_ADDRESS<12> & bbc_ADDRESS<15> & PrvS8 & PrvEn
	# !bbc_ADDRESS<14> & !bbc_ADDRESS<13> & 
	!bbc_ADDRESS<12> & bbc_ADDRESS<15> & PrvEn & PrvS4
;Imported pterms FB7_15
	# !bbc_ADDRESS<14> & !bbc_ADDRESS<13> & 
	!bbc_ADDRESS<12> & !bbc_ADDRESS<11> & !bbc_ADDRESS<10> & 
	bbc_ADDRESS<15> & PrvEn & PrvS1;

MACROCELL | 6 | 16 | $OpTx$FX_DC$73
ATTRIBUTES | 133888 | 0
OUTPUTMC | 3 | 5 | 17 | 4 | 17 | 4 | 16
INPUTS | 8 | bbc_ADDRESS<14>  | bbc_ADDRESS<15>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | PrvS8  | PrvEn  | PrvS4  | $OpTx$FX_DC$36.EXP
INPUTMC | 4 | 7 | 13 | 7 | 16 | 7 | 14 | 6 | 17
INPUTP | 4 | 68 | 143 | 4 | 2
IMPORTS | 1 | 6 | 17
EQ | 11 | 
   $OpTx$FX_DC$73 = bbc_ADDRESS<14>
	# !bbc_ADDRESS<15>
	# bbc_ADDRESS<13> & !bbc_ADDRESS<12> & PrvS8 & 
	PrvEn
	# !bbc_ADDRESS<13> & bbc_ADDRESS<12> & PrvS8 & 
	PrvEn
	# !bbc_ADDRESS<13> & !bbc_ADDRESS<12> & PrvEn & 
	PrvS4
;Imported pterms FB7_18
	# !bbc_ADDRESS<13> & !bbc_ADDRESS<12> & 
	!bbc_ADDRESS<11> & !bbc_ADDRESS<10> & PrvEn & PrvS1;

MACROCELL | 2 | 2 | cc8Bank_2/cc8Bank_2_CLKF
ATTRIBUTES | 133888 | 0
OUTPUTMC | 9 | 6 | 12 | 6 | 3 | 6 | 2 | 6 | 7 | 6 | 6 | 6 | 5 | 6 | 4 | 6 | 8 | 2 | 4
INPUTS | 7 | bbc_nRST  | from_CPU_Phi1  | from_CPU_RnW  | long_CLR  | cc4Bank_3/cc4Bank_3_CLKF  | $OpTx$FX_DC$11  | $OpTx$FX_DC$36
INPUTMC | 4 | 0 | 13 | 2 | 3 | 5 | 13 | 6 | 17
INPUTP | 3 | 160 | 69 | 144
EQ | 3 | 
   cc8Bank_2/cc8Bank_2_CLKF = !bbc_nRST
	# !from_CPU_Phi1 & from_CPU_RnW & !long_CLR & 
	!cc4Bank_3/cc4Bank_3_CLKF & $OpTx$FX_DC$11 & !$OpTx$FX_DC$36;

MACROCELL | 2 | 3 | cc4Bank_3/cc4Bank_3_CLKF
ATTRIBUTES | 133888 | 0
OUTPUTMC | 2 | 6 | 9 | 2 | 2
INPUTS | 7 | bbc_nRST  | from_CPU_Phi1  | to_bbc_rD0  | from_CPU_RnW  | long_CLR  | $OpTx$FX_DC$11  | $OpTx$FX_DC$36
INPUTMC | 4 | 4 | 7 | 0 | 13 | 5 | 13 | 6 | 17
INPUTP | 3 | 160 | 69 | 144
EQ | 3 | 
   cc4Bank_3/cc4Bank_3_CLKF = !bbc_nRST
	# !from_CPU_Phi1 & !to_bbc_rD0 & from_CPU_RnW & 
	!long_CLR & $OpTx$FX_DC$11 & !$OpTx$FX_DC$36;

MACROCELL | 5 | 13 | $OpTx$FX_DC$11
ATTRIBUTES | 133888 | 0
OUTPUTMC | 8 | 3 | 8 | 2 | 14 | 2 | 13 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 17 | 2 | 16
INPUTS | 3 | to_bbc_rD1  | rD2  | rD3
INPUTMC | 3 | 4 | 5 | 6 | 0 | 7 | 0
EQ | 1 | 
   $OpTx$FX_DC$11 = to_bbc_rD1 & !rD2 & rD3;

MACROCELL | 6 | 17 | $OpTx$FX_DC$36
ATTRIBUTES | 133888 | 0
OUTPUTMC | 4 | 2 | 2 | 2 | 3 | 2 | 4 | 6 | 16
INPUTS | 11 | bbc_ADDRESS<14>  | bbc_ADDRESS<15>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | PrvEn  | PrvS4  | PrvS8  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | PrvS1  | rD2.EXP
INPUTMC | 5 | 7 | 16 | 7 | 14 | 7 | 13 | 7 | 15 | 6 | 0
INPUTP | 6 | 68 | 143 | 4 | 2 | 15 | 21
EXPORTS | 1 | 6 | 16
IMPORTS | 1 | 6 | 0
EQ | 13 | 
   $OpTx$FX_DC$36 = bbc_ADDRESS<14>
	# !bbc_ADDRESS<15>
	# !bbc_ADDRESS<13> & bbc_ADDRESS<12> & PrvS8 & 
	PrvEn
	# !bbc_ADDRESS<13> & !bbc_ADDRESS<12> & PrvEn & 
	PrvS4
;Imported pterms FB7_1
	# bbc_ADDRESS<13> & !bbc_ADDRESS<12> & PrvS8 & 
	PrvEn
	# !bbc_ADDRESS<13> & !bbc_ADDRESS<12> & 
	!bbc_ADDRESS<11> & !bbc_ADDRESS<10> & PrvEn & PrvS1;
    $OpTx$FX_DC$36.EXP  =  !bbc_ADDRESS<13> & !bbc_ADDRESS<12> & 
	!bbc_ADDRESS<11> & !bbc_ADDRESS<10> & PrvEn & PrvS1

MACROCELL | 0 | 3 | msec_tick/msec_tick_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 20 | 1 | 16 | 0 | 15 | 2 | 12 | 2 | 9 | 0 | 17 | 0 | 16 | 2 | 6 | 0 | 14 | 1 | 10 | 0 | 12 | 0 | 11 | 1 | 15 | 0 | 9 | 1 | 14 | 0 | 8 | 1 | 13 | 1 | 12 | 0 | 5 | 0 | 4 | 1 | 11
INPUTS | 24 | slow_clk<0>  | slow_clk<10>  | slow_clk<11>  | slow_clk<12>  | slow_clk<13>  | slow_clk<14>  | slow_clk<15>  | slow_clk<16>  | slow_clk<17>  | slow_clk<18>  | slow_clk<19>  | slow_clk<1>  | slow_clk<20>  | slow_clk<21>  | slow_clk<22>  | slow_clk<2>  | slow_clk<3>  | slow_clk<4>  | slow_clk<5>  | slow_clk<6>  | slow_clk<7>  | slow_clk<8>  | slow_clk<9>  | slow_clk<23>
INPUTMC | 24 | 1 | 10 | 0 | 12 | 0 | 11 | 0 | 10 | 1 | 15 | 1 | 9 | 1 | 8 | 0 | 9 | 1 | 14 | 0 | 8 | 1 | 7 | 5 | 16 | 0 | 7 | 1 | 13 | 1 | 6 | 5 | 15 | 5 | 14 | 0 | 6 | 1 | 12 | 0 | 5 | 1 | 4 | 0 | 4 | 1 | 11 | 1 | 5
EQ | 7 | 
   msec_tick/msec_tick_D2 = !slow_clk<0> & slow_clk<10> & slow_clk<11> & 
	!slow_clk<12> & !slow_clk<13> & !slow_clk<14> & !slow_clk<15> & 
	slow_clk<16> & slow_clk<17> & !slow_clk<18> & !slow_clk<19> & 
	!slow_clk<1> & !slow_clk<20> & !slow_clk<21> & !slow_clk<22> & 
	!slow_clk<2> & !slow_clk<3> & !slow_clk<4> & !slow_clk<5> & 
	slow_clk<6> & !slow_clk<7> & slow_clk<8> & !slow_clk<9> & 
	!slow_clk<23>;

MACROCELL | 6 | 11 | $OpTx$FX_DC$25
ATTRIBUTES | 133888 | 0
OUTPUTMC | 8 | 6 | 3 | 6 | 2 | 6 | 7 | 6 | 6 | 6 | 5 | 6 | 4 | 6 | 8 | 6 | 12
INPUTS | 14 | bbc_nRST  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<15>  | cc8Bank_0  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | cc4Bank_1.EXP
INPUTMC | 2 | 6 | 12 | 6 | 10
INPUTP | 12 | 160 | 12 | 13 | 68 | 4 | 2 | 15 | 21 | 8 | 143 | 6 | 11
EXPORTS | 1 | 6 | 12
IMPORTS | 1 | 6 | 10
EQ | 25 | 
   $OpTx$FX_DC$25 = !bbc_nRST
;Imported pterms FB7_11
	# bbc_ADDRESS<9> & !bbc_ADDRESS<14> & 
	bbc_ADDRESS<13> & bbc_ADDRESS<12> & bbc_ADDRESS<11> & 
	bbc_ADDRESS<10> & bbc_ADDRESS<8> & bbc_ADDRESS<15> & cc8Bank_0
	# bbc_ADDRESS<9> & bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15>;
    $OpTx$FX_DC$25.EXP  =  bbc_ADDRESS<9> & !bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	bbc_ADDRESS<15> & bbc_nRST & cc8Bank_0
	# bbc_ADDRESS<9> & !bbc_ADDRESS<14> & 
	bbc_ADDRESS<13> & bbc_ADDRESS<12> & bbc_ADDRESS<11> & 
	bbc_ADDRESS<10> & bbc_ADDRESS<8> & !bbc_ADDRESS<7> & 
	bbc_ADDRESS<15> & bbc_nRST & cc8Bank_0
	# bbc_ADDRESS<9> & !bbc_ADDRESS<14> & 
	bbc_ADDRESS<13> & bbc_ADDRESS<12> & bbc_ADDRESS<11> & 
	bbc_ADDRESS<10> & bbc_ADDRESS<8> & !bbc_ADDRESS<6> & 
	bbc_ADDRESS<15> & bbc_nRST & cc8Bank_0
	# bbc_ADDRESS<9> & bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15> & !cc8Bank_0

MACROCELL | 5 | 12 | $OpTx$FX_DC$13
ATTRIBUTES | 133888 | 0
OUTPUTMC | 8 | 4 | 4 | 3 | 8 | 3 | 11 | 2 | 16 | 4 | 17 | 4 | 0 | 2 | 0 | 4 | 16
INPUTS | 2 | rD2  | rD3
INPUTMC | 2 | 6 | 0 | 7 | 0
EQ | 1 | 
   $OpTx$FX_DC$13 = !rD2 & !rD3;

MACROCELL | 2 | 4 | cc4Bank_2/cc4Bank_2_CLKF
ATTRIBUTES | 133888 | 0
OUTPUTMC | 3 | 6 | 10 | 6 | 13 | 6 | 14
INPUTS | 7 | bbc_nRST  | from_CPU_Phi1  | from_CPU_RnW  | long_CLR  | cc8Bank_2/cc8Bank_2_CLKF  | $OpTx$FX_DC$11  | $OpTx$FX_DC$36
INPUTMC | 4 | 0 | 13 | 2 | 2 | 5 | 13 | 6 | 17
INPUTP | 3 | 160 | 69 | 144
EQ | 3 | 
   cc4Bank_2/cc4Bank_2_CLKF = !bbc_nRST
	# !from_CPU_Phi1 & from_CPU_RnW & !long_CLR & 
	!cc8Bank_2/cc8Bank_2_CLKF & $OpTx$FX_DC$11 & !$OpTx$FX_DC$36;

MACROCELL | 1 | 17 | $OpTx$FX_DC$56
ATTRIBUTES | 133888 | 0
OUTPUTMC | 2 | 6 | 10 | 6 | 9
INPUTS | 12 | bbc_nRST  | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>
INPUTP | 12 | 160 | 12 | 13 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143
EQ | 9 | 
   $OpTx$FX_DC$56 = !bbc_nRST
	# bbc_ADDRESS<9> & !bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & !bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	!bbc_ADDRESS<11> & !bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15>
	# !bbc_ADDRESS<9> & bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & !bbc_ADDRESS<13> & !bbc_ADDRESS<12> & 
	bbc_ADDRESS<11> & !bbc_ADDRESS<10> & !bbc_ADDRESS<8> & 
	!bbc_ADDRESS<7> & !bbc_ADDRESS<6> & bbc_ADDRESS<15>;

MACROCELL | 1 | 3 | $OpTx$FX_DC$105
ATTRIBUTES | 133888 | 0
OUTPUTMC | 2 | 6 | 10 | 6 | 9
INPUTS | 11 | bbc_ADDRESS<9>  | bbc_ADDRESS<5>  | bbc_ADDRESS<14>  | bbc_ADDRESS<13>  | bbc_ADDRESS<12>  | bbc_ADDRESS<11>  | bbc_ADDRESS<10>  | bbc_ADDRESS<8>  | bbc_ADDRESS<7>  | bbc_ADDRESS<6>  | bbc_ADDRESS<15>
INPUTP | 11 | 12 | 13 | 68 | 4 | 2 | 15 | 21 | 8 | 6 | 11 | 143
EQ | 4 | 
   $OpTx$FX_DC$105 = !bbc_ADDRESS<9> & bbc_ADDRESS<5> & 
	!bbc_ADDRESS<14> & !bbc_ADDRESS<13> & bbc_ADDRESS<12> & 
	!bbc_ADDRESS<11> & !bbc_ADDRESS<10> & bbc_ADDRESS<8> & 
	bbc_ADDRESS<7> & bbc_ADDRESS<6> & bbc_ADDRESS<15>;

MACROCELL | 1 | 2 | slow_clk_Madd__add0000__and0007/slow_clk_Madd__add0000__and0007_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 6 | 0 | 12 | 0 | 11 | 0 | 10 | 0 | 4 | 1 | 11 | 1 | 1
INPUTS | 5 | slow_clk<5>  | slow_clk<6>  | slow_clk<7>  | slow_clk<8>  | slow_clk_Madd__add0000__and0003/slow_clk_Madd__add0000__and0003_D2
INPUTMC | 5 | 1 | 12 | 0 | 5 | 1 | 4 | 0 | 4 | 0 | 2
EQ | 3 | 
   slow_clk_Madd__add0000__and0007/slow_clk_Madd__add0000__and0007_D2 = slow_clk<5> & slow_clk<6> & slow_clk<7> & 
	slow_clk<8> & 
	slow_clk_Madd__add0000__and0003/slow_clk_Madd__add0000__and0003_D2;

MACROCELL | 0 | 2 | slow_clk_Madd__add0000__and0003/slow_clk_Madd__add0000__and0003_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 6 | 0 | 6 | 1 | 12 | 0 | 5 | 1 | 4 | 0 | 4 | 1 | 2
INPUTS | 5 | slow_clk<0>  | slow_clk<1>  | slow_clk<2>  | slow_clk<3>  | slow_clk<4>
INPUTMC | 5 | 1 | 10 | 5 | 16 | 5 | 15 | 5 | 14 | 0 | 6
EQ | 2 | 
   slow_clk_Madd__add0000__and0003/slow_clk_Madd__add0000__and0003_D2 = slow_clk<0> & slow_clk<1> & slow_clk<2> & 
	slow_clk<3> & slow_clk<4>;

MACROCELL | 1 | 1 | slow_clk_Madd__add0000__and0011/slow_clk_Madd__add0000__and0011_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 6 | 0 | 10 | 1 | 15 | 1 | 9 | 1 | 8 | 0 | 9 | 0 | 0
INPUTS | 5 | slow_clk<10>  | slow_clk<11>  | slow_clk<12>  | slow_clk<9>  | slow_clk_Madd__add0000__and0007/slow_clk_Madd__add0000__and0007_D2
INPUTMC | 5 | 0 | 12 | 0 | 11 | 0 | 10 | 1 | 11 | 1 | 2
EQ | 3 | 
   slow_clk_Madd__add0000__and0011/slow_clk_Madd__add0000__and0011_D2 = slow_clk<10> & slow_clk<11> & slow_clk<12> & 
	slow_clk<9> & 
	slow_clk_Madd__add0000__and0007/slow_clk_Madd__add0000__and0007_D2;

MACROCELL | 0 | 0 | slow_clk_Madd__add0000__and0015/slow_clk_Madd__add0000__and0015_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 6 | 0 | 9 | 1 | 14 | 0 | 8 | 1 | 7 | 0 | 7 | 1 | 0
INPUTS | 5 | slow_clk<13>  | slow_clk<14>  | slow_clk<15>  | slow_clk<16>  | slow_clk_Madd__add0000__and0011/slow_clk_Madd__add0000__and0011_D2
INPUTMC | 5 | 1 | 15 | 1 | 9 | 1 | 8 | 0 | 9 | 1 | 1
EQ | 3 | 
   slow_clk_Madd__add0000__and0015/slow_clk_Madd__add0000__and0015_D2 = slow_clk<13> & slow_clk<14> & slow_clk<15> & 
	slow_clk<16> & 
	slow_clk_Madd__add0000__and0011/slow_clk_Madd__add0000__and0011_D2;

MACROCELL | 1 | 0 | slow_clk_Madd__add0000__and0019/slow_clk_Madd__add0000__and0019_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 4 | 0 | 7 | 1 | 13 | 1 | 6 | 1 | 5
INPUTS | 5 | slow_clk<17>  | slow_clk<18>  | slow_clk<19>  | slow_clk<20>  | slow_clk_Madd__add0000__and0015/slow_clk_Madd__add0000__and0015_D2
INPUTMC | 5 | 1 | 14 | 0 | 8 | 1 | 7 | 0 | 7 | 0 | 0
EQ | 3 | 
   slow_clk_Madd__add0000__and0019/slow_clk_Madd__add0000__and0019_D2 = slow_clk<17> & slow_clk<18> & slow_clk<19> & 
	slow_clk<20> & 
	slow_clk_Madd__add0000__and0015/slow_clk_Madd__add0000__and0015_D2;

MACROCELL | 2 | 1 | N0$BUF1/N0$BUF1_TRST
ATTRIBUTES | 133888 | 0
OUTPUTMC | 7 | 3 | 16 | 3 | 12 | 3 | 10 | 3 | 5 | 3 | 3 | 3 | 4 | 3 | 9
INPUTS | 5 | to_bbc_rD0  | IntegraRomSel<15>  | RecMode  | ROMDec  | $OpTx$FX_SC$69
INPUTMC | 4 | 4 | 7 | 2 | 15 | 5 | 17 | 5 | 5
INPUTP | 1 | 82
EQ | 2 | 
   N0$BUF1/N0$BUF1_TRST = to_bbc_rD0 & IntegraRomSel<15> & !RecMode & 
	ROMDec & $OpTx$FX_SC$69;

MACROCELL | 5 | 5 | $OpTx$FX_SC$69
ATTRIBUTES | 133888 | 0
OUTPUTMC | 6 | 2 | 8 | 2 | 7 | 2 | 1 | 2 | 0 | 2 | 17 | 2 | 16
INPUTS | 3 | to_bbc_rD1  | rD2  | rD3
INPUTMC | 3 | 4 | 5 | 6 | 0 | 7 | 0
EQ | 1 | 
   $OpTx$FX_SC$69 = to_bbc_rD1 & rD2 & rD3;

MACROCELL | 5 | 11 | $OpTx$FX_DC$67
ATTRIBUTES | 133888 | 0
OUTPUTMC | 3 | 3 | 9 | 3 | 10 | 3 | 14
INPUTS | 4 | cc8Bank_0  | cc8Bank_6  | cc8Bank_2  | cc8Bank_3
INPUTMC | 4 | 6 | 12 | 6 | 3 | 6 | 7 | 6 | 6
EQ | 1 | 
   $OpTx$FX_DC$67 = !cc8Bank_0 & !cc8Bank_6 & !cc8Bank_2 & !cc8Bank_3;

MACROCELL | 2 | 0 | N0$BUF2/N0$BUF2_TRST
ATTRIBUTES | 133888 | 0
OUTPUTMC | 10 | 3 | 12 | 3 | 10 | 3 | 5 | 3 | 3 | 3 | 4 | 3 | 8 | 3 | 9 | 3 | 11 | 3 | 14 | 2 | 17
INPUTS | 12 | to_bbc_rD0  | IntegraRomSel<14>  | RecMode  | ROMDec  | $OpTx$FX_SC$69  | to_bbc_rD1  | WP_6  | $OpTx$FX_SC$38  | $OpTx$FX_SC$59  | $OpTx$FX_DC$13  | $OpTx$FX_DC$91  | WP_4
INPUTMC | 11 | 4 | 7 | 2 | 15 | 5 | 17 | 5 | 5 | 4 | 5 | 7 | 2 | 5 | 8 | 5 | 6 | 5 | 12 | 5 | 9 | 7 | 4
INPUTP | 1 | 86
EXPORTS | 1 | 2 | 17
EQ | 8 | 
   N0$BUF2/N0$BUF2_TRST = !to_bbc_rD0 & IntegraRomSel<14> & !RecMode & 
	ROMDec & $OpTx$FX_SC$69;
    N0$BUF2/N0$BUF2_TRST.EXP  =  to_bbc_rD1 & !WP_6 & $OpTx$FX_SC$38 & 
	$OpTx$FX_SC$59
	# to_bbc_rD1 & $OpTx$FX_DC$13 & $OpTx$FX_SC$38 & 
	!$OpTx$FX_DC$91
	# !to_bbc_rD1 & !WP_4 & $OpTx$FX_SC$38 & 
	$OpTx$FX_SC$59

MACROCELL | 5 | 3 | $OpTx$FX_SC$79
ATTRIBUTES | 133888 | 0
OUTPUTMC | 3 | 4 | 1 | 2 | 16 | 2 | 17
INPUTS | 3 | to_bbc_rD1  | rD2  | rD3
INPUTMC | 3 | 4 | 5 | 6 | 0 | 7 | 0
EQ | 1 | 
   $OpTx$FX_SC$79 = !to_bbc_rD1 & !rD2 & rD3;

MACROCELL | 5 | 4 | $OpTx$FX_SC$75
ATTRIBUTES | 133888 | 0
OUTPUTMC | 4 | 2 | 11 | 2 | 10 | 2 | 17 | 2 | 16
INPUTS | 3 | to_bbc_rD1  | rD2  | rD3
INPUTMC | 3 | 4 | 5 | 6 | 0 | 7 | 0
EQ | 1 | 
   $OpTx$FX_SC$75 = !to_bbc_rD1 & rD2 & rD3;

MACROCELL | 2 | 17 | $OpTx$BIN_STEP$493
ATTRIBUTES | 133888 | 0
OUTPUTMC | 4 | 3 | 11 | 4 | 17 | 4 | 0 | 4 | 16
INPUTS | 18 | IntegraRomSel<15>  | WP_15  | $OpTx$FX_SC$69  | $OpTx$FX_SC$40  | IntegraRomSel<13>  | WP_13  | $OpTx$FX_SC$75  | WP_8  | IntegraRomSel<8>  | $OpTx$FX_SC$79  | $OpTx$FX_SC$38  | IntegraRomSel<10>  | WP_10  | $OpTx$FX_DC$11  | IntegraRomSel<9>  | WP_9  | N0$BUF2/N0$BUF2_TRST.EXP  | N0$BUF0.EXP
INPUTMC | 13 | 7 | 6 | 5 | 5 | 5 | 7 | 7 | 10 | 5 | 4 | 4 | 3 | 5 | 3 | 5 | 8 | 4 | 11 | 5 | 13 | 4 | 2 | 2 | 0 | 2 | 16
INPUTP | 5 | 82 | 88 | 97 | 95 | 96
IMPORTS | 2 | 2 | 0 | 2 | 16
EQ | 26 | 
   $OpTx$BIN_STEP$493 = !IntegraRomSel<10> & !WP_10 & $OpTx$FX_DC$11 & 
	$OpTx$FX_SC$38
	# !IntegraRomSel<13> & !WP_13 & $OpTx$FX_SC$75 & 
	$OpTx$FX_SC$40
	# !IntegraRomSel<15> & !WP_15 & $OpTx$FX_SC$69 & 
	$OpTx$FX_SC$40
	# !IntegraRomSel<9> & !WP_9 & $OpTx$FX_SC$79 & 
	$OpTx$FX_SC$40
	# !WP_8 & !IntegraRomSel<8> & $OpTx$FX_SC$79 & 
	$OpTx$FX_SC$38
;Imported pterms FB3_1
	# to_bbc_rD1 & !WP_6 & $OpTx$FX_SC$38 & 
	$OpTx$FX_SC$59
	# to_bbc_rD1 & $OpTx$FX_DC$13 & $OpTx$FX_SC$38 & 
	!$OpTx$FX_DC$91
	# !to_bbc_rD1 & !WP_4 & $OpTx$FX_SC$38 & 
	$OpTx$FX_SC$59
;Imported pterms FB3_17
	# !to_bbc_rD1 & $OpTx$FX_DC$13 & $OpTx$FX_SC$40 & 
	!$OpTx$FX_DC$81
	# !IntegraRomSel<11> & !WP_11 & $OpTx$FX_DC$11 & 
	$OpTx$FX_SC$40
	# !IntegraRomSel<12> & !WP_12 & $OpTx$FX_SC$75 & 
	$OpTx$FX_SC$38
	# !IntegraRomSel<14> & !WP_14 & $OpTx$FX_SC$69 & 
	$OpTx$FX_SC$38;

MACROCELL | 5 | 7 | $OpTx$FX_SC$40
ATTRIBUTES | 133888 | 0
OUTPUTMC | 2 | 2 | 17 | 2 | 16
INPUTS | 2 | to_bbc_rD0  | $OpTx$INV$5
INPUTMC | 2 | 4 | 7 | 6 | 15
EQ | 1 | 
   $OpTx$FX_SC$40 = to_bbc_rD0 & !$OpTx$INV$5;

MACROCELL | 5 | 8 | $OpTx$FX_SC$38
ATTRIBUTES | 133888 | 0
OUTPUTMC | 3 | 2 | 17 | 2 | 0 | 2 | 16
INPUTS | 2 | to_bbc_rD0  | $OpTx$INV$5
INPUTMC | 2 | 4 | 7 | 6 | 15
EQ | 1 | 
   $OpTx$FX_SC$38 = !to_bbc_rD0 & !$OpTx$INV$5;

MACROCELL | 5 | 10 | $OpTx$FX_DC$81
ATTRIBUTES | 133888 | 0
OUTPUTMC | 1 | 2 | 16
INPUTS | 2 | WP_1  | BeebRomSel<1>
INPUTMC | 1 | 4 | 12
INPUTP | 1 | 103
EQ | 1 | 
   $OpTx$FX_DC$81 = WP_1 & !BeebRomSel<1>;

MACROCELL | 5 | 9 | $OpTx$FX_DC$91
ATTRIBUTES | 133888 | 0
OUTPUTMC | 1 | 2 | 0
INPUTS | 2 | WP_2  | BeebRomSel<2>
INPUTMC | 1 | 4 | 6
INPUTP | 1 | 102
EQ | 1 | 
   $OpTx$FX_DC$91 = WP_2 & !BeebRomSel<2>;

MACROCELL | 5 | 6 | $OpTx$FX_SC$59
ATTRIBUTES | 133888 | 0
OUTPUTMC | 4 | 3 | 11 | 2 | 0 | 4 | 17 | 4 | 16
INPUTS | 2 | rD2  | rD3
INPUTMC | 2 | 6 | 0 | 7 | 0
EQ | 1 | 
   $OpTx$FX_SC$59 = rD2 & !rD3;

MACROCELL | 3 | 5 | $OpTx$DEC_Ram_ADDRESS_16_OBUF$0
ATTRIBUTES | 133888 | 0
OUTPUTMC | 2 | 3 | 15 | 3 | 6
INPUTS | 16 | to_bbc_rD0  | rD2  | rD3  | IntegraRomSel<12>  | ROMDec  | $OpTx$INV$5  | N0$BUF1/N0$BUF1_TRST  | N0$BUF2/N0$BUF2_TRST  | IntegraRomSel<13>  | to_bbc_rD1  | EF_1  | EF_0  | RecMode  | Ram_ADDRESS<17>  | Ram_ADDRESS<18>  | EXP14_.EXP
INPUTMC | 14 | 4 | 7 | 6 | 0 | 7 | 0 | 5 | 17 | 6 | 15 | 2 | 1 | 2 | 0 | 4 | 5 | 4 | 15 | 4 | 16 | 2 | 15 | 3 | 13 | 3 | 8 | 3 | 4
INPUTP | 2 | 90 | 88
EXPORTS | 1 | 3 | 6
IMPORTS | 1 | 3 | 4
EQ | 39 | 
   $OpTx$DEC_Ram_ADDRESS_16_OBUF$0 = to_bbc_rD1 & rD2 & !rD3 & EF_1 & ROMDec & 
	!$OpTx$INV$5
	# rD2 & !EF_1 & !EF_0 & RecMode & ROMDec & 
	!$OpTx$INV$5
	# to_bbc_rD0 & rD2 & rD3 & !IntegraRomSel<13> & 
	ROMDec & !$OpTx$INV$5 & !N0$BUF1/N0$BUF1_TRST & 
	!N0$BUF2/N0$BUF2_TRST
	# !to_bbc_rD0 & rD2 & rD3 & !IntegraRomSel<12> & 
	ROMDec & !$OpTx$INV$5 & !N0$BUF1/N0$BUF1_TRST & 
	!N0$BUF2/N0$BUF2_TRST
;Imported pterms FB4_5
	# rD2 & !rD3 & !RecMode & ROMDec & !$OpTx$INV$5
	# to_bbc_rD1 & rD2 & rD3 & ROMDec & !$OpTx$INV$5 & 
	!N0$BUF1/N0$BUF1_TRST & !N0$BUF2/N0$BUF2_TRST
	# to_bbc_rD1 & to_bbc_rD0 & rD2 & !RecMode & 
	ROMDec & cc8Bank_7 & !$OpTx$INV$5 & !N0$BUF1/N0$BUF1_TRST
	# to_bbc_rD1 & !to_bbc_rD0 & rD2 & !RecMode & 
	ROMDec & cc4Bank_1 & !$OpTx$INV$5 & !N0$BUF2/N0$BUF2_TRST
	# to_bbc_rD1 & !to_bbc_rD0 & rD2 & !RecMode & 
	ROMDec & cc4Bank_2 & !$OpTx$INV$5 & !N0$BUF2/N0$BUF2_TRST
;Imported pterms FB4_4
	# rD2 & rD3 & EF_1 & RecMode & ROMDec & 
	!$OpTx$INV$5
	# rD2 & rD3 & RecMode & ROMDec & !$OpTx$INV$5 & 
	!N0$BUF1/N0$BUF1_TRST & !N0$BUF2/N0$BUF2_TRST
	# to_bbc_rD1 & to_bbc_rD0 & rD3 & 
	!IntegraRomSel<11> & !RecMode & ROMDec & cc8Bank_7 & !$OpTx$INV$5 & 
	!N0$BUF1/N0$BUF1_TRST
	# to_bbc_rD1 & !to_bbc_rD0 & rD3 & 
	!IntegraRomSel<10> & !RecMode & ROMDec & cc4Bank_1 & !$OpTx$INV$5 & 
	!N0$BUF2/N0$BUF2_TRST
	# to_bbc_rD1 & !to_bbc_rD0 & rD3 & 
	!IntegraRomSel<10> & !RecMode & ROMDec & cc4Bank_2 & !$OpTx$INV$5 & 
	!N0$BUF2/N0$BUF2_TRST
;Imported pterms FB4_3
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & !RecMode & ROMDec & cc8Bank_4 & !$OpTx$INV$5;
    $OpTx$DEC_Ram_ADDRESS_16_OBUF$0.EXP  =  EF_1 & !EF_0 & RecMode & !Ram_ADDRESS<17> & 
	!Ram_ADDRESS<18>

MACROCELL | 4 | 17 | $OpTx$DEC_nWDS_OBUF$1
ATTRIBUTES | 133888 | 0
OUTPUTMC | 1 | 4 | 0
INPUTS | 13 | from_CPU_Phi1  | from_CPU_RnW  | $OpTx$FX_DC$73  | $OpTx$FX_DC$13  | $OpTx$BIN_STEP$493  | $OpTx$FX_SC$59  | $OpTx$INV$5  | to_bbc_rD0  | to_bbc_rD1  | ROMDec  | WP_5  | $OpTx$DEC_nWDS_OBUF$2.EXP  | EF_0.EXP
INPUTMC | 11 | 6 | 16 | 5 | 12 | 2 | 17 | 5 | 6 | 6 | 15 | 4 | 7 | 4 | 5 | 5 | 17 | 7 | 3 | 4 | 0 | 4 | 16
INPUTP | 2 | 69 | 144
IMPORTS | 2 | 4 | 0 | 4 | 16
EQ | 21 | 
   $OpTx$DEC_nWDS_OBUF$1 = !from_CPU_Phi1 & !from_CPU_RnW & $OpTx$INV$5 & 
	!$OpTx$BIN_STEP$493
	# !from_CPU_Phi1 & !to_bbc_rD0 & !from_CPU_RnW & 
	!$OpTx$FX_DC$73 & !$OpTx$FX_DC$13 & !$OpTx$BIN_STEP$493
	# !from_CPU_Phi1 & !from_CPU_RnW & !$OpTx$FX_DC$73 & 
	!$OpTx$FX_DC$13 & !$OpTx$BIN_STEP$493 & !$OpTx$FX_SC$59
	# !from_CPU_Phi1 & to_bbc_rD1 & !to_bbc_rD0 & 
	!from_CPU_RnW & ROMDec & $OpTx$FX_DC$13 & !$OpTx$BIN_STEP$493
	# !from_CPU_Phi1 & !to_bbc_rD1 & to_bbc_rD0 & 
	!from_CPU_RnW & WP_5 & !$OpTx$FX_DC$73 & !$OpTx$BIN_STEP$493
;Imported pterms FB5_1
	# !from_CPU_Phi1 & !to_bbc_rD0 & !from_CPU_RnW & 
	ROMDec & WP_0 & !BeebRomSel<0> & $OpTx$FX_DC$13 & 
	!$OpTx$BIN_STEP$493
;Imported pterms FB5_17
	# !from_CPU_Phi1 & to_bbc_rD1 & !from_CPU_RnW & 
	WP_7 & !$OpTx$FX_DC$73 & !$OpTx$FX_DC$13 & 
	!$OpTx$BIN_STEP$493
	# !from_CPU_Phi1 & !to_bbc_rD1 & to_bbc_rD0 & 
	!from_CPU_RnW & !$OpTx$FX_DC$73 & !$OpTx$BIN_STEP$493 & 
	!$OpTx$FX_SC$59;

MACROCELL | 4 | 0 | $OpTx$DEC_nWDS_OBUF$2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 2 | 3 | 11 | 4 | 17
INPUTS | 13 | $OpTx$DEC_nWDS_OBUF$1  | from_CPU_Phi1  | to_bbc_rD1  | from_CPU_RnW  | ROMDec  | WP_3  | WP_7  | BeebRomSel<3>  | $OpTx$FX_DC$13  | $OpTx$BIN_STEP$493  | to_bbc_rD0  | WP_0  | BeebRomSel<0>
INPUTMC | 9 | 4 | 17 | 4 | 5 | 5 | 17 | 7 | 5 | 7 | 1 | 5 | 12 | 2 | 17 | 4 | 7 | 4 | 13
INPUTP | 4 | 69 | 144 | 98 | 104
EXPORTS | 1 | 4 | 17
EQ | 7 | 
   $OpTx$DEC_nWDS_OBUF$2 = $OpTx$DEC_nWDS_OBUF$1
	# !from_CPU_Phi1 & to_bbc_rD1 & !from_CPU_RnW & 
	ROMDec & WP_3 & WP_7 & !BeebRomSel<3> & $OpTx$FX_DC$13 & 
	!$OpTx$BIN_STEP$493;
    $OpTx$DEC_nWDS_OBUF$2.EXP  =  !from_CPU_Phi1 & !to_bbc_rD0 & !from_CPU_RnW & 
	ROMDec & WP_0 & !BeebRomSel<0> & $OpTx$FX_DC$13 & 
	!$OpTx$BIN_STEP$493

MACROCELL | 3 | 0 | EXP10_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 17
INPUTS | 14 | to_bbc_rD1  | to_bbc_rD0  | rD2  | IntegraRomSel<13>  | RecMode  | ROMDec  | $OpTx$INV$5  | rD3  | IntegraRomSel<9>  | IntegraRomSel<11>  | cc8Bank_0  | cc8Bank_3  | cc8Bank_5  | EXP11_.EXP
INPUTMC | 11 | 4 | 5 | 4 | 7 | 6 | 0 | 2 | 15 | 5 | 17 | 6 | 15 | 7 | 0 | 6 | 12 | 6 | 6 | 6 | 4 | 3 | 1
INPUTP | 3 | 88 | 96 | 92
EXPORTS | 1 | 3 | 17
IMPORTS | 1 | 3 | 1
EQ | 17 | 
       EXP10_.EXP  =  !to_bbc_rD1 & to_bbc_rD0 & rD2 & 
	!IntegraRomSel<13> & !RecMode & ROMDec & !$OpTx$INV$5
	# !to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<9> & ROMDec & !$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & ROMDec & cc8Bank_0 & !$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & ROMDec & cc8Bank_3 & !$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & ROMDec & cc8Bank_5 & !$OpTx$INV$5
;Imported pterms FB4_2
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & ROMDec & cc8Bank_7 & !$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & ROMDec & cc8Bank_1 & !$OpTx$INV$5
	# to_bbc_rD1 & !to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<10> & !RecMode & ROMDec & cc4Bank_2 & !$OpTx$INV$5

MACROCELL | 3 | 1 | EXP11_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 0
INPUTS | 12 | to_bbc_rD1  | to_bbc_rD0  | rD2  | rD3  | IntegraRomSel<11>  | ROMDec  | cc8Bank_7  | $OpTx$INV$5  | cc8Bank_1  | IntegraRomSel<10>  | RecMode  | cc4Bank_2
INPUTMC | 10 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 5 | 17 | 6 | 2 | 6 | 15 | 6 | 8 | 2 | 15 | 6 | 13
INPUTP | 2 | 92 | 95
EXPORTS | 1 | 3 | 0
EQ | 6 | 
       EXP11_.EXP  =  to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & ROMDec & cc8Bank_7 & !$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & ROMDec & cc8Bank_1 & !$OpTx$INV$5
	# to_bbc_rD1 & !to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<10> & !RecMode & ROMDec & cc4Bank_2 & !$OpTx$INV$5

MACROCELL | 3 | 2 | EXP12_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 3
INPUTS | 9 | to_bbc_rD1  | to_bbc_rD0  | rD2  | rD3  | IntegraRomSel<11>  | RecMode  | ROMDec  | cc8Bank_4  | $OpTx$INV$5
INPUTMC | 8 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 2 | 15 | 5 | 17 | 6 | 5 | 6 | 15
INPUTP | 1 | 92
EXPORTS | 1 | 3 | 3
EQ | 2 | 
       EXP12_.EXP  =  to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & !RecMode & ROMDec & cc8Bank_4 & !$OpTx$INV$5

MACROCELL | 3 | 3 | EXP13_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 4
INPUTS | 16 | rD2  | rD3  | EF_1  | RecMode  | ROMDec  | $OpTx$INV$5  | N0$BUF1/N0$BUF1_TRST  | N0$BUF2/N0$BUF2_TRST  | to_bbc_rD1  | to_bbc_rD0  | IntegraRomSel<11>  | cc8Bank_7  | IntegraRomSel<10>  | cc4Bank_1  | cc4Bank_2  | EXP12_.EXP
INPUTMC | 14 | 6 | 0 | 7 | 0 | 4 | 15 | 2 | 15 | 5 | 17 | 6 | 15 | 2 | 1 | 2 | 0 | 4 | 5 | 4 | 7 | 6 | 2 | 6 | 10 | 6 | 13 | 3 | 2
INPUTP | 2 | 92 | 95
EXPORTS | 1 | 3 | 4
IMPORTS | 1 | 3 | 2
EQ | 16 | 
       EXP13_.EXP  =  rD2 & rD3 & EF_1 & RecMode & ROMDec & 
	!$OpTx$INV$5
	# rD2 & rD3 & RecMode & ROMDec & !$OpTx$INV$5 & 
	!N0$BUF1/N0$BUF1_TRST & !N0$BUF2/N0$BUF2_TRST
	# to_bbc_rD1 & to_bbc_rD0 & rD3 & 
	!IntegraRomSel<11> & !RecMode & ROMDec & cc8Bank_7 & !$OpTx$INV$5 & 
	!N0$BUF1/N0$BUF1_TRST
	# to_bbc_rD1 & !to_bbc_rD0 & rD3 & 
	!IntegraRomSel<10> & !RecMode & ROMDec & cc4Bank_1 & !$OpTx$INV$5 & 
	!N0$BUF2/N0$BUF2_TRST
	# to_bbc_rD1 & !to_bbc_rD0 & rD3 & 
	!IntegraRomSel<10> & !RecMode & ROMDec & cc4Bank_2 & !$OpTx$INV$5 & 
	!N0$BUF2/N0$BUF2_TRST
;Imported pterms FB4_3
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & !RecMode & ROMDec & cc8Bank_4 & !$OpTx$INV$5

MACROCELL | 3 | 4 | EXP14_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 5
INPUTS | 13 | rD2  | rD3  | RecMode  | ROMDec  | $OpTx$INV$5  | to_bbc_rD1  | N0$BUF1/N0$BUF1_TRST  | N0$BUF2/N0$BUF2_TRST  | to_bbc_rD0  | cc8Bank_7  | cc4Bank_1  | cc4Bank_2  | EXP13_.EXP
INPUTMC | 13 | 6 | 0 | 7 | 0 | 2 | 15 | 5 | 17 | 6 | 15 | 4 | 5 | 2 | 1 | 2 | 0 | 4 | 7 | 6 | 2 | 6 | 10 | 6 | 13 | 3 | 3
EXPORTS | 1 | 3 | 5
IMPORTS | 1 | 3 | 3
EQ | 26 | 
       EXP14_.EXP  =  rD2 & !rD3 & !RecMode & ROMDec & !$OpTx$INV$5
	# to_bbc_rD1 & rD2 & rD3 & ROMDec & !$OpTx$INV$5 & 
	!N0$BUF1/N0$BUF1_TRST & !N0$BUF2/N0$BUF2_TRST
	# to_bbc_rD1 & to_bbc_rD0 & rD2 & !RecMode & 
	ROMDec & cc8Bank_7 & !$OpTx$INV$5 & !N0$BUF1/N0$BUF1_TRST
	# to_bbc_rD1 & !to_bbc_rD0 & rD2 & !RecMode & 
	ROMDec & cc4Bank_1 & !$OpTx$INV$5 & !N0$BUF2/N0$BUF2_TRST
	# to_bbc_rD1 & !to_bbc_rD0 & rD2 & !RecMode & 
	ROMDec & cc4Bank_2 & !$OpTx$INV$5 & !N0$BUF2/N0$BUF2_TRST
;Imported pterms FB4_4
	# rD2 & rD3 & EF_1 & RecMode & ROMDec & 
	!$OpTx$INV$5
	# rD2 & rD3 & RecMode & ROMDec & !$OpTx$INV$5 & 
	!N0$BUF1/N0$BUF1_TRST & !N0$BUF2/N0$BUF2_TRST
	# to_bbc_rD1 & to_bbc_rD0 & rD3 & 
	!IntegraRomSel<11> & !RecMode & ROMDec & cc8Bank_7 & !$OpTx$INV$5 & 
	!N0$BUF1/N0$BUF1_TRST
	# to_bbc_rD1 & !to_bbc_rD0 & rD3 & 
	!IntegraRomSel<10> & !RecMode & ROMDec & cc4Bank_1 & !$OpTx$INV$5 & 
	!N0$BUF2/N0$BUF2_TRST
	# to_bbc_rD1 & !to_bbc_rD0 & rD3 & 
	!IntegraRomSel<10> & !RecMode & ROMDec & cc4Bank_2 & !$OpTx$INV$5 & 
	!N0$BUF2/N0$BUF2_TRST
;Imported pterms FB4_3
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & !RecMode & ROMDec & cc8Bank_4 & !$OpTx$INV$5

MACROCELL | 3 | 6 | EXP15_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 7
INPUTS | 10 | rD3  | Ram_ADDRESS<17>  | Ram_ADDRESS<18>  | ROMDec  | nRomBankSel0_3  | rD2  | $OpTx$INV$5  | EF_0  | RecMode  | $OpTx$DEC_Ram_ADDRESS_16_OBUF$0.EXP
INPUTMC | 10 | 7 | 0 | 3 | 13 | 3 | 8 | 5 | 17 | 4 | 4 | 6 | 0 | 6 | 15 | 4 | 16 | 2 | 15 | 3 | 5
EXPORTS | 1 | 3 | 7
IMPORTS | 1 | 3 | 5
EQ | 11 | 
       EXP15_.EXP  =  rD3 & !Ram_ADDRESS<17> & !Ram_ADDRESS<18>
	# !ROMDec & !Ram_ADDRESS<17> & !Ram_ADDRESS<18>
	# !nRomBankSel0_3 & !Ram_ADDRESS<17> & 
	!Ram_ADDRESS<18>
	# !rD2 & !Ram_ADDRESS<17> & !Ram_ADDRESS<18> & 
	$OpTx$INV$5
	# EF_0 & RecMode & !Ram_ADDRESS<17> & 
	!Ram_ADDRESS<18> & $OpTx$INV$5
;Imported pterms FB4_6
	# EF_1 & !EF_0 & RecMode & !Ram_ADDRESS<17> & 
	!Ram_ADDRESS<18>

MACROCELL | 3 | 9 | EXP16_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 10
INPUTS | 14 | to_bbc_rD1  | to_bbc_rD0  | rD2  | rD3  | ROMDec  | cc8Bank_7  | $OpTx$INV$5  | N0$BUF1/N0$BUF1_TRST  | IntegraRomSel<11>  | $OpTx$FX_DC$67  | cc4Bank_1  | N0$BUF2/N0$BUF2_TRST  | cc4Bank_0  | Ram_ADDRESS_18_OBUF.EXP
INPUTMC | 13 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 5 | 17 | 6 | 2 | 6 | 15 | 2 | 1 | 5 | 11 | 6 | 10 | 2 | 0 | 6 | 14 | 3 | 8
INPUTP | 1 | 92
EXPORTS | 1 | 3 | 10
IMPORTS | 1 | 3 | 8
EQ | 16 | 
       EXP16_.EXP  =  to_bbc_rD1 & to_bbc_rD0 & rD2 & rD3 & ROMDec & 
	cc8Bank_7 & !$OpTx$INV$5 & !N0$BUF1/N0$BUF1_TRST
	# to_bbc_rD1 & to_bbc_rD0 & rD3 & 
	!IntegraRomSel<11> & ROMDec & cc8Bank_7 & !$OpTx$INV$5 & 
	!N0$BUF1/N0$BUF1_TRST
	# to_bbc_rD1 & to_bbc_rD0 & rD3 & 
	!IntegraRomSel<11> & ROMDec & !$OpTx$INV$5 & !N0$BUF1/N0$BUF1_TRST & 
	!$OpTx$FX_DC$67
	# to_bbc_rD1 & !to_bbc_rD0 & rD2 & rD3 & ROMDec & 
	cc4Bank_1 & !$OpTx$INV$5 & !N0$BUF2/N0$BUF2_TRST
	# to_bbc_rD1 & !to_bbc_rD0 & rD2 & rD3 & ROMDec & 
	cc4Bank_0 & !$OpTx$INV$5 & !N0$BUF2/N0$BUF2_TRST
;Imported pterms FB4_9
	# to_bbc_rD1 & !to_bbc_rD0 & rD3 & 
	!IntegraRomSel<10> & ROMDec & cc4Bank_2 & !$OpTx$INV$5 & 
	!N0$BUF2/N0$BUF2_TRST

MACROCELL | 3 | 12 | EXP17_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 13
INPUTS | 9 | to_bbc_rD1  | to_bbc_rD0  | rD2  | EF_1  | N0$BUF1/N0$BUF1_TRST  | RecMode  | IntegraRomSel<11>  | N0$BUF2/N0$BUF2_TRST  | IntegraRomSel<10>
INPUTMC | 7 | 4 | 5 | 4 | 7 | 6 | 0 | 4 | 15 | 2 | 1 | 2 | 15 | 2 | 0
INPUTP | 2 | 92 | 95
EXPORTS | 1 | 3 | 13
EQ | 10 | 
       EXP17_.EXP  =  to_bbc_rD1 & to_bbc_rD0 & rD2 & !EF_1 & 
	N0$BUF1/N0$BUF1_TRST
	# to_bbc_rD1 & to_bbc_rD0 & rD2 & !RecMode & 
	N0$BUF1/N0$BUF1_TRST
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & 
	IntegraRomSel<11> & !RecMode
	# to_bbc_rD1 & !to_bbc_rD0 & rD2 & !EF_1 & 
	N0$BUF2/N0$BUF2_TRST
	# to_bbc_rD1 & !to_bbc_rD0 & !rD2 & 
	IntegraRomSel<10> & !RecMode

MACROCELL | 3 | 15 | EXP18_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 14
INPUTS | 11 | $OpTx$DEC_Ram_ADDRESS_16_OBUF$0  | to_bbc_rD1  | to_bbc_rD0  | rD2  | rD3  | IntegraRomSel<11>  | RecMode  | ROMDec  | cc8Bank_6  | $OpTx$INV$5  | cc8Bank_5
INPUTMC | 10 | 3 | 5 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 2 | 15 | 5 | 17 | 6 | 3 | 6 | 15 | 6 | 4
INPUTP | 1 | 92
EXPORTS | 1 | 3 | 14
EQ | 5 | 
       EXP18_.EXP  =  $OpTx$DEC_Ram_ADDRESS_16_OBUF$0
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & !RecMode & ROMDec & cc8Bank_6 & !$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & !RecMode & ROMDec & cc8Bank_5 & !$OpTx$INV$5

MACROCELL | 3 | 17 | EXP19_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 16
INPUTS | 12 | to_bbc_rD0  | rD2  | rD3  | EF_1  | ROMDec  | $OpTx$INV$5  | EF_0  | to_bbc_rD1  | RecMode  | BeebRomSel<3>  | BeebRomSel<1>  | EXP10_.EXP
INPUTMC | 10 | 4 | 7 | 6 | 0 | 7 | 0 | 4 | 15 | 5 | 17 | 6 | 15 | 4 | 16 | 4 | 5 | 2 | 15 | 3 | 0
INPUTP | 2 | 98 | 103
EXPORTS | 1 | 3 | 16
IMPORTS | 1 | 3 | 0
EQ | 28 | 
       EXP19_.EXP  =  to_bbc_rD0 & rD2 & !rD3 & !EF_1 & ROMDec & 
	!$OpTx$INV$5
	# to_bbc_rD0 & rD2 & !rD3 & EF_0 & ROMDec & 
	!$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & rD2 & EF_1 & RecMode & 
	ROMDec & !$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & !rD3 & !RecMode & 
	ROMDec & !BeebRomSel<3> & !$OpTx$INV$5
	# !to_bbc_rD1 & to_bbc_rD0 & !rD3 & !RecMode & 
	ROMDec & !BeebRomSel<1> & !$OpTx$INV$5
;Imported pterms FB4_1
	# !to_bbc_rD1 & to_bbc_rD0 & rD2 & 
	!IntegraRomSel<13> & !RecMode & ROMDec & !$OpTx$INV$5
	# !to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<9> & ROMDec & !$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & ROMDec & cc8Bank_0 & !$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & ROMDec & cc8Bank_3 & !$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & ROMDec & cc8Bank_5 & !$OpTx$INV$5
;Imported pterms FB4_2
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & ROMDec & cc8Bank_7 & !$OpTx$INV$5
	# to_bbc_rD1 & to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<11> & ROMDec & cc8Bank_1 & !$OpTx$INV$5
	# to_bbc_rD1 & !to_bbc_rD0 & !rD2 & rD3 & 
	!IntegraRomSel<10> & !RecMode & ROMDec & cc4Bank_2 & !$OpTx$INV$5

PIN | bbc_ADDRESS<9> | 64 | 0 | N/A | 12 | 46 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 4 | 15 | 4 | 16 | 7 | 13 | 7 | 17 | 7 | 16 | 7 | 15 | 7 | 14 | 7 | 12 | 6 | 11 | 6 | 3 | 6 | 2 | 6 | 7 | 6 | 6 | 6 | 5 | 6 | 4 | 4 | 13 | 4 | 12 | 4 | 11 | 4 | 9 | 7 | 11 | 7 | 10 | 7 | 9 | 7 | 6 | 4 | 6 | 7 | 5 | 7 | 4 | 7 | 3 | 7 | 2 | 7 | 1 | 4 | 3 | 4 | 2 | 6 | 8 | 7 | 8 | 4 | 10 | 1 | 3 | 6 | 13 | 6 | 14 | 6 | 9 | 7 | 7 | 6 | 10 | 1 | 17 | 6 | 12
PIN | bbc_ADDRESS<5> | 64 | 0 | N/A | 13 | 46 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 4 | 15 | 4 | 16 | 7 | 13 | 7 | 17 | 7 | 16 | 7 | 15 | 7 | 14 | 7 | 12 | 6 | 11 | 6 | 3 | 6 | 2 | 6 | 7 | 6 | 6 | 6 | 5 | 6 | 4 | 4 | 13 | 4 | 12 | 4 | 11 | 4 | 9 | 7 | 11 | 7 | 10 | 7 | 9 | 7 | 6 | 4 | 6 | 7 | 5 | 7 | 4 | 7 | 3 | 7 | 2 | 7 | 1 | 4 | 3 | 4 | 2 | 6 | 8 | 7 | 8 | 4 | 10 | 1 | 3 | 6 | 13 | 6 | 14 | 6 | 9 | 7 | 7 | 6 | 10 | 1 | 17 | 6 | 12
PIN | bbc_ADDRESS<4> | 64 | 0 | N/A | 17 | 31 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 4 | 15 | 4 | 16 | 7 | 13 | 7 | 17 | 7 | 16 | 7 | 15 | 7 | 14 | 7 | 12 | 4 | 13 | 4 | 12 | 4 | 11 | 4 | 9 | 7 | 11 | 7 | 10 | 7 | 9 | 7 | 6 | 4 | 6 | 7 | 5 | 7 | 4 | 7 | 3 | 7 | 2 | 7 | 1 | 4 | 3 | 4 | 2 | 7 | 8 | 4 | 10 | 7 | 7
PIN | bbc_ADDRESS<14> | 64 | 0 | N/A | 68 | 52 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 4 | 15 | 4 | 16 | 7 | 13 | 7 | 17 | 7 | 16 | 7 | 15 | 7 | 14 | 7 | 12 | 6 | 11 | 6 | 3 | 6 | 2 | 6 | 7 | 6 | 6 | 6 | 5 | 6 | 4 | 4 | 13 | 4 | 12 | 4 | 11 | 4 | 9 | 7 | 11 | 7 | 10 | 7 | 9 | 7 | 6 | 4 | 6 | 7 | 5 | 7 | 4 | 7 | 3 | 7 | 2 | 7 | 1 | 4 | 3 | 4 | 2 | 6 | 8 | 7 | 8 | 4 | 10 | 1 | 3 | 6 | 13 | 6 | 14 | 6 | 9 | 3 | 16 | 4 | 14 | 6 | 1 | 7 | 7 | 6 | 15 | 6 | 16 | 6 | 17 | 6 | 10 | 1 | 17 | 6 | 12
PIN | bbc_ADDRESS<13> | 64 | 0 | N/A | 4 | 51 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 4 | 15 | 4 | 16 | 7 | 13 | 7 | 17 | 7 | 16 | 7 | 15 | 7 | 14 | 7 | 12 | 6 | 11 | 6 | 3 | 6 | 2 | 6 | 7 | 6 | 6 | 6 | 5 | 6 | 4 | 4 | 13 | 4 | 12 | 4 | 11 | 4 | 9 | 7 | 11 | 7 | 10 | 7 | 9 | 7 | 6 | 4 | 6 | 7 | 5 | 7 | 4 | 7 | 3 | 7 | 2 | 7 | 1 | 4 | 3 | 4 | 2 | 6 | 8 | 7 | 8 | 4 | 10 | 1 | 3 | 6 | 13 | 6 | 14 | 6 | 9 | 4 | 14 | 6 | 1 | 7 | 7 | 6 | 15 | 6 | 16 | 6 | 17 | 6 | 10 | 1 | 17 | 6 | 12
PIN | bbc_ADDRESS<12> | 64 | 0 | N/A | 2 | 51 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 4 | 15 | 4 | 16 | 7 | 13 | 7 | 17 | 7 | 16 | 7 | 15 | 7 | 14 | 7 | 12 | 6 | 11 | 6 | 3 | 6 | 2 | 6 | 7 | 6 | 6 | 6 | 5 | 6 | 4 | 4 | 13 | 4 | 12 | 4 | 11 | 4 | 9 | 7 | 11 | 7 | 10 | 7 | 9 | 7 | 6 | 4 | 6 | 7 | 5 | 7 | 4 | 7 | 3 | 7 | 2 | 7 | 1 | 4 | 3 | 4 | 2 | 6 | 8 | 7 | 8 | 4 | 10 | 1 | 3 | 6 | 13 | 6 | 14 | 6 | 9 | 4 | 14 | 6 | 1 | 7 | 7 | 6 | 15 | 6 | 16 | 6 | 17 | 6 | 10 | 1 | 17 | 6 | 12
PIN | bbc_ADDRESS<11> | 64 | 0 | N/A | 15 | 47 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 4 | 15 | 4 | 16 | 7 | 13 | 7 | 17 | 7 | 16 | 7 | 15 | 7 | 14 | 7 | 12 | 6 | 11 | 6 | 3 | 6 | 2 | 6 | 7 | 6 | 6 | 6 | 5 | 6 | 4 | 4 | 13 | 4 | 12 | 4 | 11 | 4 | 9 | 7 | 11 | 7 | 10 | 7 | 9 | 7 | 6 | 4 | 6 | 7 | 5 | 7 | 4 | 7 | 3 | 7 | 2 | 7 | 1 | 4 | 3 | 4 | 2 | 6 | 8 | 7 | 8 | 4 | 10 | 1 | 3 | 6 | 13 | 6 | 14 | 6 | 9 | 7 | 7 | 6 | 12 | 1 | 17 | 6 | 10 | 6 | 17
PIN | bbc_ADDRESS<10> | 64 | 0 | N/A | 21 | 47 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 4 | 15 | 4 | 16 | 7 | 13 | 7 | 17 | 7 | 16 | 7 | 15 | 7 | 14 | 7 | 12 | 6 | 11 | 6 | 3 | 6 | 2 | 6 | 7 | 6 | 6 | 6 | 5 | 6 | 4 | 4 | 13 | 4 | 12 | 4 | 11 | 4 | 9 | 7 | 11 | 7 | 10 | 7 | 9 | 7 | 6 | 4 | 6 | 7 | 5 | 7 | 4 | 7 | 3 | 7 | 2 | 7 | 1 | 4 | 3 | 4 | 2 | 6 | 8 | 7 | 8 | 4 | 10 | 1 | 3 | 6 | 13 | 6 | 14 | 6 | 9 | 7 | 7 | 6 | 12 | 1 | 17 | 6 | 10 | 6 | 17
PIN | bbc_ADDRESS<8> | 64 | 0 | N/A | 8 | 46 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 4 | 15 | 4 | 16 | 7 | 13 | 7 | 17 | 7 | 16 | 7 | 15 | 7 | 14 | 7 | 12 | 6 | 11 | 6 | 3 | 6 | 2 | 6 | 7 | 6 | 6 | 6 | 5 | 6 | 4 | 4 | 13 | 4 | 12 | 4 | 11 | 4 | 9 | 7 | 11 | 7 | 10 | 7 | 9 | 7 | 6 | 4 | 6 | 7 | 5 | 7 | 4 | 7 | 3 | 7 | 2 | 7 | 1 | 4 | 3 | 4 | 2 | 6 | 8 | 7 | 8 | 4 | 10 | 1 | 3 | 6 | 13 | 6 | 14 | 6 | 9 | 7 | 7 | 6 | 10 | 1 | 17 | 6 | 12
PIN | bbc_ADDRESS<7> | 64 | 0 | N/A | 6 | 46 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 4 | 15 | 4 | 16 | 7 | 13 | 7 | 17 | 7 | 16 | 7 | 15 | 7 | 14 | 7 | 12 | 6 | 11 | 6 | 3 | 6 | 2 | 6 | 7 | 6 | 6 | 6 | 5 | 6 | 4 | 4 | 13 | 4 | 12 | 4 | 11 | 4 | 9 | 7 | 11 | 7 | 10 | 7 | 9 | 7 | 6 | 4 | 6 | 7 | 5 | 7 | 4 | 7 | 3 | 7 | 2 | 7 | 1 | 4 | 3 | 4 | 2 | 6 | 8 | 7 | 8 | 4 | 10 | 1 | 3 | 6 | 13 | 6 | 14 | 6 | 9 | 7 | 7 | 6 | 10 | 1 | 17 | 6 | 12
PIN | bbc_ADDRESS<6> | 64 | 0 | N/A | 11 | 46 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 4 | 15 | 4 | 16 | 7 | 13 | 7 | 17 | 7 | 16 | 7 | 15 | 7 | 14 | 7 | 12 | 6 | 11 | 6 | 3 | 6 | 2 | 6 | 7 | 6 | 6 | 6 | 5 | 6 | 4 | 4 | 13 | 4 | 12 | 4 | 11 | 4 | 9 | 7 | 11 | 7 | 10 | 7 | 9 | 7 | 6 | 4 | 6 | 7 | 5 | 7 | 4 | 7 | 3 | 7 | 2 | 7 | 1 | 4 | 3 | 4 | 2 | 6 | 8 | 7 | 8 | 4 | 10 | 1 | 3 | 6 | 13 | 6 | 14 | 6 | 9 | 7 | 7 | 6 | 10 | 1 | 17 | 6 | 12
PIN | bbc_ADDRESS<15> | 64 | 0 | N/A | 143 | 51 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 4 | 15 | 4 | 16 | 7 | 13 | 7 | 17 | 7 | 16 | 7 | 15 | 7 | 14 | 7 | 12 | 6 | 11 | 6 | 3 | 6 | 2 | 6 | 7 | 6 | 6 | 6 | 5 | 6 | 4 | 4 | 13 | 4 | 12 | 4 | 11 | 4 | 9 | 7 | 11 | 7 | 10 | 7 | 9 | 7 | 6 | 4 | 6 | 7 | 5 | 7 | 4 | 7 | 3 | 7 | 2 | 7 | 1 | 4 | 3 | 4 | 2 | 6 | 8 | 7 | 8 | 4 | 10 | 1 | 3 | 6 | 13 | 6 | 14 | 6 | 9 | 4 | 14 | 6 | 1 | 7 | 7 | 6 | 15 | 6 | 16 | 6 | 17 | 6 | 10 | 1 | 17 | 6 | 12
PIN | bbc_DATA<1> | 64 | 0 | N/A | 33 | 4 | 4 | 5 | 4 | 15 | 4 | 12 | 4 | 2
PIN | from_CPU_Phi1 | 64 | 0 | N/A | 69 | 74 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 4 | 15 | 4 | 16 | 7 | 13 | 7 | 17 | 7 | 16 | 7 | 15 | 7 | 14 | 7 | 12 | 2 | 15 | 5 | 17 | 2 | 5 | 0 | 13 | 1 | 16 | 0 | 15 | 2 | 12 | 2 | 9 | 0 | 17 | 0 | 16 | 2 | 6 | 0 | 14 | 4 | 13 | 4 | 12 | 4 | 11 | 4 | 9 | 7 | 11 | 7 | 10 | 7 | 9 | 7 | 6 | 4 | 6 | 7 | 5 | 7 | 4 | 7 | 3 | 7 | 2 | 7 | 1 | 4 | 3 | 4 | 2 | 7 | 8 | 1 | 10 | 0 | 12 | 0 | 11 | 0 | 10 | 1 | 15 | 1 | 9 | 1 | 8 | 0 | 9 | 1 | 14 | 0 | 8 | 1 | 7 | 5 | 16 | 0 | 7 | 1 | 13 | 1 | 6 | 5 | 15 | 5 | 14 | 0 | 6 | 1 | 12 | 0 | 5 | 1 | 4 | 0 | 4 | 1 | 11 | 1 | 5 | 4 | 14 | 7 | 7 | 0 | 1 | 3 | 11 | 2 | 2 | 2 | 3 | 2 | 4 | 4 | 17 | 4 | 0
PIN | bbc_nRST | 65600 | 0 | N/A | 160 | 33 | 2 | 15 | 6 | 12 | 2 | 5 | 1 | 16 | 6 | 3 | 6 | 2 | 2 | 12 | 2 | 9 | 6 | 7 | 6 | 6 | 6 | 5 | 6 | 4 | 2 | 6 | 6 | 8 | 6 | 13 | 6 | 14 | 2 | 2 | 2 | 3 | 6 | 11 | 2 | 4 | 1 | 17 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 4 | 15 | 4 | 16 | 7 | 13 | 7 | 17 | 7 | 16 | 7 | 15 | 7 | 14 | 7 | 12
PIN | from_CPU_RnW | 64 | 0 | N/A | 144 | 38 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 4 | 15 | 4 | 16 | 7 | 13 | 7 | 17 | 7 | 16 | 7 | 15 | 7 | 14 | 7 | 12 | 4 | 13 | 4 | 12 | 4 | 11 | 4 | 9 | 7 | 11 | 7 | 10 | 7 | 9 | 7 | 6 | 4 | 6 | 7 | 5 | 7 | 4 | 7 | 3 | 7 | 2 | 7 | 1 | 4 | 3 | 4 | 2 | 7 | 8 | 6 | 1 | 4 | 8 | 0 | 1 | 3 | 11 | 2 | 2 | 2 | 3 | 2 | 4 | 4 | 17 | 4 | 0
PIN | bbc_ADDRESS<2> | 64 | 0 | N/A | 22 | 30 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 4 | 15 | 4 | 16 | 7 | 13 | 7 | 17 | 7 | 16 | 7 | 15 | 7 | 14 | 7 | 12 | 4 | 13 | 4 | 12 | 4 | 11 | 4 | 9 | 7 | 11 | 7 | 10 | 7 | 9 | 7 | 6 | 4 | 6 | 7 | 5 | 7 | 4 | 7 | 3 | 7 | 2 | 7 | 1 | 4 | 3 | 4 | 2 | 7 | 8 | 7 | 7
PIN | bbc_ADDRESS<3> | 64 | 0 | N/A | 19 | 30 | 4 | 5 | 4 | 7 | 6 | 0 | 7 | 0 | 4 | 15 | 4 | 16 | 7 | 13 | 7 | 17 | 7 | 16 | 7 | 15 | 7 | 14 | 7 | 12 | 4 | 13 | 4 | 12 | 4 | 11 | 4 | 9 | 7 | 11 | 7 | 10 | 7 | 9 | 7 | 6 | 4 | 6 | 7 | 5 | 7 | 4 | 7 | 3 | 7 | 2 | 7 | 1 | 4 | 3 | 4 | 2 | 7 | 8 | 7 | 7
PIN | bbc_DATA<0> | 64 | 0 | N/A | 29 | 4 | 4 | 7 | 4 | 16 | 4 | 13 | 4 | 3
PIN | bbc_DATA<2> | 64 | 0 | N/A | 36 | 3 | 6 | 0 | 4 | 11 | 4 | 6
PIN | bbc_DATA<3> | 64 | 0 | N/A | 37 | 3 | 7 | 0 | 4 | 9 | 7 | 5
PIN | bbc_ADDRESS<0> | 64 | 0 | N/A | 26 | 19 | 4 | 15 | 4 | 16 | 4 | 13 | 4 | 12 | 4 | 11 | 4 | 9 | 7 | 11 | 7 | 10 | 7 | 9 | 7 | 6 | 4 | 6 | 7 | 5 | 7 | 4 | 7 | 3 | 7 | 2 | 7 | 1 | 4 | 3 | 4 | 2 | 7 | 8
PIN | bbc_ADDRESS<1> | 64 | 0 | N/A | 23 | 19 | 4 | 15 | 4 | 16 | 4 | 13 | 4 | 12 | 4 | 11 | 4 | 9 | 7 | 11 | 7 | 10 | 7 | 9 | 7 | 6 | 4 | 6 | 7 | 5 | 7 | 4 | 7 | 3 | 7 | 2 | 7 | 1 | 4 | 3 | 4 | 2 | 7 | 8
PIN | bbc_DATA<4> | 64 | 0 | N/A | 35 | 3 | 7 | 13 | 7 | 11 | 7 | 4
PIN | bbc_DATA<7> | 64 | 0 | N/A | 24 | 4 | 7 | 17 | 7 | 12 | 7 | 6 | 7 | 1
PIN | bbc_DATA<6> | 64 | 0 | N/A | 28 | 4 | 7 | 16 | 7 | 15 | 7 | 9 | 7 | 2
PIN | bbc_DATA<5> | 64 | 0 | N/A | 30 | 3 | 7 | 14 | 7 | 10 | 7 | 3
PIN | IntegraRomSel<11> | 64 | 0 | N/A | 92 | 10 | 3 | 15 | 3 | 12 | 3 | 7 | 3 | 9 | 3 | 2 | 2 | 14 | 2 | 16 | 3 | 3 | 3 | 0 | 3 | 1
PIN | IntegraRomSel<10> | 64 | 0 | N/A | 95 | 7 | 3 | 11 | 3 | 12 | 3 | 8 | 3 | 1 | 3 | 3 | 2 | 13 | 2 | 17
PIN | IntegraRomSel<12> | 64 | 0 | N/A | 90 | 4 | 2 | 16 | 3 | 5 | 2 | 10 | 3 | 14
PIN | IntegraRomSel<13> | 64 | 0 | N/A | 88 | 5 | 3 | 0 | 3 | 13 | 3 | 5 | 2 | 11 | 2 | 17
PIN | IntegraRomSel<14> | 64 | 0 | N/A | 86 | 3 | 2 | 7 | 2 | 0 | 2 | 16
PIN | IntegraRomSel<15> | 64 | 0 | N/A | 82 | 3 | 2 | 8 | 2 | 1 | 2 | 17
PIN | IntegraRomSel<9> | 64 | 0 | N/A | 96 | 4 | 3 | 0 | 3 | 13 | 4 | 1 | 2 | 17
PIN | BeebRomSel<0> | 64 | 0 | N/A | 104 | 2 | 4 | 4 | 4 | 0
PIN | BeebRomSel<1> | 64 | 0 | N/A | 103 | 3 | 4 | 4 | 5 | 10 | 3 | 17
PIN | BeebRomSel<2> | 64 | 0 | N/A | 102 | 3 | 4 | 4 | 3 | 10 | 5 | 9
PIN | BeebRomSel<3> | 64 | 0 | N/A | 98 | 5 | 4 | 4 | 4 | 0 | 3 | 10 | 3 | 11 | 3 | 17
PIN | IntegraRomSel<8> | 64 | 0 | N/A | 97 | 3 | 2 | 17 | 2 | 16 | 3 | 14
PIN | to_bbc_rD1 | 128 | 0 | N/A | 60
PIN | to_bbc_rD0 | 128 | 0 | N/A | 62
PIN | nRAM_CE | 128 | 0 | N/A | 145
PIN | RTC_AS | 128 | 0 | N/A | 107
PIN | nDBuf_CE | 128 | 0 | N/A | 64
PIN | nRomBankSel0_3 | 128 | 0 | N/A | 59
PIN | Ram_ADDRESS<14> | 128 | 0 | N/A | 157
PIN | Ram_ADDRESS<17> | 128 | 0 | N/A | 153
PIN | Ram_ADDRESS<18> | 128 | 0 | N/A | 146
PIN | to_bbc_Phi1 | 128 | 0 | N/A | 72
PIN | to_bbc_RnW | 128 | 0 | N/A | 79
PIN | RTC_DS | 128 | 0 | N/A | 105
PIN | Ram_ADDRESS<15> | 128 | 0 | N/A | 147
PIN | Ram_ADDRESS<16> | 128 | 0 | N/A | 155
PIN | nRomBankSel<9> | 128 | 0 | N/A | 58
PIN | nRomBankSel<8> | 128 | 0 | N/A | 57
PIN | nRomBankSel<15> | 128 | 0 | N/A | 44
PIN | nRomBankSel<14> | 128 | 0 | N/A | 42
PIN | nRomBankSel<13> | 128 | 0 | N/A | 49
PIN | nRomBankSel<12> | 128 | 0 | N/A | 47
PIN | nRomBankSel<11> | 128 | 0 | N/A | 56
PIN | nRomBankSel<10> | 128 | 0 | N/A | 54
PIN | nDBuf_Dir | 128 | 0 | N/A | 63
PIN | nRDS | 128 | 0 | N/A | 18
PIN | nWDS | 128 | 0 | N/A | 149
