{"top":"global.harris",
"namespaces":{
  "global":{
    "modules":{
      "ALU":{
        "type":["Record",[
          ["alu",["Array",5,"BitIn"]],
          ["signed_",["Array",1,"BitIn"]],
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["d","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2","Bit"],
          ["O3","Bit"],
          ["O4","Bit"],
          ["O5","Bit"]
        ]],
        "instances":{
          "ALU_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst15$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst16$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst17$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst18$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst19$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst20$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst21$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst22$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst24$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst10$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst11$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst12$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst13$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst14$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst14_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst15$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst15_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst16$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst16_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst17_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst1_O_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_comb_inst0$bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ALU_comb_inst0$bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ALU_comb_inst0$const_0_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "ALU_comb_inst0$const_0_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h00"]}
          },
          "ALU_comb_inst0$const_11_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h0b"]}
          },
          "ALU_comb_inst0$const_12_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h0c"]}
          },
          "ALU_comb_inst0$const_13_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h0d"]}
          },
          "ALU_comb_inst0$const_15_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h0f"]}
          },
          "ALU_comb_inst0$const_18_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h12"]}
          },
          "ALU_comb_inst0$const_19_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h13"]}
          },
          "ALU_comb_inst0$const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "ALU_comb_inst0$const_1_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h01"]}
          },
          "ALU_comb_inst0$const_20_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h14"]}
          },
          "ALU_comb_inst0$const_2_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h02"]}
          },
          "ALU_comb_inst0$const_3_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h03"]}
          },
          "ALU_comb_inst0$const_4_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h04"]}
          },
          "ALU_comb_inst0$const_5_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h05"]}
          },
          "ALU_comb_inst0$const_6_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h06"]}
          },
          "ALU_comb_inst0$const_8_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h08"]}
          },
          "ALU_comb_inst0$magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "ALU_comb_inst0$magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "ALU_comb_inst0$magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "ALU_comb_inst0$magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "ALU_comb_inst0$magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "ALU_comb_inst0$magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "ALU_comb_inst0$magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "ALU_comb_inst0$magma_Bit_or_inst0":{
            "modref":"corebit.or"
          },
          "ALU_comb_inst0$magma_Bit_or_inst1":{
            "modref":"corebit.or"
          },
          "ALU_comb_inst0$magma_Bit_or_inst10":{
            "modref":"corebit.or"
          },
          "ALU_comb_inst0$magma_Bit_or_inst11":{
            "modref":"corebit.or"
          },
          "ALU_comb_inst0$magma_Bit_or_inst12":{
            "modref":"corebit.or"
          },
          "ALU_comb_inst0$magma_Bit_or_inst13":{
            "modref":"corebit.or"
          },
          "ALU_comb_inst0$magma_Bit_or_inst14":{
            "modref":"corebit.or"
          },
          "ALU_comb_inst0$magma_Bit_or_inst2":{
            "modref":"corebit.or"
          },
          "ALU_comb_inst0$magma_Bit_or_inst3":{
            "modref":"corebit.or"
          },
          "ALU_comb_inst0$magma_Bit_or_inst4":{
            "modref":"corebit.or"
          },
          "ALU_comb_inst0$magma_Bit_or_inst5":{
            "modref":"corebit.or"
          },
          "ALU_comb_inst0$magma_Bit_or_inst6":{
            "modref":"corebit.or"
          },
          "ALU_comb_inst0$magma_Bit_or_inst7":{
            "modref":"corebit.or"
          },
          "ALU_comb_inst0$magma_Bit_or_inst8":{
            "modref":"corebit.or"
          },
          "ALU_comb_inst0$magma_Bit_or_inst9":{
            "modref":"corebit.or"
          },
          "ALU_comb_inst0$magma_Bits_16_and_inst0":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$magma_Bits_16_ashr_inst0":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$magma_Bits_16_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$magma_Bits_16_lshr_inst0":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$magma_Bits_16_neg_inst0":{
            "genref":"coreir.neg",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$magma_Bits_16_not_inst0":{
            "genref":"coreir.not",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$magma_Bits_16_or_inst0":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$magma_Bits_16_sge_inst0":{
            "genref":"coreir.sge",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$magma_Bits_16_sge_inst1":{
            "genref":"coreir.sge",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$magma_Bits_16_shl_inst0":{
            "genref":"coreir.shl",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$magma_Bits_16_sle_inst0":{
            "genref":"coreir.sle",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$magma_Bits_16_uge_inst0":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$magma_Bits_16_uge_inst1":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$magma_Bits_16_ule_inst0":{
            "genref":"coreir.ule",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$magma_Bits_16_xor_inst0":{
            "genref":"coreir.xor",
            "genargs":{"width":["Int",16]}
          },
          "ALU_comb_inst0$magma_Bits_17_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          },
          "ALU_comb_inst0$magma_Bits_17_add_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          },
          "ALU_comb_inst0$magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$magma_Bits_1_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$magma_Bits_1_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$magma_Bits_1_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$magma_Bits_1_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "ALU_comb_inst0$magma_Bits_32_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst12":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst13":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst14":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst15":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst16":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst17":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst18":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst19":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst20":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst21":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst22":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst23":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst24":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst25":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst26":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst27":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst28":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst29":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst30":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst31":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst32":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst33":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst34":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst35":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst36":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst37":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst38":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst39":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst40":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst41":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst42":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst43":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst44":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst45":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst46":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst47":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst48":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$magma_Bits_5_eq_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_comb_inst0$self_a_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_comb_inst0$self_b_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          }
        },
        "connections":[
          ["ALU_comb_inst0$magma_Bits_16_uge_inst0.out","ALU_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["ALU_comb_inst0$magma_Bits_16_sge_inst0.out","ALU_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in1.0","ALU_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.sel","ALU_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_1_eq_inst2.out","ALU_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$magma_Bits_16_ule_inst0.out","ALU_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["ALU_comb_inst0$magma_Bits_16_sle_inst0.out","ALU_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in1.0","ALU_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.sel","ALU_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_1_eq_inst3.out","ALU_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.out.0","ALU_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["ALU_comb_inst0$self_a_out_out.out.15","ALU_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst16.out","ALU_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst18.out","ALU_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$Mux2xOutBit_inst15$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst20.out","ALU_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$Mux2xOutBit_inst16$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst21.out","ALU_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$Mux2xOutBit_inst17$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst22.out","ALU_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutBit_inst15$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$Mux2xOutBit_inst18$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_comb_inst0$Mux2xOutBit_inst15$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst24.out","ALU_comb_inst0$Mux2xOutBit_inst15$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutBit_inst16$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$Mux2xOutBit_inst19$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_comb_inst0$Mux2xOutBit_inst16$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst25.out","ALU_comb_inst0$Mux2xOutBit_inst16$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutBit_inst17$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$Mux2xOutBit_inst20$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_comb_inst0$Mux2xOutBit_inst17$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst26.out","ALU_comb_inst0$Mux2xOutBit_inst17$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutBit_inst18$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$Mux2xOutBit_inst21$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_comb_inst0$Mux2xOutBit_inst18$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst28.out","ALU_comb_inst0$Mux2xOutBit_inst18$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutBit_inst19$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$Mux2xOutBit_inst22$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_comb_inst0$Mux2xOutBit_inst19$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst29.out","ALU_comb_inst0$Mux2xOutBit_inst19$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$magma_Bits_16_uge_inst1.out","ALU_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["ALU_comb_inst0$magma_Bits_16_sge_inst1.out","ALU_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.sel","ALU_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_1_eq_inst4.out","ALU_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutBit_inst20$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_comb_inst0$Mux2xOutBit_inst20$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst30.out","ALU_comb_inst0$Mux2xOutBit_inst20$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutBit_inst21$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$Mux2xOutBit_inst24$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_comb_inst0$Mux2xOutBit_inst21$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst32.out","ALU_comb_inst0$Mux2xOutBit_inst21$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.out.16","ALU_comb_inst0$Mux2xOutBit_inst22$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["self.O4","ALU_comb_inst0$Mux2xOutBit_inst22$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bit_or_inst5.out","ALU_comb_inst0$Mux2xOutBit_inst22$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$magma_Bit_or_inst2.out","ALU_comb_inst0$Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["self.O5","ALU_comb_inst0$Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bit_or_inst8.out","ALU_comb_inst0$Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.out.16","ALU_comb_inst0$Mux2xOutBit_inst24$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["self.O1","ALU_comb_inst0$Mux2xOutBit_inst24$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bit_or_inst14.out","ALU_comb_inst0$Mux2xOutBit_inst24$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.d","ALU_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bit_or_inst1.out","ALU_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$bit_const_1_None.out","ALU_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.in1.0","ALU_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst4.out","ALU_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst6.out","ALU_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst8.out","ALU_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst10.out","ALU_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst12.out","ALU_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst14.out","ALU_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_comb_inst0$magma_Bits_16_lshr_inst0.out","ALU_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["ALU_comb_inst0$magma_Bits_16_ashr_inst0.out","ALU_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.in1","ALU_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_comb_inst0$magma_Bits_1_eq_inst5.out","ALU_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.b","ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["ALU_comb_inst0$magma_Bits_16_not_inst0.out","ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst1_O_out_out.in","ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_comb_inst0$magma_Bits_16_and_inst0.in1","ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_comb_inst0$magma_Bits_16_or_inst0.in1","ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_comb_inst0$magma_Bits_16_shl_inst0.in1","ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_comb_inst0$magma_Bits_16_xor_inst0.in1","ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_comb_inst0$magma_Bit_or_inst0.out","ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.out","ALU_comb_inst0$Mux2xOutUInt16_inst10$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.out","ALU_comb_inst0$Mux2xOutUInt16_inst10$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst11$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_comb_inst0$Mux2xOutUInt16_inst10$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst13.out","ALU_comb_inst0$Mux2xOutUInt16_inst10$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.out","ALU_comb_inst0$Mux2xOutUInt16_inst11$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst12$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_comb_inst0$Mux2xOutUInt16_inst11$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst15.out","ALU_comb_inst0$Mux2xOutUInt16_inst11$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out","ALU_comb_inst0$Mux2xOutUInt16_inst12$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst13$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_comb_inst0$Mux2xOutUInt16_inst12$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst17.out","ALU_comb_inst0$Mux2xOutUInt16_inst12$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.out","ALU_comb_inst0$Mux2xOutUInt16_inst13$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst14$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_comb_inst0$Mux2xOutUInt16_inst13$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst19.out","ALU_comb_inst0$Mux2xOutUInt16_inst13$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst14_I1_out_out.in","ALU_comb_inst0$Mux2xOutUInt16_inst14$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst15$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_comb_inst0$Mux2xOutUInt16_inst14$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst23.out","ALU_comb_inst0$Mux2xOutUInt16_inst14$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_comb_inst0$magma_Bits_32_mul_inst0.out.16:32","ALU_comb_inst0$Mux2xOutUInt16_inst14_I1_out_out.out.0:16"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst15_I1_out_out.in","ALU_comb_inst0$Mux2xOutUInt16_inst15$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst16$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_comb_inst0$Mux2xOutUInt16_inst15$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst27.out","ALU_comb_inst0$Mux2xOutUInt16_inst15$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_comb_inst0$magma_Bits_32_mul_inst0.out.8:24","ALU_comb_inst0$Mux2xOutUInt16_inst15_I1_out_out.out.0:16"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst16_I1_out_out.in","ALU_comb_inst0$Mux2xOutUInt16_inst16$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_comb_inst0$Mux2xOutUInt16_inst16$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst31.out","ALU_comb_inst0$Mux2xOutUInt16_inst16$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_comb_inst0$magma_Bits_32_mul_inst0.out.0:16","ALU_comb_inst0$Mux2xOutUInt16_inst16_I1_out_out.out.0:16"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst17_I1_out_out.in","ALU_comb_inst0$Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_comb_inst0$magma_Bits_16_eq_inst0.in0","ALU_comb_inst0$Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["self.O0","ALU_comb_inst0$Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["self.O3","ALU_comb_inst0$Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.out.15"],
          ["ALU_comb_inst0$magma_Bit_or_inst11.out","ALU_comb_inst0$Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.out.0:16","ALU_comb_inst0$Mux2xOutUInt16_inst17_I1_out_out.out.0:16"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst0.in1.0:16","ALU_comb_inst0$Mux2xOutUInt16_inst1_O_out_out.out.0:16"],
          ["ALU_comb_inst0$magma_Bit_and_inst0.in1","ALU_comb_inst0$Mux2xOutUInt16_inst1_O_out_out.out.15"],
          ["ALU_comb_inst0$magma_Bit_not_inst2.in","ALU_comb_inst0$Mux2xOutUInt16_inst1_O_out_out.out.15"],
          ["self.a","ALU_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["self.a","ALU_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_comb_inst0$magma_Bits_16_neg_inst0.out","ALU_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["self.a","ALU_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["self.a","ALU_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["self.d","ALU_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_comb_inst0$magma_Bits_16_shl_inst0.out","ALU_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst5.out","ALU_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_comb_inst0$magma_Bits_16_xor_inst0.out","ALU_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst7.out","ALU_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_comb_inst0$magma_Bits_16_or_inst0.out","ALU_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst9.out","ALU_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_comb_inst0$magma_Bits_16_and_inst0.out","ALU_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst11.out","ALU_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.in","ALU_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.in","ALU_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["ALU_comb_inst0$magma_Bits_32_mul_inst0.in0","ALU_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["ALU_comb_inst0$magma_Bits_1_eq_inst0.out","ALU_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["ALU_comb_inst0$self_a_out_out.out.0:16","ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.0:16"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.16"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.17"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.18"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.19"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.20"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.21"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.22"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.23"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.24"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.25"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.26"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.27"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.28"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.29"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.30"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.31"],
          ["ALU_comb_inst0$self_a_out_out.out.0:16","ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.0:16"],
          ["ALU_comb_inst0$self_a_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.16"],
          ["ALU_comb_inst0$self_a_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.17"],
          ["ALU_comb_inst0$self_a_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.18"],
          ["ALU_comb_inst0$self_a_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.19"],
          ["ALU_comb_inst0$self_a_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.20"],
          ["ALU_comb_inst0$self_a_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.21"],
          ["ALU_comb_inst0$self_a_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.22"],
          ["ALU_comb_inst0$self_a_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.23"],
          ["ALU_comb_inst0$self_a_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.24"],
          ["ALU_comb_inst0$self_a_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.25"],
          ["ALU_comb_inst0$self_a_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.26"],
          ["ALU_comb_inst0$self_a_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.27"],
          ["ALU_comb_inst0$self_a_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.28"],
          ["ALU_comb_inst0$self_a_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.29"],
          ["ALU_comb_inst0$self_a_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.30"],
          ["ALU_comb_inst0$self_a_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.31"],
          ["ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.in","ALU_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.in","ALU_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["ALU_comb_inst0$magma_Bits_32_mul_inst0.in1","ALU_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["ALU_comb_inst0$magma_Bits_1_eq_inst1.out","ALU_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["ALU_comb_inst0$self_b_out_out.out.0:16","ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.0:16"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.16"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.17"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.18"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.19"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.20"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.21"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.22"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.23"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.24"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.25"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.26"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.27"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.28"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.29"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.30"],
          ["ALU_comb_inst0$bit_const_0_None.out","ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.31"],
          ["ALU_comb_inst0$self_b_out_out.out.0:16","ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.0:16"],
          ["ALU_comb_inst0$self_b_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.16"],
          ["ALU_comb_inst0$self_b_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.17"],
          ["ALU_comb_inst0$self_b_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.18"],
          ["ALU_comb_inst0$self_b_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.19"],
          ["ALU_comb_inst0$self_b_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.20"],
          ["ALU_comb_inst0$self_b_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.21"],
          ["ALU_comb_inst0$self_b_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.22"],
          ["ALU_comb_inst0$self_b_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.23"],
          ["ALU_comb_inst0$self_b_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.24"],
          ["ALU_comb_inst0$self_b_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.25"],
          ["ALU_comb_inst0$self_b_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.26"],
          ["ALU_comb_inst0$self_b_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.27"],
          ["ALU_comb_inst0$self_b_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.28"],
          ["ALU_comb_inst0$self_b_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.29"],
          ["ALU_comb_inst0$self_b_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.30"],
          ["ALU_comb_inst0$self_b_out_out.out.15","ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.31"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst0.in0.16","ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst0.in1.16","ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.in1.10","ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.in1.11","ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.in1.12","ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.in1.13","ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.in1.14","ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.in1.15","ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.in1.16","ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.in1.1","ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.in1.2","ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.in1.3","ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.in1.4","ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.in1.5","ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.in1.6","ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.in1.7","ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.in1.8","ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.in1.9","ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_comb_inst0$magma_Bits_16_eq_inst0.in1","ALU_comb_inst0$const_0_16.out"],
          ["ALU_comb_inst0$magma_Bits_16_sge_inst1.in1","ALU_comb_inst0$const_0_16.out"],
          ["ALU_comb_inst0$magma_Bits_16_uge_inst1.in1","ALU_comb_inst0$const_0_16.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst33.in1","ALU_comb_inst0$const_0_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst37.in1","ALU_comb_inst0$const_0_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst41.in1","ALU_comb_inst0$const_0_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst45.in1","ALU_comb_inst0$const_0_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst29.in1","ALU_comb_inst0$const_11_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst30.in1","ALU_comb_inst0$const_11_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst31.in1","ALU_comb_inst0$const_11_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst32.in1","ALU_comb_inst0$const_11_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst25.in1","ALU_comb_inst0$const_12_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst26.in1","ALU_comb_inst0$const_12_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst27.in1","ALU_comb_inst0$const_12_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst28.in1","ALU_comb_inst0$const_12_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst21.in1","ALU_comb_inst0$const_13_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst22.in1","ALU_comb_inst0$const_13_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst23.in1","ALU_comb_inst0$const_13_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst24.in1","ALU_comb_inst0$const_13_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst5.in1","ALU_comb_inst0$const_15_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst6.in1","ALU_comb_inst0$const_15_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst10.in1","ALU_comb_inst0$const_18_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst9.in1","ALU_comb_inst0$const_18_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst11.in1","ALU_comb_inst0$const_19_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst12.in1","ALU_comb_inst0$const_19_5.out"],
          ["ALU_comb_inst0$magma_Bits_1_eq_inst0.in1","ALU_comb_inst0$const_1_1.out"],
          ["ALU_comb_inst0$magma_Bits_1_eq_inst1.in1","ALU_comb_inst0$const_1_1.out"],
          ["ALU_comb_inst0$magma_Bits_1_eq_inst2.in1","ALU_comb_inst0$const_1_1.out"],
          ["ALU_comb_inst0$magma_Bits_1_eq_inst3.in1","ALU_comb_inst0$const_1_1.out"],
          ["ALU_comb_inst0$magma_Bits_1_eq_inst4.in1","ALU_comb_inst0$const_1_1.out"],
          ["ALU_comb_inst0$magma_Bits_1_eq_inst5.in1","ALU_comb_inst0$const_1_1.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst0.in1","ALU_comb_inst0$const_1_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst34.in1","ALU_comb_inst0$const_1_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst38.in1","ALU_comb_inst0$const_1_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst4.in1","ALU_comb_inst0$const_1_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst42.in1","ALU_comb_inst0$const_1_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst46.in1","ALU_comb_inst0$const_1_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst7.in1","ALU_comb_inst0$const_20_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst8.in1","ALU_comb_inst0$const_20_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst2.in1","ALU_comb_inst0$const_2_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst35.in1","ALU_comb_inst0$const_2_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst39.in1","ALU_comb_inst0$const_2_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst43.in1","ALU_comb_inst0$const_2_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst47.in1","ALU_comb_inst0$const_2_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst15.in1","ALU_comb_inst0$const_3_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst16.in1","ALU_comb_inst0$const_3_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst19.in1","ALU_comb_inst0$const_4_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst20.in1","ALU_comb_inst0$const_4_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst17.in1","ALU_comb_inst0$const_5_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst18.in1","ALU_comb_inst0$const_5_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst1.in1","ALU_comb_inst0$const_6_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst3.in1","ALU_comb_inst0$const_6_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst36.in1","ALU_comb_inst0$const_6_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst40.in1","ALU_comb_inst0$const_6_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst44.in1","ALU_comb_inst0$const_6_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst48.in1","ALU_comb_inst0$const_6_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst13.in1","ALU_comb_inst0$const_8_5.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst14.in1","ALU_comb_inst0$const_8_5.out"],
          ["ALU_comb_inst0$self_a_out_out.out.15","ALU_comb_inst0$magma_Bit_and_inst0.in0"],
          ["ALU_comb_inst0$magma_Bit_and_inst1.in0","ALU_comb_inst0$magma_Bit_and_inst0.out"],
          ["ALU_comb_inst0$magma_Bit_not_inst0.out","ALU_comb_inst0$magma_Bit_and_inst1.in1"],
          ["ALU_comb_inst0$magma_Bit_or_inst2.in0","ALU_comb_inst0$magma_Bit_and_inst1.out"],
          ["ALU_comb_inst0$magma_Bit_not_inst1.out","ALU_comb_inst0$magma_Bit_and_inst2.in0"],
          ["ALU_comb_inst0$magma_Bit_not_inst2.out","ALU_comb_inst0$magma_Bit_and_inst2.in1"],
          ["ALU_comb_inst0$magma_Bit_and_inst3.in0","ALU_comb_inst0$magma_Bit_and_inst2.out"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.out.15","ALU_comb_inst0$magma_Bit_and_inst3.in1"],
          ["ALU_comb_inst0$magma_Bit_or_inst2.in1","ALU_comb_inst0$magma_Bit_and_inst3.out"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.out.15","ALU_comb_inst0$magma_Bit_not_inst0.in"],
          ["ALU_comb_inst0$self_a_out_out.out.15","ALU_comb_inst0$magma_Bit_not_inst1.in"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst0.out","ALU_comb_inst0$magma_Bit_or_inst0.in0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst1.out","ALU_comb_inst0$magma_Bit_or_inst0.in1"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst2.out","ALU_comb_inst0$magma_Bit_or_inst1.in0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst3.out","ALU_comb_inst0$magma_Bit_or_inst1.in1"],
          ["ALU_comb_inst0$magma_Bit_or_inst9.out","ALU_comb_inst0$magma_Bit_or_inst10.in0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst43.out","ALU_comb_inst0$magma_Bit_or_inst10.in1"],
          ["ALU_comb_inst0$magma_Bit_or_inst11.in0","ALU_comb_inst0$magma_Bit_or_inst10.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst44.out","ALU_comb_inst0$magma_Bit_or_inst11.in1"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst45.out","ALU_comb_inst0$magma_Bit_or_inst12.in0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst46.out","ALU_comb_inst0$magma_Bit_or_inst12.in1"],
          ["ALU_comb_inst0$magma_Bit_or_inst13.in0","ALU_comb_inst0$magma_Bit_or_inst12.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst47.out","ALU_comb_inst0$magma_Bit_or_inst13.in1"],
          ["ALU_comb_inst0$magma_Bit_or_inst14.in0","ALU_comb_inst0$magma_Bit_or_inst13.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst48.out","ALU_comb_inst0$magma_Bit_or_inst14.in1"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst33.out","ALU_comb_inst0$magma_Bit_or_inst3.in0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst34.out","ALU_comb_inst0$magma_Bit_or_inst3.in1"],
          ["ALU_comb_inst0$magma_Bit_or_inst4.in0","ALU_comb_inst0$magma_Bit_or_inst3.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst35.out","ALU_comb_inst0$magma_Bit_or_inst4.in1"],
          ["ALU_comb_inst0$magma_Bit_or_inst5.in0","ALU_comb_inst0$magma_Bit_or_inst4.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst36.out","ALU_comb_inst0$magma_Bit_or_inst5.in1"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst37.out","ALU_comb_inst0$magma_Bit_or_inst6.in0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst38.out","ALU_comb_inst0$magma_Bit_or_inst6.in1"],
          ["ALU_comb_inst0$magma_Bit_or_inst7.in0","ALU_comb_inst0$magma_Bit_or_inst6.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst39.out","ALU_comb_inst0$magma_Bit_or_inst7.in1"],
          ["ALU_comb_inst0$magma_Bit_or_inst8.in0","ALU_comb_inst0$magma_Bit_or_inst7.out"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst40.out","ALU_comb_inst0$magma_Bit_or_inst8.in1"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst41.out","ALU_comb_inst0$magma_Bit_or_inst9.in0"],
          ["ALU_comb_inst0$magma_Bits_5_eq_inst42.out","ALU_comb_inst0$magma_Bit_or_inst9.in1"],
          ["self.a","ALU_comb_inst0$magma_Bits_16_and_inst0.in0"],
          ["self.a","ALU_comb_inst0$magma_Bits_16_ashr_inst0.in0"],
          ["self.b","ALU_comb_inst0$magma_Bits_16_ashr_inst0.in1"],
          ["self.O2","ALU_comb_inst0$magma_Bits_16_eq_inst0.out"],
          ["self.a","ALU_comb_inst0$magma_Bits_16_lshr_inst0.in0"],
          ["self.b","ALU_comb_inst0$magma_Bits_16_lshr_inst0.in1"],
          ["self.a","ALU_comb_inst0$magma_Bits_16_neg_inst0.in"],
          ["self.b","ALU_comb_inst0$magma_Bits_16_not_inst0.in"],
          ["self.a","ALU_comb_inst0$magma_Bits_16_or_inst0.in0"],
          ["self.a","ALU_comb_inst0$magma_Bits_16_sge_inst0.in0"],
          ["self.b","ALU_comb_inst0$magma_Bits_16_sge_inst0.in1"],
          ["self.a","ALU_comb_inst0$magma_Bits_16_sge_inst1.in0"],
          ["self.a","ALU_comb_inst0$magma_Bits_16_shl_inst0.in0"],
          ["self.a","ALU_comb_inst0$magma_Bits_16_sle_inst0.in0"],
          ["self.b","ALU_comb_inst0$magma_Bits_16_sle_inst0.in1"],
          ["self.a","ALU_comb_inst0$magma_Bits_16_uge_inst0.in0"],
          ["self.b","ALU_comb_inst0$magma_Bits_16_uge_inst0.in1"],
          ["self.a","ALU_comb_inst0$magma_Bits_16_uge_inst1.in0"],
          ["self.a","ALU_comb_inst0$magma_Bits_16_ule_inst0.in0"],
          ["self.b","ALU_comb_inst0$magma_Bits_16_ule_inst0.in1"],
          ["self.a","ALU_comb_inst0$magma_Bits_16_xor_inst0.in0"],
          ["ALU_comb_inst0$self_a_out_out.out.0:16","ALU_comb_inst0$magma_Bits_17_add_inst0.in0.0:16"],
          ["ALU_comb_inst0$magma_Bits_17_add_inst1.in0","ALU_comb_inst0$magma_Bits_17_add_inst0.out"],
          ["self.signed_","ALU_comb_inst0$magma_Bits_1_eq_inst0.in0"],
          ["self.signed_","ALU_comb_inst0$magma_Bits_1_eq_inst1.in0"],
          ["self.signed_","ALU_comb_inst0$magma_Bits_1_eq_inst2.in0"],
          ["self.signed_","ALU_comb_inst0$magma_Bits_1_eq_inst3.in0"],
          ["self.signed_","ALU_comb_inst0$magma_Bits_1_eq_inst4.in0"],
          ["self.signed_","ALU_comb_inst0$magma_Bits_1_eq_inst5.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst0.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst1.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst10.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst11.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst12.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst13.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst14.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst15.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst16.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst17.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst18.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst19.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst2.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst20.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst21.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst22.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst23.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst24.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst25.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst26.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst27.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst28.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst29.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst3.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst30.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst31.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst32.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst33.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst34.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst35.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst36.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst37.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst38.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst39.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst4.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst40.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst41.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst42.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst43.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst44.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst45.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst46.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst47.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst48.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst5.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst6.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst7.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst8.in0"],
          ["self.alu","ALU_comb_inst0$magma_Bits_5_eq_inst9.in0"],
          ["self.a","ALU_comb_inst0$self_a_out_out.in"],
          ["self.b","ALU_comb_inst0$self_b_out_out.in"]
        ]
      },
      "ALU_comb":{
        "type":["Record",[
          ["alu",["Array",5,"BitIn"]],
          ["signed_",["Array",1,"BitIn"]],
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["d","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2","Bit"],
          ["O3","Bit"],
          ["O4","Bit"],
          ["O5","Bit"]
        ]],
        "instances":{
          "Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst15$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst16$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst17$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst18$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst19$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst20$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst21$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst22$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst24$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst10$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst11$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst12$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst13$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst14$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst14_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "Mux2xOutUInt16_inst15$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst15_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "Mux2xOutUInt16_inst16$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst16_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst17_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "Mux2xOutUInt16_inst1_O_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "Mux2xOutUInt32_inst0_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "Mux2xOutUInt32_inst0_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "Mux2xOutUInt32_inst1_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "Mux2xOutUInt32_inst1_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "const_0_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_0_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h00"]}
          },
          "const_11_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h0b"]}
          },
          "const_12_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h0c"]}
          },
          "const_13_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h0d"]}
          },
          "const_15_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h0f"]}
          },
          "const_18_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h12"]}
          },
          "const_19_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h13"]}
          },
          "const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "const_1_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h01"]}
          },
          "const_20_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h14"]}
          },
          "const_2_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h02"]}
          },
          "const_3_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h03"]}
          },
          "const_4_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h04"]}
          },
          "const_5_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h05"]}
          },
          "const_6_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h06"]}
          },
          "const_8_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h08"]}
          },
          "magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "magma_Bit_or_inst0":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst1":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst10":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst11":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst12":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst13":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst14":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst2":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst3":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst4":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst5":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst6":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst7":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst8":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst9":{
            "modref":"corebit.or"
          },
          "magma_Bits_16_and_inst0":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_ashr_inst0":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_lshr_inst0":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_neg_inst0":{
            "genref":"coreir.neg",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_not_inst0":{
            "genref":"coreir.not",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_or_inst0":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_sge_inst0":{
            "genref":"coreir.sge",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_sge_inst1":{
            "genref":"coreir.sge",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_shl_inst0":{
            "genref":"coreir.shl",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_sle_inst0":{
            "genref":"coreir.sle",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_uge_inst0":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_uge_inst1":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_ule_inst0":{
            "genref":"coreir.ule",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_xor_inst0":{
            "genref":"coreir.xor",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_17_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          },
          "magma_Bits_17_add_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          },
          "magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_32_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "magma_Bits_5_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst12":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst13":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst14":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst15":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst16":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst17":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst18":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst19":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst20":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst21":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst22":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst23":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst24":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst25":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst26":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst27":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst28":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst29":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst30":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst31":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst32":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst33":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst34":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst35":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst36":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst37":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst38":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst39":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst40":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst41":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst42":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst43":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst44":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst45":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst46":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst47":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst48":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          }
        },
        "connections":[
          ["magma_Bits_16_uge_inst0.out","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["magma_Bits_16_sge_inst0.out","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in1.0","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.sel","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_1_eq_inst2.out","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bits_16_ule_inst0.out","Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["magma_Bits_16_sle_inst0.out","Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in1.0","Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.sel","Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_1_eq_inst3.out","Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.out.0","Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.a.15","Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_5_eq_inst16.out","Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_5_eq_inst18.out","Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Mux2xOutBit_inst15$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_5_eq_inst20.out","Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["bit_const_0_None.out","Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["bit_const_0_None.out","Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst16$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_5_eq_inst21.out","Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["bit_const_0_None.out","Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["bit_const_0_None.out","Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst17$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_5_eq_inst22.out","Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["bit_const_0_None.out","Mux2xOutBit_inst15$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst18$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst15$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_5_eq_inst24.out","Mux2xOutBit_inst15$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["bit_const_0_None.out","Mux2xOutBit_inst16$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst19$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst16$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_5_eq_inst25.out","Mux2xOutBit_inst16$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["bit_const_0_None.out","Mux2xOutBit_inst17$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst20$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst17$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_5_eq_inst26.out","Mux2xOutBit_inst17$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["bit_const_0_None.out","Mux2xOutBit_inst18$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst21$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst18$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_5_eq_inst28.out","Mux2xOutBit_inst18$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["bit_const_0_None.out","Mux2xOutBit_inst19$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst22$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst19$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_5_eq_inst29.out","Mux2xOutBit_inst19$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bits_16_uge_inst1.out","Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["magma_Bits_16_sge_inst1.out","Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.sel","Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_1_eq_inst4.out","Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["bit_const_0_None.out","Mux2xOutBit_inst20$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst20$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_5_eq_inst30.out","Mux2xOutBit_inst20$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["bit_const_0_None.out","Mux2xOutBit_inst21$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst24$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst21$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_5_eq_inst32.out","Mux2xOutBit_inst21$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bits_17_add_inst1.out.16","Mux2xOutBit_inst22$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["self.O4","Mux2xOutBit_inst22$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_or_inst5.out","Mux2xOutBit_inst22$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bit_or_inst2.out","Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["self.O5","Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_or_inst8.out","Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bits_17_add_inst1.out.16","Mux2xOutBit_inst24$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["self.O1","Mux2xOutBit_inst24$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_or_inst14.out","Mux2xOutBit_inst24$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["bit_const_0_None.out","Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.d","Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_or_inst1.out","Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["bit_const_1_None.out","Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["magma_Bits_17_add_inst1.in1.0","Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_5_eq_inst4.out","Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["bit_const_0_None.out","Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["bit_const_0_None.out","Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_5_eq_inst6.out","Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["bit_const_0_None.out","Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_5_eq_inst8.out","Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["bit_const_0_None.out","Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_5_eq_inst10.out","Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["bit_const_0_None.out","Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_5_eq_inst12.out","Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["bit_const_0_None.out","Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["magma_Bits_5_eq_inst14.out","Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bits_16_lshr_inst0.out","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["magma_Bits_16_ashr_inst0.out","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.in1","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_1_eq_inst5.out","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.b","Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["magma_Bits_16_not_inst0.out","Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xOutUInt16_inst1_O_out_out.in","Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_16_and_inst0.in1","Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_16_or_inst0.in1","Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_16_shl_inst0.in1","Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_16_xor_inst0.in1","Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bit_or_inst0.out","Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.out","Mux2xOutUInt16_inst10$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.out","Mux2xOutUInt16_inst10$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xOutUInt16_inst11$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst10$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_5_eq_inst13.out","Mux2xOutUInt16_inst10$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.out","Mux2xOutUInt16_inst11$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xOutUInt16_inst12$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst11$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_5_eq_inst15.out","Mux2xOutUInt16_inst11$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out","Mux2xOutUInt16_inst12$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xOutUInt16_inst13$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst12$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_5_eq_inst17.out","Mux2xOutUInt16_inst12$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.out","Mux2xOutUInt16_inst13$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xOutUInt16_inst14$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst13$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_5_eq_inst19.out","Mux2xOutUInt16_inst13$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["Mux2xOutUInt16_inst14_I1_out_out.in","Mux2xOutUInt16_inst14$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xOutUInt16_inst15$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst14$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_5_eq_inst23.out","Mux2xOutUInt16_inst14$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["magma_Bits_32_mul_inst0.out.16:32","Mux2xOutUInt16_inst14_I1_out_out.out.0:16"],
          ["Mux2xOutUInt16_inst15_I1_out_out.in","Mux2xOutUInt16_inst15$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xOutUInt16_inst16$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst15$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_5_eq_inst27.out","Mux2xOutUInt16_inst15$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["magma_Bits_32_mul_inst0.out.8:24","Mux2xOutUInt16_inst15_I1_out_out.out.0:16"],
          ["Mux2xOutUInt16_inst16_I1_out_out.in","Mux2xOutUInt16_inst16$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst16$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_5_eq_inst31.out","Mux2xOutUInt16_inst16$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["magma_Bits_32_mul_inst0.out.0:16","Mux2xOutUInt16_inst16_I1_out_out.out.0:16"],
          ["Mux2xOutUInt16_inst17_I1_out_out.in","Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["magma_Bits_16_eq_inst0.in0","Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["self.O0","Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["self.O3","Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.out.15"],
          ["magma_Bit_or_inst11.out","Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["magma_Bits_17_add_inst1.out.0:16","Mux2xOutUInt16_inst17_I1_out_out.out.0:16"],
          ["magma_Bits_17_add_inst0.in1.0:16","Mux2xOutUInt16_inst1_O_out_out.out.0:16"],
          ["magma_Bit_and_inst0.in1","Mux2xOutUInt16_inst1_O_out_out.out.15"],
          ["magma_Bit_not_inst2.in","Mux2xOutUInt16_inst1_O_out_out.out.15"],
          ["self.a","Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["self.a","Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["magma_Bits_16_neg_inst0.out","Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["self.a","Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["self.a","Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["self.d","Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["magma_Bits_16_shl_inst0.out","Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_5_eq_inst5.out","Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["magma_Bits_16_xor_inst0.out","Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_5_eq_inst7.out","Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["magma_Bits_16_or_inst0.out","Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_5_eq_inst9.out","Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["magma_Bits_16_and_inst0.out","Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["magma_Bits_5_eq_inst11.out","Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["Mux2xOutUInt32_inst0_I0_out_out.in","Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["Mux2xOutUInt32_inst0_I1_out_out.in","Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["magma_Bits_32_mul_inst0.in0","Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["magma_Bits_1_eq_inst0.out","Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["self.a.0:16","Mux2xOutUInt32_inst0_I0_out_out.out.0:16"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0_I0_out_out.out.16"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0_I0_out_out.out.17"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0_I0_out_out.out.18"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0_I0_out_out.out.19"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0_I0_out_out.out.20"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0_I0_out_out.out.21"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0_I0_out_out.out.22"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0_I0_out_out.out.23"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0_I0_out_out.out.24"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0_I0_out_out.out.25"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0_I0_out_out.out.26"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0_I0_out_out.out.27"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0_I0_out_out.out.28"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0_I0_out_out.out.29"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0_I0_out_out.out.30"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0_I0_out_out.out.31"],
          ["self.a.0:16","Mux2xOutUInt32_inst0_I1_out_out.out.0:16"],
          ["self.a.15","Mux2xOutUInt32_inst0_I1_out_out.out.16"],
          ["self.a.15","Mux2xOutUInt32_inst0_I1_out_out.out.17"],
          ["self.a.15","Mux2xOutUInt32_inst0_I1_out_out.out.18"],
          ["self.a.15","Mux2xOutUInt32_inst0_I1_out_out.out.19"],
          ["self.a.15","Mux2xOutUInt32_inst0_I1_out_out.out.20"],
          ["self.a.15","Mux2xOutUInt32_inst0_I1_out_out.out.21"],
          ["self.a.15","Mux2xOutUInt32_inst0_I1_out_out.out.22"],
          ["self.a.15","Mux2xOutUInt32_inst0_I1_out_out.out.23"],
          ["self.a.15","Mux2xOutUInt32_inst0_I1_out_out.out.24"],
          ["self.a.15","Mux2xOutUInt32_inst0_I1_out_out.out.25"],
          ["self.a.15","Mux2xOutUInt32_inst0_I1_out_out.out.26"],
          ["self.a.15","Mux2xOutUInt32_inst0_I1_out_out.out.27"],
          ["self.a.15","Mux2xOutUInt32_inst0_I1_out_out.out.28"],
          ["self.a.15","Mux2xOutUInt32_inst0_I1_out_out.out.29"],
          ["self.a.15","Mux2xOutUInt32_inst0_I1_out_out.out.30"],
          ["self.a.15","Mux2xOutUInt32_inst0_I1_out_out.out.31"],
          ["Mux2xOutUInt32_inst1_I0_out_out.in","Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["Mux2xOutUInt32_inst1_I1_out_out.in","Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["magma_Bits_32_mul_inst0.in1","Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["magma_Bits_1_eq_inst1.out","Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["self.b.0:16","Mux2xOutUInt32_inst1_I0_out_out.out.0:16"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1_I0_out_out.out.16"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1_I0_out_out.out.17"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1_I0_out_out.out.18"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1_I0_out_out.out.19"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1_I0_out_out.out.20"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1_I0_out_out.out.21"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1_I0_out_out.out.22"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1_I0_out_out.out.23"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1_I0_out_out.out.24"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1_I0_out_out.out.25"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1_I0_out_out.out.26"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1_I0_out_out.out.27"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1_I0_out_out.out.28"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1_I0_out_out.out.29"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1_I0_out_out.out.30"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1_I0_out_out.out.31"],
          ["self.b.0:16","Mux2xOutUInt32_inst1_I1_out_out.out.0:16"],
          ["self.b.15","Mux2xOutUInt32_inst1_I1_out_out.out.16"],
          ["self.b.15","Mux2xOutUInt32_inst1_I1_out_out.out.17"],
          ["self.b.15","Mux2xOutUInt32_inst1_I1_out_out.out.18"],
          ["self.b.15","Mux2xOutUInt32_inst1_I1_out_out.out.19"],
          ["self.b.15","Mux2xOutUInt32_inst1_I1_out_out.out.20"],
          ["self.b.15","Mux2xOutUInt32_inst1_I1_out_out.out.21"],
          ["self.b.15","Mux2xOutUInt32_inst1_I1_out_out.out.22"],
          ["self.b.15","Mux2xOutUInt32_inst1_I1_out_out.out.23"],
          ["self.b.15","Mux2xOutUInt32_inst1_I1_out_out.out.24"],
          ["self.b.15","Mux2xOutUInt32_inst1_I1_out_out.out.25"],
          ["self.b.15","Mux2xOutUInt32_inst1_I1_out_out.out.26"],
          ["self.b.15","Mux2xOutUInt32_inst1_I1_out_out.out.27"],
          ["self.b.15","Mux2xOutUInt32_inst1_I1_out_out.out.28"],
          ["self.b.15","Mux2xOutUInt32_inst1_I1_out_out.out.29"],
          ["self.b.15","Mux2xOutUInt32_inst1_I1_out_out.out.30"],
          ["self.b.15","Mux2xOutUInt32_inst1_I1_out_out.out.31"],
          ["magma_Bits_17_add_inst0.in0.16","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst0.in1.16","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.10","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.11","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.12","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.13","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.14","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.15","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.16","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.1","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.2","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.3","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.4","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.5","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.6","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.7","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.8","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.9","bit_const_0_None.out"],
          ["magma_Bits_16_eq_inst0.in1","const_0_16.out"],
          ["magma_Bits_16_sge_inst1.in1","const_0_16.out"],
          ["magma_Bits_16_uge_inst1.in1","const_0_16.out"],
          ["magma_Bits_5_eq_inst33.in1","const_0_5.out"],
          ["magma_Bits_5_eq_inst37.in1","const_0_5.out"],
          ["magma_Bits_5_eq_inst41.in1","const_0_5.out"],
          ["magma_Bits_5_eq_inst45.in1","const_0_5.out"],
          ["magma_Bits_5_eq_inst29.in1","const_11_5.out"],
          ["magma_Bits_5_eq_inst30.in1","const_11_5.out"],
          ["magma_Bits_5_eq_inst31.in1","const_11_5.out"],
          ["magma_Bits_5_eq_inst32.in1","const_11_5.out"],
          ["magma_Bits_5_eq_inst25.in1","const_12_5.out"],
          ["magma_Bits_5_eq_inst26.in1","const_12_5.out"],
          ["magma_Bits_5_eq_inst27.in1","const_12_5.out"],
          ["magma_Bits_5_eq_inst28.in1","const_12_5.out"],
          ["magma_Bits_5_eq_inst21.in1","const_13_5.out"],
          ["magma_Bits_5_eq_inst22.in1","const_13_5.out"],
          ["magma_Bits_5_eq_inst23.in1","const_13_5.out"],
          ["magma_Bits_5_eq_inst24.in1","const_13_5.out"],
          ["magma_Bits_5_eq_inst5.in1","const_15_5.out"],
          ["magma_Bits_5_eq_inst6.in1","const_15_5.out"],
          ["magma_Bits_5_eq_inst10.in1","const_18_5.out"],
          ["magma_Bits_5_eq_inst9.in1","const_18_5.out"],
          ["magma_Bits_5_eq_inst11.in1","const_19_5.out"],
          ["magma_Bits_5_eq_inst12.in1","const_19_5.out"],
          ["magma_Bits_1_eq_inst0.in1","const_1_1.out"],
          ["magma_Bits_1_eq_inst1.in1","const_1_1.out"],
          ["magma_Bits_1_eq_inst2.in1","const_1_1.out"],
          ["magma_Bits_1_eq_inst3.in1","const_1_1.out"],
          ["magma_Bits_1_eq_inst4.in1","const_1_1.out"],
          ["magma_Bits_1_eq_inst5.in1","const_1_1.out"],
          ["magma_Bits_5_eq_inst0.in1","const_1_5.out"],
          ["magma_Bits_5_eq_inst34.in1","const_1_5.out"],
          ["magma_Bits_5_eq_inst38.in1","const_1_5.out"],
          ["magma_Bits_5_eq_inst4.in1","const_1_5.out"],
          ["magma_Bits_5_eq_inst42.in1","const_1_5.out"],
          ["magma_Bits_5_eq_inst46.in1","const_1_5.out"],
          ["magma_Bits_5_eq_inst7.in1","const_20_5.out"],
          ["magma_Bits_5_eq_inst8.in1","const_20_5.out"],
          ["magma_Bits_5_eq_inst2.in1","const_2_5.out"],
          ["magma_Bits_5_eq_inst35.in1","const_2_5.out"],
          ["magma_Bits_5_eq_inst39.in1","const_2_5.out"],
          ["magma_Bits_5_eq_inst43.in1","const_2_5.out"],
          ["magma_Bits_5_eq_inst47.in1","const_2_5.out"],
          ["magma_Bits_5_eq_inst15.in1","const_3_5.out"],
          ["magma_Bits_5_eq_inst16.in1","const_3_5.out"],
          ["magma_Bits_5_eq_inst19.in1","const_4_5.out"],
          ["magma_Bits_5_eq_inst20.in1","const_4_5.out"],
          ["magma_Bits_5_eq_inst17.in1","const_5_5.out"],
          ["magma_Bits_5_eq_inst18.in1","const_5_5.out"],
          ["magma_Bits_5_eq_inst1.in1","const_6_5.out"],
          ["magma_Bits_5_eq_inst3.in1","const_6_5.out"],
          ["magma_Bits_5_eq_inst36.in1","const_6_5.out"],
          ["magma_Bits_5_eq_inst40.in1","const_6_5.out"],
          ["magma_Bits_5_eq_inst44.in1","const_6_5.out"],
          ["magma_Bits_5_eq_inst48.in1","const_6_5.out"],
          ["magma_Bits_5_eq_inst13.in1","const_8_5.out"],
          ["magma_Bits_5_eq_inst14.in1","const_8_5.out"],
          ["self.a.15","magma_Bit_and_inst0.in0"],
          ["magma_Bit_and_inst1.in0","magma_Bit_and_inst0.out"],
          ["magma_Bit_not_inst0.out","magma_Bit_and_inst1.in1"],
          ["magma_Bit_or_inst2.in0","magma_Bit_and_inst1.out"],
          ["magma_Bit_not_inst1.out","magma_Bit_and_inst2.in0"],
          ["magma_Bit_not_inst2.out","magma_Bit_and_inst2.in1"],
          ["magma_Bit_and_inst3.in0","magma_Bit_and_inst2.out"],
          ["magma_Bits_17_add_inst1.out.15","magma_Bit_and_inst3.in1"],
          ["magma_Bit_or_inst2.in1","magma_Bit_and_inst3.out"],
          ["magma_Bits_17_add_inst1.out.15","magma_Bit_not_inst0.in"],
          ["self.a.15","magma_Bit_not_inst1.in"],
          ["magma_Bits_5_eq_inst0.out","magma_Bit_or_inst0.in0"],
          ["magma_Bits_5_eq_inst1.out","magma_Bit_or_inst0.in1"],
          ["magma_Bits_5_eq_inst2.out","magma_Bit_or_inst1.in0"],
          ["magma_Bits_5_eq_inst3.out","magma_Bit_or_inst1.in1"],
          ["magma_Bit_or_inst9.out","magma_Bit_or_inst10.in0"],
          ["magma_Bits_5_eq_inst43.out","magma_Bit_or_inst10.in1"],
          ["magma_Bit_or_inst11.in0","magma_Bit_or_inst10.out"],
          ["magma_Bits_5_eq_inst44.out","magma_Bit_or_inst11.in1"],
          ["magma_Bits_5_eq_inst45.out","magma_Bit_or_inst12.in0"],
          ["magma_Bits_5_eq_inst46.out","magma_Bit_or_inst12.in1"],
          ["magma_Bit_or_inst13.in0","magma_Bit_or_inst12.out"],
          ["magma_Bits_5_eq_inst47.out","magma_Bit_or_inst13.in1"],
          ["magma_Bit_or_inst14.in0","magma_Bit_or_inst13.out"],
          ["magma_Bits_5_eq_inst48.out","magma_Bit_or_inst14.in1"],
          ["magma_Bits_5_eq_inst33.out","magma_Bit_or_inst3.in0"],
          ["magma_Bits_5_eq_inst34.out","magma_Bit_or_inst3.in1"],
          ["magma_Bit_or_inst4.in0","magma_Bit_or_inst3.out"],
          ["magma_Bits_5_eq_inst35.out","magma_Bit_or_inst4.in1"],
          ["magma_Bit_or_inst5.in0","magma_Bit_or_inst4.out"],
          ["magma_Bits_5_eq_inst36.out","magma_Bit_or_inst5.in1"],
          ["magma_Bits_5_eq_inst37.out","magma_Bit_or_inst6.in0"],
          ["magma_Bits_5_eq_inst38.out","magma_Bit_or_inst6.in1"],
          ["magma_Bit_or_inst7.in0","magma_Bit_or_inst6.out"],
          ["magma_Bits_5_eq_inst39.out","magma_Bit_or_inst7.in1"],
          ["magma_Bit_or_inst8.in0","magma_Bit_or_inst7.out"],
          ["magma_Bits_5_eq_inst40.out","magma_Bit_or_inst8.in1"],
          ["magma_Bits_5_eq_inst41.out","magma_Bit_or_inst9.in0"],
          ["magma_Bits_5_eq_inst42.out","magma_Bit_or_inst9.in1"],
          ["self.a","magma_Bits_16_and_inst0.in0"],
          ["self.a","magma_Bits_16_ashr_inst0.in0"],
          ["self.b","magma_Bits_16_ashr_inst0.in1"],
          ["self.O2","magma_Bits_16_eq_inst0.out"],
          ["self.a","magma_Bits_16_lshr_inst0.in0"],
          ["self.b","magma_Bits_16_lshr_inst0.in1"],
          ["self.a","magma_Bits_16_neg_inst0.in"],
          ["self.b","magma_Bits_16_not_inst0.in"],
          ["self.a","magma_Bits_16_or_inst0.in0"],
          ["self.a","magma_Bits_16_sge_inst0.in0"],
          ["self.b","magma_Bits_16_sge_inst0.in1"],
          ["self.a","magma_Bits_16_sge_inst1.in0"],
          ["self.a","magma_Bits_16_shl_inst0.in0"],
          ["self.a","magma_Bits_16_sle_inst0.in0"],
          ["self.b","magma_Bits_16_sle_inst0.in1"],
          ["self.a","magma_Bits_16_uge_inst0.in0"],
          ["self.b","magma_Bits_16_uge_inst0.in1"],
          ["self.a","magma_Bits_16_uge_inst1.in0"],
          ["self.a","magma_Bits_16_ule_inst0.in0"],
          ["self.b","magma_Bits_16_ule_inst0.in1"],
          ["self.a","magma_Bits_16_xor_inst0.in0"],
          ["self.a.0:16","magma_Bits_17_add_inst0.in0.0:16"],
          ["magma_Bits_17_add_inst1.in0","magma_Bits_17_add_inst0.out"],
          ["self.signed_","magma_Bits_1_eq_inst0.in0"],
          ["self.signed_","magma_Bits_1_eq_inst1.in0"],
          ["self.signed_","magma_Bits_1_eq_inst2.in0"],
          ["self.signed_","magma_Bits_1_eq_inst3.in0"],
          ["self.signed_","magma_Bits_1_eq_inst4.in0"],
          ["self.signed_","magma_Bits_1_eq_inst5.in0"],
          ["self.alu","magma_Bits_5_eq_inst0.in0"],
          ["self.alu","magma_Bits_5_eq_inst1.in0"],
          ["self.alu","magma_Bits_5_eq_inst10.in0"],
          ["self.alu","magma_Bits_5_eq_inst11.in0"],
          ["self.alu","magma_Bits_5_eq_inst12.in0"],
          ["self.alu","magma_Bits_5_eq_inst13.in0"],
          ["self.alu","magma_Bits_5_eq_inst14.in0"],
          ["self.alu","magma_Bits_5_eq_inst15.in0"],
          ["self.alu","magma_Bits_5_eq_inst16.in0"],
          ["self.alu","magma_Bits_5_eq_inst17.in0"],
          ["self.alu","magma_Bits_5_eq_inst18.in0"],
          ["self.alu","magma_Bits_5_eq_inst19.in0"],
          ["self.alu","magma_Bits_5_eq_inst2.in0"],
          ["self.alu","magma_Bits_5_eq_inst20.in0"],
          ["self.alu","magma_Bits_5_eq_inst21.in0"],
          ["self.alu","magma_Bits_5_eq_inst22.in0"],
          ["self.alu","magma_Bits_5_eq_inst23.in0"],
          ["self.alu","magma_Bits_5_eq_inst24.in0"],
          ["self.alu","magma_Bits_5_eq_inst25.in0"],
          ["self.alu","magma_Bits_5_eq_inst26.in0"],
          ["self.alu","magma_Bits_5_eq_inst27.in0"],
          ["self.alu","magma_Bits_5_eq_inst28.in0"],
          ["self.alu","magma_Bits_5_eq_inst29.in0"],
          ["self.alu","magma_Bits_5_eq_inst3.in0"],
          ["self.alu","magma_Bits_5_eq_inst30.in0"],
          ["self.alu","magma_Bits_5_eq_inst31.in0"],
          ["self.alu","magma_Bits_5_eq_inst32.in0"],
          ["self.alu","magma_Bits_5_eq_inst33.in0"],
          ["self.alu","magma_Bits_5_eq_inst34.in0"],
          ["self.alu","magma_Bits_5_eq_inst35.in0"],
          ["self.alu","magma_Bits_5_eq_inst36.in0"],
          ["self.alu","magma_Bits_5_eq_inst37.in0"],
          ["self.alu","magma_Bits_5_eq_inst38.in0"],
          ["self.alu","magma_Bits_5_eq_inst39.in0"],
          ["self.alu","magma_Bits_5_eq_inst4.in0"],
          ["self.alu","magma_Bits_5_eq_inst40.in0"],
          ["self.alu","magma_Bits_5_eq_inst41.in0"],
          ["self.alu","magma_Bits_5_eq_inst42.in0"],
          ["self.alu","magma_Bits_5_eq_inst43.in0"],
          ["self.alu","magma_Bits_5_eq_inst44.in0"],
          ["self.alu","magma_Bits_5_eq_inst45.in0"],
          ["self.alu","magma_Bits_5_eq_inst46.in0"],
          ["self.alu","magma_Bits_5_eq_inst47.in0"],
          ["self.alu","magma_Bits_5_eq_inst48.in0"],
          ["self.alu","magma_Bits_5_eq_inst5.in0"],
          ["self.alu","magma_Bits_5_eq_inst6.in0"],
          ["self.alu","magma_Bits_5_eq_inst7.in0"],
          ["self.alu","magma_Bits_5_eq_inst8.in0"],
          ["self.alu","magma_Bits_5_eq_inst9.in0"]
        ]
      },
      "Cond":{
        "type":["Record",[
          ["code",["Array",4,"BitIn"]],
          ["alu","BitIn"],
          ["lut","BitIn"],
          ["Z","BitIn"],
          ["N","BitIn"],
          ["C","BitIn"],
          ["V","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "Cond_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_comb_inst0$const_0_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h0"]}
          },
          "Cond_comb_inst0$const_10_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'ha"]}
          },
          "Cond_comb_inst0$const_11_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'hb"]}
          },
          "Cond_comb_inst0$const_12_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'hc"]}
          },
          "Cond_comb_inst0$const_13_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'hd"]}
          },
          "Cond_comb_inst0$const_15_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'hf"]}
          },
          "Cond_comb_inst0$const_1_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h1"]}
          },
          "Cond_comb_inst0$const_2_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h2"]}
          },
          "Cond_comb_inst0$const_3_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h3"]}
          },
          "Cond_comb_inst0$const_4_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h4"]}
          },
          "Cond_comb_inst0$const_5_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h5"]}
          },
          "Cond_comb_inst0$const_6_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h6"]}
          },
          "Cond_comb_inst0$const_7_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h7"]}
          },
          "Cond_comb_inst0$const_8_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h8"]}
          },
          "Cond_comb_inst0$const_9_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h9"]}
          },
          "Cond_comb_inst0$magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst10":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst100":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst101":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst102":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst103":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst104":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst105":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst106":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst11":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst12":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst13":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst14":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst15":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst16":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst17":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst18":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst19":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst20":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst21":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst22":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst23":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst24":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst25":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst26":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst27":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst28":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst29":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst30":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst31":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst32":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst33":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst34":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst35":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst36":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst37":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst38":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst39":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst4":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst40":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst41":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst42":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst43":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst44":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst45":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst46":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst47":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst48":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst49":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst5":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst50":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst51":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst52":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst53":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst54":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst55":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst56":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst57":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst58":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst59":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst6":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst60":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst61":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst62":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst63":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst64":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst65":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst66":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst67":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst68":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst69":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst7":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst70":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst71":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst72":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst73":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst74":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst75":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst76":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst77":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst78":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst79":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst8":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst80":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst81":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst82":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst83":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst84":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst85":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst86":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst87":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst88":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst89":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst9":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst90":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst91":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst92":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst93":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst94":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst95":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst96":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst97":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst98":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_and_inst99":{
            "modref":"corebit.and"
          },
          "Cond_comb_inst0$magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst10":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst100":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst101":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst102":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst103":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst104":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst105":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst106":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst107":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst108":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst109":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst11":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst110":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst111":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst112":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst113":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst12":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst13":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst14":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst15":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst16":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst17":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst18":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst19":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst20":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst21":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst22":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst23":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst24":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst25":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst26":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst27":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst28":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst29":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst3":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst30":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst31":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst32":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst33":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst34":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst35":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst36":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst37":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst38":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst39":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst4":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst40":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst41":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst42":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst43":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst44":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst45":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst46":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst47":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst48":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst49":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst5":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst50":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst51":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst52":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst53":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst54":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst55":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst56":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst57":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst58":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst59":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst6":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst60":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst61":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst62":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst63":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst64":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst65":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst66":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst67":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst68":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst69":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst7":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst70":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst71":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst72":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst73":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst74":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst75":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst76":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst77":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst78":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst79":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst8":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst80":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst81":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst82":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst83":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst84":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst85":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst86":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst87":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst88":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst89":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst9":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst90":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst91":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst92":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst93":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst94":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst95":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst96":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst97":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst98":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_not_inst99":{
            "modref":"corebit.not"
          },
          "Cond_comb_inst0$magma_Bit_or_inst0":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst1":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst10":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst11":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst12":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst13":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst14":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst15":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst16":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst17":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst18":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst19":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst2":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst20":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst21":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst22":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst23":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst24":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst25":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst26":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst3":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst4":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst5":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst6":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst7":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst8":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_or_inst9":{
            "modref":"corebit.or"
          },
          "Cond_comb_inst0$magma_Bit_xor_inst0":{
            "modref":"corebit.xor"
          },
          "Cond_comb_inst0$magma_Bit_xor_inst1":{
            "modref":"corebit.xor"
          },
          "Cond_comb_inst0$magma_Bit_xor_inst2":{
            "modref":"corebit.xor"
          },
          "Cond_comb_inst0$magma_Bit_xor_inst3":{
            "modref":"corebit.xor"
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst100":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst101":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst102":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst103":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst104":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst105":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst106":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst107":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst108":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst109":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst110":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst111":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst112":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst113":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst114":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst115":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst116":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst117":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst118":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst119":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst12":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst120":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst121":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst122":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst123":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst124":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst125":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst126":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst127":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst128":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst129":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst13":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst130":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst131":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst132":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst133":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst134":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst135":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst136":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst137":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst138":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst139":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst14":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst140":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst141":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst142":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst143":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst144":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst15":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst16":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst17":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst18":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst19":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst20":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst21":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst22":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst23":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst24":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst25":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst26":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst27":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst28":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst29":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst30":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst31":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst32":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst33":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst34":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst35":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst36":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst37":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst38":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst39":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst40":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst41":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst42":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst43":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst44":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst45":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst46":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst47":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst48":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst49":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst50":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst51":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst52":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst53":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst54":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst55":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst56":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst57":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst58":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst59":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst60":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst61":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst62":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst63":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst64":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst65":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst66":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst67":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst68":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst69":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst70":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst71":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst72":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst73":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst74":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst75":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst76":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst77":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst78":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst79":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst80":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst81":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst82":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst83":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst84":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst85":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst86":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst87":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst88":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst89":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst90":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst91":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst92":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst93":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst94":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst95":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst96":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst97":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst98":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_comb_inst0$magma_Bits_4_eq_inst99":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          }
        },
        "connections":[
          ["self.lut","Cond_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.alu","Cond_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_comb_inst0$magma_Bit_and_inst15.out","Cond_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_comb_inst0$magma_Bit_or_inst1.out","Cond_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_comb_inst0$magma_Bit_and_inst28.out","Cond_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.out.0","Cond_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.N","Cond_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_comb_inst0$magma_Bit_and_inst100.out","Cond_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_comb_inst0$magma_Bit_not_inst1.out","Cond_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_comb_inst0$magma_Bit_and_inst103.out","Cond_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.C","Cond_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_comb_inst0$magma_Bit_and_inst105.out","Cond_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_comb_inst0$magma_Bit_not_inst0.out","Cond_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_comb_inst0$magma_Bit_and_inst106.out","Cond_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.Z","Cond_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["self.O","Cond_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst144.out","Cond_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_comb_inst0$magma_Bit_and_inst1.out","Cond_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_comb_inst0$magma_Bit_and_inst40.out","Cond_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_comb_inst0$magma_Bit_xor_inst1.out","Cond_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_comb_inst0$magma_Bit_and_inst51.out","Cond_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_comb_inst0$magma_Bit_not_inst6.out","Cond_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_comb_inst0$magma_Bit_and_inst61.out","Cond_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_comb_inst0$magma_Bit_or_inst0.out","Cond_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_comb_inst0$magma_Bit_and_inst70.out","Cond_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_comb_inst0$magma_Bit_and_inst0.out","Cond_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_comb_inst0$magma_Bit_and_inst78.out","Cond_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_comb_inst0$magma_Bit_not_inst3.out","Cond_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_comb_inst0$magma_Bit_and_inst85.out","Cond_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.V","Cond_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_comb_inst0$magma_Bit_and_inst91.out","Cond_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_comb_inst0$magma_Bit_not_inst2.out","Cond_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_comb_inst0$magma_Bit_and_inst96.out","Cond_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst1.in1","Cond_comb_inst0$const_0_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst109.in1","Cond_comb_inst0$const_0_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst118.in1","Cond_comb_inst0$const_0_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst126.in1","Cond_comb_inst0$const_0_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst134.in1","Cond_comb_inst0$const_0_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst140.in1","Cond_comb_inst0$const_0_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst143.in1","Cond_comb_inst0$const_0_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst144.in1","Cond_comb_inst0$const_0_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst18.in1","Cond_comb_inst0$const_0_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst34.in1","Cond_comb_inst0$const_0_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst49.in1","Cond_comb_inst0$const_0_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst63.in1","Cond_comb_inst0$const_0_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst76.in1","Cond_comb_inst0$const_0_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst88.in1","Cond_comb_inst0$const_0_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst99.in1","Cond_comb_inst0$const_0_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst13.in1","Cond_comb_inst0$const_10_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst30.in1","Cond_comb_inst0$const_10_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst46.in1","Cond_comb_inst0$const_10_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst61.in1","Cond_comb_inst0$const_10_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst62.in1","Cond_comb_inst0$const_10_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst14.in1","Cond_comb_inst0$const_11_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst31.in1","Cond_comb_inst0$const_11_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst47.in1","Cond_comb_inst0$const_11_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst48.in1","Cond_comb_inst0$const_11_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst15.in1","Cond_comb_inst0$const_12_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst32.in1","Cond_comb_inst0$const_12_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst33.in1","Cond_comb_inst0$const_12_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst16.in1","Cond_comb_inst0$const_13_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst17.in1","Cond_comb_inst0$const_13_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst0.in1","Cond_comb_inst0$const_15_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst100.in1","Cond_comb_inst0$const_1_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst110.in1","Cond_comb_inst0$const_1_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst119.in1","Cond_comb_inst0$const_1_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst127.in1","Cond_comb_inst0$const_1_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst135.in1","Cond_comb_inst0$const_1_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst141.in1","Cond_comb_inst0$const_1_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst142.in1","Cond_comb_inst0$const_1_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst19.in1","Cond_comb_inst0$const_1_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst2.in1","Cond_comb_inst0$const_1_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst35.in1","Cond_comb_inst0$const_1_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst50.in1","Cond_comb_inst0$const_1_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst64.in1","Cond_comb_inst0$const_1_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst77.in1","Cond_comb_inst0$const_1_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst89.in1","Cond_comb_inst0$const_1_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst101.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst102.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst111.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst112.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst120.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst121.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst128.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst129.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst136.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst137.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst138.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst139.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst20.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst21.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst3.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst36.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst37.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst4.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst51.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst52.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst65.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst66.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst78.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst79.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst90.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst91.in1","Cond_comb_inst0$const_2_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst103.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst104.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst113.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst114.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst122.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst123.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst130.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst131.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst132.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst133.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst22.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst23.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst38.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst39.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst5.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst53.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst54.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst6.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst67.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst68.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst80.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst81.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst92.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst93.in1","Cond_comb_inst0$const_3_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst105.in1","Cond_comb_inst0$const_4_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst115.in1","Cond_comb_inst0$const_4_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst124.in1","Cond_comb_inst0$const_4_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst125.in1","Cond_comb_inst0$const_4_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst24.in1","Cond_comb_inst0$const_4_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst40.in1","Cond_comb_inst0$const_4_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst55.in1","Cond_comb_inst0$const_4_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst69.in1","Cond_comb_inst0$const_4_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst7.in1","Cond_comb_inst0$const_4_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst82.in1","Cond_comb_inst0$const_4_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst94.in1","Cond_comb_inst0$const_4_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst106.in1","Cond_comb_inst0$const_5_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst116.in1","Cond_comb_inst0$const_5_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst117.in1","Cond_comb_inst0$const_5_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst25.in1","Cond_comb_inst0$const_5_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst41.in1","Cond_comb_inst0$const_5_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst56.in1","Cond_comb_inst0$const_5_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst70.in1","Cond_comb_inst0$const_5_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst8.in1","Cond_comb_inst0$const_5_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst83.in1","Cond_comb_inst0$const_5_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst95.in1","Cond_comb_inst0$const_5_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst107.in1","Cond_comb_inst0$const_6_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst108.in1","Cond_comb_inst0$const_6_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst26.in1","Cond_comb_inst0$const_6_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst42.in1","Cond_comb_inst0$const_6_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst57.in1","Cond_comb_inst0$const_6_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst71.in1","Cond_comb_inst0$const_6_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst84.in1","Cond_comb_inst0$const_6_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst9.in1","Cond_comb_inst0$const_6_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst96.in1","Cond_comb_inst0$const_6_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst10.in1","Cond_comb_inst0$const_7_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst27.in1","Cond_comb_inst0$const_7_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst43.in1","Cond_comb_inst0$const_7_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst58.in1","Cond_comb_inst0$const_7_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst72.in1","Cond_comb_inst0$const_7_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst85.in1","Cond_comb_inst0$const_7_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst97.in1","Cond_comb_inst0$const_7_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst98.in1","Cond_comb_inst0$const_7_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst11.in1","Cond_comb_inst0$const_8_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst28.in1","Cond_comb_inst0$const_8_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst44.in1","Cond_comb_inst0$const_8_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst59.in1","Cond_comb_inst0$const_8_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst73.in1","Cond_comb_inst0$const_8_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst86.in1","Cond_comb_inst0$const_8_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst87.in1","Cond_comb_inst0$const_8_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst12.in1","Cond_comb_inst0$const_9_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst29.in1","Cond_comb_inst0$const_9_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst45.in1","Cond_comb_inst0$const_9_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst60.in1","Cond_comb_inst0$const_9_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst74.in1","Cond_comb_inst0$const_9_4.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst75.in1","Cond_comb_inst0$const_9_4.out"],
          ["self.C","Cond_comb_inst0$magma_Bit_and_inst0.in0"],
          ["Cond_comb_inst0$magma_Bit_not_inst4.out","Cond_comb_inst0$magma_Bit_and_inst0.in1"],
          ["Cond_comb_inst0$magma_Bit_not_inst7.out","Cond_comb_inst0$magma_Bit_and_inst1.in0"],
          ["Cond_comb_inst0$magma_Bit_not_inst8.out","Cond_comb_inst0$magma_Bit_and_inst1.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst9.out","Cond_comb_inst0$magma_Bit_and_inst10.in0"],
          ["Cond_comb_inst0$magma_Bit_not_inst17.out","Cond_comb_inst0$magma_Bit_and_inst10.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst11.in0","Cond_comb_inst0$magma_Bit_and_inst10.out"],
          ["Cond_comb_inst0$magma_Bit_and_inst99.out","Cond_comb_inst0$magma_Bit_and_inst100.in0"],
          ["Cond_comb_inst0$magma_Bit_not_inst107.out","Cond_comb_inst0$magma_Bit_and_inst100.in1"],
          ["Cond_comb_inst0$magma_Bit_or_inst24.out","Cond_comb_inst0$magma_Bit_and_inst101.in0"],
          ["Cond_comb_inst0$magma_Bit_not_inst108.out","Cond_comb_inst0$magma_Bit_and_inst101.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst102.in0","Cond_comb_inst0$magma_Bit_and_inst101.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst109.out","Cond_comb_inst0$magma_Bit_and_inst102.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst103.in0","Cond_comb_inst0$magma_Bit_and_inst102.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst110.out","Cond_comb_inst0$magma_Bit_and_inst103.in1"],
          ["Cond_comb_inst0$magma_Bit_or_inst26.out","Cond_comb_inst0$magma_Bit_and_inst104.in0"],
          ["Cond_comb_inst0$magma_Bit_not_inst111.out","Cond_comb_inst0$magma_Bit_and_inst104.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst105.in0","Cond_comb_inst0$magma_Bit_and_inst104.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst112.out","Cond_comb_inst0$magma_Bit_and_inst105.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst142.out","Cond_comb_inst0$magma_Bit_and_inst106.in0"],
          ["Cond_comb_inst0$magma_Bit_not_inst113.out","Cond_comb_inst0$magma_Bit_and_inst106.in1"],
          ["Cond_comb_inst0$magma_Bit_not_inst18.out","Cond_comb_inst0$magma_Bit_and_inst11.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst12.in0","Cond_comb_inst0$magma_Bit_and_inst11.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst19.out","Cond_comb_inst0$magma_Bit_and_inst12.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst13.in0","Cond_comb_inst0$magma_Bit_and_inst12.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst20.out","Cond_comb_inst0$magma_Bit_and_inst13.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst14.in0","Cond_comb_inst0$magma_Bit_and_inst13.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst21.out","Cond_comb_inst0$magma_Bit_and_inst14.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst15.in0","Cond_comb_inst0$magma_Bit_and_inst14.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst22.out","Cond_comb_inst0$magma_Bit_and_inst15.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst17.out","Cond_comb_inst0$magma_Bit_and_inst16.in0"],
          ["Cond_comb_inst0$magma_Bit_not_inst23.out","Cond_comb_inst0$magma_Bit_and_inst16.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst17.in0","Cond_comb_inst0$magma_Bit_and_inst16.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst24.out","Cond_comb_inst0$magma_Bit_and_inst17.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst18.in0","Cond_comb_inst0$magma_Bit_and_inst17.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst25.out","Cond_comb_inst0$magma_Bit_and_inst18.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst19.in0","Cond_comb_inst0$magma_Bit_and_inst18.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst26.out","Cond_comb_inst0$magma_Bit_and_inst19.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst20.in0","Cond_comb_inst0$magma_Bit_and_inst19.out"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst0.out","Cond_comb_inst0$magma_Bit_and_inst2.in0"],
          ["Cond_comb_inst0$magma_Bit_not_inst9.out","Cond_comb_inst0$magma_Bit_and_inst2.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst3.in0","Cond_comb_inst0$magma_Bit_and_inst2.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst27.out","Cond_comb_inst0$magma_Bit_and_inst20.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst21.in0","Cond_comb_inst0$magma_Bit_and_inst20.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst28.out","Cond_comb_inst0$magma_Bit_and_inst21.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst22.in0","Cond_comb_inst0$magma_Bit_and_inst21.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst29.out","Cond_comb_inst0$magma_Bit_and_inst22.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst23.in0","Cond_comb_inst0$magma_Bit_and_inst22.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst30.out","Cond_comb_inst0$magma_Bit_and_inst23.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst24.in0","Cond_comb_inst0$magma_Bit_and_inst23.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst31.out","Cond_comb_inst0$magma_Bit_and_inst24.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst25.in0","Cond_comb_inst0$magma_Bit_and_inst24.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst32.out","Cond_comb_inst0$magma_Bit_and_inst25.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst26.in0","Cond_comb_inst0$magma_Bit_and_inst25.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst33.out","Cond_comb_inst0$magma_Bit_and_inst26.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst27.in0","Cond_comb_inst0$magma_Bit_and_inst26.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst34.out","Cond_comb_inst0$magma_Bit_and_inst27.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst28.in0","Cond_comb_inst0$magma_Bit_and_inst27.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst35.out","Cond_comb_inst0$magma_Bit_and_inst28.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst33.out","Cond_comb_inst0$magma_Bit_and_inst29.in0"],
          ["Cond_comb_inst0$magma_Bit_not_inst36.out","Cond_comb_inst0$magma_Bit_and_inst29.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst30.in0","Cond_comb_inst0$magma_Bit_and_inst29.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst10.out","Cond_comb_inst0$magma_Bit_and_inst3.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst4.in0","Cond_comb_inst0$magma_Bit_and_inst3.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst37.out","Cond_comb_inst0$magma_Bit_and_inst30.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst31.in0","Cond_comb_inst0$magma_Bit_and_inst30.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst38.out","Cond_comb_inst0$magma_Bit_and_inst31.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst32.in0","Cond_comb_inst0$magma_Bit_and_inst31.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst39.out","Cond_comb_inst0$magma_Bit_and_inst32.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst33.in0","Cond_comb_inst0$magma_Bit_and_inst32.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst40.out","Cond_comb_inst0$magma_Bit_and_inst33.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst34.in0","Cond_comb_inst0$magma_Bit_and_inst33.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst41.out","Cond_comb_inst0$magma_Bit_and_inst34.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst35.in0","Cond_comb_inst0$magma_Bit_and_inst34.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst42.out","Cond_comb_inst0$magma_Bit_and_inst35.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst36.in0","Cond_comb_inst0$magma_Bit_and_inst35.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst43.out","Cond_comb_inst0$magma_Bit_and_inst36.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst37.in0","Cond_comb_inst0$magma_Bit_and_inst36.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst44.out","Cond_comb_inst0$magma_Bit_and_inst37.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst38.in0","Cond_comb_inst0$magma_Bit_and_inst37.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst45.out","Cond_comb_inst0$magma_Bit_and_inst38.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst39.in0","Cond_comb_inst0$magma_Bit_and_inst38.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst46.out","Cond_comb_inst0$magma_Bit_and_inst39.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst40.in0","Cond_comb_inst0$magma_Bit_and_inst39.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst11.out","Cond_comb_inst0$magma_Bit_and_inst4.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst5.in0","Cond_comb_inst0$magma_Bit_and_inst4.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst47.out","Cond_comb_inst0$magma_Bit_and_inst40.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst48.out","Cond_comb_inst0$magma_Bit_and_inst41.in0"],
          ["Cond_comb_inst0$magma_Bit_not_inst48.out","Cond_comb_inst0$magma_Bit_and_inst41.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst42.in0","Cond_comb_inst0$magma_Bit_and_inst41.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst49.out","Cond_comb_inst0$magma_Bit_and_inst42.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst43.in0","Cond_comb_inst0$magma_Bit_and_inst42.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst50.out","Cond_comb_inst0$magma_Bit_and_inst43.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst44.in0","Cond_comb_inst0$magma_Bit_and_inst43.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst51.out","Cond_comb_inst0$magma_Bit_and_inst44.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst45.in0","Cond_comb_inst0$magma_Bit_and_inst44.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst52.out","Cond_comb_inst0$magma_Bit_and_inst45.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst46.in0","Cond_comb_inst0$magma_Bit_and_inst45.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst53.out","Cond_comb_inst0$magma_Bit_and_inst46.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst47.in0","Cond_comb_inst0$magma_Bit_and_inst46.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst54.out","Cond_comb_inst0$magma_Bit_and_inst47.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst48.in0","Cond_comb_inst0$magma_Bit_and_inst47.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst55.out","Cond_comb_inst0$magma_Bit_and_inst48.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst49.in0","Cond_comb_inst0$magma_Bit_and_inst48.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst56.out","Cond_comb_inst0$magma_Bit_and_inst49.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst50.in0","Cond_comb_inst0$magma_Bit_and_inst49.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst12.out","Cond_comb_inst0$magma_Bit_and_inst5.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst6.in0","Cond_comb_inst0$magma_Bit_and_inst5.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst57.out","Cond_comb_inst0$magma_Bit_and_inst50.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst51.in0","Cond_comb_inst0$magma_Bit_and_inst50.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst58.out","Cond_comb_inst0$magma_Bit_and_inst51.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst62.out","Cond_comb_inst0$magma_Bit_and_inst52.in0"],
          ["Cond_comb_inst0$magma_Bit_not_inst59.out","Cond_comb_inst0$magma_Bit_and_inst52.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst53.in0","Cond_comb_inst0$magma_Bit_and_inst52.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst60.out","Cond_comb_inst0$magma_Bit_and_inst53.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst54.in0","Cond_comb_inst0$magma_Bit_and_inst53.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst61.out","Cond_comb_inst0$magma_Bit_and_inst54.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst55.in0","Cond_comb_inst0$magma_Bit_and_inst54.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst62.out","Cond_comb_inst0$magma_Bit_and_inst55.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst56.in0","Cond_comb_inst0$magma_Bit_and_inst55.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst63.out","Cond_comb_inst0$magma_Bit_and_inst56.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst57.in0","Cond_comb_inst0$magma_Bit_and_inst56.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst64.out","Cond_comb_inst0$magma_Bit_and_inst57.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst58.in0","Cond_comb_inst0$magma_Bit_and_inst57.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst65.out","Cond_comb_inst0$magma_Bit_and_inst58.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst59.in0","Cond_comb_inst0$magma_Bit_and_inst58.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst66.out","Cond_comb_inst0$magma_Bit_and_inst59.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst60.in0","Cond_comb_inst0$magma_Bit_and_inst59.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst13.out","Cond_comb_inst0$magma_Bit_and_inst6.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst7.in0","Cond_comb_inst0$magma_Bit_and_inst6.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst67.out","Cond_comb_inst0$magma_Bit_and_inst60.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst61.in0","Cond_comb_inst0$magma_Bit_and_inst60.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst68.out","Cond_comb_inst0$magma_Bit_and_inst61.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst75.out","Cond_comb_inst0$magma_Bit_and_inst62.in0"],
          ["Cond_comb_inst0$magma_Bit_not_inst69.out","Cond_comb_inst0$magma_Bit_and_inst62.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst63.in0","Cond_comb_inst0$magma_Bit_and_inst62.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst70.out","Cond_comb_inst0$magma_Bit_and_inst63.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst64.in0","Cond_comb_inst0$magma_Bit_and_inst63.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst71.out","Cond_comb_inst0$magma_Bit_and_inst64.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst65.in0","Cond_comb_inst0$magma_Bit_and_inst64.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst72.out","Cond_comb_inst0$magma_Bit_and_inst65.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst66.in0","Cond_comb_inst0$magma_Bit_and_inst65.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst73.out","Cond_comb_inst0$magma_Bit_and_inst66.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst67.in0","Cond_comb_inst0$magma_Bit_and_inst66.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst74.out","Cond_comb_inst0$magma_Bit_and_inst67.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst68.in0","Cond_comb_inst0$magma_Bit_and_inst67.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst75.out","Cond_comb_inst0$magma_Bit_and_inst68.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst69.in0","Cond_comb_inst0$magma_Bit_and_inst68.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst76.out","Cond_comb_inst0$magma_Bit_and_inst69.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst70.in0","Cond_comb_inst0$magma_Bit_and_inst69.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst14.out","Cond_comb_inst0$magma_Bit_and_inst7.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst8.in0","Cond_comb_inst0$magma_Bit_and_inst7.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst77.out","Cond_comb_inst0$magma_Bit_and_inst70.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst87.out","Cond_comb_inst0$magma_Bit_and_inst71.in0"],
          ["Cond_comb_inst0$magma_Bit_not_inst78.out","Cond_comb_inst0$magma_Bit_and_inst71.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst72.in0","Cond_comb_inst0$magma_Bit_and_inst71.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst79.out","Cond_comb_inst0$magma_Bit_and_inst72.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst73.in0","Cond_comb_inst0$magma_Bit_and_inst72.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst80.out","Cond_comb_inst0$magma_Bit_and_inst73.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst74.in0","Cond_comb_inst0$magma_Bit_and_inst73.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst81.out","Cond_comb_inst0$magma_Bit_and_inst74.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst75.in0","Cond_comb_inst0$magma_Bit_and_inst74.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst82.out","Cond_comb_inst0$magma_Bit_and_inst75.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst76.in0","Cond_comb_inst0$magma_Bit_and_inst75.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst83.out","Cond_comb_inst0$magma_Bit_and_inst76.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst77.in0","Cond_comb_inst0$magma_Bit_and_inst76.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst84.out","Cond_comb_inst0$magma_Bit_and_inst77.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst78.in0","Cond_comb_inst0$magma_Bit_and_inst77.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst85.out","Cond_comb_inst0$magma_Bit_and_inst78.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst98.out","Cond_comb_inst0$magma_Bit_and_inst79.in0"],
          ["Cond_comb_inst0$magma_Bit_not_inst86.out","Cond_comb_inst0$magma_Bit_and_inst79.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst80.in0","Cond_comb_inst0$magma_Bit_and_inst79.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst15.out","Cond_comb_inst0$magma_Bit_and_inst8.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst9.in0","Cond_comb_inst0$magma_Bit_and_inst8.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst87.out","Cond_comb_inst0$magma_Bit_and_inst80.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst81.in0","Cond_comb_inst0$magma_Bit_and_inst80.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst88.out","Cond_comb_inst0$magma_Bit_and_inst81.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst82.in0","Cond_comb_inst0$magma_Bit_and_inst81.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst89.out","Cond_comb_inst0$magma_Bit_and_inst82.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst83.in0","Cond_comb_inst0$magma_Bit_and_inst82.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst90.out","Cond_comb_inst0$magma_Bit_and_inst83.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst84.in0","Cond_comb_inst0$magma_Bit_and_inst83.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst91.out","Cond_comb_inst0$magma_Bit_and_inst84.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst85.in0","Cond_comb_inst0$magma_Bit_and_inst84.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst92.out","Cond_comb_inst0$magma_Bit_and_inst85.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst108.out","Cond_comb_inst0$magma_Bit_and_inst86.in0"],
          ["Cond_comb_inst0$magma_Bit_not_inst93.out","Cond_comb_inst0$magma_Bit_and_inst86.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst87.in0","Cond_comb_inst0$magma_Bit_and_inst86.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst94.out","Cond_comb_inst0$magma_Bit_and_inst87.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst88.in0","Cond_comb_inst0$magma_Bit_and_inst87.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst95.out","Cond_comb_inst0$magma_Bit_and_inst88.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst89.in0","Cond_comb_inst0$magma_Bit_and_inst88.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst96.out","Cond_comb_inst0$magma_Bit_and_inst89.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst90.in0","Cond_comb_inst0$magma_Bit_and_inst89.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst16.out","Cond_comb_inst0$magma_Bit_and_inst9.in1"],
          ["Cond_comb_inst0$magma_Bit_not_inst97.out","Cond_comb_inst0$magma_Bit_and_inst90.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst91.in0","Cond_comb_inst0$magma_Bit_and_inst90.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst98.out","Cond_comb_inst0$magma_Bit_and_inst91.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst117.out","Cond_comb_inst0$magma_Bit_and_inst92.in0"],
          ["Cond_comb_inst0$magma_Bit_not_inst99.out","Cond_comb_inst0$magma_Bit_and_inst92.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst93.in0","Cond_comb_inst0$magma_Bit_and_inst92.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst100.out","Cond_comb_inst0$magma_Bit_and_inst93.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst94.in0","Cond_comb_inst0$magma_Bit_and_inst93.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst101.out","Cond_comb_inst0$magma_Bit_and_inst94.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst95.in0","Cond_comb_inst0$magma_Bit_and_inst94.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst102.out","Cond_comb_inst0$magma_Bit_and_inst95.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst96.in0","Cond_comb_inst0$magma_Bit_and_inst95.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst103.out","Cond_comb_inst0$magma_Bit_and_inst96.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst125.out","Cond_comb_inst0$magma_Bit_and_inst97.in0"],
          ["Cond_comb_inst0$magma_Bit_not_inst104.out","Cond_comb_inst0$magma_Bit_and_inst97.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst98.in0","Cond_comb_inst0$magma_Bit_and_inst97.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst105.out","Cond_comb_inst0$magma_Bit_and_inst98.in1"],
          ["Cond_comb_inst0$magma_Bit_and_inst99.in0","Cond_comb_inst0$magma_Bit_and_inst98.out"],
          ["Cond_comb_inst0$magma_Bit_not_inst106.out","Cond_comb_inst0$magma_Bit_and_inst99.in1"],
          ["self.Z","Cond_comb_inst0$magma_Bit_not_inst0.in"],
          ["self.C","Cond_comb_inst0$magma_Bit_not_inst1.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst2.out","Cond_comb_inst0$magma_Bit_not_inst10.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst119.out","Cond_comb_inst0$magma_Bit_not_inst100.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst20.out","Cond_comb_inst0$magma_Bit_not_inst101.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst21.out","Cond_comb_inst0$magma_Bit_not_inst102.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst124.out","Cond_comb_inst0$magma_Bit_not_inst103.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst126.out","Cond_comb_inst0$magma_Bit_not_inst104.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst127.out","Cond_comb_inst0$magma_Bit_not_inst105.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst22.out","Cond_comb_inst0$magma_Bit_not_inst106.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst23.out","Cond_comb_inst0$magma_Bit_not_inst107.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst134.out","Cond_comb_inst0$magma_Bit_not_inst108.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst135.out","Cond_comb_inst0$magma_Bit_not_inst109.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst2.out","Cond_comb_inst0$magma_Bit_not_inst11.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst25.out","Cond_comb_inst0$magma_Bit_not_inst110.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst140.out","Cond_comb_inst0$magma_Bit_not_inst111.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst141.out","Cond_comb_inst0$magma_Bit_not_inst112.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst143.out","Cond_comb_inst0$magma_Bit_not_inst113.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst3.out","Cond_comb_inst0$magma_Bit_not_inst12.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst7.out","Cond_comb_inst0$magma_Bit_not_inst13.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst8.out","Cond_comb_inst0$magma_Bit_not_inst14.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst9.out","Cond_comb_inst0$magma_Bit_not_inst15.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst10.out","Cond_comb_inst0$magma_Bit_not_inst16.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst11.out","Cond_comb_inst0$magma_Bit_not_inst17.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst12.out","Cond_comb_inst0$magma_Bit_not_inst18.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst13.out","Cond_comb_inst0$magma_Bit_not_inst19.in"],
          ["self.N","Cond_comb_inst0$magma_Bit_not_inst2.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst14.out","Cond_comb_inst0$magma_Bit_not_inst20.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst15.out","Cond_comb_inst0$magma_Bit_not_inst21.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst16.out","Cond_comb_inst0$magma_Bit_not_inst22.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst18.out","Cond_comb_inst0$magma_Bit_not_inst23.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst19.out","Cond_comb_inst0$magma_Bit_not_inst24.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst4.out","Cond_comb_inst0$magma_Bit_not_inst25.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst5.out","Cond_comb_inst0$magma_Bit_not_inst26.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst24.out","Cond_comb_inst0$magma_Bit_not_inst27.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst25.out","Cond_comb_inst0$magma_Bit_not_inst28.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst26.out","Cond_comb_inst0$magma_Bit_not_inst29.in"],
          ["self.V","Cond_comb_inst0$magma_Bit_not_inst3.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst27.out","Cond_comb_inst0$magma_Bit_not_inst30.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst28.out","Cond_comb_inst0$magma_Bit_not_inst31.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst29.out","Cond_comb_inst0$magma_Bit_not_inst32.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst30.out","Cond_comb_inst0$magma_Bit_not_inst33.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst31.out","Cond_comb_inst0$magma_Bit_not_inst34.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst32.out","Cond_comb_inst0$magma_Bit_not_inst35.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst34.out","Cond_comb_inst0$magma_Bit_not_inst36.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst35.out","Cond_comb_inst0$magma_Bit_not_inst37.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst6.out","Cond_comb_inst0$magma_Bit_not_inst38.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst7.out","Cond_comb_inst0$magma_Bit_not_inst39.in"],
          ["self.Z","Cond_comb_inst0$magma_Bit_not_inst4.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst40.out","Cond_comb_inst0$magma_Bit_not_inst40.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst41.out","Cond_comb_inst0$magma_Bit_not_inst41.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst42.out","Cond_comb_inst0$magma_Bit_not_inst42.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst43.out","Cond_comb_inst0$magma_Bit_not_inst43.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst44.out","Cond_comb_inst0$magma_Bit_not_inst44.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst45.out","Cond_comb_inst0$magma_Bit_not_inst45.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst46.out","Cond_comb_inst0$magma_Bit_not_inst46.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst47.out","Cond_comb_inst0$magma_Bit_not_inst47.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst49.out","Cond_comb_inst0$magma_Bit_not_inst48.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst50.out","Cond_comb_inst0$magma_Bit_not_inst49.in"],
          ["self.C","Cond_comb_inst0$magma_Bit_not_inst5.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst0.in0","Cond_comb_inst0$magma_Bit_not_inst5.out"],
          ["Cond_comb_inst0$magma_Bit_or_inst8.out","Cond_comb_inst0$magma_Bit_not_inst50.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst9.out","Cond_comb_inst0$magma_Bit_not_inst51.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst55.out","Cond_comb_inst0$magma_Bit_not_inst52.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst56.out","Cond_comb_inst0$magma_Bit_not_inst53.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst57.out","Cond_comb_inst0$magma_Bit_not_inst54.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst58.out","Cond_comb_inst0$magma_Bit_not_inst55.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst59.out","Cond_comb_inst0$magma_Bit_not_inst56.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst60.out","Cond_comb_inst0$magma_Bit_not_inst57.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst61.out","Cond_comb_inst0$magma_Bit_not_inst58.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst63.out","Cond_comb_inst0$magma_Bit_not_inst59.in"],
          ["Cond_comb_inst0$magma_Bit_xor_inst0.out","Cond_comb_inst0$magma_Bit_not_inst6.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst64.out","Cond_comb_inst0$magma_Bit_not_inst60.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst10.out","Cond_comb_inst0$magma_Bit_not_inst61.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst11.out","Cond_comb_inst0$magma_Bit_not_inst62.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst69.out","Cond_comb_inst0$magma_Bit_not_inst63.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst70.out","Cond_comb_inst0$magma_Bit_not_inst64.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst71.out","Cond_comb_inst0$magma_Bit_not_inst65.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst72.out","Cond_comb_inst0$magma_Bit_not_inst66.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst73.out","Cond_comb_inst0$magma_Bit_not_inst67.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst74.out","Cond_comb_inst0$magma_Bit_not_inst68.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst76.out","Cond_comb_inst0$magma_Bit_not_inst69.in"],
          ["self.Z","Cond_comb_inst0$magma_Bit_not_inst7.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst77.out","Cond_comb_inst0$magma_Bit_not_inst70.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst12.out","Cond_comb_inst0$magma_Bit_not_inst71.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst13.out","Cond_comb_inst0$magma_Bit_not_inst72.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst82.out","Cond_comb_inst0$magma_Bit_not_inst73.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst83.out","Cond_comb_inst0$magma_Bit_not_inst74.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst84.out","Cond_comb_inst0$magma_Bit_not_inst75.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst85.out","Cond_comb_inst0$magma_Bit_not_inst76.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst86.out","Cond_comb_inst0$magma_Bit_not_inst77.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst88.out","Cond_comb_inst0$magma_Bit_not_inst78.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst89.out","Cond_comb_inst0$magma_Bit_not_inst79.in"],
          ["Cond_comb_inst0$magma_Bit_xor_inst2.out","Cond_comb_inst0$magma_Bit_not_inst8.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst14.out","Cond_comb_inst0$magma_Bit_not_inst80.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst15.out","Cond_comb_inst0$magma_Bit_not_inst81.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst94.out","Cond_comb_inst0$magma_Bit_not_inst82.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst95.out","Cond_comb_inst0$magma_Bit_not_inst83.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst96.out","Cond_comb_inst0$magma_Bit_not_inst84.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst97.out","Cond_comb_inst0$magma_Bit_not_inst85.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst99.out","Cond_comb_inst0$magma_Bit_not_inst86.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst100.out","Cond_comb_inst0$magma_Bit_not_inst87.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst16.out","Cond_comb_inst0$magma_Bit_not_inst88.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst17.out","Cond_comb_inst0$magma_Bit_not_inst89.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst1.out","Cond_comb_inst0$magma_Bit_not_inst9.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst105.out","Cond_comb_inst0$magma_Bit_not_inst90.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst106.out","Cond_comb_inst0$magma_Bit_not_inst91.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst107.out","Cond_comb_inst0$magma_Bit_not_inst92.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst109.out","Cond_comb_inst0$magma_Bit_not_inst93.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst110.out","Cond_comb_inst0$magma_Bit_not_inst94.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst18.out","Cond_comb_inst0$magma_Bit_not_inst95.in"],
          ["Cond_comb_inst0$magma_Bit_or_inst19.out","Cond_comb_inst0$magma_Bit_not_inst96.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst115.out","Cond_comb_inst0$magma_Bit_not_inst97.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst116.out","Cond_comb_inst0$magma_Bit_not_inst98.in"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst118.out","Cond_comb_inst0$magma_Bit_not_inst99.in"],
          ["self.Z","Cond_comb_inst0$magma_Bit_or_inst0.in1"],
          ["self.Z","Cond_comb_inst0$magma_Bit_or_inst1.in0"],
          ["Cond_comb_inst0$magma_Bit_xor_inst3.out","Cond_comb_inst0$magma_Bit_or_inst1.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst65.out","Cond_comb_inst0$magma_Bit_or_inst10.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst66.out","Cond_comb_inst0$magma_Bit_or_inst10.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst67.out","Cond_comb_inst0$magma_Bit_or_inst11.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst68.out","Cond_comb_inst0$magma_Bit_or_inst11.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst78.out","Cond_comb_inst0$magma_Bit_or_inst12.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst79.out","Cond_comb_inst0$magma_Bit_or_inst12.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst80.out","Cond_comb_inst0$magma_Bit_or_inst13.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst81.out","Cond_comb_inst0$magma_Bit_or_inst13.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst90.out","Cond_comb_inst0$magma_Bit_or_inst14.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst91.out","Cond_comb_inst0$magma_Bit_or_inst14.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst92.out","Cond_comb_inst0$magma_Bit_or_inst15.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst93.out","Cond_comb_inst0$magma_Bit_or_inst15.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst101.out","Cond_comb_inst0$magma_Bit_or_inst16.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst102.out","Cond_comb_inst0$magma_Bit_or_inst16.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst103.out","Cond_comb_inst0$magma_Bit_or_inst17.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst104.out","Cond_comb_inst0$magma_Bit_or_inst17.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst111.out","Cond_comb_inst0$magma_Bit_or_inst18.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst112.out","Cond_comb_inst0$magma_Bit_or_inst18.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst113.out","Cond_comb_inst0$magma_Bit_or_inst19.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst114.out","Cond_comb_inst0$magma_Bit_or_inst19.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst3.out","Cond_comb_inst0$magma_Bit_or_inst2.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst4.out","Cond_comb_inst0$magma_Bit_or_inst2.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst120.out","Cond_comb_inst0$magma_Bit_or_inst20.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst121.out","Cond_comb_inst0$magma_Bit_or_inst20.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst122.out","Cond_comb_inst0$magma_Bit_or_inst21.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst123.out","Cond_comb_inst0$magma_Bit_or_inst21.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst128.out","Cond_comb_inst0$magma_Bit_or_inst22.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst129.out","Cond_comb_inst0$magma_Bit_or_inst22.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst130.out","Cond_comb_inst0$magma_Bit_or_inst23.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst131.out","Cond_comb_inst0$magma_Bit_or_inst23.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst132.out","Cond_comb_inst0$magma_Bit_or_inst24.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst133.out","Cond_comb_inst0$magma_Bit_or_inst24.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst136.out","Cond_comb_inst0$magma_Bit_or_inst25.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst137.out","Cond_comb_inst0$magma_Bit_or_inst25.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst138.out","Cond_comb_inst0$magma_Bit_or_inst26.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst139.out","Cond_comb_inst0$magma_Bit_or_inst26.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst5.out","Cond_comb_inst0$magma_Bit_or_inst3.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst6.out","Cond_comb_inst0$magma_Bit_or_inst3.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst20.out","Cond_comb_inst0$magma_Bit_or_inst4.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst21.out","Cond_comb_inst0$magma_Bit_or_inst4.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst22.out","Cond_comb_inst0$magma_Bit_or_inst5.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst23.out","Cond_comb_inst0$magma_Bit_or_inst5.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst36.out","Cond_comb_inst0$magma_Bit_or_inst6.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst37.out","Cond_comb_inst0$magma_Bit_or_inst6.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst38.out","Cond_comb_inst0$magma_Bit_or_inst7.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst39.out","Cond_comb_inst0$magma_Bit_or_inst7.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst51.out","Cond_comb_inst0$magma_Bit_or_inst8.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst52.out","Cond_comb_inst0$magma_Bit_or_inst8.in1"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst53.out","Cond_comb_inst0$magma_Bit_or_inst9.in0"],
          ["Cond_comb_inst0$magma_Bits_4_eq_inst54.out","Cond_comb_inst0$magma_Bit_or_inst9.in1"],
          ["self.N","Cond_comb_inst0$magma_Bit_xor_inst0.in0"],
          ["self.V","Cond_comb_inst0$magma_Bit_xor_inst0.in1"],
          ["self.N","Cond_comb_inst0$magma_Bit_xor_inst1.in0"],
          ["self.V","Cond_comb_inst0$magma_Bit_xor_inst1.in1"],
          ["self.N","Cond_comb_inst0$magma_Bit_xor_inst2.in0"],
          ["self.V","Cond_comb_inst0$magma_Bit_xor_inst2.in1"],
          ["self.N","Cond_comb_inst0$magma_Bit_xor_inst3.in0"],
          ["self.V","Cond_comb_inst0$magma_Bit_xor_inst3.in1"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst0.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst1.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst10.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst100.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst101.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst102.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst103.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst104.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst105.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst106.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst107.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst108.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst109.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst11.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst110.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst111.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst112.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst113.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst114.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst115.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst116.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst117.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst118.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst119.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst12.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst120.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst121.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst122.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst123.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst124.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst125.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst126.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst127.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst128.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst129.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst13.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst130.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst131.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst132.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst133.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst134.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst135.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst136.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst137.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst138.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst139.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst14.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst140.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst141.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst142.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst143.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst144.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst15.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst16.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst17.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst18.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst19.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst2.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst20.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst21.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst22.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst23.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst24.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst25.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst26.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst27.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst28.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst29.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst3.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst30.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst31.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst32.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst33.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst34.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst35.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst36.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst37.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst38.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst39.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst4.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst40.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst41.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst42.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst43.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst44.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst45.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst46.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst47.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst48.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst49.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst5.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst50.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst51.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst52.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst53.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst54.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst55.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst56.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst57.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst58.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst59.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst6.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst60.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst61.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst62.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst63.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst64.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst65.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst66.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst67.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst68.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst69.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst7.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst70.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst71.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst72.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst73.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst74.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst75.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst76.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst77.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst78.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst79.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst8.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst80.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst81.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst82.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst83.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst84.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst85.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst86.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst87.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst88.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst89.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst9.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst90.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst91.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst92.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst93.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst94.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst95.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst96.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst97.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst98.in0"],
          ["self.code","Cond_comb_inst0$magma_Bits_4_eq_inst99.in0"]
        ]
      },
      "Cond_comb":{
        "type":["Record",[
          ["code",["Array",4,"BitIn"]],
          ["alu","BitIn"],
          ["lut","BitIn"],
          ["Z","BitIn"],
          ["N","BitIn"],
          ["C","BitIn"],
          ["V","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "const_0_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h0"]}
          },
          "const_10_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'ha"]}
          },
          "const_11_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'hb"]}
          },
          "const_12_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'hc"]}
          },
          "const_13_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'hd"]}
          },
          "const_15_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'hf"]}
          },
          "const_1_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h1"]}
          },
          "const_2_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h2"]}
          },
          "const_3_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h3"]}
          },
          "const_4_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h4"]}
          },
          "const_5_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h5"]}
          },
          "const_6_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h6"]}
          },
          "const_7_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h7"]}
          },
          "const_8_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h8"]}
          },
          "const_9_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h9"]}
          },
          "magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst10":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst100":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst101":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst102":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst103":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst104":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst105":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst106":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst11":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst12":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst13":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst14":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst15":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst16":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst17":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst18":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst19":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst20":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst21":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst22":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst23":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst24":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst25":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst26":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst27":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst28":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst29":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst30":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst31":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst32":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst33":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst34":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst35":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst36":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst37":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst38":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst39":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst4":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst40":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst41":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst42":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst43":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst44":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst45":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst46":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst47":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst48":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst49":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst5":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst50":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst51":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst52":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst53":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst54":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst55":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst56":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst57":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst58":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst59":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst6":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst60":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst61":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst62":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst63":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst64":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst65":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst66":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst67":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst68":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst69":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst7":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst70":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst71":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst72":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst73":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst74":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst75":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst76":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst77":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst78":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst79":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst8":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst80":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst81":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst82":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst83":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst84":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst85":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst86":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst87":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst88":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst89":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst9":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst90":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst91":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst92":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst93":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst94":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst95":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst96":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst97":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst98":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst99":{
            "modref":"corebit.and"
          },
          "magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst10":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst100":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst101":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst102":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst103":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst104":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst105":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst106":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst107":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst108":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst109":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst11":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst110":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst111":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst112":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst113":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst12":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst13":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst14":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst15":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst16":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst17":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst18":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst19":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst20":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst21":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst22":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst23":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst24":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst25":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst26":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst27":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst28":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst29":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst3":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst30":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst31":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst32":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst33":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst34":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst35":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst36":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst37":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst38":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst39":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst4":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst40":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst41":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst42":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst43":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst44":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst45":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst46":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst47":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst48":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst49":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst5":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst50":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst51":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst52":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst53":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst54":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst55":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst56":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst57":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst58":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst59":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst6":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst60":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst61":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst62":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst63":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst64":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst65":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst66":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst67":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst68":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst69":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst7":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst70":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst71":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst72":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst73":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst74":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst75":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst76":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst77":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst78":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst79":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst8":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst80":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst81":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst82":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst83":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst84":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst85":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst86":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst87":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst88":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst89":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst9":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst90":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst91":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst92":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst93":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst94":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst95":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst96":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst97":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst98":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst99":{
            "modref":"corebit.not"
          },
          "magma_Bit_or_inst0":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst1":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst10":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst11":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst12":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst13":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst14":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst15":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst16":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst17":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst18":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst19":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst2":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst20":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst21":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst22":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst23":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst24":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst25":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst26":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst3":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst4":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst5":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst6":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst7":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst8":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst9":{
            "modref":"corebit.or"
          },
          "magma_Bit_xor_inst0":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst1":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst2":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst3":{
            "modref":"corebit.xor"
          },
          "magma_Bits_4_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst100":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst101":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst102":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst103":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst104":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst105":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst106":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst107":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst108":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst109":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst110":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst111":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst112":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst113":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst114":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst115":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst116":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst117":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst118":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst119":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst12":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst120":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst121":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst122":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst123":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst124":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst125":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst126":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst127":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst128":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst129":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst13":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst130":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst131":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst132":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst133":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst134":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst135":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst136":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst137":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst138":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst139":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst14":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst140":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst141":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst142":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst143":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst144":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst15":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst16":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst17":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst18":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst19":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst20":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst21":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst22":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst23":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst24":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst25":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst26":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst27":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst28":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst29":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst30":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst31":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst32":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst33":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst34":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst35":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst36":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst37":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst38":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst39":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst40":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst41":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst42":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst43":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst44":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst45":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst46":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst47":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst48":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst49":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst50":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst51":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst52":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst53":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst54":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst55":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst56":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst57":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst58":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst59":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst60":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst61":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst62":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst63":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst64":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst65":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst66":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst67":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst68":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst69":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst70":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst71":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst72":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst73":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst74":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst75":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst76":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst77":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst78":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst79":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst80":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst81":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst82":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst83":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst84":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst85":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst86":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst87":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst88":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst89":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst90":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst91":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst92":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst93":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst94":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst95":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst96":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst97":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst98":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "magma_Bits_4_eq_inst99":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          }
        },
        "connections":[
          ["self.lut","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.alu","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_and_inst15.out","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bit_or_inst1.out","Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_and_inst28.out","Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.out.0","Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.N","Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_and_inst100.out","Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bit_not_inst1.out","Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_and_inst103.out","Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.C","Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_and_inst105.out","Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bit_not_inst0.out","Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_and_inst106.out","Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.Z","Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["self.O","Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_4_eq_inst144.out","Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bit_and_inst1.out","Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_and_inst40.out","Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bit_xor_inst1.out","Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_and_inst51.out","Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bit_not_inst6.out","Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_and_inst61.out","Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bit_or_inst0.out","Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_and_inst70.out","Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bit_and_inst0.out","Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_and_inst78.out","Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bit_not_inst3.out","Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_and_inst85.out","Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.V","Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_and_inst91.out","Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bit_not_inst2.out","Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["magma_Bit_and_inst96.out","Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bits_4_eq_inst1.in1","const_0_4.out"],
          ["magma_Bits_4_eq_inst109.in1","const_0_4.out"],
          ["magma_Bits_4_eq_inst118.in1","const_0_4.out"],
          ["magma_Bits_4_eq_inst126.in1","const_0_4.out"],
          ["magma_Bits_4_eq_inst134.in1","const_0_4.out"],
          ["magma_Bits_4_eq_inst140.in1","const_0_4.out"],
          ["magma_Bits_4_eq_inst143.in1","const_0_4.out"],
          ["magma_Bits_4_eq_inst144.in1","const_0_4.out"],
          ["magma_Bits_4_eq_inst18.in1","const_0_4.out"],
          ["magma_Bits_4_eq_inst34.in1","const_0_4.out"],
          ["magma_Bits_4_eq_inst49.in1","const_0_4.out"],
          ["magma_Bits_4_eq_inst63.in1","const_0_4.out"],
          ["magma_Bits_4_eq_inst76.in1","const_0_4.out"],
          ["magma_Bits_4_eq_inst88.in1","const_0_4.out"],
          ["magma_Bits_4_eq_inst99.in1","const_0_4.out"],
          ["magma_Bits_4_eq_inst13.in1","const_10_4.out"],
          ["magma_Bits_4_eq_inst30.in1","const_10_4.out"],
          ["magma_Bits_4_eq_inst46.in1","const_10_4.out"],
          ["magma_Bits_4_eq_inst61.in1","const_10_4.out"],
          ["magma_Bits_4_eq_inst62.in1","const_10_4.out"],
          ["magma_Bits_4_eq_inst14.in1","const_11_4.out"],
          ["magma_Bits_4_eq_inst31.in1","const_11_4.out"],
          ["magma_Bits_4_eq_inst47.in1","const_11_4.out"],
          ["magma_Bits_4_eq_inst48.in1","const_11_4.out"],
          ["magma_Bits_4_eq_inst15.in1","const_12_4.out"],
          ["magma_Bits_4_eq_inst32.in1","const_12_4.out"],
          ["magma_Bits_4_eq_inst33.in1","const_12_4.out"],
          ["magma_Bits_4_eq_inst16.in1","const_13_4.out"],
          ["magma_Bits_4_eq_inst17.in1","const_13_4.out"],
          ["magma_Bits_4_eq_inst0.in1","const_15_4.out"],
          ["magma_Bits_4_eq_inst100.in1","const_1_4.out"],
          ["magma_Bits_4_eq_inst110.in1","const_1_4.out"],
          ["magma_Bits_4_eq_inst119.in1","const_1_4.out"],
          ["magma_Bits_4_eq_inst127.in1","const_1_4.out"],
          ["magma_Bits_4_eq_inst135.in1","const_1_4.out"],
          ["magma_Bits_4_eq_inst141.in1","const_1_4.out"],
          ["magma_Bits_4_eq_inst142.in1","const_1_4.out"],
          ["magma_Bits_4_eq_inst19.in1","const_1_4.out"],
          ["magma_Bits_4_eq_inst2.in1","const_1_4.out"],
          ["magma_Bits_4_eq_inst35.in1","const_1_4.out"],
          ["magma_Bits_4_eq_inst50.in1","const_1_4.out"],
          ["magma_Bits_4_eq_inst64.in1","const_1_4.out"],
          ["magma_Bits_4_eq_inst77.in1","const_1_4.out"],
          ["magma_Bits_4_eq_inst89.in1","const_1_4.out"],
          ["magma_Bits_4_eq_inst101.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst102.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst111.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst112.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst120.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst121.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst128.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst129.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst136.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst137.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst138.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst139.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst20.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst21.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst3.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst36.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst37.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst4.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst51.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst52.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst65.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst66.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst78.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst79.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst90.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst91.in1","const_2_4.out"],
          ["magma_Bits_4_eq_inst103.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst104.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst113.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst114.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst122.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst123.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst130.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst131.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst132.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst133.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst22.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst23.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst38.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst39.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst5.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst53.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst54.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst6.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst67.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst68.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst80.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst81.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst92.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst93.in1","const_3_4.out"],
          ["magma_Bits_4_eq_inst105.in1","const_4_4.out"],
          ["magma_Bits_4_eq_inst115.in1","const_4_4.out"],
          ["magma_Bits_4_eq_inst124.in1","const_4_4.out"],
          ["magma_Bits_4_eq_inst125.in1","const_4_4.out"],
          ["magma_Bits_4_eq_inst24.in1","const_4_4.out"],
          ["magma_Bits_4_eq_inst40.in1","const_4_4.out"],
          ["magma_Bits_4_eq_inst55.in1","const_4_4.out"],
          ["magma_Bits_4_eq_inst69.in1","const_4_4.out"],
          ["magma_Bits_4_eq_inst7.in1","const_4_4.out"],
          ["magma_Bits_4_eq_inst82.in1","const_4_4.out"],
          ["magma_Bits_4_eq_inst94.in1","const_4_4.out"],
          ["magma_Bits_4_eq_inst106.in1","const_5_4.out"],
          ["magma_Bits_4_eq_inst116.in1","const_5_4.out"],
          ["magma_Bits_4_eq_inst117.in1","const_5_4.out"],
          ["magma_Bits_4_eq_inst25.in1","const_5_4.out"],
          ["magma_Bits_4_eq_inst41.in1","const_5_4.out"],
          ["magma_Bits_4_eq_inst56.in1","const_5_4.out"],
          ["magma_Bits_4_eq_inst70.in1","const_5_4.out"],
          ["magma_Bits_4_eq_inst8.in1","const_5_4.out"],
          ["magma_Bits_4_eq_inst83.in1","const_5_4.out"],
          ["magma_Bits_4_eq_inst95.in1","const_5_4.out"],
          ["magma_Bits_4_eq_inst107.in1","const_6_4.out"],
          ["magma_Bits_4_eq_inst108.in1","const_6_4.out"],
          ["magma_Bits_4_eq_inst26.in1","const_6_4.out"],
          ["magma_Bits_4_eq_inst42.in1","const_6_4.out"],
          ["magma_Bits_4_eq_inst57.in1","const_6_4.out"],
          ["magma_Bits_4_eq_inst71.in1","const_6_4.out"],
          ["magma_Bits_4_eq_inst84.in1","const_6_4.out"],
          ["magma_Bits_4_eq_inst9.in1","const_6_4.out"],
          ["magma_Bits_4_eq_inst96.in1","const_6_4.out"],
          ["magma_Bits_4_eq_inst10.in1","const_7_4.out"],
          ["magma_Bits_4_eq_inst27.in1","const_7_4.out"],
          ["magma_Bits_4_eq_inst43.in1","const_7_4.out"],
          ["magma_Bits_4_eq_inst58.in1","const_7_4.out"],
          ["magma_Bits_4_eq_inst72.in1","const_7_4.out"],
          ["magma_Bits_4_eq_inst85.in1","const_7_4.out"],
          ["magma_Bits_4_eq_inst97.in1","const_7_4.out"],
          ["magma_Bits_4_eq_inst98.in1","const_7_4.out"],
          ["magma_Bits_4_eq_inst11.in1","const_8_4.out"],
          ["magma_Bits_4_eq_inst28.in1","const_8_4.out"],
          ["magma_Bits_4_eq_inst44.in1","const_8_4.out"],
          ["magma_Bits_4_eq_inst59.in1","const_8_4.out"],
          ["magma_Bits_4_eq_inst73.in1","const_8_4.out"],
          ["magma_Bits_4_eq_inst86.in1","const_8_4.out"],
          ["magma_Bits_4_eq_inst87.in1","const_8_4.out"],
          ["magma_Bits_4_eq_inst12.in1","const_9_4.out"],
          ["magma_Bits_4_eq_inst29.in1","const_9_4.out"],
          ["magma_Bits_4_eq_inst45.in1","const_9_4.out"],
          ["magma_Bits_4_eq_inst60.in1","const_9_4.out"],
          ["magma_Bits_4_eq_inst74.in1","const_9_4.out"],
          ["magma_Bits_4_eq_inst75.in1","const_9_4.out"],
          ["self.C","magma_Bit_and_inst0.in0"],
          ["magma_Bit_not_inst4.out","magma_Bit_and_inst0.in1"],
          ["magma_Bit_not_inst7.out","magma_Bit_and_inst1.in0"],
          ["magma_Bit_not_inst8.out","magma_Bit_and_inst1.in1"],
          ["magma_Bit_and_inst9.out","magma_Bit_and_inst10.in0"],
          ["magma_Bit_not_inst17.out","magma_Bit_and_inst10.in1"],
          ["magma_Bit_and_inst11.in0","magma_Bit_and_inst10.out"],
          ["magma_Bit_and_inst99.out","magma_Bit_and_inst100.in0"],
          ["magma_Bit_not_inst107.out","magma_Bit_and_inst100.in1"],
          ["magma_Bit_or_inst24.out","magma_Bit_and_inst101.in0"],
          ["magma_Bit_not_inst108.out","magma_Bit_and_inst101.in1"],
          ["magma_Bit_and_inst102.in0","magma_Bit_and_inst101.out"],
          ["magma_Bit_not_inst109.out","magma_Bit_and_inst102.in1"],
          ["magma_Bit_and_inst103.in0","magma_Bit_and_inst102.out"],
          ["magma_Bit_not_inst110.out","magma_Bit_and_inst103.in1"],
          ["magma_Bit_or_inst26.out","magma_Bit_and_inst104.in0"],
          ["magma_Bit_not_inst111.out","magma_Bit_and_inst104.in1"],
          ["magma_Bit_and_inst105.in0","magma_Bit_and_inst104.out"],
          ["magma_Bit_not_inst112.out","magma_Bit_and_inst105.in1"],
          ["magma_Bits_4_eq_inst142.out","magma_Bit_and_inst106.in0"],
          ["magma_Bit_not_inst113.out","magma_Bit_and_inst106.in1"],
          ["magma_Bit_not_inst18.out","magma_Bit_and_inst11.in1"],
          ["magma_Bit_and_inst12.in0","magma_Bit_and_inst11.out"],
          ["magma_Bit_not_inst19.out","magma_Bit_and_inst12.in1"],
          ["magma_Bit_and_inst13.in0","magma_Bit_and_inst12.out"],
          ["magma_Bit_not_inst20.out","magma_Bit_and_inst13.in1"],
          ["magma_Bit_and_inst14.in0","magma_Bit_and_inst13.out"],
          ["magma_Bit_not_inst21.out","magma_Bit_and_inst14.in1"],
          ["magma_Bit_and_inst15.in0","magma_Bit_and_inst14.out"],
          ["magma_Bit_not_inst22.out","magma_Bit_and_inst15.in1"],
          ["magma_Bits_4_eq_inst17.out","magma_Bit_and_inst16.in0"],
          ["magma_Bit_not_inst23.out","magma_Bit_and_inst16.in1"],
          ["magma_Bit_and_inst17.in0","magma_Bit_and_inst16.out"],
          ["magma_Bit_not_inst24.out","magma_Bit_and_inst17.in1"],
          ["magma_Bit_and_inst18.in0","magma_Bit_and_inst17.out"],
          ["magma_Bit_not_inst25.out","magma_Bit_and_inst18.in1"],
          ["magma_Bit_and_inst19.in0","magma_Bit_and_inst18.out"],
          ["magma_Bit_not_inst26.out","magma_Bit_and_inst19.in1"],
          ["magma_Bit_and_inst20.in0","magma_Bit_and_inst19.out"],
          ["magma_Bits_4_eq_inst0.out","magma_Bit_and_inst2.in0"],
          ["magma_Bit_not_inst9.out","magma_Bit_and_inst2.in1"],
          ["magma_Bit_and_inst3.in0","magma_Bit_and_inst2.out"],
          ["magma_Bit_not_inst27.out","magma_Bit_and_inst20.in1"],
          ["magma_Bit_and_inst21.in0","magma_Bit_and_inst20.out"],
          ["magma_Bit_not_inst28.out","magma_Bit_and_inst21.in1"],
          ["magma_Bit_and_inst22.in0","magma_Bit_and_inst21.out"],
          ["magma_Bit_not_inst29.out","magma_Bit_and_inst22.in1"],
          ["magma_Bit_and_inst23.in0","magma_Bit_and_inst22.out"],
          ["magma_Bit_not_inst30.out","magma_Bit_and_inst23.in1"],
          ["magma_Bit_and_inst24.in0","magma_Bit_and_inst23.out"],
          ["magma_Bit_not_inst31.out","magma_Bit_and_inst24.in1"],
          ["magma_Bit_and_inst25.in0","magma_Bit_and_inst24.out"],
          ["magma_Bit_not_inst32.out","magma_Bit_and_inst25.in1"],
          ["magma_Bit_and_inst26.in0","magma_Bit_and_inst25.out"],
          ["magma_Bit_not_inst33.out","magma_Bit_and_inst26.in1"],
          ["magma_Bit_and_inst27.in0","magma_Bit_and_inst26.out"],
          ["magma_Bit_not_inst34.out","magma_Bit_and_inst27.in1"],
          ["magma_Bit_and_inst28.in0","magma_Bit_and_inst27.out"],
          ["magma_Bit_not_inst35.out","magma_Bit_and_inst28.in1"],
          ["magma_Bits_4_eq_inst33.out","magma_Bit_and_inst29.in0"],
          ["magma_Bit_not_inst36.out","magma_Bit_and_inst29.in1"],
          ["magma_Bit_and_inst30.in0","magma_Bit_and_inst29.out"],
          ["magma_Bit_not_inst10.out","magma_Bit_and_inst3.in1"],
          ["magma_Bit_and_inst4.in0","magma_Bit_and_inst3.out"],
          ["magma_Bit_not_inst37.out","magma_Bit_and_inst30.in1"],
          ["magma_Bit_and_inst31.in0","magma_Bit_and_inst30.out"],
          ["magma_Bit_not_inst38.out","magma_Bit_and_inst31.in1"],
          ["magma_Bit_and_inst32.in0","magma_Bit_and_inst31.out"],
          ["magma_Bit_not_inst39.out","magma_Bit_and_inst32.in1"],
          ["magma_Bit_and_inst33.in0","magma_Bit_and_inst32.out"],
          ["magma_Bit_not_inst40.out","magma_Bit_and_inst33.in1"],
          ["magma_Bit_and_inst34.in0","magma_Bit_and_inst33.out"],
          ["magma_Bit_not_inst41.out","magma_Bit_and_inst34.in1"],
          ["magma_Bit_and_inst35.in0","magma_Bit_and_inst34.out"],
          ["magma_Bit_not_inst42.out","magma_Bit_and_inst35.in1"],
          ["magma_Bit_and_inst36.in0","magma_Bit_and_inst35.out"],
          ["magma_Bit_not_inst43.out","magma_Bit_and_inst36.in1"],
          ["magma_Bit_and_inst37.in0","magma_Bit_and_inst36.out"],
          ["magma_Bit_not_inst44.out","magma_Bit_and_inst37.in1"],
          ["magma_Bit_and_inst38.in0","magma_Bit_and_inst37.out"],
          ["magma_Bit_not_inst45.out","magma_Bit_and_inst38.in1"],
          ["magma_Bit_and_inst39.in0","magma_Bit_and_inst38.out"],
          ["magma_Bit_not_inst46.out","magma_Bit_and_inst39.in1"],
          ["magma_Bit_and_inst40.in0","magma_Bit_and_inst39.out"],
          ["magma_Bit_not_inst11.out","magma_Bit_and_inst4.in1"],
          ["magma_Bit_and_inst5.in0","magma_Bit_and_inst4.out"],
          ["magma_Bit_not_inst47.out","magma_Bit_and_inst40.in1"],
          ["magma_Bits_4_eq_inst48.out","magma_Bit_and_inst41.in0"],
          ["magma_Bit_not_inst48.out","magma_Bit_and_inst41.in1"],
          ["magma_Bit_and_inst42.in0","magma_Bit_and_inst41.out"],
          ["magma_Bit_not_inst49.out","magma_Bit_and_inst42.in1"],
          ["magma_Bit_and_inst43.in0","magma_Bit_and_inst42.out"],
          ["magma_Bit_not_inst50.out","magma_Bit_and_inst43.in1"],
          ["magma_Bit_and_inst44.in0","magma_Bit_and_inst43.out"],
          ["magma_Bit_not_inst51.out","magma_Bit_and_inst44.in1"],
          ["magma_Bit_and_inst45.in0","magma_Bit_and_inst44.out"],
          ["magma_Bit_not_inst52.out","magma_Bit_and_inst45.in1"],
          ["magma_Bit_and_inst46.in0","magma_Bit_and_inst45.out"],
          ["magma_Bit_not_inst53.out","magma_Bit_and_inst46.in1"],
          ["magma_Bit_and_inst47.in0","magma_Bit_and_inst46.out"],
          ["magma_Bit_not_inst54.out","magma_Bit_and_inst47.in1"],
          ["magma_Bit_and_inst48.in0","magma_Bit_and_inst47.out"],
          ["magma_Bit_not_inst55.out","magma_Bit_and_inst48.in1"],
          ["magma_Bit_and_inst49.in0","magma_Bit_and_inst48.out"],
          ["magma_Bit_not_inst56.out","magma_Bit_and_inst49.in1"],
          ["magma_Bit_and_inst50.in0","magma_Bit_and_inst49.out"],
          ["magma_Bit_not_inst12.out","magma_Bit_and_inst5.in1"],
          ["magma_Bit_and_inst6.in0","magma_Bit_and_inst5.out"],
          ["magma_Bit_not_inst57.out","magma_Bit_and_inst50.in1"],
          ["magma_Bit_and_inst51.in0","magma_Bit_and_inst50.out"],
          ["magma_Bit_not_inst58.out","magma_Bit_and_inst51.in1"],
          ["magma_Bits_4_eq_inst62.out","magma_Bit_and_inst52.in0"],
          ["magma_Bit_not_inst59.out","magma_Bit_and_inst52.in1"],
          ["magma_Bit_and_inst53.in0","magma_Bit_and_inst52.out"],
          ["magma_Bit_not_inst60.out","magma_Bit_and_inst53.in1"],
          ["magma_Bit_and_inst54.in0","magma_Bit_and_inst53.out"],
          ["magma_Bit_not_inst61.out","magma_Bit_and_inst54.in1"],
          ["magma_Bit_and_inst55.in0","magma_Bit_and_inst54.out"],
          ["magma_Bit_not_inst62.out","magma_Bit_and_inst55.in1"],
          ["magma_Bit_and_inst56.in0","magma_Bit_and_inst55.out"],
          ["magma_Bit_not_inst63.out","magma_Bit_and_inst56.in1"],
          ["magma_Bit_and_inst57.in0","magma_Bit_and_inst56.out"],
          ["magma_Bit_not_inst64.out","magma_Bit_and_inst57.in1"],
          ["magma_Bit_and_inst58.in0","magma_Bit_and_inst57.out"],
          ["magma_Bit_not_inst65.out","magma_Bit_and_inst58.in1"],
          ["magma_Bit_and_inst59.in0","magma_Bit_and_inst58.out"],
          ["magma_Bit_not_inst66.out","magma_Bit_and_inst59.in1"],
          ["magma_Bit_and_inst60.in0","magma_Bit_and_inst59.out"],
          ["magma_Bit_not_inst13.out","magma_Bit_and_inst6.in1"],
          ["magma_Bit_and_inst7.in0","magma_Bit_and_inst6.out"],
          ["magma_Bit_not_inst67.out","magma_Bit_and_inst60.in1"],
          ["magma_Bit_and_inst61.in0","magma_Bit_and_inst60.out"],
          ["magma_Bit_not_inst68.out","magma_Bit_and_inst61.in1"],
          ["magma_Bits_4_eq_inst75.out","magma_Bit_and_inst62.in0"],
          ["magma_Bit_not_inst69.out","magma_Bit_and_inst62.in1"],
          ["magma_Bit_and_inst63.in0","magma_Bit_and_inst62.out"],
          ["magma_Bit_not_inst70.out","magma_Bit_and_inst63.in1"],
          ["magma_Bit_and_inst64.in0","magma_Bit_and_inst63.out"],
          ["magma_Bit_not_inst71.out","magma_Bit_and_inst64.in1"],
          ["magma_Bit_and_inst65.in0","magma_Bit_and_inst64.out"],
          ["magma_Bit_not_inst72.out","magma_Bit_and_inst65.in1"],
          ["magma_Bit_and_inst66.in0","magma_Bit_and_inst65.out"],
          ["magma_Bit_not_inst73.out","magma_Bit_and_inst66.in1"],
          ["magma_Bit_and_inst67.in0","magma_Bit_and_inst66.out"],
          ["magma_Bit_not_inst74.out","magma_Bit_and_inst67.in1"],
          ["magma_Bit_and_inst68.in0","magma_Bit_and_inst67.out"],
          ["magma_Bit_not_inst75.out","magma_Bit_and_inst68.in1"],
          ["magma_Bit_and_inst69.in0","magma_Bit_and_inst68.out"],
          ["magma_Bit_not_inst76.out","magma_Bit_and_inst69.in1"],
          ["magma_Bit_and_inst70.in0","magma_Bit_and_inst69.out"],
          ["magma_Bit_not_inst14.out","magma_Bit_and_inst7.in1"],
          ["magma_Bit_and_inst8.in0","magma_Bit_and_inst7.out"],
          ["magma_Bit_not_inst77.out","magma_Bit_and_inst70.in1"],
          ["magma_Bits_4_eq_inst87.out","magma_Bit_and_inst71.in0"],
          ["magma_Bit_not_inst78.out","magma_Bit_and_inst71.in1"],
          ["magma_Bit_and_inst72.in0","magma_Bit_and_inst71.out"],
          ["magma_Bit_not_inst79.out","magma_Bit_and_inst72.in1"],
          ["magma_Bit_and_inst73.in0","magma_Bit_and_inst72.out"],
          ["magma_Bit_not_inst80.out","magma_Bit_and_inst73.in1"],
          ["magma_Bit_and_inst74.in0","magma_Bit_and_inst73.out"],
          ["magma_Bit_not_inst81.out","magma_Bit_and_inst74.in1"],
          ["magma_Bit_and_inst75.in0","magma_Bit_and_inst74.out"],
          ["magma_Bit_not_inst82.out","magma_Bit_and_inst75.in1"],
          ["magma_Bit_and_inst76.in0","magma_Bit_and_inst75.out"],
          ["magma_Bit_not_inst83.out","magma_Bit_and_inst76.in1"],
          ["magma_Bit_and_inst77.in0","magma_Bit_and_inst76.out"],
          ["magma_Bit_not_inst84.out","magma_Bit_and_inst77.in1"],
          ["magma_Bit_and_inst78.in0","magma_Bit_and_inst77.out"],
          ["magma_Bit_not_inst85.out","magma_Bit_and_inst78.in1"],
          ["magma_Bits_4_eq_inst98.out","magma_Bit_and_inst79.in0"],
          ["magma_Bit_not_inst86.out","magma_Bit_and_inst79.in1"],
          ["magma_Bit_and_inst80.in0","magma_Bit_and_inst79.out"],
          ["magma_Bit_not_inst15.out","magma_Bit_and_inst8.in1"],
          ["magma_Bit_and_inst9.in0","magma_Bit_and_inst8.out"],
          ["magma_Bit_not_inst87.out","magma_Bit_and_inst80.in1"],
          ["magma_Bit_and_inst81.in0","magma_Bit_and_inst80.out"],
          ["magma_Bit_not_inst88.out","magma_Bit_and_inst81.in1"],
          ["magma_Bit_and_inst82.in0","magma_Bit_and_inst81.out"],
          ["magma_Bit_not_inst89.out","magma_Bit_and_inst82.in1"],
          ["magma_Bit_and_inst83.in0","magma_Bit_and_inst82.out"],
          ["magma_Bit_not_inst90.out","magma_Bit_and_inst83.in1"],
          ["magma_Bit_and_inst84.in0","magma_Bit_and_inst83.out"],
          ["magma_Bit_not_inst91.out","magma_Bit_and_inst84.in1"],
          ["magma_Bit_and_inst85.in0","magma_Bit_and_inst84.out"],
          ["magma_Bit_not_inst92.out","magma_Bit_and_inst85.in1"],
          ["magma_Bits_4_eq_inst108.out","magma_Bit_and_inst86.in0"],
          ["magma_Bit_not_inst93.out","magma_Bit_and_inst86.in1"],
          ["magma_Bit_and_inst87.in0","magma_Bit_and_inst86.out"],
          ["magma_Bit_not_inst94.out","magma_Bit_and_inst87.in1"],
          ["magma_Bit_and_inst88.in0","magma_Bit_and_inst87.out"],
          ["magma_Bit_not_inst95.out","magma_Bit_and_inst88.in1"],
          ["magma_Bit_and_inst89.in0","magma_Bit_and_inst88.out"],
          ["magma_Bit_not_inst96.out","magma_Bit_and_inst89.in1"],
          ["magma_Bit_and_inst90.in0","magma_Bit_and_inst89.out"],
          ["magma_Bit_not_inst16.out","magma_Bit_and_inst9.in1"],
          ["magma_Bit_not_inst97.out","magma_Bit_and_inst90.in1"],
          ["magma_Bit_and_inst91.in0","magma_Bit_and_inst90.out"],
          ["magma_Bit_not_inst98.out","magma_Bit_and_inst91.in1"],
          ["magma_Bits_4_eq_inst117.out","magma_Bit_and_inst92.in0"],
          ["magma_Bit_not_inst99.out","magma_Bit_and_inst92.in1"],
          ["magma_Bit_and_inst93.in0","magma_Bit_and_inst92.out"],
          ["magma_Bit_not_inst100.out","magma_Bit_and_inst93.in1"],
          ["magma_Bit_and_inst94.in0","magma_Bit_and_inst93.out"],
          ["magma_Bit_not_inst101.out","magma_Bit_and_inst94.in1"],
          ["magma_Bit_and_inst95.in0","magma_Bit_and_inst94.out"],
          ["magma_Bit_not_inst102.out","magma_Bit_and_inst95.in1"],
          ["magma_Bit_and_inst96.in0","magma_Bit_and_inst95.out"],
          ["magma_Bit_not_inst103.out","magma_Bit_and_inst96.in1"],
          ["magma_Bits_4_eq_inst125.out","magma_Bit_and_inst97.in0"],
          ["magma_Bit_not_inst104.out","magma_Bit_and_inst97.in1"],
          ["magma_Bit_and_inst98.in0","magma_Bit_and_inst97.out"],
          ["magma_Bit_not_inst105.out","magma_Bit_and_inst98.in1"],
          ["magma_Bit_and_inst99.in0","magma_Bit_and_inst98.out"],
          ["magma_Bit_not_inst106.out","magma_Bit_and_inst99.in1"],
          ["self.Z","magma_Bit_not_inst0.in"],
          ["self.C","magma_Bit_not_inst1.in"],
          ["magma_Bits_4_eq_inst2.out","magma_Bit_not_inst10.in"],
          ["magma_Bits_4_eq_inst119.out","magma_Bit_not_inst100.in"],
          ["magma_Bit_or_inst20.out","magma_Bit_not_inst101.in"],
          ["magma_Bit_or_inst21.out","magma_Bit_not_inst102.in"],
          ["magma_Bits_4_eq_inst124.out","magma_Bit_not_inst103.in"],
          ["magma_Bits_4_eq_inst126.out","magma_Bit_not_inst104.in"],
          ["magma_Bits_4_eq_inst127.out","magma_Bit_not_inst105.in"],
          ["magma_Bit_or_inst22.out","magma_Bit_not_inst106.in"],
          ["magma_Bit_or_inst23.out","magma_Bit_not_inst107.in"],
          ["magma_Bits_4_eq_inst134.out","magma_Bit_not_inst108.in"],
          ["magma_Bits_4_eq_inst135.out","magma_Bit_not_inst109.in"],
          ["magma_Bit_or_inst2.out","magma_Bit_not_inst11.in"],
          ["magma_Bit_or_inst25.out","magma_Bit_not_inst110.in"],
          ["magma_Bits_4_eq_inst140.out","magma_Bit_not_inst111.in"],
          ["magma_Bits_4_eq_inst141.out","magma_Bit_not_inst112.in"],
          ["magma_Bits_4_eq_inst143.out","magma_Bit_not_inst113.in"],
          ["magma_Bit_or_inst3.out","magma_Bit_not_inst12.in"],
          ["magma_Bits_4_eq_inst7.out","magma_Bit_not_inst13.in"],
          ["magma_Bits_4_eq_inst8.out","magma_Bit_not_inst14.in"],
          ["magma_Bits_4_eq_inst9.out","magma_Bit_not_inst15.in"],
          ["magma_Bits_4_eq_inst10.out","magma_Bit_not_inst16.in"],
          ["magma_Bits_4_eq_inst11.out","magma_Bit_not_inst17.in"],
          ["magma_Bits_4_eq_inst12.out","magma_Bit_not_inst18.in"],
          ["magma_Bits_4_eq_inst13.out","magma_Bit_not_inst19.in"],
          ["self.N","magma_Bit_not_inst2.in"],
          ["magma_Bits_4_eq_inst14.out","magma_Bit_not_inst20.in"],
          ["magma_Bits_4_eq_inst15.out","magma_Bit_not_inst21.in"],
          ["magma_Bits_4_eq_inst16.out","magma_Bit_not_inst22.in"],
          ["magma_Bits_4_eq_inst18.out","magma_Bit_not_inst23.in"],
          ["magma_Bits_4_eq_inst19.out","magma_Bit_not_inst24.in"],
          ["magma_Bit_or_inst4.out","magma_Bit_not_inst25.in"],
          ["magma_Bit_or_inst5.out","magma_Bit_not_inst26.in"],
          ["magma_Bits_4_eq_inst24.out","magma_Bit_not_inst27.in"],
          ["magma_Bits_4_eq_inst25.out","magma_Bit_not_inst28.in"],
          ["magma_Bits_4_eq_inst26.out","magma_Bit_not_inst29.in"],
          ["self.V","magma_Bit_not_inst3.in"],
          ["magma_Bits_4_eq_inst27.out","magma_Bit_not_inst30.in"],
          ["magma_Bits_4_eq_inst28.out","magma_Bit_not_inst31.in"],
          ["magma_Bits_4_eq_inst29.out","magma_Bit_not_inst32.in"],
          ["magma_Bits_4_eq_inst30.out","magma_Bit_not_inst33.in"],
          ["magma_Bits_4_eq_inst31.out","magma_Bit_not_inst34.in"],
          ["magma_Bits_4_eq_inst32.out","magma_Bit_not_inst35.in"],
          ["magma_Bits_4_eq_inst34.out","magma_Bit_not_inst36.in"],
          ["magma_Bits_4_eq_inst35.out","magma_Bit_not_inst37.in"],
          ["magma_Bit_or_inst6.out","magma_Bit_not_inst38.in"],
          ["magma_Bit_or_inst7.out","magma_Bit_not_inst39.in"],
          ["self.Z","magma_Bit_not_inst4.in"],
          ["magma_Bits_4_eq_inst40.out","magma_Bit_not_inst40.in"],
          ["magma_Bits_4_eq_inst41.out","magma_Bit_not_inst41.in"],
          ["magma_Bits_4_eq_inst42.out","magma_Bit_not_inst42.in"],
          ["magma_Bits_4_eq_inst43.out","magma_Bit_not_inst43.in"],
          ["magma_Bits_4_eq_inst44.out","magma_Bit_not_inst44.in"],
          ["magma_Bits_4_eq_inst45.out","magma_Bit_not_inst45.in"],
          ["magma_Bits_4_eq_inst46.out","magma_Bit_not_inst46.in"],
          ["magma_Bits_4_eq_inst47.out","magma_Bit_not_inst47.in"],
          ["magma_Bits_4_eq_inst49.out","magma_Bit_not_inst48.in"],
          ["magma_Bits_4_eq_inst50.out","magma_Bit_not_inst49.in"],
          ["self.C","magma_Bit_not_inst5.in"],
          ["magma_Bit_or_inst0.in0","magma_Bit_not_inst5.out"],
          ["magma_Bit_or_inst8.out","magma_Bit_not_inst50.in"],
          ["magma_Bit_or_inst9.out","magma_Bit_not_inst51.in"],
          ["magma_Bits_4_eq_inst55.out","magma_Bit_not_inst52.in"],
          ["magma_Bits_4_eq_inst56.out","magma_Bit_not_inst53.in"],
          ["magma_Bits_4_eq_inst57.out","magma_Bit_not_inst54.in"],
          ["magma_Bits_4_eq_inst58.out","magma_Bit_not_inst55.in"],
          ["magma_Bits_4_eq_inst59.out","magma_Bit_not_inst56.in"],
          ["magma_Bits_4_eq_inst60.out","magma_Bit_not_inst57.in"],
          ["magma_Bits_4_eq_inst61.out","magma_Bit_not_inst58.in"],
          ["magma_Bits_4_eq_inst63.out","magma_Bit_not_inst59.in"],
          ["magma_Bit_xor_inst0.out","magma_Bit_not_inst6.in"],
          ["magma_Bits_4_eq_inst64.out","magma_Bit_not_inst60.in"],
          ["magma_Bit_or_inst10.out","magma_Bit_not_inst61.in"],
          ["magma_Bit_or_inst11.out","magma_Bit_not_inst62.in"],
          ["magma_Bits_4_eq_inst69.out","magma_Bit_not_inst63.in"],
          ["magma_Bits_4_eq_inst70.out","magma_Bit_not_inst64.in"],
          ["magma_Bits_4_eq_inst71.out","magma_Bit_not_inst65.in"],
          ["magma_Bits_4_eq_inst72.out","magma_Bit_not_inst66.in"],
          ["magma_Bits_4_eq_inst73.out","magma_Bit_not_inst67.in"],
          ["magma_Bits_4_eq_inst74.out","magma_Bit_not_inst68.in"],
          ["magma_Bits_4_eq_inst76.out","magma_Bit_not_inst69.in"],
          ["self.Z","magma_Bit_not_inst7.in"],
          ["magma_Bits_4_eq_inst77.out","magma_Bit_not_inst70.in"],
          ["magma_Bit_or_inst12.out","magma_Bit_not_inst71.in"],
          ["magma_Bit_or_inst13.out","magma_Bit_not_inst72.in"],
          ["magma_Bits_4_eq_inst82.out","magma_Bit_not_inst73.in"],
          ["magma_Bits_4_eq_inst83.out","magma_Bit_not_inst74.in"],
          ["magma_Bits_4_eq_inst84.out","magma_Bit_not_inst75.in"],
          ["magma_Bits_4_eq_inst85.out","magma_Bit_not_inst76.in"],
          ["magma_Bits_4_eq_inst86.out","magma_Bit_not_inst77.in"],
          ["magma_Bits_4_eq_inst88.out","magma_Bit_not_inst78.in"],
          ["magma_Bits_4_eq_inst89.out","magma_Bit_not_inst79.in"],
          ["magma_Bit_xor_inst2.out","magma_Bit_not_inst8.in"],
          ["magma_Bit_or_inst14.out","magma_Bit_not_inst80.in"],
          ["magma_Bit_or_inst15.out","magma_Bit_not_inst81.in"],
          ["magma_Bits_4_eq_inst94.out","magma_Bit_not_inst82.in"],
          ["magma_Bits_4_eq_inst95.out","magma_Bit_not_inst83.in"],
          ["magma_Bits_4_eq_inst96.out","magma_Bit_not_inst84.in"],
          ["magma_Bits_4_eq_inst97.out","magma_Bit_not_inst85.in"],
          ["magma_Bits_4_eq_inst99.out","magma_Bit_not_inst86.in"],
          ["magma_Bits_4_eq_inst100.out","magma_Bit_not_inst87.in"],
          ["magma_Bit_or_inst16.out","magma_Bit_not_inst88.in"],
          ["magma_Bit_or_inst17.out","magma_Bit_not_inst89.in"],
          ["magma_Bits_4_eq_inst1.out","magma_Bit_not_inst9.in"],
          ["magma_Bits_4_eq_inst105.out","magma_Bit_not_inst90.in"],
          ["magma_Bits_4_eq_inst106.out","magma_Bit_not_inst91.in"],
          ["magma_Bits_4_eq_inst107.out","magma_Bit_not_inst92.in"],
          ["magma_Bits_4_eq_inst109.out","magma_Bit_not_inst93.in"],
          ["magma_Bits_4_eq_inst110.out","magma_Bit_not_inst94.in"],
          ["magma_Bit_or_inst18.out","magma_Bit_not_inst95.in"],
          ["magma_Bit_or_inst19.out","magma_Bit_not_inst96.in"],
          ["magma_Bits_4_eq_inst115.out","magma_Bit_not_inst97.in"],
          ["magma_Bits_4_eq_inst116.out","magma_Bit_not_inst98.in"],
          ["magma_Bits_4_eq_inst118.out","magma_Bit_not_inst99.in"],
          ["self.Z","magma_Bit_or_inst0.in1"],
          ["self.Z","magma_Bit_or_inst1.in0"],
          ["magma_Bit_xor_inst3.out","magma_Bit_or_inst1.in1"],
          ["magma_Bits_4_eq_inst65.out","magma_Bit_or_inst10.in0"],
          ["magma_Bits_4_eq_inst66.out","magma_Bit_or_inst10.in1"],
          ["magma_Bits_4_eq_inst67.out","magma_Bit_or_inst11.in0"],
          ["magma_Bits_4_eq_inst68.out","magma_Bit_or_inst11.in1"],
          ["magma_Bits_4_eq_inst78.out","magma_Bit_or_inst12.in0"],
          ["magma_Bits_4_eq_inst79.out","magma_Bit_or_inst12.in1"],
          ["magma_Bits_4_eq_inst80.out","magma_Bit_or_inst13.in0"],
          ["magma_Bits_4_eq_inst81.out","magma_Bit_or_inst13.in1"],
          ["magma_Bits_4_eq_inst90.out","magma_Bit_or_inst14.in0"],
          ["magma_Bits_4_eq_inst91.out","magma_Bit_or_inst14.in1"],
          ["magma_Bits_4_eq_inst92.out","magma_Bit_or_inst15.in0"],
          ["magma_Bits_4_eq_inst93.out","magma_Bit_or_inst15.in1"],
          ["magma_Bits_4_eq_inst101.out","magma_Bit_or_inst16.in0"],
          ["magma_Bits_4_eq_inst102.out","magma_Bit_or_inst16.in1"],
          ["magma_Bits_4_eq_inst103.out","magma_Bit_or_inst17.in0"],
          ["magma_Bits_4_eq_inst104.out","magma_Bit_or_inst17.in1"],
          ["magma_Bits_4_eq_inst111.out","magma_Bit_or_inst18.in0"],
          ["magma_Bits_4_eq_inst112.out","magma_Bit_or_inst18.in1"],
          ["magma_Bits_4_eq_inst113.out","magma_Bit_or_inst19.in0"],
          ["magma_Bits_4_eq_inst114.out","magma_Bit_or_inst19.in1"],
          ["magma_Bits_4_eq_inst3.out","magma_Bit_or_inst2.in0"],
          ["magma_Bits_4_eq_inst4.out","magma_Bit_or_inst2.in1"],
          ["magma_Bits_4_eq_inst120.out","magma_Bit_or_inst20.in0"],
          ["magma_Bits_4_eq_inst121.out","magma_Bit_or_inst20.in1"],
          ["magma_Bits_4_eq_inst122.out","magma_Bit_or_inst21.in0"],
          ["magma_Bits_4_eq_inst123.out","magma_Bit_or_inst21.in1"],
          ["magma_Bits_4_eq_inst128.out","magma_Bit_or_inst22.in0"],
          ["magma_Bits_4_eq_inst129.out","magma_Bit_or_inst22.in1"],
          ["magma_Bits_4_eq_inst130.out","magma_Bit_or_inst23.in0"],
          ["magma_Bits_4_eq_inst131.out","magma_Bit_or_inst23.in1"],
          ["magma_Bits_4_eq_inst132.out","magma_Bit_or_inst24.in0"],
          ["magma_Bits_4_eq_inst133.out","magma_Bit_or_inst24.in1"],
          ["magma_Bits_4_eq_inst136.out","magma_Bit_or_inst25.in0"],
          ["magma_Bits_4_eq_inst137.out","magma_Bit_or_inst25.in1"],
          ["magma_Bits_4_eq_inst138.out","magma_Bit_or_inst26.in0"],
          ["magma_Bits_4_eq_inst139.out","magma_Bit_or_inst26.in1"],
          ["magma_Bits_4_eq_inst5.out","magma_Bit_or_inst3.in0"],
          ["magma_Bits_4_eq_inst6.out","magma_Bit_or_inst3.in1"],
          ["magma_Bits_4_eq_inst20.out","magma_Bit_or_inst4.in0"],
          ["magma_Bits_4_eq_inst21.out","magma_Bit_or_inst4.in1"],
          ["magma_Bits_4_eq_inst22.out","magma_Bit_or_inst5.in0"],
          ["magma_Bits_4_eq_inst23.out","magma_Bit_or_inst5.in1"],
          ["magma_Bits_4_eq_inst36.out","magma_Bit_or_inst6.in0"],
          ["magma_Bits_4_eq_inst37.out","magma_Bit_or_inst6.in1"],
          ["magma_Bits_4_eq_inst38.out","magma_Bit_or_inst7.in0"],
          ["magma_Bits_4_eq_inst39.out","magma_Bit_or_inst7.in1"],
          ["magma_Bits_4_eq_inst51.out","magma_Bit_or_inst8.in0"],
          ["magma_Bits_4_eq_inst52.out","magma_Bit_or_inst8.in1"],
          ["magma_Bits_4_eq_inst53.out","magma_Bit_or_inst9.in0"],
          ["magma_Bits_4_eq_inst54.out","magma_Bit_or_inst9.in1"],
          ["self.N","magma_Bit_xor_inst0.in0"],
          ["self.V","magma_Bit_xor_inst0.in1"],
          ["self.N","magma_Bit_xor_inst1.in0"],
          ["self.V","magma_Bit_xor_inst1.in1"],
          ["self.N","magma_Bit_xor_inst2.in0"],
          ["self.V","magma_Bit_xor_inst2.in1"],
          ["self.N","magma_Bit_xor_inst3.in0"],
          ["self.V","magma_Bit_xor_inst3.in1"],
          ["self.code","magma_Bits_4_eq_inst0.in0"],
          ["self.code","magma_Bits_4_eq_inst1.in0"],
          ["self.code","magma_Bits_4_eq_inst10.in0"],
          ["self.code","magma_Bits_4_eq_inst100.in0"],
          ["self.code","magma_Bits_4_eq_inst101.in0"],
          ["self.code","magma_Bits_4_eq_inst102.in0"],
          ["self.code","magma_Bits_4_eq_inst103.in0"],
          ["self.code","magma_Bits_4_eq_inst104.in0"],
          ["self.code","magma_Bits_4_eq_inst105.in0"],
          ["self.code","magma_Bits_4_eq_inst106.in0"],
          ["self.code","magma_Bits_4_eq_inst107.in0"],
          ["self.code","magma_Bits_4_eq_inst108.in0"],
          ["self.code","magma_Bits_4_eq_inst109.in0"],
          ["self.code","magma_Bits_4_eq_inst11.in0"],
          ["self.code","magma_Bits_4_eq_inst110.in0"],
          ["self.code","magma_Bits_4_eq_inst111.in0"],
          ["self.code","magma_Bits_4_eq_inst112.in0"],
          ["self.code","magma_Bits_4_eq_inst113.in0"],
          ["self.code","magma_Bits_4_eq_inst114.in0"],
          ["self.code","magma_Bits_4_eq_inst115.in0"],
          ["self.code","magma_Bits_4_eq_inst116.in0"],
          ["self.code","magma_Bits_4_eq_inst117.in0"],
          ["self.code","magma_Bits_4_eq_inst118.in0"],
          ["self.code","magma_Bits_4_eq_inst119.in0"],
          ["self.code","magma_Bits_4_eq_inst12.in0"],
          ["self.code","magma_Bits_4_eq_inst120.in0"],
          ["self.code","magma_Bits_4_eq_inst121.in0"],
          ["self.code","magma_Bits_4_eq_inst122.in0"],
          ["self.code","magma_Bits_4_eq_inst123.in0"],
          ["self.code","magma_Bits_4_eq_inst124.in0"],
          ["self.code","magma_Bits_4_eq_inst125.in0"],
          ["self.code","magma_Bits_4_eq_inst126.in0"],
          ["self.code","magma_Bits_4_eq_inst127.in0"],
          ["self.code","magma_Bits_4_eq_inst128.in0"],
          ["self.code","magma_Bits_4_eq_inst129.in0"],
          ["self.code","magma_Bits_4_eq_inst13.in0"],
          ["self.code","magma_Bits_4_eq_inst130.in0"],
          ["self.code","magma_Bits_4_eq_inst131.in0"],
          ["self.code","magma_Bits_4_eq_inst132.in0"],
          ["self.code","magma_Bits_4_eq_inst133.in0"],
          ["self.code","magma_Bits_4_eq_inst134.in0"],
          ["self.code","magma_Bits_4_eq_inst135.in0"],
          ["self.code","magma_Bits_4_eq_inst136.in0"],
          ["self.code","magma_Bits_4_eq_inst137.in0"],
          ["self.code","magma_Bits_4_eq_inst138.in0"],
          ["self.code","magma_Bits_4_eq_inst139.in0"],
          ["self.code","magma_Bits_4_eq_inst14.in0"],
          ["self.code","magma_Bits_4_eq_inst140.in0"],
          ["self.code","magma_Bits_4_eq_inst141.in0"],
          ["self.code","magma_Bits_4_eq_inst142.in0"],
          ["self.code","magma_Bits_4_eq_inst143.in0"],
          ["self.code","magma_Bits_4_eq_inst144.in0"],
          ["self.code","magma_Bits_4_eq_inst15.in0"],
          ["self.code","magma_Bits_4_eq_inst16.in0"],
          ["self.code","magma_Bits_4_eq_inst17.in0"],
          ["self.code","magma_Bits_4_eq_inst18.in0"],
          ["self.code","magma_Bits_4_eq_inst19.in0"],
          ["self.code","magma_Bits_4_eq_inst2.in0"],
          ["self.code","magma_Bits_4_eq_inst20.in0"],
          ["self.code","magma_Bits_4_eq_inst21.in0"],
          ["self.code","magma_Bits_4_eq_inst22.in0"],
          ["self.code","magma_Bits_4_eq_inst23.in0"],
          ["self.code","magma_Bits_4_eq_inst24.in0"],
          ["self.code","magma_Bits_4_eq_inst25.in0"],
          ["self.code","magma_Bits_4_eq_inst26.in0"],
          ["self.code","magma_Bits_4_eq_inst27.in0"],
          ["self.code","magma_Bits_4_eq_inst28.in0"],
          ["self.code","magma_Bits_4_eq_inst29.in0"],
          ["self.code","magma_Bits_4_eq_inst3.in0"],
          ["self.code","magma_Bits_4_eq_inst30.in0"],
          ["self.code","magma_Bits_4_eq_inst31.in0"],
          ["self.code","magma_Bits_4_eq_inst32.in0"],
          ["self.code","magma_Bits_4_eq_inst33.in0"],
          ["self.code","magma_Bits_4_eq_inst34.in0"],
          ["self.code","magma_Bits_4_eq_inst35.in0"],
          ["self.code","magma_Bits_4_eq_inst36.in0"],
          ["self.code","magma_Bits_4_eq_inst37.in0"],
          ["self.code","magma_Bits_4_eq_inst38.in0"],
          ["self.code","magma_Bits_4_eq_inst39.in0"],
          ["self.code","magma_Bits_4_eq_inst4.in0"],
          ["self.code","magma_Bits_4_eq_inst40.in0"],
          ["self.code","magma_Bits_4_eq_inst41.in0"],
          ["self.code","magma_Bits_4_eq_inst42.in0"],
          ["self.code","magma_Bits_4_eq_inst43.in0"],
          ["self.code","magma_Bits_4_eq_inst44.in0"],
          ["self.code","magma_Bits_4_eq_inst45.in0"],
          ["self.code","magma_Bits_4_eq_inst46.in0"],
          ["self.code","magma_Bits_4_eq_inst47.in0"],
          ["self.code","magma_Bits_4_eq_inst48.in0"],
          ["self.code","magma_Bits_4_eq_inst49.in0"],
          ["self.code","magma_Bits_4_eq_inst5.in0"],
          ["self.code","magma_Bits_4_eq_inst50.in0"],
          ["self.code","magma_Bits_4_eq_inst51.in0"],
          ["self.code","magma_Bits_4_eq_inst52.in0"],
          ["self.code","magma_Bits_4_eq_inst53.in0"],
          ["self.code","magma_Bits_4_eq_inst54.in0"],
          ["self.code","magma_Bits_4_eq_inst55.in0"],
          ["self.code","magma_Bits_4_eq_inst56.in0"],
          ["self.code","magma_Bits_4_eq_inst57.in0"],
          ["self.code","magma_Bits_4_eq_inst58.in0"],
          ["self.code","magma_Bits_4_eq_inst59.in0"],
          ["self.code","magma_Bits_4_eq_inst6.in0"],
          ["self.code","magma_Bits_4_eq_inst60.in0"],
          ["self.code","magma_Bits_4_eq_inst61.in0"],
          ["self.code","magma_Bits_4_eq_inst62.in0"],
          ["self.code","magma_Bits_4_eq_inst63.in0"],
          ["self.code","magma_Bits_4_eq_inst64.in0"],
          ["self.code","magma_Bits_4_eq_inst65.in0"],
          ["self.code","magma_Bits_4_eq_inst66.in0"],
          ["self.code","magma_Bits_4_eq_inst67.in0"],
          ["self.code","magma_Bits_4_eq_inst68.in0"],
          ["self.code","magma_Bits_4_eq_inst69.in0"],
          ["self.code","magma_Bits_4_eq_inst7.in0"],
          ["self.code","magma_Bits_4_eq_inst70.in0"],
          ["self.code","magma_Bits_4_eq_inst71.in0"],
          ["self.code","magma_Bits_4_eq_inst72.in0"],
          ["self.code","magma_Bits_4_eq_inst73.in0"],
          ["self.code","magma_Bits_4_eq_inst74.in0"],
          ["self.code","magma_Bits_4_eq_inst75.in0"],
          ["self.code","magma_Bits_4_eq_inst76.in0"],
          ["self.code","magma_Bits_4_eq_inst77.in0"],
          ["self.code","magma_Bits_4_eq_inst78.in0"],
          ["self.code","magma_Bits_4_eq_inst79.in0"],
          ["self.code","magma_Bits_4_eq_inst8.in0"],
          ["self.code","magma_Bits_4_eq_inst80.in0"],
          ["self.code","magma_Bits_4_eq_inst81.in0"],
          ["self.code","magma_Bits_4_eq_inst82.in0"],
          ["self.code","magma_Bits_4_eq_inst83.in0"],
          ["self.code","magma_Bits_4_eq_inst84.in0"],
          ["self.code","magma_Bits_4_eq_inst85.in0"],
          ["self.code","magma_Bits_4_eq_inst86.in0"],
          ["self.code","magma_Bits_4_eq_inst87.in0"],
          ["self.code","magma_Bits_4_eq_inst88.in0"],
          ["self.code","magma_Bits_4_eq_inst89.in0"],
          ["self.code","magma_Bits_4_eq_inst9.in0"],
          ["self.code","magma_Bits_4_eq_inst90.in0"],
          ["self.code","magma_Bits_4_eq_inst91.in0"],
          ["self.code","magma_Bits_4_eq_inst92.in0"],
          ["self.code","magma_Bits_4_eq_inst93.in0"],
          ["self.code","magma_Bits_4_eq_inst94.in0"],
          ["self.code","magma_Bits_4_eq_inst95.in0"],
          ["self.code","magma_Bits_4_eq_inst96.in0"],
          ["self.code","magma_Bits_4_eq_inst97.in0"],
          ["self.code","magma_Bits_4_eq_inst98.in0"],
          ["self.code","magma_Bits_4_eq_inst99.in0"]
        ]
      },
      "DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",1]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          }
        },
        "connections":[
          ["self.ASYNCRESET","reg_PR_inst0.arst"],
          ["self.CLK","reg_PR_inst0.clk"],
          ["self.I","reg_PR_inst0.in.0"],
          ["self.O","reg_PR_inst0.out.0"]
        ]
      },
      "LUT":{
        "type":["Record",[
          ["lut",["Array",8,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "LUT_comb_inst0$bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "LUT_comb_inst0$const_1_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h01"]}
          },
          "LUT_comb_inst0$magma_Bits_8_and_inst0":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",8]}
          },
          "LUT_comb_inst0$magma_Bits_8_lshr_inst0":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["LUT_comb_inst0$magma_Bits_8_lshr_inst0.in1.3","LUT_comb_inst0$bit_const_0_None.out"],
          ["LUT_comb_inst0$magma_Bits_8_lshr_inst0.in1.4","LUT_comb_inst0$bit_const_0_None.out"],
          ["LUT_comb_inst0$magma_Bits_8_lshr_inst0.in1.5","LUT_comb_inst0$bit_const_0_None.out"],
          ["LUT_comb_inst0$magma_Bits_8_lshr_inst0.in1.6","LUT_comb_inst0$bit_const_0_None.out"],
          ["LUT_comb_inst0$magma_Bits_8_lshr_inst0.in1.7","LUT_comb_inst0$bit_const_0_None.out"],
          ["LUT_comb_inst0$magma_Bits_8_and_inst0.in1","LUT_comb_inst0$const_1_8.out"],
          ["LUT_comb_inst0$magma_Bits_8_lshr_inst0.out","LUT_comb_inst0$magma_Bits_8_and_inst0.in0"],
          ["self.O","LUT_comb_inst0$magma_Bits_8_and_inst0.out.0"],
          ["self.lut","LUT_comb_inst0$magma_Bits_8_lshr_inst0.in0"],
          ["self.bit0","LUT_comb_inst0$magma_Bits_8_lshr_inst0.in1.0"],
          ["self.bit1","LUT_comb_inst0$magma_Bits_8_lshr_inst0.in1.1"],
          ["self.bit2","LUT_comb_inst0$magma_Bits_8_lshr_inst0.in1.2"]
        ]
      },
      "LUT_comb":{
        "type":["Record",[
          ["lut",["Array",8,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "const_1_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h01"]}
          },
          "magma_Bits_8_and_inst0":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_lshr_inst0":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["magma_Bits_8_lshr_inst0.in1.3","bit_const_0_None.out"],
          ["magma_Bits_8_lshr_inst0.in1.4","bit_const_0_None.out"],
          ["magma_Bits_8_lshr_inst0.in1.5","bit_const_0_None.out"],
          ["magma_Bits_8_lshr_inst0.in1.6","bit_const_0_None.out"],
          ["magma_Bits_8_lshr_inst0.in1.7","bit_const_0_None.out"],
          ["magma_Bits_8_and_inst0.in1","const_1_8.out"],
          ["magma_Bits_8_lshr_inst0.out","magma_Bits_8_and_inst0.in0"],
          ["self.O","magma_Bits_8_and_inst0.out.0"],
          ["self.lut","magma_Bits_8_lshr_inst0.in0"],
          ["self.bit0","magma_Bits_8_lshr_inst0.in1.0"],
          ["self.bit1","magma_Bits_8_lshr_inst0.in1.1"],
          ["self.bit2","magma_Bits_8_lshr_inst0.in1.2"]
        ]
      },
      "Mux2xOutBit":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["S","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.I1","coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["self.O","coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["self.S","coreir_commonlib_mux2x1_inst0$_join.sel"]
        ]
      },
      "Mux2xOutUInt16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["self.I1","coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["self.O","coreir_commonlib_mux2x16_inst0$_join.out"],
          ["self.S","coreir_commonlib_mux2x16_inst0$_join.sel"]
        ]
      },
      "Mux2xOutUInt32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["self.I1","coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["self.O","coreir_commonlib_mux2x32_inst0$_join.out"],
          ["self.S","coreir_commonlib_mux2x32_inst0$_join.sel"]
        ]
      },
      "PE":{
        "type":["Record",[
          ["inst",["Array",63,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"]
        ]],
        "instances":{
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst15$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst16$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst17$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst18$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst19$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst20$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst21$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst22$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst24$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst10$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst11$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst12$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst13$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst14$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst14_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst15$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst15_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst16$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst16_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst17_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst1_O_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",32,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_inst0$ALU_comb_inst0$bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ALU_inst0$ALU_comb_inst0$bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ALU_inst0$ALU_comb_inst0$const_0_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "ALU_inst0$ALU_comb_inst0$const_0_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h00"]}
          },
          "ALU_inst0$ALU_comb_inst0$const_11_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h0b"]}
          },
          "ALU_inst0$ALU_comb_inst0$const_12_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h0c"]}
          },
          "ALU_inst0$ALU_comb_inst0$const_13_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h0d"]}
          },
          "ALU_inst0$ALU_comb_inst0$const_15_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h0f"]}
          },
          "ALU_inst0$ALU_comb_inst0$const_18_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h12"]}
          },
          "ALU_inst0$ALU_comb_inst0$const_19_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h13"]}
          },
          "ALU_inst0$ALU_comb_inst0$const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "ALU_inst0$ALU_comb_inst0$const_1_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h01"]}
          },
          "ALU_inst0$ALU_comb_inst0$const_20_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h14"]}
          },
          "ALU_inst0$ALU_comb_inst0$const_2_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h02"]}
          },
          "ALU_inst0$ALU_comb_inst0$const_3_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h03"]}
          },
          "ALU_inst0$ALU_comb_inst0$const_4_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h04"]}
          },
          "ALU_inst0$ALU_comb_inst0$const_5_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h05"]}
          },
          "ALU_inst0$ALU_comb_inst0$const_6_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h06"]}
          },
          "ALU_inst0$ALU_comb_inst0$const_8_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h08"]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst0":{
            "modref":"corebit.or"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst1":{
            "modref":"corebit.or"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst10":{
            "modref":"corebit.or"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst11":{
            "modref":"corebit.or"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst12":{
            "modref":"corebit.or"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst13":{
            "modref":"corebit.or"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst14":{
            "modref":"corebit.or"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst2":{
            "modref":"corebit.or"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst3":{
            "modref":"corebit.or"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst4":{
            "modref":"corebit.or"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst5":{
            "modref":"corebit.or"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst6":{
            "modref":"corebit.or"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst7":{
            "modref":"corebit.or"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst8":{
            "modref":"corebit.or"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst9":{
            "modref":"corebit.or"
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_16_and_inst0":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_16_ashr_inst0":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_16_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_16_lshr_inst0":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_16_neg_inst0":{
            "genref":"coreir.neg",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_16_not_inst0":{
            "genref":"coreir.not",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_16_or_inst0":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_16_sge_inst0":{
            "genref":"coreir.sge",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_16_sge_inst1":{
            "genref":"coreir.sge",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_16_shl_inst0":{
            "genref":"coreir.shl",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_16_sle_inst0":{
            "genref":"coreir.sle",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_16_uge_inst0":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_16_uge_inst1":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_16_ule_inst0":{
            "genref":"coreir.ule",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_16_xor_inst0":{
            "genref":"coreir.xor",
            "genargs":{"width":["Int",16]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_32_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst12":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst13":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst14":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst15":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst16":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst17":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst18":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst19":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst20":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst21":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst22":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst23":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst24":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst25":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst26":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst27":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst28":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst29":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst30":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst31":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst32":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst33":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst34":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst35":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst36":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst37":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst38":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst39":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst40":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst41":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst42":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst43":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst44":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst45":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst46":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst47":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst48":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "ALU_inst0$ALU_comb_inst0$self_a_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "ALU_inst0$ALU_comb_inst0$self_b_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Cond_inst0$Cond_comb_inst0$const_0_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h0"]}
          },
          "Cond_inst0$Cond_comb_inst0$const_10_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'ha"]}
          },
          "Cond_inst0$Cond_comb_inst0$const_11_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'hb"]}
          },
          "Cond_inst0$Cond_comb_inst0$const_12_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'hc"]}
          },
          "Cond_inst0$Cond_comb_inst0$const_13_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'hd"]}
          },
          "Cond_inst0$Cond_comb_inst0$const_15_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'hf"]}
          },
          "Cond_inst0$Cond_comb_inst0$const_1_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h1"]}
          },
          "Cond_inst0$Cond_comb_inst0$const_2_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h2"]}
          },
          "Cond_inst0$Cond_comb_inst0$const_3_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h3"]}
          },
          "Cond_inst0$Cond_comb_inst0$const_4_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h4"]}
          },
          "Cond_inst0$Cond_comb_inst0$const_5_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h5"]}
          },
          "Cond_inst0$Cond_comb_inst0$const_6_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h6"]}
          },
          "Cond_inst0$Cond_comb_inst0$const_7_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h7"]}
          },
          "Cond_inst0$Cond_comb_inst0$const_8_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h8"]}
          },
          "Cond_inst0$Cond_comb_inst0$const_9_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h9"]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst10":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst100":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst101":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst102":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst103":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst104":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst105":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst106":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst11":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst12":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst13":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst14":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst15":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst16":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst17":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst18":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst19":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst20":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst21":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst22":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst23":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst24":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst25":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst26":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst27":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst28":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst29":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst30":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst31":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst32":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst33":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst34":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst35":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst36":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst37":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst38":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst39":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst4":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst40":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst41":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst42":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst43":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst44":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst45":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst46":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst47":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst48":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst49":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst5":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst50":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst51":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst52":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst53":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst54":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst55":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst56":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst57":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst58":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst59":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst6":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst60":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst61":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst62":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst63":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst64":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst65":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst66":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst67":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst68":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst69":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst7":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst70":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst71":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst72":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst73":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst74":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst75":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst76":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst77":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst78":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst79":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst8":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst80":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst81":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst82":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst83":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst84":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst85":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst86":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst87":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst88":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst89":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst9":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst90":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst91":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst92":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst93":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst94":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst95":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst96":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst97":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst98":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst99":{
            "modref":"corebit.and"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst10":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst100":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst101":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst102":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst103":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst104":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst105":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst106":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst107":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst108":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst109":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst11":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst110":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst111":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst112":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst113":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst12":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst13":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst14":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst15":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst16":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst17":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst18":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst19":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst20":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst21":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst22":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst23":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst24":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst25":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst26":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst27":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst28":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst29":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst3":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst30":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst31":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst32":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst33":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst34":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst35":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst36":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst37":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst38":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst39":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst4":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst40":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst41":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst42":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst43":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst44":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst45":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst46":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst47":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst48":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst49":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst5":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst50":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst51":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst52":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst53":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst54":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst55":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst56":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst57":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst58":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst59":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst6":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst60":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst61":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst62":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst63":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst64":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst65":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst66":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst67":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst68":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst69":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst7":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst70":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst71":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst72":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst73":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst74":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst75":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst76":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst77":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst78":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst79":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst8":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst80":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst81":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst82":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst83":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst84":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst85":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst86":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst87":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst88":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst89":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst9":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst90":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst91":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst92":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst93":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst94":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst95":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst96":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst97":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst98":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst99":{
            "modref":"corebit.not"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst0":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst1":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst10":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst11":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst12":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst13":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst14":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst15":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst16":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst17":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst18":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst19":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst2":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst20":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst21":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst22":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst23":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst24":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst25":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst26":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst3":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst4":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst5":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst6":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst7":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst8":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst9":{
            "modref":"corebit.or"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_xor_inst0":{
            "modref":"corebit.xor"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_xor_inst1":{
            "modref":"corebit.xor"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_xor_inst2":{
            "modref":"corebit.xor"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bit_xor_inst3":{
            "modref":"corebit.xor"
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst100":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst101":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst102":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst103":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst104":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst105":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst106":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst107":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst108":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst109":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst110":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst111":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst112":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst113":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst114":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst115":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst116":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst117":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst118":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst119":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst12":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst120":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst121":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst122":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst123":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst124":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst125":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst126":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst127":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst128":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst129":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst13":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst130":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst131":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst132":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst133":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst134":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst135":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst136":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst137":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst138":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst139":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst14":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst140":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst141":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst142":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst143":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst144":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst15":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst16":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst17":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst18":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst19":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst20":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst21":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst22":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst23":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst24":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst25":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst26":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst27":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst28":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst29":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst30":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst31":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst32":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst33":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst34":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst35":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst36":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst37":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst38":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst39":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst40":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst41":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst42":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst43":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst44":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst45":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst46":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst47":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst48":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst49":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst50":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst51":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst52":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst53":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst54":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst55":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst56":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst57":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst58":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst59":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst60":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst61":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst62":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst63":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst64":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst65":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst66":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst67":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst68":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst69":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst70":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst71":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst72":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst73":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst74":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst75":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst76":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst77":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst78":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst79":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst80":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst81":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst82":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst83":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst84":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst85":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst86":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst87":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst88":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst89":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst90":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst91":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst92":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst93":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst94":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst95":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst96":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst97":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst98":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst99":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "LUT_inst0$LUT_comb_inst0$bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "LUT_inst0$LUT_comb_inst0$const_1_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h01"]}
          },
          "LUT_inst0$LUT_comb_inst0$magma_Bits_8_and_inst0":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",8]}
          },
          "LUT_inst0$LUT_comb_inst0$magma_Bits_8_lshr_inst0":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",8]}
          },
          "PE_comb_inst0$bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "PE_comb_inst0$const_0_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "PE_comb_inst0$const_0_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",3]},
            "modargs":{"value":[["BitVector",3],"3'h0"]}
          },
          "PE_comb_inst0$const_3_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",3]},
            "modargs":{"value":[["BitVector",3],"3'h3"]}
          },
          "PE_comb_inst0$const_4_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",3]},
            "modargs":{"value":[["BitVector",3],"3'h4"]}
          },
          "PE_comb_inst0$magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "PE_comb_inst0$magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "PE_comb_inst0$magma_Bits_3_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",3]}
          },
          "PE_comb_inst0$magma_Bits_3_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",3]}
          },
          "PE_comb_inst0$self_O0_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",2,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$self_O12_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",2,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$self_O18_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",2,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$self_O1_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$self_O24_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",2,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$self_O30_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",5,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$self_O35_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",4,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$self_O42_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",8,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$self_O6_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",2,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$self_O7_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",16,"BitIn"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "PE_comb_inst0$self_inst_out_out":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",63,"Bit"]]},
            "metadata":{"inline_verilog_wire":true}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$const_2_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h2"]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$const_3_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h3"]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst3":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst4":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst5":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst6":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_xor_inst0":{
            "modref":"corebit.xor"
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_xor_inst1":{
            "modref":"corebit.xor"
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_xor_inst2":{
            "modref":"corebit.xor"
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst0$Register_inst0$Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst0$Register_inst0$reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",16]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$const_2_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h2"]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$const_3_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h3"]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst3":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst4":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst5":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst6":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_xor_inst0":{
            "modref":"corebit.xor"
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_xor_inst1":{
            "modref":"corebit.xor"
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_xor_inst2":{
            "modref":"corebit.xor"
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst1$Register_inst0$Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_inst1$Register_inst0$reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",16]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$const_2_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h2"]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$const_3_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h3"]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst3":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst4":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst5":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst6":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_xor_inst0":{
            "modref":"corebit.xor"
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_xor_inst1":{
            "modref":"corebit.xor"
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_xor_inst2":{
            "modref":"corebit.xor"
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst2$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",1]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "RegisterMode_inst2$Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$const_2_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h2"]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$const_3_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h3"]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst3":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst4":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst5":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst6":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_xor_inst0":{
            "modref":"corebit.xor"
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_xor_inst1":{
            "modref":"corebit.xor"
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_xor_inst2":{
            "modref":"corebit.xor"
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst3$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",1]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "RegisterMode_inst3$Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$const_2_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h2"]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$const_3_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h3"]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst3":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst4":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst5":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst6":{
            "modref":"corebit.not"
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_xor_inst0":{
            "modref":"corebit.xor"
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_xor_inst1":{
            "modref":"corebit.xor"
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_xor_inst2":{
            "modref":"corebit.xor"
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_inst4$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",1]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "RegisterMode_inst4$Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          }
        },
        "connections":[
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_uge_inst0.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_sge_inst0.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in1.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.sel","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst2.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_ule_inst0.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_sle_inst0.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in1.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.sel","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst3.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.out.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst16.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst18.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst15$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst20.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst16$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst21.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst17$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst22.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst15$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst18$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst15$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst24.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst15$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst16$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst19$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst16$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst25.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst16$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst17$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst20$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst17$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst26.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst17$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst18$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst21$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst18$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst28.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst18$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst19$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst22$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst19$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst29.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst19$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_uge_inst1.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_sge_inst1.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.sel","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst4.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst20$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst20$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst30.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst20$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst21$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst24$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst21$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst32.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst21$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.out.16","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst22$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in1.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst22$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst0.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst22$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst1.in","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst22$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst5.in","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst22$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst5.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst22$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst2.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in1.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst3.in","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_xor_inst0.in1","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_xor_inst1.in1","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_xor_inst2.in1","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_xor_inst3.in1","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst8.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst23$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.out.16","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst24$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst24$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst14.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst24$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.out.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst1.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_1_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.in1.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst4.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst6.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst8.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst10.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in0.0","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst12.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst14.out","ALU_inst0$ALU_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_lshr_inst0.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_ashr_inst0.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.in1","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst5.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_not_inst0.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst1_O_out_out.in","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_and_inst0.in1","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_or_inst0.in1","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_shl_inst0.in1","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_xor_inst0.in1","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst0.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst10$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst10$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst11$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst10$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst13.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst10$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst11$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst12$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst11$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst15.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst11$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst12$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst13$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst12$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst17.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst12$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst13$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst14$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst13$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst19.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst13$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst14_I1_out_out.in","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst14$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst15$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst14$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst23.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst14$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_32_mul_inst0.out.16:32","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst14_I1_out_out.out.0:16"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst15_I1_out_out.in","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst15$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst16$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst15$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst27.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst15$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_32_mul_inst0.out.8:24","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst15_I1_out_out.out.0:16"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst16_I1_out_out.in","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst16$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst16$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst31.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst16$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_32_mul_inst0.out.0:16","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst16_I1_out_out.out.0:16"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst17_I1_out_out.in","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_eq_inst0.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["self.O0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in1.0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.out.15"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst2.in","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.out.15"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_xor_inst0.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.out.15"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_xor_inst1.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.out.15"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_xor_inst2.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.out.15"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_xor_inst3.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.out.15"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst11.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst17$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.out.0:16","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst17_I1_out_out.out.0:16"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst0.in1.0:16","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst1_O_out_out.out.0:16"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_and_inst0.in1","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst1_O_out_out.out.15"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_not_inst2.in","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst1_O_out_out.out.15"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_neg_inst0.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.out.0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_shl_inst0.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst5.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_xor_inst0.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst7.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_or_inst0.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst9.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_and_inst0.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst11.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.in","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.in","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_32_mul_inst0.in0","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst0.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.0:16","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.0:16"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.16"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.17"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.18"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.19"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.20"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.21"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.22"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.23"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.24"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.25"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.26"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.27"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.28"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.29"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.30"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I0_out_out.out.31"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.0:16","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.0:16"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.16"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.17"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.18"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.19"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.20"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.21"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.22"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.23"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.24"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.25"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.26"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.27"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.28"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.29"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.30"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst0_I1_out_out.out.31"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.in","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in0"],
          ["ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.in","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_32_mul_inst0.in1","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst1.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1$coreir_commonlib_mux2x32_inst0$_join.sel"],
          ["ALU_inst0$ALU_comb_inst0$self_b_out_out.out.0:16","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.0:16"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.16"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.17"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.18"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.19"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.20"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.21"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.22"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.23"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.24"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.25"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.26"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.27"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.28"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.29"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.30"],
          ["ALU_inst0$ALU_comb_inst0$bit_const_0_None.out","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I0_out_out.out.31"],
          ["ALU_inst0$ALU_comb_inst0$self_b_out_out.out.0:16","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.0:16"],
          ["ALU_inst0$ALU_comb_inst0$self_b_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.16"],
          ["ALU_inst0$ALU_comb_inst0$self_b_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.17"],
          ["ALU_inst0$ALU_comb_inst0$self_b_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.18"],
          ["ALU_inst0$ALU_comb_inst0$self_b_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.19"],
          ["ALU_inst0$ALU_comb_inst0$self_b_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.20"],
          ["ALU_inst0$ALU_comb_inst0$self_b_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.21"],
          ["ALU_inst0$ALU_comb_inst0$self_b_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.22"],
          ["ALU_inst0$ALU_comb_inst0$self_b_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.23"],
          ["ALU_inst0$ALU_comb_inst0$self_b_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.24"],
          ["ALU_inst0$ALU_comb_inst0$self_b_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.25"],
          ["ALU_inst0$ALU_comb_inst0$self_b_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.26"],
          ["ALU_inst0$ALU_comb_inst0$self_b_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.27"],
          ["ALU_inst0$ALU_comb_inst0$self_b_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.28"],
          ["ALU_inst0$ALU_comb_inst0$self_b_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.29"],
          ["ALU_inst0$ALU_comb_inst0$self_b_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.30"],
          ["ALU_inst0$ALU_comb_inst0$self_b_out_out.out.15","ALU_inst0$ALU_comb_inst0$Mux2xOutUInt32_inst1_I1_out_out.out.31"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst0.in0.16","ALU_inst0$ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst0.in1.16","ALU_inst0$ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.in1.10","ALU_inst0$ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.in1.11","ALU_inst0$ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.in1.12","ALU_inst0$ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.in1.13","ALU_inst0$ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.in1.14","ALU_inst0$ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.in1.15","ALU_inst0$ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.in1.16","ALU_inst0$ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.in1.1","ALU_inst0$ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.in1.2","ALU_inst0$ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.in1.3","ALU_inst0$ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.in1.4","ALU_inst0$ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.in1.5","ALU_inst0$ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.in1.6","ALU_inst0$ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.in1.7","ALU_inst0$ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.in1.8","ALU_inst0$ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.in1.9","ALU_inst0$ALU_comb_inst0$bit_const_0_None.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_eq_inst0.in1","ALU_inst0$ALU_comb_inst0$const_0_16.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_sge_inst1.in1","ALU_inst0$ALU_comb_inst0$const_0_16.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_16_uge_inst1.in1","ALU_inst0$ALU_comb_inst0$const_0_16.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst33.in1","ALU_inst0$ALU_comb_inst0$const_0_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst37.in1","ALU_inst0$ALU_comb_inst0$const_0_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst41.in1","ALU_inst0$ALU_comb_inst0$const_0_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst45.in1","ALU_inst0$ALU_comb_inst0$const_0_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst29.in1","ALU_inst0$ALU_comb_inst0$const_11_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst30.in1","ALU_inst0$ALU_comb_inst0$const_11_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst31.in1","ALU_inst0$ALU_comb_inst0$const_11_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst32.in1","ALU_inst0$ALU_comb_inst0$const_11_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst25.in1","ALU_inst0$ALU_comb_inst0$const_12_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst26.in1","ALU_inst0$ALU_comb_inst0$const_12_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst27.in1","ALU_inst0$ALU_comb_inst0$const_12_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst28.in1","ALU_inst0$ALU_comb_inst0$const_12_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst21.in1","ALU_inst0$ALU_comb_inst0$const_13_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst22.in1","ALU_inst0$ALU_comb_inst0$const_13_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst23.in1","ALU_inst0$ALU_comb_inst0$const_13_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst24.in1","ALU_inst0$ALU_comb_inst0$const_13_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst5.in1","ALU_inst0$ALU_comb_inst0$const_15_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst6.in1","ALU_inst0$ALU_comb_inst0$const_15_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst10.in1","ALU_inst0$ALU_comb_inst0$const_18_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst9.in1","ALU_inst0$ALU_comb_inst0$const_18_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst11.in1","ALU_inst0$ALU_comb_inst0$const_19_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst12.in1","ALU_inst0$ALU_comb_inst0$const_19_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst0.in1","ALU_inst0$ALU_comb_inst0$const_1_1.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst1.in1","ALU_inst0$ALU_comb_inst0$const_1_1.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst2.in1","ALU_inst0$ALU_comb_inst0$const_1_1.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst3.in1","ALU_inst0$ALU_comb_inst0$const_1_1.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst4.in1","ALU_inst0$ALU_comb_inst0$const_1_1.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst5.in1","ALU_inst0$ALU_comb_inst0$const_1_1.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst0.in1","ALU_inst0$ALU_comb_inst0$const_1_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst34.in1","ALU_inst0$ALU_comb_inst0$const_1_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst38.in1","ALU_inst0$ALU_comb_inst0$const_1_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst4.in1","ALU_inst0$ALU_comb_inst0$const_1_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst42.in1","ALU_inst0$ALU_comb_inst0$const_1_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst46.in1","ALU_inst0$ALU_comb_inst0$const_1_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst7.in1","ALU_inst0$ALU_comb_inst0$const_20_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst8.in1","ALU_inst0$ALU_comb_inst0$const_20_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst2.in1","ALU_inst0$ALU_comb_inst0$const_2_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst35.in1","ALU_inst0$ALU_comb_inst0$const_2_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst39.in1","ALU_inst0$ALU_comb_inst0$const_2_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst43.in1","ALU_inst0$ALU_comb_inst0$const_2_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst47.in1","ALU_inst0$ALU_comb_inst0$const_2_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst15.in1","ALU_inst0$ALU_comb_inst0$const_3_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst16.in1","ALU_inst0$ALU_comb_inst0$const_3_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst19.in1","ALU_inst0$ALU_comb_inst0$const_4_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst20.in1","ALU_inst0$ALU_comb_inst0$const_4_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst17.in1","ALU_inst0$ALU_comb_inst0$const_5_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst18.in1","ALU_inst0$ALU_comb_inst0$const_5_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst1.in1","ALU_inst0$ALU_comb_inst0$const_6_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst3.in1","ALU_inst0$ALU_comb_inst0$const_6_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst36.in1","ALU_inst0$ALU_comb_inst0$const_6_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst40.in1","ALU_inst0$ALU_comb_inst0$const_6_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst44.in1","ALU_inst0$ALU_comb_inst0$const_6_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst48.in1","ALU_inst0$ALU_comb_inst0$const_6_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst13.in1","ALU_inst0$ALU_comb_inst0$const_8_5.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst14.in1","ALU_inst0$ALU_comb_inst0$const_8_5.out"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.15","ALU_inst0$ALU_comb_inst0$magma_Bit_and_inst0.in0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_and_inst1.in0","ALU_inst0$ALU_comb_inst0$magma_Bit_and_inst0.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_not_inst0.out","ALU_inst0$ALU_comb_inst0$magma_Bit_and_inst1.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst2.in0","ALU_inst0$ALU_comb_inst0$magma_Bit_and_inst1.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_not_inst1.out","ALU_inst0$ALU_comb_inst0$magma_Bit_and_inst2.in0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_not_inst2.out","ALU_inst0$ALU_comb_inst0$magma_Bit_and_inst2.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_and_inst3.in0","ALU_inst0$ALU_comb_inst0$magma_Bit_and_inst2.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.out.15","ALU_inst0$ALU_comb_inst0$magma_Bit_and_inst3.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst2.in1","ALU_inst0$ALU_comb_inst0$magma_Bit_and_inst3.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.out.15","ALU_inst0$ALU_comb_inst0$magma_Bit_not_inst0.in"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.15","ALU_inst0$ALU_comb_inst0$magma_Bit_not_inst1.in"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst0.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst0.in0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst1.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst0.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst2.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst1.in0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst3.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst1.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst9.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst10.in0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst43.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst10.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst11.in0","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst10.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst44.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst11.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst45.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst12.in0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst46.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst12.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst13.in0","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst12.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst47.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst13.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst14.in0","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst13.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst48.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst14.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst33.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst3.in0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst34.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst3.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst4.in0","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst3.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst35.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst4.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst5.in0","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst4.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst36.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst5.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst37.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst6.in0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst38.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst6.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst7.in0","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst6.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst39.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst7.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst8.in0","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst7.out"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst40.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst8.in1"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst41.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst9.in0"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst42.out","ALU_inst0$ALU_comb_inst0$magma_Bit_or_inst9.in1"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_and_inst0.in0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_ashr_inst0.in0"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_ashr_inst0.in1"],
          ["Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.in1.0","ALU_inst0$ALU_comb_inst0$magma_Bits_16_eq_inst0.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst0.in","ALU_inst0$ALU_comb_inst0$magma_Bits_16_eq_inst0.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst4.in","ALU_inst0$ALU_comb_inst0$magma_Bits_16_eq_inst0.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst7.in","ALU_inst0$ALU_comb_inst0$magma_Bits_16_eq_inst0.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst0.in1","ALU_inst0$ALU_comb_inst0$magma_Bits_16_eq_inst0.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst1.in0","ALU_inst0$ALU_comb_inst0$magma_Bits_16_eq_inst0.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_lshr_inst0.in0"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_lshr_inst0.in1"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_neg_inst0.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_not_inst0.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_or_inst0.in0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_sge_inst0.in0"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_sge_inst0.in1"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_sge_inst1.in0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_shl_inst0.in0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_sle_inst0.in0"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_sle_inst0.in1"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_uge_inst0.in0"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_uge_inst0.in1"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_uge_inst1.in0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_ule_inst0.in0"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_ule_inst0.in1"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$magma_Bits_16_xor_inst0.in0"],
          ["ALU_inst0$ALU_comb_inst0$self_a_out_out.out.0:16","ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst0.in0.0:16"],
          ["ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst1.in0","ALU_inst0$ALU_comb_inst0$magma_Bits_17_add_inst0.out"],
          ["PE_comb_inst0$self_inst_out_out.out.5","ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst0.in0.0"],
          ["PE_comb_inst0$self_inst_out_out.out.5","ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst1.in0.0"],
          ["PE_comb_inst0$self_inst_out_out.out.5","ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst2.in0.0"],
          ["PE_comb_inst0$self_inst_out_out.out.5","ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst3.in0.0"],
          ["PE_comb_inst0$self_inst_out_out.out.5","ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst4.in0.0"],
          ["PE_comb_inst0$self_inst_out_out.out.5","ALU_inst0$ALU_comb_inst0$magma_Bits_1_eq_inst5.in0.0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst0.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst1.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst10.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst11.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst12.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst13.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst14.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst15.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst16.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst17.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst18.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst19.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst2.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst20.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst21.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst22.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst23.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst24.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst25.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst26.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst27.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst28.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst29.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst3.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst30.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst31.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst32.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst33.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst34.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst35.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst36.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst37.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst38.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst39.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst4.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst40.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst41.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst42.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst43.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst44.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst45.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst46.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst47.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst48.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst5.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst6.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst7.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst8.in0"],
          ["PE_comb_inst0$self_O30_out_out.in","ALU_inst0$ALU_comb_inst0$magma_Bits_5_eq_inst9.in0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$self_a_out_out.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out","ALU_inst0$ALU_comb_inst0$self_b_out_out.in"],
          ["LUT_inst0$LUT_comb_inst0$magma_Bits_8_and_inst0.out.0","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst15.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst1.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst28.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.out.0","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst100.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst1.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst103.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst105.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst0.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst106.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.O1","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst144.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst14$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst1.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst40.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_xor_inst1.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst51.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst6.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst61.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst0.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst70.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst0.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst78.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst3.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst85.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in0.0","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst91.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst2.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst96.out","Cond_inst0$Cond_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst1.in1","Cond_inst0$Cond_comb_inst0$const_0_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst109.in1","Cond_inst0$Cond_comb_inst0$const_0_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst118.in1","Cond_inst0$Cond_comb_inst0$const_0_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst126.in1","Cond_inst0$Cond_comb_inst0$const_0_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst134.in1","Cond_inst0$Cond_comb_inst0$const_0_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst140.in1","Cond_inst0$Cond_comb_inst0$const_0_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst143.in1","Cond_inst0$Cond_comb_inst0$const_0_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst144.in1","Cond_inst0$Cond_comb_inst0$const_0_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst18.in1","Cond_inst0$Cond_comb_inst0$const_0_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst34.in1","Cond_inst0$Cond_comb_inst0$const_0_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst49.in1","Cond_inst0$Cond_comb_inst0$const_0_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst63.in1","Cond_inst0$Cond_comb_inst0$const_0_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst76.in1","Cond_inst0$Cond_comb_inst0$const_0_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst88.in1","Cond_inst0$Cond_comb_inst0$const_0_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst99.in1","Cond_inst0$Cond_comb_inst0$const_0_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst13.in1","Cond_inst0$Cond_comb_inst0$const_10_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst30.in1","Cond_inst0$Cond_comb_inst0$const_10_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst46.in1","Cond_inst0$Cond_comb_inst0$const_10_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst61.in1","Cond_inst0$Cond_comb_inst0$const_10_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst62.in1","Cond_inst0$Cond_comb_inst0$const_10_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst14.in1","Cond_inst0$Cond_comb_inst0$const_11_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst31.in1","Cond_inst0$Cond_comb_inst0$const_11_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst47.in1","Cond_inst0$Cond_comb_inst0$const_11_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst48.in1","Cond_inst0$Cond_comb_inst0$const_11_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst15.in1","Cond_inst0$Cond_comb_inst0$const_12_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst32.in1","Cond_inst0$Cond_comb_inst0$const_12_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst33.in1","Cond_inst0$Cond_comb_inst0$const_12_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst16.in1","Cond_inst0$Cond_comb_inst0$const_13_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst17.in1","Cond_inst0$Cond_comb_inst0$const_13_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst0.in1","Cond_inst0$Cond_comb_inst0$const_15_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst100.in1","Cond_inst0$Cond_comb_inst0$const_1_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst110.in1","Cond_inst0$Cond_comb_inst0$const_1_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst119.in1","Cond_inst0$Cond_comb_inst0$const_1_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst127.in1","Cond_inst0$Cond_comb_inst0$const_1_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst135.in1","Cond_inst0$Cond_comb_inst0$const_1_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst141.in1","Cond_inst0$Cond_comb_inst0$const_1_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst142.in1","Cond_inst0$Cond_comb_inst0$const_1_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst19.in1","Cond_inst0$Cond_comb_inst0$const_1_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst2.in1","Cond_inst0$Cond_comb_inst0$const_1_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst35.in1","Cond_inst0$Cond_comb_inst0$const_1_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst50.in1","Cond_inst0$Cond_comb_inst0$const_1_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst64.in1","Cond_inst0$Cond_comb_inst0$const_1_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst77.in1","Cond_inst0$Cond_comb_inst0$const_1_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst89.in1","Cond_inst0$Cond_comb_inst0$const_1_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst101.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst102.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst111.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst112.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst120.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst121.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst128.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst129.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst136.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst137.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst138.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst139.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst20.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst21.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst3.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst36.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst37.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst4.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst51.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst52.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst65.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst66.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst78.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst79.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst90.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst91.in1","Cond_inst0$Cond_comb_inst0$const_2_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst103.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst104.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst113.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst114.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst122.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst123.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst130.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst131.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst132.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst133.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst22.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst23.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst38.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst39.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst5.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst53.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst54.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst6.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst67.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst68.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst80.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst81.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst92.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst93.in1","Cond_inst0$Cond_comb_inst0$const_3_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst105.in1","Cond_inst0$Cond_comb_inst0$const_4_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst115.in1","Cond_inst0$Cond_comb_inst0$const_4_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst124.in1","Cond_inst0$Cond_comb_inst0$const_4_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst125.in1","Cond_inst0$Cond_comb_inst0$const_4_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst24.in1","Cond_inst0$Cond_comb_inst0$const_4_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst40.in1","Cond_inst0$Cond_comb_inst0$const_4_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst55.in1","Cond_inst0$Cond_comb_inst0$const_4_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst69.in1","Cond_inst0$Cond_comb_inst0$const_4_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst7.in1","Cond_inst0$Cond_comb_inst0$const_4_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst82.in1","Cond_inst0$Cond_comb_inst0$const_4_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst94.in1","Cond_inst0$Cond_comb_inst0$const_4_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst106.in1","Cond_inst0$Cond_comb_inst0$const_5_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst116.in1","Cond_inst0$Cond_comb_inst0$const_5_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst117.in1","Cond_inst0$Cond_comb_inst0$const_5_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst25.in1","Cond_inst0$Cond_comb_inst0$const_5_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst41.in1","Cond_inst0$Cond_comb_inst0$const_5_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst56.in1","Cond_inst0$Cond_comb_inst0$const_5_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst70.in1","Cond_inst0$Cond_comb_inst0$const_5_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst8.in1","Cond_inst0$Cond_comb_inst0$const_5_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst83.in1","Cond_inst0$Cond_comb_inst0$const_5_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst95.in1","Cond_inst0$Cond_comb_inst0$const_5_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst107.in1","Cond_inst0$Cond_comb_inst0$const_6_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst108.in1","Cond_inst0$Cond_comb_inst0$const_6_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst26.in1","Cond_inst0$Cond_comb_inst0$const_6_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst42.in1","Cond_inst0$Cond_comb_inst0$const_6_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst57.in1","Cond_inst0$Cond_comb_inst0$const_6_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst71.in1","Cond_inst0$Cond_comb_inst0$const_6_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst84.in1","Cond_inst0$Cond_comb_inst0$const_6_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst9.in1","Cond_inst0$Cond_comb_inst0$const_6_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst96.in1","Cond_inst0$Cond_comb_inst0$const_6_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst10.in1","Cond_inst0$Cond_comb_inst0$const_7_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst27.in1","Cond_inst0$Cond_comb_inst0$const_7_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst43.in1","Cond_inst0$Cond_comb_inst0$const_7_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst58.in1","Cond_inst0$Cond_comb_inst0$const_7_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst72.in1","Cond_inst0$Cond_comb_inst0$const_7_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst85.in1","Cond_inst0$Cond_comb_inst0$const_7_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst97.in1","Cond_inst0$Cond_comb_inst0$const_7_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst98.in1","Cond_inst0$Cond_comb_inst0$const_7_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst11.in1","Cond_inst0$Cond_comb_inst0$const_8_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst28.in1","Cond_inst0$Cond_comb_inst0$const_8_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst44.in1","Cond_inst0$Cond_comb_inst0$const_8_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst59.in1","Cond_inst0$Cond_comb_inst0$const_8_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst73.in1","Cond_inst0$Cond_comb_inst0$const_8_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst86.in1","Cond_inst0$Cond_comb_inst0$const_8_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst87.in1","Cond_inst0$Cond_comb_inst0$const_8_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst12.in1","Cond_inst0$Cond_comb_inst0$const_9_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst29.in1","Cond_inst0$Cond_comb_inst0$const_9_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst45.in1","Cond_inst0$Cond_comb_inst0$const_9_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst60.in1","Cond_inst0$Cond_comb_inst0$const_9_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst74.in1","Cond_inst0$Cond_comb_inst0$const_9_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst75.in1","Cond_inst0$Cond_comb_inst0$const_9_4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst4.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst0.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst7.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst1.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst8.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst1.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst9.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst10.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst17.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst10.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst11.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst10.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst99.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst100.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst107.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst100.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst24.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst101.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst108.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst101.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst102.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst101.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst109.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst102.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst103.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst102.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst110.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst103.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst26.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst104.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst111.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst104.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst105.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst104.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst112.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst105.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst142.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst106.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst113.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst106.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst18.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst11.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst12.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst11.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst19.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst12.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst13.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst12.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst20.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst13.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst14.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst13.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst21.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst14.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst15.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst14.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst22.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst15.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst17.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst16.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst23.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst16.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst17.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst16.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst24.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst17.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst18.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst17.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst25.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst18.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst19.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst18.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst26.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst19.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst20.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst19.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst0.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst2.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst9.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst2.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst3.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst2.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst27.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst20.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst21.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst20.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst28.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst21.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst22.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst21.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst29.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst22.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst23.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst22.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst30.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst23.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst24.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst23.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst31.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst24.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst25.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst24.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst32.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst25.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst26.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst25.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst33.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst26.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst27.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst26.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst34.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst27.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst28.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst27.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst35.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst28.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst33.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst29.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst36.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst29.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst30.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst29.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst10.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst3.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst4.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst3.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst37.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst30.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst31.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst30.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst38.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst31.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst32.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst31.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst39.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst32.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst33.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst32.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst40.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst33.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst34.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst33.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst41.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst34.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst35.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst34.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst42.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst35.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst36.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst35.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst43.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst36.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst37.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst36.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst44.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst37.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst38.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst37.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst45.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst38.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst39.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst38.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst46.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst39.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst40.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst39.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst11.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst4.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst5.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst4.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst47.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst40.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst48.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst41.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst48.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst41.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst42.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst41.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst49.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst42.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst43.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst42.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst50.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst43.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst44.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst43.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst51.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst44.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst45.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst44.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst52.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst45.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst46.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst45.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst53.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst46.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst47.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst46.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst54.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst47.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst48.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst47.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst55.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst48.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst49.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst48.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst56.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst49.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst50.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst49.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst12.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst5.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst6.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst5.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst57.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst50.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst51.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst50.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst58.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst51.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst62.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst52.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst59.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst52.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst53.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst52.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst60.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst53.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst54.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst53.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst61.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst54.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst55.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst54.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst62.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst55.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst56.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst55.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst63.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst56.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst57.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst56.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst64.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst57.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst58.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst57.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst65.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst58.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst59.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst58.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst66.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst59.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst60.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst59.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst13.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst6.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst7.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst6.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst67.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst60.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst61.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst60.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst68.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst61.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst75.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst62.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst69.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst62.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst63.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst62.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst70.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst63.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst64.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst63.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst71.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst64.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst65.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst64.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst72.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst65.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst66.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst65.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst73.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst66.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst67.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst66.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst74.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst67.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst68.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst67.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst75.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst68.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst69.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst68.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst76.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst69.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst70.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst69.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst14.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst7.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst8.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst7.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst77.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst70.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst87.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst71.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst78.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst71.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst72.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst71.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst79.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst72.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst73.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst72.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst80.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst73.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst74.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst73.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst81.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst74.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst75.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst74.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst82.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst75.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst76.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst75.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst83.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst76.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst77.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst76.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst84.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst77.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst78.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst77.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst85.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst78.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst98.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst79.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst86.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst79.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst80.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst79.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst15.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst8.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst9.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst8.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst87.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst80.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst81.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst80.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst88.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst81.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst82.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst81.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst89.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst82.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst83.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst82.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst90.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst83.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst84.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst83.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst91.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst84.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst85.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst84.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst92.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst85.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst108.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst86.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst93.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst86.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst87.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst86.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst94.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst87.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst88.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst87.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst95.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst88.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst89.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst88.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst96.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst89.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst90.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst89.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst16.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst9.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst97.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst90.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst91.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst90.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst98.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst91.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst117.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst92.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst99.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst92.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst93.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst92.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst100.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst93.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst94.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst93.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst101.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst94.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst95.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst94.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst102.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst95.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst96.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst95.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst103.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst96.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst125.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst97.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst104.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst97.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst98.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst97.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst105.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst98.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst99.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst98.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst106.out","Cond_inst0$Cond_comb_inst0$magma_Bit_and_inst99.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst2.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst10.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst119.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst100.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst20.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst101.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst21.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst102.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst124.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst103.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst126.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst104.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst127.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst105.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst22.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst106.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst23.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst107.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst134.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst108.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst135.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst109.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst2.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst11.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst25.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst110.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst140.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst111.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst141.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst112.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst143.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst113.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst3.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst12.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst7.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst13.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst8.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst14.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst9.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst15.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst10.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst16.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst11.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst17.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst12.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst18.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst13.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst19.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst14.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst20.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst15.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst21.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst16.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst22.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst18.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst23.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst19.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst24.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst4.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst25.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst5.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst26.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst24.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst27.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst25.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst28.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst26.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst29.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst27.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst30.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst28.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst31.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst29.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst32.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst30.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst33.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst31.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst34.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst32.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst35.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst34.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst36.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst35.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst37.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst6.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst38.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst7.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst39.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst40.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst40.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst41.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst41.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst42.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst42.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst43.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst43.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst44.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst44.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst45.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst45.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst46.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst46.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst47.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst47.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst49.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst48.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst50.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst49.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst0.in0","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst5.out"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst8.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst50.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst9.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst51.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst55.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst52.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst56.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst53.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst57.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst54.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst58.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst55.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst59.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst56.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst60.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst57.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst61.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst58.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst63.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst59.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_xor_inst0.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst6.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst64.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst60.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst10.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst61.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst11.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst62.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst69.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst63.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst70.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst64.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst71.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst65.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst72.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst66.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst73.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst67.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst74.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst68.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst76.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst69.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst77.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst70.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst12.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst71.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst13.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst72.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst82.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst73.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst83.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst74.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst84.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst75.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst85.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst76.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst86.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst77.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst88.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst78.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst89.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst79.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_xor_inst2.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst8.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst14.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst80.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst15.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst81.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst94.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst82.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst95.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst83.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst96.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst84.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst97.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst85.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst99.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst86.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst100.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst87.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst16.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst88.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst17.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst89.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst1.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst9.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst105.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst90.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst106.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst91.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst107.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst92.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst109.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst93.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst110.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst94.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst18.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst95.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst19.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst96.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst115.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst97.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst116.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst98.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst118.out","Cond_inst0$Cond_comb_inst0$magma_Bit_not_inst99.in"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bit_xor_inst3.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst1.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst65.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst10.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst66.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst10.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst67.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst11.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst68.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst11.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst78.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst12.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst79.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst12.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst80.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst13.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst81.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst13.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst90.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst14.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst91.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst14.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst92.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst15.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst93.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst15.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst101.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst16.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst102.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst16.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst103.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst17.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst104.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst17.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst111.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst18.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst112.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst18.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst113.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst19.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst114.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst19.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst3.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst2.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst4.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst2.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst120.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst20.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst121.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst20.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst122.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst21.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst123.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst21.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst128.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst22.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst129.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst22.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst130.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst23.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst131.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst23.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst132.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst24.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst133.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst24.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst136.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst25.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst137.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst25.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst138.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst26.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst139.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst26.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst5.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst3.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst6.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst3.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst20.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst4.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst21.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst4.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst22.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst5.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst23.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst5.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst36.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst6.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst37.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst6.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst38.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst7.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst39.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst7.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst51.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst8.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst52.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst8.in1"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst53.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst9.in0"],
          ["Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst54.out","Cond_inst0$Cond_comb_inst0$magma_Bit_or_inst9.in1"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst0.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst1.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst10.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst100.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst101.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst102.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst103.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst104.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst105.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst106.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst107.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst108.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst109.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst11.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst110.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst111.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst112.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst113.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst114.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst115.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst116.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst117.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst118.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst119.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst12.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst120.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst121.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst122.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst123.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst124.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst125.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst126.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst127.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst128.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst129.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst13.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst130.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst131.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst132.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst133.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst134.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst135.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst136.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst137.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst138.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst139.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst14.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst140.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst141.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst142.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst143.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst144.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst15.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst16.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst17.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst18.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst19.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst2.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst20.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst21.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst22.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst23.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst24.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst25.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst26.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst27.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst28.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst29.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst3.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst30.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst31.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst32.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst33.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst34.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst35.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst36.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst37.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst38.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst39.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst4.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst40.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst41.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst42.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst43.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst44.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst45.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst46.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst47.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst48.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst49.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst5.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst50.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst51.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst52.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst53.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst54.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst55.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst56.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst57.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst58.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst59.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst6.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst60.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst61.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst62.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst63.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst64.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst65.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst66.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst67.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst68.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst69.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst7.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst70.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst71.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst72.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst73.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst74.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst75.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst76.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst77.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst78.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst79.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst8.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst80.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst81.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst82.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst83.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst84.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst85.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst86.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst87.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst88.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst89.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst9.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst90.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst91.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst92.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst93.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst94.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst95.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst96.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst97.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst98.in0"],
          ["PE_comb_inst0$self_O35_out_out.in","Cond_inst0$Cond_comb_inst0$magma_Bits_4_eq_inst99.in0"],
          ["LUT_inst0$LUT_comb_inst0$magma_Bits_8_lshr_inst0.in1.3","LUT_inst0$LUT_comb_inst0$bit_const_0_None.out"],
          ["LUT_inst0$LUT_comb_inst0$magma_Bits_8_lshr_inst0.in1.4","LUT_inst0$LUT_comb_inst0$bit_const_0_None.out"],
          ["LUT_inst0$LUT_comb_inst0$magma_Bits_8_lshr_inst0.in1.5","LUT_inst0$LUT_comb_inst0$bit_const_0_None.out"],
          ["LUT_inst0$LUT_comb_inst0$magma_Bits_8_lshr_inst0.in1.6","LUT_inst0$LUT_comb_inst0$bit_const_0_None.out"],
          ["LUT_inst0$LUT_comb_inst0$magma_Bits_8_lshr_inst0.in1.7","LUT_inst0$LUT_comb_inst0$bit_const_0_None.out"],
          ["LUT_inst0$LUT_comb_inst0$magma_Bits_8_and_inst0.in1","LUT_inst0$LUT_comb_inst0$const_1_8.out"],
          ["LUT_inst0$LUT_comb_inst0$magma_Bits_8_lshr_inst0.out","LUT_inst0$LUT_comb_inst0$magma_Bits_8_and_inst0.in0"],
          ["PE_comb_inst0$self_O42_out_out.in","LUT_inst0$LUT_comb_inst0$magma_Bits_8_lshr_inst0.in0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.out.0","LUT_inst0$LUT_comb_inst0$magma_Bits_8_lshr_inst0.in1.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.out.0","LUT_inst0$LUT_comb_inst0$magma_Bits_8_lshr_inst0.in1.1"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.out.0","LUT_inst0$LUT_comb_inst0$magma_Bits_8_lshr_inst0.in1.2"],
          ["PE_comb_inst0$magma_Bit_and_inst0.in1","PE_comb_inst0$bit_const_0_None.out"],
          ["PE_comb_inst0$magma_Bit_and_inst1.in1","PE_comb_inst0$bit_const_0_None.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in1.0","PE_comb_inst0$bit_const_0_None.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in1.0","PE_comb_inst0$bit_const_0_None.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in1.0","PE_comb_inst0$bit_const_0_None.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in1","PE_comb_inst0$const_0_16.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in1","PE_comb_inst0$const_0_16.out"],
          ["PE_comb_inst0$magma_Bits_3_eq_inst0.in0","PE_comb_inst0$const_0_3.out"],
          ["PE_comb_inst0$magma_Bits_3_eq_inst1.in0","PE_comb_inst0$const_0_3.out"],
          ["PE_comb_inst0$magma_Bits_3_eq_inst0.in1","PE_comb_inst0$const_3_3.out"],
          ["PE_comb_inst0$magma_Bits_3_eq_inst1.in1","PE_comb_inst0$const_4_3.out"],
          ["PE_comb_inst0$magma_Bits_3_eq_inst0.out","PE_comb_inst0$magma_Bit_and_inst0.in0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_xor_inst0.in0","PE_comb_inst0$magma_Bit_and_inst0.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_xor_inst1.in0","PE_comb_inst0$magma_Bit_and_inst0.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_xor_inst2.in0","PE_comb_inst0$magma_Bit_and_inst0.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_xor_inst0.in0","PE_comb_inst0$magma_Bit_and_inst0.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_xor_inst1.in0","PE_comb_inst0$magma_Bit_and_inst0.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_xor_inst2.in0","PE_comb_inst0$magma_Bit_and_inst0.out"],
          ["PE_comb_inst0$magma_Bits_3_eq_inst1.out","PE_comb_inst0$magma_Bit_and_inst1.in0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_xor_inst0.in0","PE_comb_inst0$magma_Bit_and_inst1.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_xor_inst1.in0","PE_comb_inst0$magma_Bit_and_inst1.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_xor_inst2.in0","PE_comb_inst0$magma_Bit_and_inst1.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_xor_inst0.in0","PE_comb_inst0$magma_Bit_and_inst1.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_xor_inst1.in0","PE_comb_inst0$magma_Bit_and_inst1.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_xor_inst2.in0","PE_comb_inst0$magma_Bit_and_inst1.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_xor_inst0.in0","PE_comb_inst0$magma_Bit_and_inst1.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_xor_inst1.in0","PE_comb_inst0$magma_Bit_and_inst1.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_xor_inst2.in0","PE_comb_inst0$magma_Bit_and_inst1.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.in0","PE_comb_inst0$self_O0_out_out.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.in0","PE_comb_inst0$self_O0_out_out.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.in0","PE_comb_inst0$self_O0_out_out.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.in0","PE_comb_inst0$self_O0_out_out.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.in0","PE_comb_inst0$self_O0_out_out.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.in0","PE_comb_inst0$self_O0_out_out.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.in0","PE_comb_inst0$self_O0_out_out.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.in0","PE_comb_inst0$self_O0_out_out.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.in0","PE_comb_inst0$self_O0_out_out.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.in0","PE_comb_inst0$self_O0_out_out.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.in0","PE_comb_inst0$self_O0_out_out.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.in0","PE_comb_inst0$self_O0_out_out.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.in0","PE_comb_inst0$self_O0_out_out.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.in0","PE_comb_inst0$self_O0_out_out.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.in0","PE_comb_inst0$self_O0_out_out.in"],
          ["PE_comb_inst0$self_inst_out_out.out.18:20","PE_comb_inst0$self_O0_out_out.out.0:2"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.in0","PE_comb_inst0$self_O12_out_out.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.in0","PE_comb_inst0$self_O12_out_out.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.in0","PE_comb_inst0$self_O12_out_out.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.in0","PE_comb_inst0$self_O12_out_out.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.in0","PE_comb_inst0$self_O12_out_out.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.in0","PE_comb_inst0$self_O12_out_out.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.in0","PE_comb_inst0$self_O12_out_out.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.in0","PE_comb_inst0$self_O12_out_out.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.in0","PE_comb_inst0$self_O12_out_out.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.in0","PE_comb_inst0$self_O12_out_out.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.in0","PE_comb_inst0$self_O12_out_out.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.in0","PE_comb_inst0$self_O12_out_out.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.in0","PE_comb_inst0$self_O12_out_out.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.in0","PE_comb_inst0$self_O12_out_out.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.in0","PE_comb_inst0$self_O12_out_out.in"],
          ["PE_comb_inst0$self_inst_out_out.out.54:56","PE_comb_inst0$self_O12_out_out.out.0:2"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.in0","PE_comb_inst0$self_O18_out_out.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.in0","PE_comb_inst0$self_O18_out_out.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.in0","PE_comb_inst0$self_O18_out_out.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.in0","PE_comb_inst0$self_O18_out_out.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.in0","PE_comb_inst0$self_O18_out_out.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.in0","PE_comb_inst0$self_O18_out_out.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.in0","PE_comb_inst0$self_O18_out_out.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.in0","PE_comb_inst0$self_O18_out_out.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.in0","PE_comb_inst0$self_O18_out_out.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.in0","PE_comb_inst0$self_O18_out_out.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.in0","PE_comb_inst0$self_O18_out_out.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.in0","PE_comb_inst0$self_O18_out_out.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.in0","PE_comb_inst0$self_O18_out_out.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.in0","PE_comb_inst0$self_O18_out_out.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.in0","PE_comb_inst0$self_O18_out_out.in"],
          ["PE_comb_inst0$self_inst_out_out.out.57:59","PE_comb_inst0$self_O18_out_out.out.0:2"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.in1","PE_comb_inst0$self_O1_out_out.in"],
          ["PE_comb_inst0$self_inst_out_out.out.20:36","PE_comb_inst0$self_O1_out_out.out.0:16"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.in0","PE_comb_inst0$self_O24_out_out.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.in0","PE_comb_inst0$self_O24_out_out.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.in0","PE_comb_inst0$self_O24_out_out.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.in0","PE_comb_inst0$self_O24_out_out.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.in0","PE_comb_inst0$self_O24_out_out.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.in0","PE_comb_inst0$self_O24_out_out.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.in0","PE_comb_inst0$self_O24_out_out.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.in0","PE_comb_inst0$self_O24_out_out.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.in0","PE_comb_inst0$self_O24_out_out.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.in0","PE_comb_inst0$self_O24_out_out.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.in0","PE_comb_inst0$self_O24_out_out.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.in0","PE_comb_inst0$self_O24_out_out.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.in0","PE_comb_inst0$self_O24_out_out.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.in0","PE_comb_inst0$self_O24_out_out.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.in0","PE_comb_inst0$self_O24_out_out.in"],
          ["PE_comb_inst0$self_inst_out_out.out.60:62","PE_comb_inst0$self_O24_out_out.out.0:2"],
          ["PE_comb_inst0$self_inst_out_out.out.0:5","PE_comb_inst0$self_O30_out_out.out.0:5"],
          ["PE_comb_inst0$self_inst_out_out.out.14:18","PE_comb_inst0$self_O35_out_out.out.0:4"],
          ["PE_comb_inst0$self_inst_out_out.out.6:14","PE_comb_inst0$self_O42_out_out.out.0:8"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.in0","PE_comb_inst0$self_O6_out_out.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.in0","PE_comb_inst0$self_O6_out_out.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.in0","PE_comb_inst0$self_O6_out_out.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.in0","PE_comb_inst0$self_O6_out_out.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.in0","PE_comb_inst0$self_O6_out_out.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.in0","PE_comb_inst0$self_O6_out_out.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.in0","PE_comb_inst0$self_O6_out_out.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.in0","PE_comb_inst0$self_O6_out_out.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.in0","PE_comb_inst0$self_O6_out_out.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.in0","PE_comb_inst0$self_O6_out_out.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.in0","PE_comb_inst0$self_O6_out_out.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.in0","PE_comb_inst0$self_O6_out_out.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.in0","PE_comb_inst0$self_O6_out_out.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.in0","PE_comb_inst0$self_O6_out_out.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.in0","PE_comb_inst0$self_O6_out_out.in"],
          ["PE_comb_inst0$self_inst_out_out.out.36:38","PE_comb_inst0$self_O6_out_out.out.0:2"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.in1","PE_comb_inst0$self_O7_out_out.in"],
          ["PE_comb_inst0$self_inst_out_out.out.38:54","PE_comb_inst0$self_O7_out_out.out.0:16"],
          ["self.inst","PE_comb_inst0$self_inst_out_out.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in1.0","PE_comb_inst0$self_inst_out_out.out.56"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in1.0","PE_comb_inst0$self_inst_out_out.out.59"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in1.0","PE_comb_inst0$self_inst_out_out.out.62"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$bit_const_0_None.out","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.clk_en","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.out","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$bit_const_1_None.out","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst1.out","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_and_inst1.out","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst0$Register_inst0$Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.sel","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.out","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.data0","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["self.data0","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.out","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_inst0$Register_inst0$reg_PR_inst0.out","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["RegisterMode_inst0$Register_inst0$reg_PR_inst0.out","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.out","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in1","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.in1","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst0.out","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_inst0$Register_inst0$reg_PR_inst0.out","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.in1","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.in1","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst2.out","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_and_inst0.out","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.data0","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_and_inst2.out","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_and_inst3.out","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_inst0$Register_inst0$Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in1","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.out","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.out","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.out","RegisterMode_inst0$RegisterMode_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_xor_inst0.in1","RegisterMode_inst0$RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_xor_inst1.in1","RegisterMode_inst0$RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_xor_inst2.in1","RegisterMode_inst0$RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.in1","RegisterMode_inst0$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.in1","RegisterMode_inst0$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.in1","RegisterMode_inst0$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.in1","RegisterMode_inst0$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.in1","RegisterMode_inst0$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.in1","RegisterMode_inst0$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.in1","RegisterMode_inst0$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.in1","RegisterMode_inst0$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.in1","RegisterMode_inst0$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.in1","RegisterMode_inst0$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.in1","RegisterMode_inst0$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.in1","RegisterMode_inst0$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.in1","RegisterMode_inst0$RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.in1","RegisterMode_inst0$RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.in1","RegisterMode_inst0$RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.out","RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_and_inst0.in0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst3.out","RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_and_inst0.in1"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.out","RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_and_inst1.in0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst4.out","RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_and_inst1.in1"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.out","RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_and_inst2.in0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst5.out","RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_and_inst2.in1"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.out","RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_and_inst3.in0"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst6.out","RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_and_inst3.in1"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_xor_inst0.out","RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst0.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_xor_inst1.out","RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst1.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_xor_inst2.out","RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst2.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.out","RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst3.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.out","RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst4.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.out","RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst5.in"],
          ["RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.out","RegisterMode_inst0$RegisterMode_comb_inst0$magma_Bit_not_inst6.in"],
          ["RegisterMode_inst0$Register_inst0$reg_PR_inst0.out","RegisterMode_inst0$Register_inst0$Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["RegisterMode_inst0$Register_inst0$reg_PR_inst0.in","RegisterMode_inst0$Register_inst0$Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["self.ASYNCRESET","RegisterMode_inst0$Register_inst0$reg_PR_inst0.arst"],
          ["self.CLK","RegisterMode_inst0$Register_inst0$reg_PR_inst0.clk"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$bit_const_0_None.out","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.clk_en","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.out","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$bit_const_1_None.out","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst1.out","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_and_inst1.out","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst1$Register_inst0$Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.sel","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.out","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.data1","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["self.data1","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.out","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_inst1$Register_inst0$reg_PR_inst0.out","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["RegisterMode_inst1$Register_inst0$reg_PR_inst0.out","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.out","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in1","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.in1","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst0.out","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_inst1$Register_inst0$reg_PR_inst0.out","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.in1","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.in1","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst2.out","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_and_inst0.out","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.data1","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_and_inst2.out","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_and_inst3.out","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_inst1$Register_inst0$Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in1","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.out","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.out","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.out","RegisterMode_inst1$RegisterMode_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_xor_inst0.in1","RegisterMode_inst1$RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_xor_inst1.in1","RegisterMode_inst1$RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_xor_inst2.in1","RegisterMode_inst1$RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.in1","RegisterMode_inst1$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.in1","RegisterMode_inst1$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.in1","RegisterMode_inst1$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.in1","RegisterMode_inst1$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.in1","RegisterMode_inst1$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.in1","RegisterMode_inst1$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.in1","RegisterMode_inst1$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.in1","RegisterMode_inst1$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.in1","RegisterMode_inst1$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.in1","RegisterMode_inst1$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.in1","RegisterMode_inst1$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.in1","RegisterMode_inst1$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.in1","RegisterMode_inst1$RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.in1","RegisterMode_inst1$RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.in1","RegisterMode_inst1$RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.out","RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_and_inst0.in0"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst3.out","RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_and_inst0.in1"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.out","RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_and_inst1.in0"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst4.out","RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_and_inst1.in1"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.out","RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_and_inst2.in0"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst5.out","RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_and_inst2.in1"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.out","RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_and_inst3.in0"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst6.out","RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_and_inst3.in1"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_xor_inst0.out","RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst0.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_xor_inst1.out","RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst1.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_xor_inst2.out","RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst2.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.out","RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst3.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.out","RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst4.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.out","RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst5.in"],
          ["RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.out","RegisterMode_inst1$RegisterMode_comb_inst0$magma_Bit_not_inst6.in"],
          ["RegisterMode_inst1$Register_inst0$reg_PR_inst0.out","RegisterMode_inst1$Register_inst0$Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["RegisterMode_inst1$Register_inst0$reg_PR_inst0.in","RegisterMode_inst1$Register_inst0$Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["self.ASYNCRESET","RegisterMode_inst1$Register_inst0$reg_PR_inst0.arst"],
          ["self.CLK","RegisterMode_inst1$Register_inst0$reg_PR_inst0.clk"],
          ["self.bit0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.bit0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.out","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$bit_const_0_None.out","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.clk_en","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.out","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst2$Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.out","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst2$Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.out","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.out","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.out","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst2$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.out.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["RegisterMode_inst2$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.out.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.out","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst0.out","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$bit_const_1_None.out","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst1.out","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst2$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.out.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst2.out","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_and_inst0.out","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_and_inst1.out","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.bit0","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_and_inst2.out","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_and_inst3.out","RegisterMode_inst2$RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_xor_inst0.in1","RegisterMode_inst2$RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_xor_inst1.in1","RegisterMode_inst2$RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_xor_inst2.in1","RegisterMode_inst2$RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.in1","RegisterMode_inst2$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.in1","RegisterMode_inst2$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.in1","RegisterMode_inst2$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.in1","RegisterMode_inst2$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.in1","RegisterMode_inst2$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.in1","RegisterMode_inst2$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.in1","RegisterMode_inst2$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.in1","RegisterMode_inst2$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.in1","RegisterMode_inst2$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.in1","RegisterMode_inst2$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.in1","RegisterMode_inst2$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.in1","RegisterMode_inst2$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.in1","RegisterMode_inst2$RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.in1","RegisterMode_inst2$RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.in1","RegisterMode_inst2$RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.out","RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_and_inst0.in0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst3.out","RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_and_inst0.in1"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.out","RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_and_inst1.in0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst4.out","RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_and_inst1.in1"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.out","RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_and_inst2.in0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst5.out","RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_and_inst2.in1"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.out","RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_and_inst3.in0"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst6.out","RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_and_inst3.in1"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_xor_inst0.out","RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst0.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_xor_inst1.out","RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst1.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_xor_inst2.out","RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst2.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.out","RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst3.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.out","RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst4.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.out","RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst5.in"],
          ["RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.out","RegisterMode_inst2$RegisterMode_comb_inst0$magma_Bit_not_inst6.in"],
          ["self.ASYNCRESET","RegisterMode_inst2$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.arst"],
          ["self.CLK","RegisterMode_inst2$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.clk"],
          ["RegisterMode_inst2$Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst2$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.in.0"],
          ["RegisterMode_inst2$Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst2$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.out.0"],
          ["self.bit1","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.bit1","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.out","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$bit_const_0_None.out","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.clk_en","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.out","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst3$Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.out","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst3$Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.out","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.out","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.out","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst3$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.out.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["RegisterMode_inst3$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.out.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.out","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst0.out","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$bit_const_1_None.out","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst1.out","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst3$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.out.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst2.out","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_and_inst0.out","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_and_inst1.out","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.bit1","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_and_inst2.out","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_and_inst3.out","RegisterMode_inst3$RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_xor_inst0.in1","RegisterMode_inst3$RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_xor_inst1.in1","RegisterMode_inst3$RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_xor_inst2.in1","RegisterMode_inst3$RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.in1","RegisterMode_inst3$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.in1","RegisterMode_inst3$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.in1","RegisterMode_inst3$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.in1","RegisterMode_inst3$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.in1","RegisterMode_inst3$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.in1","RegisterMode_inst3$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.in1","RegisterMode_inst3$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.in1","RegisterMode_inst3$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.in1","RegisterMode_inst3$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.in1","RegisterMode_inst3$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.in1","RegisterMode_inst3$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.in1","RegisterMode_inst3$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.in1","RegisterMode_inst3$RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.in1","RegisterMode_inst3$RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.in1","RegisterMode_inst3$RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.out","RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_and_inst0.in0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst3.out","RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_and_inst0.in1"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.out","RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_and_inst1.in0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst4.out","RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_and_inst1.in1"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.out","RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_and_inst2.in0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst5.out","RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_and_inst2.in1"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.out","RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_and_inst3.in0"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst6.out","RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_and_inst3.in1"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_xor_inst0.out","RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst0.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_xor_inst1.out","RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst1.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_xor_inst2.out","RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst2.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.out","RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst3.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.out","RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst4.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.out","RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst5.in"],
          ["RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.out","RegisterMode_inst3$RegisterMode_comb_inst0$magma_Bit_not_inst6.in"],
          ["self.ASYNCRESET","RegisterMode_inst3$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.arst"],
          ["self.CLK","RegisterMode_inst3$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.clk"],
          ["RegisterMode_inst3$Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst3$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.in.0"],
          ["RegisterMode_inst3$Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst3$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.out.0"],
          ["self.bit2","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.bit2","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.out","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$bit_const_0_None.out","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.clk_en","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.out","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst4$Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.out","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst4$Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.out","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.out","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.out","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst4$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.out.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["RegisterMode_inst4$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.out.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.out","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst0.out","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$bit_const_1_None.out","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst1.out","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst4$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.out.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst2.out","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_and_inst0.out","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_and_inst1.out","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.bit2","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_and_inst2.out","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_and_inst3.out","RegisterMode_inst4$RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_xor_inst0.in1","RegisterMode_inst4$RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_xor_inst1.in1","RegisterMode_inst4$RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_xor_inst2.in1","RegisterMode_inst4$RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.in1","RegisterMode_inst4$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.in1","RegisterMode_inst4$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.in1","RegisterMode_inst4$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.in1","RegisterMode_inst4$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.in1","RegisterMode_inst4$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.in1","RegisterMode_inst4$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.in1","RegisterMode_inst4$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.in1","RegisterMode_inst4$RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.in1","RegisterMode_inst4$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.in1","RegisterMode_inst4$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.in1","RegisterMode_inst4$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.in1","RegisterMode_inst4$RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.in1","RegisterMode_inst4$RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.in1","RegisterMode_inst4$RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.in1","RegisterMode_inst4$RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.out","RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_and_inst0.in0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst3.out","RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_and_inst0.in1"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.out","RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_and_inst1.in0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst4.out","RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_and_inst1.in1"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.out","RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_and_inst2.in0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst5.out","RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_and_inst2.in1"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.out","RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_and_inst3.in0"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst6.out","RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_and_inst3.in1"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_xor_inst0.out","RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst0.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_xor_inst1.out","RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst1.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_xor_inst2.out","RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst2.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.out","RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst3.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.out","RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst4.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.out","RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst5.in"],
          ["RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.out","RegisterMode_inst4$RegisterMode_comb_inst0$magma_Bit_not_inst6.in"],
          ["self.ASYNCRESET","RegisterMode_inst4$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.arst"],
          ["self.CLK","RegisterMode_inst4$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.clk"],
          ["RegisterMode_inst4$Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_inst4$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.in.0"],
          ["RegisterMode_inst4$Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_inst4$Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.out.0"]
        ]
      },
      "PE_comb":{
        "type":["Record",[
          ["inst",["Array",63,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["self_rega_O0",["Array",16,"BitIn"]],
          ["self_rega_O1",["Array",16,"BitIn"]],
          ["self_regb_O0",["Array",16,"BitIn"]],
          ["self_regb_O1",["Array",16,"BitIn"]],
          ["self_regd_O0","BitIn"],
          ["self_regd_O1","BitIn"],
          ["self_rege_O0","BitIn"],
          ["self_rege_O1","BitIn"],
          ["self_regf_O0","BitIn"],
          ["self_regf_O1","BitIn"],
          ["self_alu_O0",["Array",16,"BitIn"]],
          ["self_alu_O1","BitIn"],
          ["self_alu_O2","BitIn"],
          ["self_alu_O3","BitIn"],
          ["self_alu_O4","BitIn"],
          ["self_alu_O5","BitIn"],
          ["self_cond_O","BitIn"],
          ["self_lut_O","BitIn"],
          ["O0",["Array",2,"Bit"]],
          ["O1",["Array",16,"Bit"]],
          ["O2",["Array",16,"Bit"]],
          ["O3","Bit"],
          ["O4","Bit"],
          ["O5",["Array",16,"Bit"]],
          ["O6",["Array",2,"Bit"]],
          ["O7",["Array",16,"Bit"]],
          ["O8",["Array",16,"Bit"]],
          ["O9","Bit"],
          ["O10","Bit"],
          ["O11",["Array",16,"Bit"]],
          ["O12",["Array",2,"Bit"]],
          ["O13","Bit"],
          ["O14","Bit"],
          ["O15","Bit"],
          ["O16","Bit"],
          ["O17","Bit"],
          ["O18",["Array",2,"Bit"]],
          ["O19","Bit"],
          ["O20","Bit"],
          ["O21","Bit"],
          ["O22","Bit"],
          ["O23","Bit"],
          ["O24",["Array",2,"Bit"]],
          ["O25","Bit"],
          ["O26","Bit"],
          ["O27","Bit"],
          ["O28","Bit"],
          ["O29","Bit"],
          ["O30",["Array",5,"Bit"]],
          ["O31",["Array",1,"Bit"]],
          ["O32",["Array",16,"Bit"]],
          ["O33",["Array",16,"Bit"]],
          ["O34","Bit"],
          ["O35",["Array",4,"Bit"]],
          ["O36","Bit"],
          ["O37","Bit"],
          ["O38","Bit"],
          ["O39","Bit"],
          ["O40","Bit"],
          ["O41","Bit"],
          ["O42",["Array",8,"Bit"]],
          ["O43","Bit"],
          ["O44","Bit"],
          ["O45","Bit"],
          ["O46",["Array",16,"Bit"]],
          ["O47","Bit"]
        ]],
        "instances":{
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "const_0_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_0_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",3]},
            "modargs":{"value":[["BitVector",3],"3'h0"]}
          },
          "const_3_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",3]},
            "modargs":{"value":[["BitVector",3],"3'h3"]}
          },
          "const_4_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",3]},
            "modargs":{"value":[["BitVector",3],"3'h4"]}
          },
          "magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "magma_Bits_3_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",3]}
          },
          "magma_Bits_3_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",3]}
          }
        },
        "connections":[
          ["magma_Bit_and_inst0.in1","bit_const_0_None.out"],
          ["magma_Bit_and_inst1.in1","bit_const_0_None.out"],
          ["self.O17","bit_const_0_None.out"],
          ["self.O23","bit_const_0_None.out"],
          ["self.O29","bit_const_0_None.out"],
          ["self.O11","const_0_16.out"],
          ["self.O5","const_0_16.out"],
          ["magma_Bits_3_eq_inst0.in0","const_0_3.out"],
          ["magma_Bits_3_eq_inst1.in0","const_0_3.out"],
          ["magma_Bits_3_eq_inst0.in1","const_3_3.out"],
          ["magma_Bits_3_eq_inst1.in1","const_4_3.out"],
          ["magma_Bits_3_eq_inst0.out","magma_Bit_and_inst0.in0"],
          ["self.O10","magma_Bit_and_inst0.out"],
          ["self.O4","magma_Bit_and_inst0.out"],
          ["magma_Bits_3_eq_inst1.out","magma_Bit_and_inst1.in0"],
          ["self.O16","magma_Bit_and_inst1.out"],
          ["self.O22","magma_Bit_and_inst1.out"],
          ["self.O28","magma_Bit_and_inst1.out"],
          ["self.inst.18:20","self.O0.0:2"],
          ["self.inst.20:36","self.O1.0:16"],
          ["self.inst.54:56","self.O12.0:2"],
          ["self.inst.56","self.O13"],
          ["self.bit0","self.O14"],
          ["self.clk_en","self.O15"],
          ["self.inst.57:59","self.O18.0:2"],
          ["self.inst.59","self.O19"],
          ["self.data0","self.O2"],
          ["self.bit1","self.O20"],
          ["self.clk_en","self.O21"],
          ["self.inst.60:62","self.O24.0:2"],
          ["self.inst.62","self.O25"],
          ["self.bit2","self.O26"],
          ["self.clk_en","self.O27"],
          ["self.clk_en","self.O3"],
          ["self.inst.0:5","self.O30.0:5"],
          ["self.inst.5","self.O31.0"],
          ["self.self_rega_O0","self.O32"],
          ["self.self_regb_O0","self.O33"],
          ["self.self_regd_O0","self.O34"],
          ["self.inst.14:18","self.O35.0:4"],
          ["self.self_alu_O1","self.O36"],
          ["self.self_lut_O","self.O37"],
          ["self.self_alu_O2","self.O38"],
          ["self.self_alu_O3","self.O39"],
          ["self.self_alu_O4","self.O40"],
          ["self.self_alu_O5","self.O41"],
          ["self.inst.6:14","self.O42.0:8"],
          ["self.self_regd_O0","self.O43"],
          ["self.self_rege_O0","self.O44"],
          ["self.self_regf_O0","self.O45"],
          ["self.self_alu_O0","self.O46"],
          ["self.self_cond_O","self.O47"],
          ["self.inst.36:38","self.O6.0:2"],
          ["self.inst.38:54","self.O7.0:16"],
          ["self.data1","self.O8"],
          ["self.clk_en","self.O9"]
        ]
      },
      "Register":{
        "type":["Record",[
          ["value",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",16]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["reg_PR_inst0.out","Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["self.value","Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["reg_PR_inst0.in","Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["self.en","Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.ASYNCRESET","reg_PR_inst0.arst"],
          ["self.CLK","reg_PR_inst0.clk"],
          ["self.O","reg_PR_inst0.out"]
        ]
      },
      "RegisterMode":{
        "type":["Record",[
          ["mode",["Array",2,"BitIn"]],
          ["const_",["Array",16,"BitIn"]],
          ["value",["Array",16,"BitIn"]],
          ["clk_en","BitIn"],
          ["config_we","BitIn"],
          ["config_data",["Array",16,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1",["Array",16,"Bit"]]
        ]],
        "instances":{
          "RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "RegisterMode_comb_inst0$bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "RegisterMode_comb_inst0$bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "RegisterMode_comb_inst0$const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "RegisterMode_comb_inst0$const_2_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h2"]}
          },
          "RegisterMode_comb_inst0$const_3_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h3"]}
          },
          "RegisterMode_comb_inst0$magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "RegisterMode_comb_inst0$magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "RegisterMode_comb_inst0$magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "RegisterMode_comb_inst0$magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "RegisterMode_comb_inst0$magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "RegisterMode_comb_inst0$magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "RegisterMode_comb_inst0$magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "RegisterMode_comb_inst0$magma_Bit_not_inst3":{
            "modref":"corebit.not"
          },
          "RegisterMode_comb_inst0$magma_Bit_not_inst4":{
            "modref":"corebit.not"
          },
          "RegisterMode_comb_inst0$magma_Bit_not_inst5":{
            "modref":"corebit.not"
          },
          "RegisterMode_comb_inst0$magma_Bit_not_inst6":{
            "modref":"corebit.not"
          },
          "RegisterMode_comb_inst0$magma_Bit_xor_inst0":{
            "modref":"corebit.xor"
          },
          "RegisterMode_comb_inst0$magma_Bit_xor_inst1":{
            "modref":"corebit.xor"
          },
          "RegisterMode_comb_inst0$magma_Bit_xor_inst2":{
            "modref":"corebit.xor"
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst12":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst13":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst14":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "Register_inst0$Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Register_inst0$reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",16]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["RegisterMode_comb_inst0$bit_const_0_None.out","RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.clk_en","RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.out","RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_comb_inst0$bit_const_1_None.out","RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$magma_Bit_not_inst1.out","RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$magma_Bit_and_inst1.out","RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Register_inst0$Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.sel","RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.out","RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.value","RegisterMode_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["self.value","RegisterMode_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.out","RegisterMode_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["Register_inst0$reg_PR_inst0.out","RegisterMode_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["Register_inst0$reg_PR_inst0.out","RegisterMode_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.out","RegisterMode_comb_inst0$Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.config_data","RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["RegisterMode_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in1","RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.in1","RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_comb_inst0$magma_Bit_not_inst0.out","RegisterMode_comb_inst0$Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["Register_inst0$reg_PR_inst0.out","RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["RegisterMode_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.in1","RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.in1","RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_comb_inst0$magma_Bit_not_inst2.out","RegisterMode_comb_inst0$Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_comb_inst0$magma_Bit_and_inst0.out","RegisterMode_comb_inst0$Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.value","RegisterMode_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_comb_inst0$magma_Bit_and_inst2.out","RegisterMode_comb_inst0$Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.in0","RegisterMode_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_comb_inst0$magma_Bit_and_inst3.out","RegisterMode_comb_inst0$Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["Register_inst0$Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in1","RegisterMode_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.out","RegisterMode_comb_inst0$Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.const_","RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["self.O0","RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.out","RegisterMode_comb_inst0$Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.O1","RegisterMode_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.out","RegisterMode_comb_inst0$Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["RegisterMode_comb_inst0$magma_Bit_xor_inst0.in1","RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_comb_inst0$magma_Bit_xor_inst1.in1","RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_comb_inst0$magma_Bit_xor_inst2.in1","RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.in1","RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.in1","RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.in1","RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.in1","RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.in1","RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.in1","RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.in1","RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.in1","RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.in1","RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.in1","RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.in1","RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.in1","RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.in1","RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.in1","RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.in1","RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.out","RegisterMode_comb_inst0$magma_Bit_and_inst0.in0"],
          ["RegisterMode_comb_inst0$magma_Bit_not_inst3.out","RegisterMode_comb_inst0$magma_Bit_and_inst0.in1"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.out","RegisterMode_comb_inst0$magma_Bit_and_inst1.in0"],
          ["RegisterMode_comb_inst0$magma_Bit_not_inst4.out","RegisterMode_comb_inst0$magma_Bit_and_inst1.in1"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.out","RegisterMode_comb_inst0$magma_Bit_and_inst2.in0"],
          ["RegisterMode_comb_inst0$magma_Bit_not_inst5.out","RegisterMode_comb_inst0$magma_Bit_and_inst2.in1"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.out","RegisterMode_comb_inst0$magma_Bit_and_inst3.in0"],
          ["RegisterMode_comb_inst0$magma_Bit_not_inst6.out","RegisterMode_comb_inst0$magma_Bit_and_inst3.in1"],
          ["RegisterMode_comb_inst0$magma_Bit_xor_inst0.out","RegisterMode_comb_inst0$magma_Bit_not_inst0.in"],
          ["RegisterMode_comb_inst0$magma_Bit_xor_inst1.out","RegisterMode_comb_inst0$magma_Bit_not_inst1.in"],
          ["RegisterMode_comb_inst0$magma_Bit_xor_inst2.out","RegisterMode_comb_inst0$magma_Bit_not_inst2.in"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.out","RegisterMode_comb_inst0$magma_Bit_not_inst3.in"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.out","RegisterMode_comb_inst0$magma_Bit_not_inst4.in"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.out","RegisterMode_comb_inst0$magma_Bit_not_inst5.in"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.out","RegisterMode_comb_inst0$magma_Bit_not_inst6.in"],
          ["self.config_we","RegisterMode_comb_inst0$magma_Bit_xor_inst0.in0"],
          ["self.config_we","RegisterMode_comb_inst0$magma_Bit_xor_inst1.in0"],
          ["self.config_we","RegisterMode_comb_inst0$magma_Bit_xor_inst2.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.in0"],
          ["Register_inst0$reg_PR_inst0.out","Register_inst0$Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["Register_inst0$reg_PR_inst0.in","Register_inst0$Register_comb_inst0$Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["self.ASYNCRESET","Register_inst0$reg_PR_inst0.arst"],
          ["self.CLK","Register_inst0$reg_PR_inst0.clk"]
        ]
      },
      "RegisterMode_comb":{
        "type":["Record",[
          ["mode",["Array",2,"BitIn"]],
          ["const_",["Array",16,"BitIn"]],
          ["value",["Array",16,"BitIn"]],
          ["clk_en","BitIn"],
          ["config_we","BitIn"],
          ["config_data",["Array",16,"BitIn"]],
          ["self_register_O",["Array",16,"BitIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2",["Array",16,"Bit"]],
          ["O3",["Array",16,"Bit"]]
        ]],
        "instances":{
          "Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "const_2_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h2"]}
          },
          "const_3_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h3"]}
          },
          "magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst3":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst4":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst5":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst6":{
            "modref":"corebit.not"
          },
          "magma_Bit_xor_inst0":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst1":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst2":{
            "modref":"corebit.xor"
          },
          "magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst12":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst13":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst14":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["bit_const_0_None.out","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.clk_en","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_2_eq_inst1.out","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["bit_const_1_None.out","Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in1.0","Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in1.0","Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_not_inst1.out","Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_and_inst1.out","Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.O1","Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_2_eq_inst12.out","Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.value","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["self.value","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_2_eq_inst0.out","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.self_register_O","Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["self.self_register_O","Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_2_eq_inst2.out","Mux2xOutUInt16_inst1$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.config_data","Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.in1","Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.in1","Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bit_not_inst0.out","Mux2xOutUInt16_inst2$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.self_register_O","Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.in1","Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.in1","Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bit_not_inst2.out","Mux2xOutUInt16_inst3$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bit_and_inst0.out","Mux2xOutUInt16_inst4$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.value","Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bit_and_inst2.out","Mux2xOutUInt16_inst5$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.in0","Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bit_and_inst3.out","Mux2xOutUInt16_inst6$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.O0","Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_2_eq_inst11.out","Mux2xOutUInt16_inst7$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.const_","Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["self.O2","Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_2_eq_inst13.out","Mux2xOutUInt16_inst8$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.O3","Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["magma_Bits_2_eq_inst14.out","Mux2xOutUInt16_inst9$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["magma_Bit_xor_inst0.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst1.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst2.in1","bit_const_1_None.out"],
          ["magma_Bits_2_eq_inst10.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst11.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst12.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst13.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst14.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst4.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst6.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst8.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst3.in1","const_2_2.out"],
          ["magma_Bits_2_eq_inst5.in1","const_2_2.out"],
          ["magma_Bits_2_eq_inst7.in1","const_2_2.out"],
          ["magma_Bits_2_eq_inst9.in1","const_2_2.out"],
          ["magma_Bits_2_eq_inst0.in1","const_3_2.out"],
          ["magma_Bits_2_eq_inst1.in1","const_3_2.out"],
          ["magma_Bits_2_eq_inst2.in1","const_3_2.out"],
          ["magma_Bits_2_eq_inst3.out","magma_Bit_and_inst0.in0"],
          ["magma_Bit_not_inst3.out","magma_Bit_and_inst0.in1"],
          ["magma_Bits_2_eq_inst5.out","magma_Bit_and_inst1.in0"],
          ["magma_Bit_not_inst4.out","magma_Bit_and_inst1.in1"],
          ["magma_Bits_2_eq_inst7.out","magma_Bit_and_inst2.in0"],
          ["magma_Bit_not_inst5.out","magma_Bit_and_inst2.in1"],
          ["magma_Bits_2_eq_inst9.out","magma_Bit_and_inst3.in0"],
          ["magma_Bit_not_inst6.out","magma_Bit_and_inst3.in1"],
          ["magma_Bit_xor_inst0.out","magma_Bit_not_inst0.in"],
          ["magma_Bit_xor_inst1.out","magma_Bit_not_inst1.in"],
          ["magma_Bit_xor_inst2.out","magma_Bit_not_inst2.in"],
          ["magma_Bits_2_eq_inst4.out","magma_Bit_not_inst3.in"],
          ["magma_Bits_2_eq_inst6.out","magma_Bit_not_inst4.in"],
          ["magma_Bits_2_eq_inst8.out","magma_Bit_not_inst5.in"],
          ["magma_Bits_2_eq_inst10.out","magma_Bit_not_inst6.in"],
          ["self.config_we","magma_Bit_xor_inst0.in0"],
          ["self.config_we","magma_Bit_xor_inst1.in0"],
          ["self.config_we","magma_Bit_xor_inst2.in0"],
          ["self.mode","magma_Bits_2_eq_inst0.in0"],
          ["self.mode","magma_Bits_2_eq_inst1.in0"],
          ["self.mode","magma_Bits_2_eq_inst10.in0"],
          ["self.mode","magma_Bits_2_eq_inst11.in0"],
          ["self.mode","magma_Bits_2_eq_inst12.in0"],
          ["self.mode","magma_Bits_2_eq_inst13.in0"],
          ["self.mode","magma_Bits_2_eq_inst14.in0"],
          ["self.mode","magma_Bits_2_eq_inst2.in0"],
          ["self.mode","magma_Bits_2_eq_inst3.in0"],
          ["self.mode","magma_Bits_2_eq_inst4.in0"],
          ["self.mode","magma_Bits_2_eq_inst5.in0"],
          ["self.mode","magma_Bits_2_eq_inst6.in0"],
          ["self.mode","magma_Bits_2_eq_inst7.in0"],
          ["self.mode","magma_Bits_2_eq_inst8.in0"],
          ["self.mode","magma_Bits_2_eq_inst9.in0"]
        ]
      },
      "RegisterMode_comb_unq1":{
        "type":["Record",[
          ["mode",["Array",2,"BitIn"]],
          ["const_","BitIn"],
          ["value","BitIn"],
          ["clk_en","BitIn"],
          ["config_we","BitIn"],
          ["config_data","BitIn"],
          ["self_register_O","BitIn"],
          ["O0","Bit"],
          ["O1","Bit"],
          ["O2","Bit"],
          ["O3","Bit"]
        ]],
        "instances":{
          "Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "const_2_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h2"]}
          },
          "const_3_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h3"]}
          },
          "magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst3":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst4":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst5":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst6":{
            "modref":"corebit.not"
          },
          "magma_Bit_xor_inst0":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst1":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst2":{
            "modref":"corebit.xor"
          },
          "magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst12":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst13":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst14":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["self.value","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.value","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_2_eq_inst0.out","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["bit_const_0_None.out","Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.clk_en","Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_2_eq_inst1.out","Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.out.0","Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0","Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["self.O0","Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_2_eq_inst11.out","Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.out.0","Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0","Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["self.O1","Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_2_eq_inst12.out","Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.out.0","Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.const_","Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["self.O2","Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_2_eq_inst13.out","Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.out.0","Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0","Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["self.O3","Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_2_eq_inst14.out","Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.self_register_O","Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.self_register_O","Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bits_2_eq_inst2.out","Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.config_data","Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in1.0","Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_not_inst0.out","Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["bit_const_1_None.out","Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in1.0","Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_not_inst1.out","Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.self_register_O","Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in0.0","Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in1.0","Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["magma_Bit_not_inst2.out","Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bit_and_inst0.out","Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bit_and_inst1.out","Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.value","Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["magma_Bit_and_inst2.out","Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bit_and_inst3.out","Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["magma_Bit_xor_inst0.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst1.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst2.in1","bit_const_1_None.out"],
          ["magma_Bits_2_eq_inst10.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst11.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst12.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst13.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst14.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst4.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst6.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst8.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst3.in1","const_2_2.out"],
          ["magma_Bits_2_eq_inst5.in1","const_2_2.out"],
          ["magma_Bits_2_eq_inst7.in1","const_2_2.out"],
          ["magma_Bits_2_eq_inst9.in1","const_2_2.out"],
          ["magma_Bits_2_eq_inst0.in1","const_3_2.out"],
          ["magma_Bits_2_eq_inst1.in1","const_3_2.out"],
          ["magma_Bits_2_eq_inst2.in1","const_3_2.out"],
          ["magma_Bits_2_eq_inst3.out","magma_Bit_and_inst0.in0"],
          ["magma_Bit_not_inst3.out","magma_Bit_and_inst0.in1"],
          ["magma_Bits_2_eq_inst5.out","magma_Bit_and_inst1.in0"],
          ["magma_Bit_not_inst4.out","magma_Bit_and_inst1.in1"],
          ["magma_Bits_2_eq_inst7.out","magma_Bit_and_inst2.in0"],
          ["magma_Bit_not_inst5.out","magma_Bit_and_inst2.in1"],
          ["magma_Bits_2_eq_inst9.out","magma_Bit_and_inst3.in0"],
          ["magma_Bit_not_inst6.out","magma_Bit_and_inst3.in1"],
          ["magma_Bit_xor_inst0.out","magma_Bit_not_inst0.in"],
          ["magma_Bit_xor_inst1.out","magma_Bit_not_inst1.in"],
          ["magma_Bit_xor_inst2.out","magma_Bit_not_inst2.in"],
          ["magma_Bits_2_eq_inst4.out","magma_Bit_not_inst3.in"],
          ["magma_Bits_2_eq_inst6.out","magma_Bit_not_inst4.in"],
          ["magma_Bits_2_eq_inst8.out","magma_Bit_not_inst5.in"],
          ["magma_Bits_2_eq_inst10.out","magma_Bit_not_inst6.in"],
          ["self.config_we","magma_Bit_xor_inst0.in0"],
          ["self.config_we","magma_Bit_xor_inst1.in0"],
          ["self.config_we","magma_Bit_xor_inst2.in0"],
          ["self.mode","magma_Bits_2_eq_inst0.in0"],
          ["self.mode","magma_Bits_2_eq_inst1.in0"],
          ["self.mode","magma_Bits_2_eq_inst10.in0"],
          ["self.mode","magma_Bits_2_eq_inst11.in0"],
          ["self.mode","magma_Bits_2_eq_inst12.in0"],
          ["self.mode","magma_Bits_2_eq_inst13.in0"],
          ["self.mode","magma_Bits_2_eq_inst14.in0"],
          ["self.mode","magma_Bits_2_eq_inst2.in0"],
          ["self.mode","magma_Bits_2_eq_inst3.in0"],
          ["self.mode","magma_Bits_2_eq_inst4.in0"],
          ["self.mode","magma_Bits_2_eq_inst5.in0"],
          ["self.mode","magma_Bits_2_eq_inst6.in0"],
          ["self.mode","magma_Bits_2_eq_inst7.in0"],
          ["self.mode","magma_Bits_2_eq_inst8.in0"],
          ["self.mode","magma_Bits_2_eq_inst9.in0"]
        ]
      },
      "RegisterMode_unq1":{
        "type":["Record",[
          ["mode",["Array",2,"BitIn"]],
          ["const_","BitIn"],
          ["value","BitIn"],
          ["clk_en","BitIn"],
          ["config_we","BitIn"],
          ["config_data","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O0","Bit"],
          ["O1","Bit"]
        ]],
        "instances":{
          "RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "RegisterMode_comb_inst0$bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "RegisterMode_comb_inst0$bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "RegisterMode_comb_inst0$const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "RegisterMode_comb_inst0$const_2_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h2"]}
          },
          "RegisterMode_comb_inst0$const_3_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h3"]}
          },
          "RegisterMode_comb_inst0$magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "RegisterMode_comb_inst0$magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "RegisterMode_comb_inst0$magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "RegisterMode_comb_inst0$magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "RegisterMode_comb_inst0$magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "RegisterMode_comb_inst0$magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "RegisterMode_comb_inst0$magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "RegisterMode_comb_inst0$magma_Bit_not_inst3":{
            "modref":"corebit.not"
          },
          "RegisterMode_comb_inst0$magma_Bit_not_inst4":{
            "modref":"corebit.not"
          },
          "RegisterMode_comb_inst0$magma_Bit_not_inst5":{
            "modref":"corebit.not"
          },
          "RegisterMode_comb_inst0$magma_Bit_not_inst6":{
            "modref":"corebit.not"
          },
          "RegisterMode_comb_inst0$magma_Bit_xor_inst0":{
            "modref":"corebit.xor"
          },
          "RegisterMode_comb_inst0$magma_Bit_xor_inst1":{
            "modref":"corebit.xor"
          },
          "RegisterMode_comb_inst0$magma_Bit_xor_inst2":{
            "modref":"corebit.xor"
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst12":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst13":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst14":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "RegisterMode_comb_inst0$magma_Bits_2_eq_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",1]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          }
        },
        "connections":[
          ["self.value","RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.value","RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.out","RegisterMode_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_comb_inst0$bit_const_0_None.out","RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.clk_en","RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.out","RegisterMode_comb_inst0$Mux2xOutBit_inst1$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.out","RegisterMode_comb_inst0$Mux2xOutBit_inst10$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel","RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.out","RegisterMode_comb_inst0$Mux2xOutBit_inst11$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.const_","RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["self.O0","RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.out","RegisterMode_comb_inst0$Mux2xOutBit_inst12$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0","RegisterMode_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["self.O1","RegisterMode_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.out","RegisterMode_comb_inst0$Mux2xOutBit_inst13$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.out.0","RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.out.0","RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.out","RegisterMode_comb_inst0$Mux2xOutBit_inst2$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.config_data","RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$magma_Bit_not_inst0.out","RegisterMode_comb_inst0$Mux2xOutBit_inst3$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_comb_inst0$bit_const_1_None.out","RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$magma_Bit_not_inst1.out","RegisterMode_comb_inst0$Mux2xOutBit_inst4$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.out.0","RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in0.0","RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.in1.0","RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["RegisterMode_comb_inst0$magma_Bit_not_inst2.out","RegisterMode_comb_inst0$Mux2xOutBit_inst5$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_comb_inst0$magma_Bit_and_inst0.out","RegisterMode_comb_inst0$Mux2xOutBit_inst6$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_comb_inst0$magma_Bit_and_inst1.out","RegisterMode_comb_inst0$Mux2xOutBit_inst7$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.value","RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["RegisterMode_comb_inst0$magma_Bit_and_inst2.out","RegisterMode_comb_inst0$Mux2xOutBit_inst8$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_comb_inst0$magma_Bit_and_inst3.out","RegisterMode_comb_inst0$Mux2xOutBit_inst9$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["RegisterMode_comb_inst0$magma_Bit_xor_inst0.in1","RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_comb_inst0$magma_Bit_xor_inst1.in1","RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_comb_inst0$magma_Bit_xor_inst2.in1","RegisterMode_comb_inst0$bit_const_1_None.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.in1","RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.in1","RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.in1","RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.in1","RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.in1","RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.in1","RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.in1","RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.in1","RegisterMode_comb_inst0$const_0_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.in1","RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.in1","RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.in1","RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.in1","RegisterMode_comb_inst0$const_2_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.in1","RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.in1","RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.in1","RegisterMode_comb_inst0$const_3_2.out"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.out","RegisterMode_comb_inst0$magma_Bit_and_inst0.in0"],
          ["RegisterMode_comb_inst0$magma_Bit_not_inst3.out","RegisterMode_comb_inst0$magma_Bit_and_inst0.in1"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.out","RegisterMode_comb_inst0$magma_Bit_and_inst1.in0"],
          ["RegisterMode_comb_inst0$magma_Bit_not_inst4.out","RegisterMode_comb_inst0$magma_Bit_and_inst1.in1"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.out","RegisterMode_comb_inst0$magma_Bit_and_inst2.in0"],
          ["RegisterMode_comb_inst0$magma_Bit_not_inst5.out","RegisterMode_comb_inst0$magma_Bit_and_inst2.in1"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.out","RegisterMode_comb_inst0$magma_Bit_and_inst3.in0"],
          ["RegisterMode_comb_inst0$magma_Bit_not_inst6.out","RegisterMode_comb_inst0$magma_Bit_and_inst3.in1"],
          ["RegisterMode_comb_inst0$magma_Bit_xor_inst0.out","RegisterMode_comb_inst0$magma_Bit_not_inst0.in"],
          ["RegisterMode_comb_inst0$magma_Bit_xor_inst1.out","RegisterMode_comb_inst0$magma_Bit_not_inst1.in"],
          ["RegisterMode_comb_inst0$magma_Bit_xor_inst2.out","RegisterMode_comb_inst0$magma_Bit_not_inst2.in"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.out","RegisterMode_comb_inst0$magma_Bit_not_inst3.in"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.out","RegisterMode_comb_inst0$magma_Bit_not_inst4.in"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.out","RegisterMode_comb_inst0$magma_Bit_not_inst5.in"],
          ["RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.out","RegisterMode_comb_inst0$magma_Bit_not_inst6.in"],
          ["self.config_we","RegisterMode_comb_inst0$magma_Bit_xor_inst0.in0"],
          ["self.config_we","RegisterMode_comb_inst0$magma_Bit_xor_inst1.in0"],
          ["self.config_we","RegisterMode_comb_inst0$magma_Bit_xor_inst2.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst0.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst1.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst10.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst11.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst12.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst13.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst14.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst2.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst3.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst4.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst5.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst6.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst7.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst8.in0"],
          ["self.mode","RegisterMode_comb_inst0$magma_Bits_2_eq_inst9.in0"],
          ["self.ASYNCRESET","Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.arst"],
          ["self.CLK","Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.clk"],
          ["Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0","Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.in.0"],
          ["Register_inst0$Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0","Register_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.out.0"]
        ]
      },
      "Register_comb":{
        "type":["Record",[
          ["value",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["self_value_O",["Array",16,"BitIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1",["Array",16,"Bit"]]
        ]],
        "instances":{
          "Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.self_value_O","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in0"],
          ["self.value","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.in1"],
          ["self.O0","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.out"],
          ["self.en","Mux2xOutUInt16_inst0$coreir_commonlib_mux2x16_inst0$_join.sel"],
          ["self.self_value_O","self.O1"]
        ]
      },
      "Register_comb_unq1":{
        "type":["Record",[
          ["value","BitIn"],
          ["en","BitIn"],
          ["self_value_O","BitIn"],
          ["O0","Bit"],
          ["O1","Bit"]
        ]],
        "instances":{
          "Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          }
        },
        "connections":[
          ["self.self_value_O","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0"],
          ["self.value","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["self.O0","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0"],
          ["self.en","Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel"],
          ["self.self_value_O","self.O1"]
        ]
      },
      "Register_unq1":{
        "type":["Record",[
          ["value","BitIn"],
          ["en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",1]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          }
        },
        "connections":[
          ["self.ASYNCRESET","DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.arst"],
          ["self.CLK","DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.clk"],
          ["Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.out.0","DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.in.0"],
          ["Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in0.0","DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.out.0"],
          ["self.O","DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0$reg_PR_inst0.out.0"],
          ["self.value","Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.in1.0"],
          ["self.en","Register_comb_inst0$Mux2xOutBit_inst0$coreir_commonlib_mux2x1_inst0$_join.sel"]
        ]
      },
      "WrappedPE":{
        "type":["Record",[
          ["inst",["Array",63,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"]
        ]]
      },
      "cim_output_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_output_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_output_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_hw_output_stencil_read.0","self.op_hcompute_cim_output_stencil_write.0"],
          ["self.op_hcompute_hw_output_stencil_read_extra_ctrl","self.op_hcompute_cim_output_stencil_write_extra_ctrl"]
        ]
      },
      "cim_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_output_stencil_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_cim_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_cim_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U7":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U1$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U2$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U3$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U4$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U5$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U6$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U0"], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[264],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[15,60,1],"read_data_starting_addr":[0],"read_data_stride":[0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,15,0]},"in2agg_0":{"cycle_starting_addr":[260],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,15,60,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[383],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[15,58,1],"read_data_starting_addr":[0],"read_data_stride":[1,15,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0]},"sram2tb_1":{"cycle_starting_addr":[385],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[15,58,1],"read_data_starting_addr":[15],"read_data_stride":[1,15,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0]},"stencil_valid":{"cycle_starting_addr":[390],"cycle_stride":[1,64,0],"dimensionality":3,"extent":[58,58,1]},"tb2out_0":{"cycle_starting_addr":[388],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,15,58,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,0]},"tb2out_1":{"cycle_starting_addr":[388],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,15,58,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,0]}}], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.chain_chain_en","chain_disen_const_U7.out"],
          ["self.clk","d_reg__U1$reg0.clk"],
          ["d_reg__U3$reg0.out","d_reg__U1$reg0.in"],
          ["self.op_hcompute_cim_output_stencil_read.6","d_reg__U1$reg0.out"],
          ["self.clk","d_reg__U2$reg0.clk"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.data_out_1","d_reg__U2$reg0.in"],
          ["d_reg__U6$reg0.in","d_reg__U2$reg0.out"],
          ["self.op_hcompute_cim_output_stencil_read.1","d_reg__U2$reg0.out"],
          ["self.clk","d_reg__U3$reg0.clk"],
          ["self.op_hcompute_cim_stencil_write.0","d_reg__U3$reg0.in"],
          ["self.op_hcompute_cim_output_stencil_read.7","d_reg__U3$reg0.out"],
          ["self.clk","d_reg__U4$reg0.clk"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.data_out_0","d_reg__U4$reg0.in"],
          ["d_reg__U5$reg0.in","d_reg__U4$reg0.out"],
          ["self.op_hcompute_cim_output_stencil_read.2","d_reg__U4$reg0.out"],
          ["self.clk","d_reg__U5$reg0.clk"],
          ["self.op_hcompute_cim_output_stencil_read.0","d_reg__U5$reg0.out"],
          ["self.clk","d_reg__U6$reg0.clk"],
          ["self.op_hcompute_cim_output_stencil_read.4","d_reg__U6$reg0.out"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.clk","self.clk"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.data_out_0","self.op_hcompute_cim_output_stencil_read.3"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.data_out_1","self.op_hcompute_cim_output_stencil_read.5"],
          ["self.op_hcompute_cim_stencil_write.0","self.op_hcompute_cim_output_stencil_read.8"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.stencil_valid","self.op_hcompute_cim_output_stencil_read_extra_ctrl"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.data_in_0","self.op_hcompute_cim_stencil_write.0"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.flush","self.reset"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.clk_en","ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_clk_en_const.out"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.rst_n","ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_clk_en_const.out"]
        ]
      },
      "cu_op_hcompute_cim_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["cim_stencil_op_hcompute_cim_output_stencil_read",["Array",9,["Array",16,"BitIn"]]],
          ["cim_output_stencil_op_hcompute_cim_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$i140196812494416_i140196757609680":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","inner_compute$i140196812494416_i140196757609680.CLK"],
          ["self.cim_output_stencil_op_hcompute_cim_output_stencil_write.0","inner_compute$i140196812494416_i140196757609680.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_cim_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxx_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgxy_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgyy_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["cim_stencil_op_hcompute_cim_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$i140196808517584_i140196758714448":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","inner_compute$i140196808517584_i140196758714448.CLK"],
          ["self.cim_stencil_op_hcompute_cim_stencil_write.0","inner_compute$i140196808517584_i140196758714448.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_grad_x_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read",["Array",6,["Array",16,"BitIn"]]],
          ["grad_x_stencil_op_hcompute_grad_x_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$i140196757276880_i140196757609680":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","inner_compute$i140196757276880_i140196757609680.CLK"],
          ["self.grad_x_stencil_op_hcompute_grad_x_stencil_write.0","inner_compute$i140196757276880_i140196757609680.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_grad_y_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read",["Array",6,["Array",16,"BitIn"]]],
          ["grad_y_stencil_op_hcompute_grad_y_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$i140196757357392_i140196757609680":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","inner_compute$i140196757357392_i140196757609680.CLK"],
          ["self.grad_y_stencil_op_hcompute_grad_y_stencil_write.0","inner_compute$i140196757357392_i140196757609680.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["cim_output_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","self.cim_output_stencil_op_hcompute_hw_output_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgxx_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$i140196740357712_i140196767551760":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","inner_compute$i140196740357712_i140196767551760.CLK"],
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write.0","inner_compute$i140196740357712_i140196767551760.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgxx_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lgxx_stencil_op_hcompute_lgxx_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$i140196740263440_i140196759846544":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","inner_compute$i140196740263440_i140196759846544.CLK"],
          ["self.lgxx_stencil_op_hcompute_lgxx_stencil_1_write.0","inner_compute$i140196740263440_i140196759846544.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgxy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$i140196724992848_i140196767551760":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","inner_compute$i140196724992848_i140196767551760.CLK"],
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write.0","inner_compute$i140196724992848_i140196767551760.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgxy_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lgxy_stencil_op_hcompute_lgxy_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$i140196720826768_i140196759846544":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","inner_compute$i140196720826768_i140196759846544.CLK"],
          ["self.lgxy_stencil_op_hcompute_lgxy_stencil_1_write.0","inner_compute$i140196720826768_i140196759846544.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgyy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$i140196720846224_i140196767551760":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","inner_compute$i140196720846224_i140196767551760.CLK"],
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write.0","inner_compute$i140196720846224_i140196767551760.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgyy_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lgyy_stencil_op_hcompute_lgyy_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$i140196737607760_i140196759846544":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","inner_compute$i140196737607760_i140196759846544.CLK"],
          ["self.lgyy_stencil_op_hcompute_lgyy_stencil_1_write.0","inner_compute$i140196737607760_i140196759846544.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lxx_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["grad_x_stencil_op_hcompute_lxx_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxx_stencil_op_hcompute_lxx_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$i140196728413200_i140196757877328":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","inner_compute$i140196728413200_i140196757877328.CLK"],
          ["self.lxx_stencil_op_hcompute_lxx_stencil_write.0","inner_compute$i140196728413200_i140196757877328.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lxy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["grad_x_stencil_op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["grad_y_stencil_op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxy_stencil_op_hcompute_lxy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$i140196693726416_i140196757877328":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","inner_compute$i140196693726416_i140196757877328.CLK"],
          ["self.lxy_stencil_op_hcompute_lxy_stencil_write.0","inner_compute$i140196693726416_i140196757877328.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lyy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["grad_y_stencil_op_hcompute_lyy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lyy_stencil_op_hcompute_lyy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$i140196688919696_i140196757877328":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","inner_compute$i140196688919696_i140196757877328.CLK"],
          ["self.lyy_stencil_op_hcompute_lyy_stencil_write.0","inner_compute$i140196688919696_i140196757877328.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_padded16_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read.0","self.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "grad_x_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_grad_x_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_x_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_lxx_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lxx_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lxy_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_lxx_stencil_read.0","self.op_hcompute_grad_x_stencil_write.0"],
          ["self.op_hcompute_lxy_stencil_read.0","self.op_hcompute_grad_x_stencil_write.0"],
          ["self.op_hcompute_lxx_stencil_read_extra_ctrl","self.op_hcompute_grad_x_stencil_write_extra_ctrl"],
          ["self.op_hcompute_lxy_stencil_read_extra_ctrl","self.op_hcompute_grad_x_stencil_write_extra_ctrl"]
        ]
      },
      "grad_y_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_grad_y_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_y_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lxy_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lyy_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lyy_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_lxy_stencil_read.0","self.op_hcompute_grad_y_stencil_write.0"],
          ["self.op_hcompute_lyy_stencil_read.0","self.op_hcompute_grad_y_stencil_write.0"],
          ["self.op_hcompute_lxy_stencil_read_extra_ctrl","self.op_hcompute_grad_y_stencil_write_extra_ctrl"],
          ["self.op_hcompute_lyy_stencil_read_extra_ctrl","self.op_hcompute_grad_y_stencil_write_extra_ctrl"]
        ]
      },
      "harris":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_en","Bit"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "cim_stencil$chain_disen_const_U7":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "cim_stencil$d_reg__U1$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cim_stencil$d_reg__U2$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cim_stencil$d_reg__U3$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cim_stencil$d_reg__U4$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cim_stencil$d_reg__U5$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cim_stencil$d_reg__U6$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U0"], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[264],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[15,60,1],"read_data_starting_addr":[0],"read_data_stride":[0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,15,0]},"in2agg_0":{"cycle_starting_addr":[260],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,15,60,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[383],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[15,58,1],"read_data_starting_addr":[0],"read_data_stride":[1,15,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0]},"sram2tb_1":{"cycle_starting_addr":[385],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[15,58,1],"read_data_starting_addr":[15],"read_data_stride":[1,15,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0]},"stencil_valid":{"cycle_starting_addr":[390],"cycle_stride":[1,64,0],"dimensionality":3,"extent":[58,58,1]},"tb2out_0":{"cycle_starting_addr":[388],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,15,58,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,0]},"tb2out_1":{"cycle_starting_addr":[388],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,15,58,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,0]}}], "mode":["String","lake"]}
          },
          "io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16in_padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1_padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_en":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "lxx_stencil$chain_disen_const_U15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "lxx_stencil$d_reg__U10$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxx_stencil$d_reg__U11$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxx_stencil$d_reg__U12$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxx_stencil$d_reg__U13$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxx_stencil$d_reg__U14$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxx_stencil$d_reg__U9$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U8"], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[134],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,62,1],"read_data_starting_addr":[0],"read_data_stride":[0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,16,0]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,62,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[253],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,60,1],"read_data_starting_addr":[0],"read_data_stride":[1,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_1":{"cycle_starting_addr":[255],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,60,1],"read_data_starting_addr":[16],"read_data_stride":[1,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64,0],"dimensionality":3,"extent":[60,60,1]},"tb2out_0":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,60,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0]},"tb2out_1":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,60,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0]}}], "mode":["String","lake"]}
          },
          "lxy_stencil$chain_disen_const_U23":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "lxy_stencil$d_reg__U17$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxy_stencil$d_reg__U18$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxy_stencil$d_reg__U19$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxy_stencil$d_reg__U20$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxy_stencil$d_reg__U21$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxy_stencil$d_reg__U22$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U16"], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[134],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,62,1],"read_data_starting_addr":[0],"read_data_stride":[0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,16,0]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,62,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[253],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,60,1],"read_data_starting_addr":[0],"read_data_stride":[1,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_1":{"cycle_starting_addr":[255],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,60,1],"read_data_starting_addr":[16],"read_data_stride":[1,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64,0],"dimensionality":3,"extent":[60,60,1]},"tb2out_0":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,60,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0]},"tb2out_1":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,60,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0]}}], "mode":["String","lake"]}
          },
          "lyy_stencil$chain_disen_const_U31":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "lyy_stencil$d_reg__U25$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lyy_stencil$d_reg__U26$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lyy_stencil$d_reg__U27$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lyy_stencil$d_reg__U28$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lyy_stencil$d_reg__U29$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lyy_stencil$d_reg__U30$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U24"], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[134],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,62,1],"read_data_starting_addr":[0],"read_data_stride":[0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,16,0]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,62,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[253],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,60,1],"read_data_starting_addr":[0],"read_data_stride":[1,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_1":{"cycle_starting_addr":[255],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,60,1],"read_data_starting_addr":[16],"read_data_stride":[1,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64,0],"dimensionality":3,"extent":[60,60,1]},"tb2out_0":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,60,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0]},"tb2out_1":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,60,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0]}}], "mode":["String","lake"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$i140196812494416_i140196757609680":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_cim_stencil$inner_compute$i140196808517584_i140196758714448":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_grad_x_stencil$inner_compute$i140196757276880_i140196757609680":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_grad_y_stencil$inner_compute$i140196757357392_i140196757609680":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_lgxx_stencil$inner_compute$i140196740357712_i140196767551760":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_lgxx_stencil_1$inner_compute$i140196740263440_i140196759846544":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_lgxy_stencil$inner_compute$i140196724992848_i140196767551760":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_lgxy_stencil_1$inner_compute$i140196720826768_i140196759846544":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_lgyy_stencil$inner_compute$i140196720846224_i140196767551760":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_lgyy_stencil_1$inner_compute$i140196737607760_i140196759846544":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_lxx_stencil$inner_compute$i140196728413200_i140196757877328":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_lxy_stencil$inner_compute$i140196693726416_i140196757877328":{
            "modref":"global.WrappedPE"
          },
          "op_hcompute_lyy_stencil$inner_compute$i140196688919696_i140196757877328":{
            "modref":"global.WrappedPE"
          },
          "padded16_global_wrapper_stencil$chain_disen_const_U39":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "padded16_global_wrapper_stencil$d_reg__U33$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "padded16_global_wrapper_stencil$d_reg__U34$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "padded16_global_wrapper_stencil$d_reg__U35$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "padded16_global_wrapper_stencil$d_reg__U36$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "padded16_global_wrapper_stencil$d_reg__U37$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "padded16_global_wrapper_stencil$d_reg__U38$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U32"], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,64,1],"read_data_starting_addr":[0],"read_data_stride":[0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,16,0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,64,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[123],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,62,1],"read_data_starting_addr":[0],"read_data_stride":[1,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_1":{"cycle_starting_addr":[125],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,62,1],"read_data_starting_addr":[16],"read_data_stride":[1,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"stencil_valid":{"cycle_starting_addr":[130],"cycle_stride":[1,64,0],"dimensionality":3,"extent":[62,62,1]},"tb2out_0":{"cycle_starting_addr":[128],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,62,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0]},"tb2out_1":{"cycle_starting_addr":[128],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,62,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0]}}], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.chain_chain_en","cim_stencil$chain_disen_const_U7.out"],
          ["cim_stencil$d_reg__U3$reg0.out","cim_stencil$d_reg__U1$reg0.in"],
          ["cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.data_out_1","cim_stencil$d_reg__U2$reg0.in"],
          ["cim_stencil$d_reg__U6$reg0.in","cim_stencil$d_reg__U2$reg0.out"],
          ["op_hcompute_cim_stencil$inner_compute$i140196808517584_i140196758714448.O0","cim_stencil$d_reg__U3$reg0.in"],
          ["cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.data_out_0","cim_stencil$d_reg__U4$reg0.in"],
          ["cim_stencil$d_reg__U5$reg0.in","cim_stencil$d_reg__U4$reg0.out"],
          ["cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.clk_en","cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_clk_en_const.out"],
          ["cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.rst_n","cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_clk_en_const.out"],
          ["op_hcompute_cim_stencil$inner_compute$i140196808517584_i140196758714448.O0","cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.data_in_0"],
          ["io1in_reset.out","cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.flush"],
          ["io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid.in","cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.stencil_valid"],
          ["op_hcompute_cim_output_stencil$inner_compute$i140196812494416_i140196757609680.O0","io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0.in"],
          ["padded16_global_wrapper_stencil$d_reg__U38$reg0.in","io16in_padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_0.out"],
          ["padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_in_0","io16in_padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_0.out"],
          ["lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.flush","io1in_reset.out"],
          ["lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.flush","io1in_reset.out"],
          ["lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.flush","io1in_reset.out"],
          ["padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.flush","io1in_reset.out"],
          ["lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.chain_chain_en","lxx_stencil$chain_disen_const_U15.out"],
          ["lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.data_out_1","lxx_stencil$d_reg__U10$reg0.in"],
          ["lxx_stencil$d_reg__U14$reg0.in","lxx_stencil$d_reg__U10$reg0.out"],
          ["op_hcompute_lxx_stencil$inner_compute$i140196728413200_i140196757877328.O0","lxx_stencil$d_reg__U11$reg0.in"],
          ["lxx_stencil$d_reg__U9$reg0.in","lxx_stencil$d_reg__U11$reg0.out"],
          ["lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.data_out_0","lxx_stencil$d_reg__U12$reg0.in"],
          ["lxx_stencil$d_reg__U13$reg0.in","lxx_stencil$d_reg__U12$reg0.out"],
          ["lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.clk_en","lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_clk_en_const.out"],
          ["lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.rst_n","lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_clk_en_const.out"],
          ["op_hcompute_lxx_stencil$inner_compute$i140196728413200_i140196757877328.O0","lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.data_in_0"],
          ["lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.chain_chain_en","lxy_stencil$chain_disen_const_U23.out"],
          ["lxy_stencil$d_reg__U19$reg0.out","lxy_stencil$d_reg__U17$reg0.in"],
          ["lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.data_out_1","lxy_stencil$d_reg__U18$reg0.in"],
          ["lxy_stencil$d_reg__U22$reg0.in","lxy_stencil$d_reg__U18$reg0.out"],
          ["op_hcompute_lxy_stencil$inner_compute$i140196693726416_i140196757877328.O0","lxy_stencil$d_reg__U19$reg0.in"],
          ["lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.data_out_0","lxy_stencil$d_reg__U20$reg0.in"],
          ["lxy_stencil$d_reg__U21$reg0.in","lxy_stencil$d_reg__U20$reg0.out"],
          ["lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.clk_en","lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_clk_en_const.out"],
          ["lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.rst_n","lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_clk_en_const.out"],
          ["op_hcompute_lxy_stencil$inner_compute$i140196693726416_i140196757877328.O0","lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.data_in_0"],
          ["lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.chain_chain_en","lyy_stencil$chain_disen_const_U31.out"],
          ["lyy_stencil$d_reg__U27$reg0.out","lyy_stencil$d_reg__U25$reg0.in"],
          ["lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.data_out_1","lyy_stencil$d_reg__U26$reg0.in"],
          ["lyy_stencil$d_reg__U30$reg0.in","lyy_stencil$d_reg__U26$reg0.out"],
          ["op_hcompute_lyy_stencil$inner_compute$i140196688919696_i140196757877328.O0","lyy_stencil$d_reg__U27$reg0.in"],
          ["lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.data_out_0","lyy_stencil$d_reg__U28$reg0.in"],
          ["lyy_stencil$d_reg__U29$reg0.in","lyy_stencil$d_reg__U28$reg0.out"],
          ["lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.clk_en","lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_clk_en_const.out"],
          ["lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.rst_n","lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_clk_en_const.out"],
          ["op_hcompute_lyy_stencil$inner_compute$i140196688919696_i140196757877328.O0","lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.data_in_0"],
          ["padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.chain_chain_en","padded16_global_wrapper_stencil$chain_disen_const_U39.out"],
          ["padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_out_1","padded16_global_wrapper_stencil$d_reg__U33$reg0.in"],
          ["padded16_global_wrapper_stencil$d_reg__U34$reg0.in","padded16_global_wrapper_stencil$d_reg__U33$reg0.out"],
          ["padded16_global_wrapper_stencil$d_reg__U38$reg0.out","padded16_global_wrapper_stencil$d_reg__U35$reg0.in"],
          ["padded16_global_wrapper_stencil$d_reg__U37$reg0.out","padded16_global_wrapper_stencil$d_reg__U36$reg0.in"],
          ["padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_out_0","padded16_global_wrapper_stencil$d_reg__U37$reg0.in"],
          ["padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.clk_en","padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_clk_en_const.out"],
          ["padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.rst_n","padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_clk_en_const.out"]
        ]
      },
      "hcompute_cim_output_stencil":{
        "type":["Record",[
          ["out_cim_output_stencil",["Array",16,"Bit"]],
          ["in0_cim_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "bitand_575_576_577":{
            "modref":"corebit.and"
          },
          "bitand_577_578_579":{
            "modref":"corebit.and"
          },
          "bitand_579_580_581":{
            "modref":"corebit.and"
          },
          "bitand_581_582_583":{
            "modref":"corebit.and"
          },
          "bitand_583_584_585":{
            "modref":"corebit.and"
          },
          "bitand_585_586_587":{
            "modref":"corebit.and"
          },
          "bitand_587_588_589":{
            "modref":"corebit.and"
          },
          "bitand_589_591_592":{
            "modref":"corebit.and"
          },
          "const_p0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p1__590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p255_255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "mux_5922550":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "sle_590_cim_stencil_2_591":{
            "genref":"coreir.sle",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_1_cim_stencil_2_575":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_3_cim_stencil_2_576":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_4_cim_stencil_2_578":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_5_cim_stencil_2_580":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_6_cim_stencil_2_582":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_7_cim_stencil_2_584":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_8_cim_stencil_2_586":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_9_cim_stencil_2_588":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["slt_cim_stencil_1_cim_stencil_2_575.out","bitand_575_576_577.in0"],
          ["slt_cim_stencil_3_cim_stencil_2_576.out","bitand_575_576_577.in1"],
          ["bitand_577_578_579.in0","bitand_575_576_577.out"],
          ["slt_cim_stencil_4_cim_stencil_2_578.out","bitand_577_578_579.in1"],
          ["bitand_579_580_581.in0","bitand_577_578_579.out"],
          ["slt_cim_stencil_5_cim_stencil_2_580.out","bitand_579_580_581.in1"],
          ["bitand_581_582_583.in0","bitand_579_580_581.out"],
          ["slt_cim_stencil_6_cim_stencil_2_582.out","bitand_581_582_583.in1"],
          ["bitand_583_584_585.in0","bitand_581_582_583.out"],
          ["slt_cim_stencil_7_cim_stencil_2_584.out","bitand_583_584_585.in1"],
          ["bitand_585_586_587.in0","bitand_583_584_585.out"],
          ["slt_cim_stencil_8_cim_stencil_2_586.out","bitand_585_586_587.in1"],
          ["bitand_587_588_589.in0","bitand_585_586_587.out"],
          ["slt_cim_stencil_9_cim_stencil_2_588.out","bitand_587_588_589.in1"],
          ["bitand_589_591_592.in0","bitand_587_588_589.out"],
          ["sle_590_cim_stencil_2_591.out","bitand_589_591_592.in1"],
          ["mux_5922550.sel","bitand_589_591_592.out"],
          ["mux_5922550.in0","const_p0_0.out"],
          ["sle_590_cim_stencil_2_591.in0","const_p1__590.out"],
          ["mux_5922550.in1","const_p255_255.out"],
          ["self.out_cim_output_stencil","mux_5922550.out"],
          ["slt_cim_stencil_1_cim_stencil_2_575.in0","self.in0_cim_stencil.0"],
          ["sle_590_cim_stencil_2_591.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_1_cim_stencil_2_575.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_3_cim_stencil_2_576.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_4_cim_stencil_2_578.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_5_cim_stencil_2_580.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_6_cim_stencil_2_582.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_7_cim_stencil_2_584.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_8_cim_stencil_2_586.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_9_cim_stencil_2_588.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_3_cim_stencil_2_576.in0","self.in0_cim_stencil.2"],
          ["slt_cim_stencil_4_cim_stencil_2_578.in0","self.in0_cim_stencil.3"],
          ["slt_cim_stencil_5_cim_stencil_2_580.in0","self.in0_cim_stencil.4"],
          ["slt_cim_stencil_6_cim_stencil_2_582.in0","self.in0_cim_stencil.5"],
          ["slt_cim_stencil_7_cim_stencil_2_584.in0","self.in0_cim_stencil.6"],
          ["slt_cim_stencil_8_cim_stencil_2_586.in0","self.in0_cim_stencil.7"],
          ["slt_cim_stencil_9_cim_stencil_2_588.in0","self.in0_cim_stencil.8"]
        ]
      },
      "hcompute_cim_output_stencil_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_cim_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["out_cim_output_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "i140196812494416_i140196757609680":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","i140196812494416_i140196757609680.CLK"],
          ["self.out_cim_output_stencil","i140196812494416_i140196757609680.O0"]
        ]
      },
      "hcompute_cim_stencil":{
        "type":["Record",[
          ["out_cim_stencil",["Array",16,"Bit"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_529_530_535":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_536_537_538":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgxx_stencil_2_528_529":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgxy_stencil_2_528_532":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgyy_stencil_2_528_530":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p4__537":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "const_p6__528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_p6__528$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_p6__528$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "mul_529_530_531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_532_532_533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_535_535_536":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "sub_531_533_534":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_534_538_539":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["ashr_lgxx_stencil_2_528_529.out","add_529_530_535.in0"],
          ["ashr_lgyy_stencil_2_528_530.out","add_529_530_535.in1"],
          ["mul_535_535_536.in0","add_529_530_535.out"],
          ["mul_535_535_536.in1","add_529_530_535.out"],
          ["mul_535_535_536.out","ashr_536_537_538.in0"],
          ["const_p4__537.out","ashr_536_537_538.in1"],
          ["sub_534_538_539.in1","ashr_536_537_538.out"],
          ["self.in0_lgxx_stencil.0","ashr_lgxx_stencil_2_528_529.in0"],
          ["const_p6__528.out","ashr_lgxx_stencil_2_528_529.in1"],
          ["mul_529_530_531.in0","ashr_lgxx_stencil_2_528_529.out"],
          ["self.in1_lgxy_stencil.0","ashr_lgxy_stencil_2_528_532.in0"],
          ["const_p6__528$2.out","ashr_lgxy_stencil_2_528_532.in1"],
          ["mul_532_532_533.in0","ashr_lgxy_stencil_2_528_532.out"],
          ["mul_532_532_533.in1","ashr_lgxy_stencil_2_528_532.out"],
          ["self.in2_lgyy_stencil.0","ashr_lgyy_stencil_2_528_530.in0"],
          ["const_p6__528$1.out","ashr_lgyy_stencil_2_528_530.in1"],
          ["mul_529_530_531.in1","ashr_lgyy_stencil_2_528_530.out"],
          ["sub_531_533_534.in0","mul_529_530_531.out"],
          ["sub_531_533_534.in1","mul_532_532_533.out"],
          ["sub_534_538_539.out","self.out_cim_stencil"],
          ["sub_534_538_539.in0","sub_531_533_534.out"]
        ]
      },
      "hcompute_cim_stencil_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_cim_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "i140196808517584_i140196758714448":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","i140196808517584_i140196758714448.CLK"],
          ["self.out_cim_stencil","i140196808517584_i140196758714448.O0"]
        ]
      },
      "hcompute_grad_x_stencil":{
        "type":["Record",[
          ["out_grad_x_stencil",["Array",16,"Bit"]],
          ["in0_padded16_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_padded16_global_wrapper_stencil_1_275_276":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_padded16_global_wrapper_stencil_2_274_275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_n255__283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "const_p255__281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p2__273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__273$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_padded16_global_wrapper_stencil_3_273_274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_padded16_global_wrapper_stencil_5_273_278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "smax_282_283_284$max_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "smax_282_283_284$scomp":{
            "genref":"coreir.sge",
            "genargs":{"width":["Int",16]}
          },
          "smin_280_281_282$min_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "smin_280_281_282$scomp":{
            "genref":"coreir.sle",
            "genargs":{"width":["Int",16]}
          },
          "sub_276_padded16_global_wrapper_stencil_4_277":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_277_278_279":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_279_padded16_global_wrapper_stencil_6_280":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_padded16_global_wrapper_stencil.0","add_padded16_global_wrapper_stencil_1_275_276.in0"],
          ["add_padded16_global_wrapper_stencil_2_274_275.out","add_padded16_global_wrapper_stencil_1_275_276.in1"],
          ["sub_276_padded16_global_wrapper_stencil_4_277.in0","add_padded16_global_wrapper_stencil_1_275_276.out"],
          ["self.in0_padded16_global_wrapper_stencil.1","add_padded16_global_wrapper_stencil_2_274_275.in0"],
          ["mul_padded16_global_wrapper_stencil_3_273_274.out","add_padded16_global_wrapper_stencil_2_274_275.in1"],
          ["smax_282_283_284$max_mux.in0","const_n255__283.out"],
          ["smax_282_283_284$scomp.in1","const_n255__283.out"],
          ["smin_280_281_282$min_mux.in0","const_p255__281.out"],
          ["smin_280_281_282$scomp.in1","const_p255__281.out"],
          ["mul_padded16_global_wrapper_stencil_5_273_278.in1","const_p2__273$1.out"],
          ["mul_padded16_global_wrapper_stencil_3_273_274.in1","const_p2__273.out"],
          ["self.in0_padded16_global_wrapper_stencil.2","mul_padded16_global_wrapper_stencil_3_273_274.in0"],
          ["self.in0_padded16_global_wrapper_stencil.4","mul_padded16_global_wrapper_stencil_5_273_278.in0"],
          ["sub_277_278_279.in1","mul_padded16_global_wrapper_stencil_5_273_278.out"],
          ["sub_276_padded16_global_wrapper_stencil_4_277.in1","self.in0_padded16_global_wrapper_stencil.3"],
          ["sub_279_padded16_global_wrapper_stencil_6_280.in1","self.in0_padded16_global_wrapper_stencil.5"],
          ["smax_282_283_284$max_mux.out","self.out_grad_x_stencil"],
          ["smin_280_281_282$min_mux.out","smax_282_283_284$max_mux.in1"],
          ["smax_282_283_284$scomp.out","smax_282_283_284$max_mux.sel"],
          ["smin_280_281_282$min_mux.out","smax_282_283_284$scomp.in0"],
          ["sub_279_padded16_global_wrapper_stencil_6_280.out","smin_280_281_282$min_mux.in1"],
          ["smin_280_281_282$scomp.out","smin_280_281_282$min_mux.sel"],
          ["sub_279_padded16_global_wrapper_stencil_6_280.out","smin_280_281_282$scomp.in0"],
          ["sub_277_278_279.in0","sub_276_padded16_global_wrapper_stencil_4_277.out"],
          ["sub_279_padded16_global_wrapper_stencil_6_280.in0","sub_277_278_279.out"]
        ]
      },
      "hcompute_grad_x_stencil_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_padded16_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]],
          ["out_grad_x_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "i140196757276880_i140196757609680":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","i140196757276880_i140196757609680.CLK"],
          ["self.out_grad_x_stencil","i140196757276880_i140196757609680.O0"]
        ]
      },
      "hcompute_grad_y_stencil":{
        "type":["Record",[
          ["out_grad_y_stencil",["Array",16,"Bit"]],
          ["in0_padded16_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_padded16_global_wrapper_stencil_7_375_376":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_padded16_global_wrapper_stencil_8_374_375":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_n255__383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "const_p255__381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p2__373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__373$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_padded16_global_wrapper_stencil_11_373_378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_padded16_global_wrapper_stencil_9_373_374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "smax_382_383_384$max_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "smax_382_383_384$scomp":{
            "genref":"coreir.sge",
            "genargs":{"width":["Int",16]}
          },
          "smin_380_381_382$min_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "smin_380_381_382$scomp":{
            "genref":"coreir.sle",
            "genargs":{"width":["Int",16]}
          },
          "sub_376_padded16_global_wrapper_stencil_10_377":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_377_378_379":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_379_padded16_global_wrapper_stencil_12_380":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_padded16_global_wrapper_stencil.3","add_padded16_global_wrapper_stencil_7_375_376.in0"],
          ["add_padded16_global_wrapper_stencil_8_374_375.out","add_padded16_global_wrapper_stencil_7_375_376.in1"],
          ["sub_376_padded16_global_wrapper_stencil_10_377.in0","add_padded16_global_wrapper_stencil_7_375_376.out"],
          ["self.in0_padded16_global_wrapper_stencil.4","add_padded16_global_wrapper_stencil_8_374_375.in0"],
          ["mul_padded16_global_wrapper_stencil_9_373_374.out","add_padded16_global_wrapper_stencil_8_374_375.in1"],
          ["smax_382_383_384$max_mux.in0","const_n255__383.out"],
          ["smax_382_383_384$scomp.in1","const_n255__383.out"],
          ["smin_380_381_382$min_mux.in0","const_p255__381.out"],
          ["smin_380_381_382$scomp.in1","const_p255__381.out"],
          ["mul_padded16_global_wrapper_stencil_11_373_378.in1","const_p2__373$1.out"],
          ["mul_padded16_global_wrapper_stencil_9_373_374.in1","const_p2__373.out"],
          ["self.in0_padded16_global_wrapper_stencil.1","mul_padded16_global_wrapper_stencil_11_373_378.in0"],
          ["sub_377_378_379.in1","mul_padded16_global_wrapper_stencil_11_373_378.out"],
          ["self.in0_padded16_global_wrapper_stencil.5","mul_padded16_global_wrapper_stencil_9_373_374.in0"],
          ["sub_376_padded16_global_wrapper_stencil_10_377.in1","self.in0_padded16_global_wrapper_stencil.0"],
          ["sub_379_padded16_global_wrapper_stencil_12_380.in1","self.in0_padded16_global_wrapper_stencil.2"],
          ["smax_382_383_384$max_mux.out","self.out_grad_y_stencil"],
          ["smin_380_381_382$min_mux.out","smax_382_383_384$max_mux.in1"],
          ["smax_382_383_384$scomp.out","smax_382_383_384$max_mux.sel"],
          ["smin_380_381_382$min_mux.out","smax_382_383_384$scomp.in0"],
          ["sub_379_padded16_global_wrapper_stencil_12_380.out","smin_380_381_382$min_mux.in1"],
          ["smin_380_381_382$scomp.out","smin_380_381_382$min_mux.sel"],
          ["sub_379_padded16_global_wrapper_stencil_12_380.out","smin_380_381_382$scomp.in0"],
          ["sub_377_378_379.in0","sub_376_padded16_global_wrapper_stencil_10_377.out"],
          ["sub_379_padded16_global_wrapper_stencil_12_380.in0","sub_377_378_379.out"]
        ]
      },
      "hcompute_grad_y_stencil_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_padded16_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]],
          ["out_grad_y_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "i140196757357392_i140196757609680":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","i140196757357392_i140196757609680.CLK"],
          ["self.out_grad_y_stencil","i140196757357392_i140196757609680.O0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_cim_output_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_cim_output_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_mapped":{
        "type":["Record",[
          ["in0_cim_output_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_cim_output_stencil.0"]
        ]
      },
      "hcompute_lgxx_stencil":{
        "type":["Record",[
          ["out_lgxx_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgxx_stencil","const_p0__318.out"]
        ]
      },
      "hcompute_lgxx_stencil_1":{
        "type":["Record",[
          ["out_lgxx_stencil",["Array",16,"Bit"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxx_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgxx_stencil_1_335_336":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_1_336_337":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_2_334_335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_3_333_334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_4_332_333":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_5_331_332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_6_330_331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_7_329_330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_8_lxx_stencil_9_329":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_lgxx_stencil.0","add_lgxx_stencil_1_335_336.in0"],
          ["add_lxx_stencil_2_334_335.out","add_lgxx_stencil_1_335_336.in1"],
          ["add_lxx_stencil_1_336_337.in1","add_lgxx_stencil_1_335_336.out"],
          ["self.in1_lxx_stencil.0","add_lxx_stencil_1_336_337.in0"],
          ["self.out_lgxx_stencil","add_lxx_stencil_1_336_337.out"],
          ["self.in1_lxx_stencil.1","add_lxx_stencil_2_334_335.in0"],
          ["add_lxx_stencil_3_333_334.out","add_lxx_stencil_2_334_335.in1"],
          ["self.in1_lxx_stencil.2","add_lxx_stencil_3_333_334.in0"],
          ["add_lxx_stencil_4_332_333.out","add_lxx_stencil_3_333_334.in1"],
          ["self.in1_lxx_stencil.3","add_lxx_stencil_4_332_333.in0"],
          ["add_lxx_stencil_5_331_332.out","add_lxx_stencil_4_332_333.in1"],
          ["self.in1_lxx_stencil.4","add_lxx_stencil_5_331_332.in0"],
          ["add_lxx_stencil_6_330_331.out","add_lxx_stencil_5_331_332.in1"],
          ["self.in1_lxx_stencil.5","add_lxx_stencil_6_330_331.in0"],
          ["add_lxx_stencil_7_329_330.out","add_lxx_stencil_6_330_331.in1"],
          ["self.in1_lxx_stencil.6","add_lxx_stencil_7_329_330.in0"],
          ["add_lxx_stencil_8_lxx_stencil_9_329.out","add_lxx_stencil_7_329_330.in1"],
          ["self.in1_lxx_stencil.7","add_lxx_stencil_8_lxx_stencil_9_329.in0"],
          ["self.in1_lxx_stencil.8","add_lxx_stencil_8_lxx_stencil_9_329.in1"]
        ]
      },
      "hcompute_lgxx_stencil_1_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxx_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["out_lgxx_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "i140196740263440_i140196759846544":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","i140196740263440_i140196759846544.CLK"],
          ["self.out_lgxx_stencil","i140196740263440_i140196759846544.O0"]
        ]
      },
      "hcompute_lgxx_stencil_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_lgxx_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "i140196740357712_i140196767551760":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","i140196740357712_i140196767551760.CLK"],
          ["self.out_lgxx_stencil","i140196740357712_i140196767551760.O0"]
        ]
      },
      "hcompute_lgxy_stencil":{
        "type":["Record",[
          ["out_lgxy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgxy_stencil","const_p0__419.out"]
        ]
      },
      "hcompute_lgxy_stencil_1":{
        "type":["Record",[
          ["out_lgxy_stencil",["Array",16,"Bit"]],
          ["in0_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxy_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgxy_stencil_1_436_437":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_1_437_438":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_2_435_436":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_3_434_435":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_4_433_434":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_5_432_433":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_6_431_432":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_7_430_431":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_8_lxy_stencil_9_430":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_lgxy_stencil.0","add_lgxy_stencil_1_436_437.in0"],
          ["add_lxy_stencil_2_435_436.out","add_lgxy_stencil_1_436_437.in1"],
          ["add_lxy_stencil_1_437_438.in1","add_lgxy_stencil_1_436_437.out"],
          ["self.in1_lxy_stencil.0","add_lxy_stencil_1_437_438.in0"],
          ["self.out_lgxy_stencil","add_lxy_stencil_1_437_438.out"],
          ["self.in1_lxy_stencil.1","add_lxy_stencil_2_435_436.in0"],
          ["add_lxy_stencil_3_434_435.out","add_lxy_stencil_2_435_436.in1"],
          ["self.in1_lxy_stencil.2","add_lxy_stencil_3_434_435.in0"],
          ["add_lxy_stencil_4_433_434.out","add_lxy_stencil_3_434_435.in1"],
          ["self.in1_lxy_stencil.3","add_lxy_stencil_4_433_434.in0"],
          ["add_lxy_stencil_5_432_433.out","add_lxy_stencil_4_433_434.in1"],
          ["self.in1_lxy_stencil.4","add_lxy_stencil_5_432_433.in0"],
          ["add_lxy_stencil_6_431_432.out","add_lxy_stencil_5_432_433.in1"],
          ["self.in1_lxy_stencil.5","add_lxy_stencil_6_431_432.in0"],
          ["add_lxy_stencil_7_430_431.out","add_lxy_stencil_6_431_432.in1"],
          ["self.in1_lxy_stencil.6","add_lxy_stencil_7_430_431.in0"],
          ["add_lxy_stencil_8_lxy_stencil_9_430.out","add_lxy_stencil_7_430_431.in1"],
          ["self.in1_lxy_stencil.7","add_lxy_stencil_8_lxy_stencil_9_430.in0"],
          ["self.in1_lxy_stencil.8","add_lxy_stencil_8_lxy_stencil_9_430.in1"]
        ]
      },
      "hcompute_lgxy_stencil_1_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxy_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["out_lgxy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "i140196720826768_i140196759846544":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","i140196720826768_i140196759846544.CLK"],
          ["self.out_lgxy_stencil","i140196720826768_i140196759846544.O0"]
        ]
      },
      "hcompute_lgxy_stencil_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_lgxy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "i140196724992848_i140196767551760":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","i140196724992848_i140196767551760.CLK"],
          ["self.out_lgxy_stencil","i140196724992848_i140196767551760.O0"]
        ]
      },
      "hcompute_lgyy_stencil":{
        "type":["Record",[
          ["out_lgyy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgyy_stencil","const_p0__473.out"]
        ]
      },
      "hcompute_lgyy_stencil_1":{
        "type":["Record",[
          ["out_lgyy_stencil",["Array",16,"Bit"]],
          ["in0_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lyy_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgyy_stencil_1_490_491":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_1_491_492":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_2_489_490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_3_488_489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_4_487_488":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_5_486_487":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_6_485_486":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_7_484_485":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_8_lyy_stencil_9_484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_lgyy_stencil.0","add_lgyy_stencil_1_490_491.in0"],
          ["add_lyy_stencil_2_489_490.out","add_lgyy_stencil_1_490_491.in1"],
          ["add_lyy_stencil_1_491_492.in1","add_lgyy_stencil_1_490_491.out"],
          ["self.in1_lyy_stencil.0","add_lyy_stencil_1_491_492.in0"],
          ["self.out_lgyy_stencil","add_lyy_stencil_1_491_492.out"],
          ["self.in1_lyy_stencil.1","add_lyy_stencil_2_489_490.in0"],
          ["add_lyy_stencil_3_488_489.out","add_lyy_stencil_2_489_490.in1"],
          ["self.in1_lyy_stencil.2","add_lyy_stencil_3_488_489.in0"],
          ["add_lyy_stencil_4_487_488.out","add_lyy_stencil_3_488_489.in1"],
          ["self.in1_lyy_stencil.3","add_lyy_stencil_4_487_488.in0"],
          ["add_lyy_stencil_5_486_487.out","add_lyy_stencil_4_487_488.in1"],
          ["self.in1_lyy_stencil.4","add_lyy_stencil_5_486_487.in0"],
          ["add_lyy_stencil_6_485_486.out","add_lyy_stencil_5_486_487.in1"],
          ["self.in1_lyy_stencil.5","add_lyy_stencil_6_485_486.in0"],
          ["add_lyy_stencil_7_484_485.out","add_lyy_stencil_6_485_486.in1"],
          ["self.in1_lyy_stencil.6","add_lyy_stencil_7_484_485.in0"],
          ["add_lyy_stencil_8_lyy_stencil_9_484.out","add_lyy_stencil_7_484_485.in1"],
          ["self.in1_lyy_stencil.7","add_lyy_stencil_8_lyy_stencil_9_484.in0"],
          ["self.in1_lyy_stencil.8","add_lyy_stencil_8_lyy_stencil_9_484.in1"]
        ]
      },
      "hcompute_lgyy_stencil_1_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lyy_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["out_lgyy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "i140196737607760_i140196759846544":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","i140196737607760_i140196759846544.CLK"],
          ["self.out_lgyy_stencil","i140196737607760_i140196759846544.O0"]
        ]
      },
      "hcompute_lgyy_stencil_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_lgyy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "i140196720846224_i140196767551760":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","i140196720846224_i140196767551760.CLK"],
          ["self.out_lgyy_stencil","i140196720846224_i140196767551760.O0"]
        ]
      },
      "hcompute_lxx_stencil":{
        "type":["Record",[
          ["out_lxx_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_310_311_312":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p7__311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_x_stencil_1_grad_x_stencil_1_310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_grad_x_stencil_1_grad_x_stencil_1_310.out","ashr_310_311_312.in0"],
          ["const_p7__311.out","ashr_310_311_312.in1"],
          ["self.out_lxx_stencil","ashr_310_311_312.out"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_1_grad_x_stencil_1_310.in0"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_1_grad_x_stencil_1_310.in1"]
        ]
      },
      "hcompute_lxx_stencil_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_grad_x_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_lxx_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "i140196728413200_i140196757877328":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","i140196728413200_i140196757877328.CLK"],
          ["self.out_lxx_stencil","i140196728413200_i140196757877328.O0"]
        ]
      },
      "hcompute_lxy_stencil":{
        "type":["Record",[
          ["out_lxy_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_grad_y_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_410_411_412":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p7__411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_x_stencil_2_grad_y_stencil_1_410":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_grad_x_stencil_2_grad_y_stencil_1_410.out","ashr_410_411_412.in0"],
          ["const_p7__411.out","ashr_410_411_412.in1"],
          ["self.out_lxy_stencil","ashr_410_411_412.out"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_2_grad_y_stencil_1_410.in0"],
          ["self.in1_grad_y_stencil.0","mul_grad_x_stencil_2_grad_y_stencil_1_410.in1"]
        ]
      },
      "hcompute_lxy_stencil_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_grad_x_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_grad_y_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_lxy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "i140196693726416_i140196757877328":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","i140196693726416_i140196757877328.CLK"],
          ["self.out_lxy_stencil","i140196693726416_i140196757877328.O0"]
        ]
      },
      "hcompute_lyy_stencil":{
        "type":["Record",[
          ["out_lyy_stencil",["Array",16,"Bit"]],
          ["in0_grad_y_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_465_466_467":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p7__466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_y_stencil_2_grad_y_stencil_2_465":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_grad_y_stencil_2_grad_y_stencil_2_465.out","ashr_465_466_467.in0"],
          ["const_p7__466.out","ashr_465_466_467.in1"],
          ["self.out_lyy_stencil","ashr_465_466_467.out"],
          ["self.in0_grad_y_stencil.0","mul_grad_y_stencil_2_grad_y_stencil_2_465.in0"],
          ["self.in0_grad_y_stencil.0","mul_grad_y_stencil_2_grad_y_stencil_2_465.in1"]
        ]
      },
      "hcompute_lyy_stencil_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_grad_y_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_lyy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "i140196688919696_i140196757877328":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","i140196688919696_i140196757877328.CLK"],
          ["self.out_lyy_stencil","i140196688919696_i140196757877328.O0"]
        ]
      },
      "hcompute_padded16_global_wrapper_stencil":{
        "type":["Record",[
          ["out_padded16_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_padded16_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_padded16_global_wrapper_stencil","self.in0_padded16_stencil.0"]
        ]
      },
      "hcompute_padded16_global_wrapper_stencil_mapped":{
        "type":["Record",[
          ["in0_padded16_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_padded16_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_padded16_global_wrapper_stencil","self.in0_padded16_stencil.0"]
        ]
      },
      "lgxx_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxx_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lgxx_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgxx_stencil_write.0","self.op_hcompute_lgxx_stencil_1_read.0"],
          ["self.op_hcompute_lgxx_stencil_write_extra_ctrl","self.op_hcompute_lgxx_stencil_1_read_extra_ctrl"]
        ]
      },
      "lgxx_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_cim_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lgxx_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_1_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgxx_stencil_1_write.0","self.op_hcompute_cim_stencil_read.0"],
          ["self.op_hcompute_lgxx_stencil_1_write_extra_ctrl","self.op_hcompute_cim_stencil_read_extra_ctrl"]
        ]
      },
      "lgxy_stencil_clkwrk_dsa1_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxy_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lgxy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgxy_stencil_write.0","self.op_hcompute_lgxy_stencil_1_read.0"],
          ["self.op_hcompute_lgxy_stencil_write_extra_ctrl","self.op_hcompute_lgxy_stencil_1_read_extra_ctrl"]
        ]
      },
      "lgxy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_cim_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lgxy_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_1_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgxy_stencil_1_write.0","self.op_hcompute_cim_stencil_read.0"],
          ["self.op_hcompute_lgxy_stencil_1_write_extra_ctrl","self.op_hcompute_cim_stencil_read_extra_ctrl"]
        ]
      },
      "lgyy_stencil_clkwrk_dsa2_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgyy_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lgyy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgyy_stencil_write.0","self.op_hcompute_lgyy_stencil_1_read.0"],
          ["self.op_hcompute_lgyy_stencil_write_extra_ctrl","self.op_hcompute_lgyy_stencil_1_read_extra_ctrl"]
        ]
      },
      "lgyy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_cim_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lgyy_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_1_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgyy_stencil_1_write.0","self.op_hcompute_cim_stencil_read.0"],
          ["self.op_hcompute_lgyy_stencil_1_write_extra_ctrl","self.op_hcompute_cim_stencil_read_extra_ctrl"]
        ]
      },
      "lxx_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lgxx_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lxx_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lxx_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U10$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U11$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U12$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U13$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U14$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U9$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U8"], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[134],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,62,1],"read_data_starting_addr":[0],"read_data_stride":[0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,16,0]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,62,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[253],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,60,1],"read_data_starting_addr":[0],"read_data_stride":[1,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_1":{"cycle_starting_addr":[255],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,60,1],"read_data_starting_addr":[16],"read_data_stride":[1,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64,0],"dimensionality":3,"extent":[60,60,1]},"tb2out_0":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,60,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0]},"tb2out_1":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,60,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0]}}], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.chain_chain_en","chain_disen_const_U15.out"],
          ["self.clk","d_reg__U10$reg0.clk"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.data_out_1","d_reg__U10$reg0.in"],
          ["d_reg__U14$reg0.in","d_reg__U10$reg0.out"],
          ["self.op_hcompute_lgxx_stencil_1_read.4","d_reg__U10$reg0.out"],
          ["self.clk","d_reg__U11$reg0.clk"],
          ["self.op_hcompute_lxx_stencil_write.0","d_reg__U11$reg0.in"],
          ["d_reg__U9$reg0.in","d_reg__U11$reg0.out"],
          ["self.op_hcompute_lgxx_stencil_1_read.8","d_reg__U11$reg0.out"],
          ["self.clk","d_reg__U12$reg0.clk"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.data_out_0","d_reg__U12$reg0.in"],
          ["d_reg__U13$reg0.in","d_reg__U12$reg0.out"],
          ["self.op_hcompute_lgxx_stencil_1_read.1","d_reg__U12$reg0.out"],
          ["self.clk","d_reg__U13$reg0.clk"],
          ["self.op_hcompute_lgxx_stencil_1_read.0","d_reg__U13$reg0.out"],
          ["self.clk","d_reg__U14$reg0.clk"],
          ["self.op_hcompute_lgxx_stencil_1_read.3","d_reg__U14$reg0.out"],
          ["self.clk","d_reg__U9$reg0.clk"],
          ["self.op_hcompute_lgxx_stencil_1_read.6","d_reg__U9$reg0.out"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.clk","self.clk"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.data_out_0","self.op_hcompute_lgxx_stencil_1_read.2"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.data_out_1","self.op_hcompute_lgxx_stencil_1_read.5"],
          ["self.op_hcompute_lxx_stencil_write.0","self.op_hcompute_lgxx_stencil_1_read.7"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.stencil_valid","self.op_hcompute_lgxx_stencil_1_read_extra_ctrl"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.data_in_0","self.op_hcompute_lxx_stencil_write.0"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.flush","self.reset"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.clk_en","ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_clk_en_const.out"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.rst_n","ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_clk_en_const.out"]
        ]
      },
      "lxy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lgxy_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lxy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U23":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U17$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U18$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U19$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U20$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U21$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U22$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U16"], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[134],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,62,1],"read_data_starting_addr":[0],"read_data_stride":[0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,16,0]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,62,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[253],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,60,1],"read_data_starting_addr":[0],"read_data_stride":[1,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_1":{"cycle_starting_addr":[255],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,60,1],"read_data_starting_addr":[16],"read_data_stride":[1,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64,0],"dimensionality":3,"extent":[60,60,1]},"tb2out_0":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,60,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0]},"tb2out_1":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,60,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0]}}], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.chain_chain_en","chain_disen_const_U23.out"],
          ["self.clk","d_reg__U17$reg0.clk"],
          ["d_reg__U19$reg0.out","d_reg__U17$reg0.in"],
          ["self.op_hcompute_lgxy_stencil_1_read.6","d_reg__U17$reg0.out"],
          ["self.clk","d_reg__U18$reg0.clk"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.data_out_1","d_reg__U18$reg0.in"],
          ["d_reg__U22$reg0.in","d_reg__U18$reg0.out"],
          ["self.op_hcompute_lgxy_stencil_1_read.4","d_reg__U18$reg0.out"],
          ["self.clk","d_reg__U19$reg0.clk"],
          ["self.op_hcompute_lxy_stencil_write.0","d_reg__U19$reg0.in"],
          ["self.op_hcompute_lgxy_stencil_1_read.8","d_reg__U19$reg0.out"],
          ["self.clk","d_reg__U20$reg0.clk"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.data_out_0","d_reg__U20$reg0.in"],
          ["d_reg__U21$reg0.in","d_reg__U20$reg0.out"],
          ["self.op_hcompute_lgxy_stencil_1_read.1","d_reg__U20$reg0.out"],
          ["self.clk","d_reg__U21$reg0.clk"],
          ["self.op_hcompute_lgxy_stencil_1_read.0","d_reg__U21$reg0.out"],
          ["self.clk","d_reg__U22$reg0.clk"],
          ["self.op_hcompute_lgxy_stencil_1_read.3","d_reg__U22$reg0.out"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.clk","self.clk"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.data_out_0","self.op_hcompute_lgxy_stencil_1_read.2"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.data_out_1","self.op_hcompute_lgxy_stencil_1_read.5"],
          ["self.op_hcompute_lxy_stencil_write.0","self.op_hcompute_lgxy_stencil_1_read.7"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.stencil_valid","self.op_hcompute_lgxy_stencil_1_read_extra_ctrl"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.data_in_0","self.op_hcompute_lxy_stencil_write.0"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.flush","self.reset"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.clk_en","ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_clk_en_const.out"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.rst_n","ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_clk_en_const.out"]
        ]
      },
      "lyy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lgyy_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lyy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lyy_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U31":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U25$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U26$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U27$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U28$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U29$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U30$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U24"], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[134],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,62,1],"read_data_starting_addr":[0],"read_data_stride":[0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,16,0]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,62,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[253],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,60,1],"read_data_starting_addr":[0],"read_data_stride":[1,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_1":{"cycle_starting_addr":[255],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,60,1],"read_data_starting_addr":[16],"read_data_stride":[1,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64,0],"dimensionality":3,"extent":[60,60,1]},"tb2out_0":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,60,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0]},"tb2out_1":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,60,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0]}}], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.chain_chain_en","chain_disen_const_U31.out"],
          ["self.clk","d_reg__U25$reg0.clk"],
          ["d_reg__U27$reg0.out","d_reg__U25$reg0.in"],
          ["self.op_hcompute_lgyy_stencil_1_read.6","d_reg__U25$reg0.out"],
          ["self.clk","d_reg__U26$reg0.clk"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.data_out_1","d_reg__U26$reg0.in"],
          ["d_reg__U30$reg0.in","d_reg__U26$reg0.out"],
          ["self.op_hcompute_lgyy_stencil_1_read.4","d_reg__U26$reg0.out"],
          ["self.clk","d_reg__U27$reg0.clk"],
          ["self.op_hcompute_lyy_stencil_write.0","d_reg__U27$reg0.in"],
          ["self.op_hcompute_lgyy_stencil_1_read.8","d_reg__U27$reg0.out"],
          ["self.clk","d_reg__U28$reg0.clk"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.data_out_0","d_reg__U28$reg0.in"],
          ["d_reg__U29$reg0.in","d_reg__U28$reg0.out"],
          ["self.op_hcompute_lgyy_stencil_1_read.1","d_reg__U28$reg0.out"],
          ["self.clk","d_reg__U29$reg0.clk"],
          ["self.op_hcompute_lgyy_stencil_1_read.0","d_reg__U29$reg0.out"],
          ["self.clk","d_reg__U30$reg0.clk"],
          ["self.op_hcompute_lgyy_stencil_1_read.3","d_reg__U30$reg0.out"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.clk","self.clk"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.data_out_0","self.op_hcompute_lgyy_stencil_1_read.2"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.data_out_1","self.op_hcompute_lgyy_stencil_1_read.5"],
          ["self.op_hcompute_lyy_stencil_write.0","self.op_hcompute_lgyy_stencil_1_read.7"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.stencil_valid","self.op_hcompute_lgyy_stencil_1_read_extra_ctrl"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.data_in_0","self.op_hcompute_lyy_stencil_write.0"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.flush","self.reset"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.clk_en","ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_clk_en_const.out"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.rst_n","ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_clk_en_const.out"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_exe_start_pt__U42":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_read_start_pt__U41":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_write_start_pt__U43":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "padded16_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_grad_x_stencil_read",["Array",6,["Array",16,"Bit"]]],
          ["op_hcompute_grad_x_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_grad_y_stencil_read",["Array",6,["Array",16,"Bit"]]],
          ["op_hcompute_grad_y_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_padded16_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_padded16_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U39":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U33$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U34$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U35$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U36$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U37$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U38$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U32"], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,64,1],"read_data_starting_addr":[0],"read_data_stride":[0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,16,0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,64,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[123],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,62,1],"read_data_starting_addr":[0],"read_data_stride":[1,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_1":{"cycle_starting_addr":[125],"cycle_stride":[4,64,0],"dimensionality":3,"extent":[16,62,1],"read_data_starting_addr":[16],"read_data_stride":[1,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"stencil_valid":{"cycle_starting_addr":[130],"cycle_stride":[1,64,0],"dimensionality":3,"extent":[62,62,1]},"tb2out_0":{"cycle_starting_addr":[128],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,62,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0]},"tb2out_1":{"cycle_starting_addr":[128],"cycle_stride":[1,4,64,0],"dimensionality":4,"extent":[4,16,62,1],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0]}}], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.chain_chain_en","chain_disen_const_U39.out"],
          ["self.clk","d_reg__U33$reg0.clk"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_out_1","d_reg__U33$reg0.in"],
          ["d_reg__U34$reg0.in","d_reg__U33$reg0.out"],
          ["self.clk","d_reg__U34$reg0.clk"],
          ["self.op_hcompute_grad_x_stencil_read.4","d_reg__U34$reg0.out"],
          ["self.clk","d_reg__U35$reg0.clk"],
          ["d_reg__U38$reg0.out","d_reg__U35$reg0.in"],
          ["self.op_hcompute_grad_x_stencil_read.5","d_reg__U35$reg0.out"],
          ["self.op_hcompute_grad_y_stencil_read.3","d_reg__U35$reg0.out"],
          ["self.clk","d_reg__U36$reg0.clk"],
          ["d_reg__U37$reg0.out","d_reg__U36$reg0.in"],
          ["self.op_hcompute_grad_x_stencil_read.3","d_reg__U36$reg0.out"],
          ["self.op_hcompute_grad_y_stencil_read.0","d_reg__U36$reg0.out"],
          ["self.clk","d_reg__U37$reg0.clk"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_out_0","d_reg__U37$reg0.in"],
          ["self.op_hcompute_grad_y_stencil_read.1","d_reg__U37$reg0.out"],
          ["self.clk","d_reg__U38$reg0.clk"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","d_reg__U38$reg0.in"],
          ["self.op_hcompute_grad_y_stencil_read.5","d_reg__U38$reg0.out"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.clk","self.clk"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_out_0","self.op_hcompute_grad_x_stencil_read.0"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","self.op_hcompute_grad_x_stencil_read.1"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_out_1","self.op_hcompute_grad_x_stencil_read.2"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.stencil_valid","self.op_hcompute_grad_x_stencil_read_extra_ctrl"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_out_0","self.op_hcompute_grad_y_stencil_read.2"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","self.op_hcompute_grad_y_stencil_read.4"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_in_0","self.op_hcompute_padded16_global_wrapper_stencil_write.0"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.flush","self.reset"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.clk_en","ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_clk_en_const.out"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.rst_n","ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_clk_en_const.out"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
