Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Feb 17 22:07:15 2025
| Host         : LAPTOP-DUUNQKAE running 64-bit major release  (build 9200)
| Command      : report_methodology -file HDMI_wrapper_methodology_drc_routed.rpt -pb HDMI_wrapper_methodology_drc_routed.pb -rpx HDMI_wrapper_methodology_drc_routed.rpx
| Design       : HDMI_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 1          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell HDMI_i/util_vector_logic_1/Res[0]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) HDMI_i/vga_ctrl_0/inst/v_count_reg[4]/CLR,
HDMI_i/vga_ctrl_0/inst/v_count_reg[5]/CLR,
HDMI_i/vga_ctrl_0/inst/v_count_reg[6]/CLR,
HDMI_i/vga_ctrl_0/inst/v_count_reg[7]/CLR,
HDMI_i/vga_ctrl_0/inst/v_count_reg[8]/CLR,
HDMI_i/vga_ctrl_0/inst/v_count_reg[9]/CLR,
HDMI_i/vga_pic_0/inst/rgb_data_reg[12]/CLR,
HDMI_i/vga_pic_0/inst/rgb_data_reg[13]/CLR,
HDMI_i/vga_pic_0/inst/rgb_data_reg[14]/CLR,
HDMI_i/vga_pic_0/inst/rgb_data_reg[15]/CLR,
HDMI_i/vga_pic_0/inst/rgb_data_reg[23]/CLR,
HDMI_i/vga_pic_0/inst/rgb_data_reg[3]/CLR,
HDMI_i/vga_pic_0/inst/rgb_data_reg[5]/CLR,
HDMI_i/vga_pic_0/inst/rgb_data_reg[6]/CLR,
HDMI_i/vga_pic_0/inst/rgb_data_reg[7]/CLR (the first 15 of 161 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


