Report: add
llvm: add "rd" "rs1" "rs2"
sail: add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm add: mayLoad = false
sail add: mayLoad = false
llvm add: mayStore = false
sail add: mayStore = false

Report: add.uw
llvm: add.uw "rd" "rs1" "rs2"
sail: add.uw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm add.uw: mayLoad = false
sail add.uw: mayLoad = false
llvm add.uw: mayStore = false
sail add.uw: mayStore = false

Report: addi
llvm: addi "rd" "rs1" "imm12"
sail: addi "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)
llvm addi: mayLoad = false
sail addi: mayLoad = false
llvm addi: mayStore = false
sail addi: mayStore = false

Report: addiw
llvm: addiw "rd" "rs1" "imm12"
sail: addiw "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)
llvm addiw: mayLoad = false
sail addiw: mayLoad = false
llvm addiw: mayStore = false
sail addiw: mayStore = false

Report: addw
llvm: addw "rd" "rs1" "rs2"
sail: addw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm addw: mayLoad = false
sail addw: mayLoad = false
llvm addw: mayStore = false
sail addw: mayStore = false

Report: aes32dsi
llvm: aes32dsi "rd" "rs1" "rs2" "bs"
sail: aes32dsi "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)
llvm aes32dsi: mayLoad = false
sail aes32dsi: mayLoad = false
llvm aes32dsi: mayStore = false
sail aes32dsi: mayStore = false

Report: aes32dsmi
llvm: aes32dsmi "rd" "rs1" "rs2" "bs"
sail: aes32dsmi "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)
llvm aes32dsmi: mayLoad = false
sail aes32dsmi: mayLoad = false
llvm aes32dsmi: mayStore = false
sail aes32dsmi: mayStore = false

Report: aes32esi
llvm: aes32esi "rd" "rs1" "rs2" "bs"
sail: aes32esi "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)
llvm aes32esi: mayLoad = false
sail aes32esi: mayLoad = false
llvm aes32esi: mayStore = false
sail aes32esi: mayStore = false

Report: aes32esmi
llvm: aes32esmi "rd" "rs1" "rs2" "bs"
sail: aes32esmi "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)
llvm aes32esmi: mayLoad = false
sail aes32esmi: mayLoad = false
llvm aes32esmi: mayStore = false
sail aes32esmi: mayStore = false

Report: aes64ds
llvm: aes64ds "rd" "rs1" "rs2"
sail: aes64ds "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm aes64ds: mayLoad = false
sail aes64ds: mayLoad = false
llvm aes64ds: mayStore = false
sail aes64ds: mayStore = false

Report: aes64dsm
llvm: aes64dsm "rd" "rs1" "rs2"
sail: aes64dsm "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm aes64dsm: mayLoad = false
sail aes64dsm: mayLoad = false
llvm aes64dsm: mayStore = false
sail aes64dsm: mayStore = false

Report: aes64es
llvm: aes64es "rd" "rs1" "rs2"
sail: aes64es "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm aes64es: mayLoad = false
sail aes64es: mayLoad = false
llvm aes64es: mayStore = false
sail aes64es: mayStore = false

Report: aes64esm
llvm: aes64esm "rd" "rs1" "rs2"
sail: aes64esm "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm aes64esm: mayLoad = false
sail aes64esm: mayLoad = false
llvm aes64esm: mayStore = false
sail aes64esm: mayStore = false

Report: aes64im
llvm: aes64im "rd" "rs1"
sail: aes64im "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm aes64im: mayLoad = false
sail aes64im: mayLoad = false
llvm aes64im: mayStore = false
sail aes64im: mayStore = false

Report: aes64ks1i
llvm: aes64ks1i "rd" "rs1" "rnum"
sail: aes64ks1i "rd" "rs1" "rnum"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rnum) (1, rs1)
sail ins: (2, rnum) (1, rs1)
llvm aes64ks1i: mayLoad = false
sail aes64ks1i: mayLoad = false
llvm aes64ks1i: mayStore = false
sail aes64ks1i: mayStore = false

Report: aes64ks2
llvm: aes64ks2 "rd" "rs1" "rs2"
sail: aes64ks2 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm aes64ks2: mayLoad = false
sail aes64ks2: mayLoad = false
llvm aes64ks2: mayStore = false
sail aes64ks2: mayStore = false

Report: amoadd.b
llvm: amoadd.b "rd" "rs2" "rs1"
sail: amoadd.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.b: mayLoad = true
sail amoadd.b: mayLoad = true
llvm amoadd.b: mayStore = true
sail amoadd.b: mayStore = true

Report: amoadd.b.aq
llvm: amoadd.b.aq "rd" "rs2" "rs1"
sail: amoadd.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.b.aq: mayLoad = true
sail amoadd.b.aq: mayLoad = true
llvm amoadd.b.aq: mayStore = true
sail amoadd.b.aq: mayStore = true

Report: amoadd.b.aqrl
llvm: amoadd.b.aqrl "rd" "rs2" "rs1"
sail: amoadd.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.b.aqrl: mayLoad = true
sail amoadd.b.aqrl: mayLoad = true
llvm amoadd.b.aqrl: mayStore = true
sail amoadd.b.aqrl: mayStore = true

Report: amoadd.b.rl
llvm: amoadd.b.rl "rd" "rs2" "rs1"
sail: amoadd.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.b.rl: mayLoad = true
sail amoadd.b.rl: mayLoad = true
llvm amoadd.b.rl: mayStore = true
sail amoadd.b.rl: mayStore = true

Report: amoadd.d
llvm: amoadd.d "rd" "rs2" "rs1"
sail: amoadd.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.d: mayLoad = true
sail amoadd.d: mayLoad = true
llvm amoadd.d: mayStore = true
sail amoadd.d: mayStore = true

Report: amoadd.d.aq
llvm: amoadd.d.aq "rd" "rs2" "rs1"
sail: amoadd.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.d.aq: mayLoad = true
sail amoadd.d.aq: mayLoad = true
llvm amoadd.d.aq: mayStore = true
sail amoadd.d.aq: mayStore = true

Report: amoadd.d.aqrl
llvm: amoadd.d.aqrl "rd" "rs2" "rs1"
sail: amoadd.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.d.aqrl: mayLoad = true
sail amoadd.d.aqrl: mayLoad = true
llvm amoadd.d.aqrl: mayStore = true
sail amoadd.d.aqrl: mayStore = true

Report: amoadd.d.rl
llvm: amoadd.d.rl "rd" "rs2" "rs1"
sail: amoadd.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.d.rl: mayLoad = true
sail amoadd.d.rl: mayLoad = true
llvm amoadd.d.rl: mayStore = true
sail amoadd.d.rl: mayStore = true

Report: amoadd.h
llvm: amoadd.h "rd" "rs2" "rs1"
sail: amoadd.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.h: mayLoad = true
sail amoadd.h: mayLoad = true
llvm amoadd.h: mayStore = true
sail amoadd.h: mayStore = true

Report: amoadd.h.aq
llvm: amoadd.h.aq "rd" "rs2" "rs1"
sail: amoadd.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.h.aq: mayLoad = true
sail amoadd.h.aq: mayLoad = true
llvm amoadd.h.aq: mayStore = true
sail amoadd.h.aq: mayStore = true

Report: amoadd.h.aqrl
llvm: amoadd.h.aqrl "rd" "rs2" "rs1"
sail: amoadd.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.h.aqrl: mayLoad = true
sail amoadd.h.aqrl: mayLoad = true
llvm amoadd.h.aqrl: mayStore = true
sail amoadd.h.aqrl: mayStore = true

Report: amoadd.h.rl
llvm: amoadd.h.rl "rd" "rs2" "rs1"
sail: amoadd.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.h.rl: mayLoad = true
sail amoadd.h.rl: mayLoad = true
llvm amoadd.h.rl: mayStore = true
sail amoadd.h.rl: mayStore = true

Report: amoadd.w
llvm: amoadd.w "rd" "rs2" "rs1"
sail: amoadd.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.w: mayLoad = true
sail amoadd.w: mayLoad = true
llvm amoadd.w: mayStore = true
sail amoadd.w: mayStore = true

Report: amoadd.w.aq
llvm: amoadd.w.aq "rd" "rs2" "rs1"
sail: amoadd.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.w.aq: mayLoad = true
sail amoadd.w.aq: mayLoad = true
llvm amoadd.w.aq: mayStore = true
sail amoadd.w.aq: mayStore = true

Report: amoadd.w.aqrl
llvm: amoadd.w.aqrl "rd" "rs2" "rs1"
sail: amoadd.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.w.aqrl: mayLoad = true
sail amoadd.w.aqrl: mayLoad = true
llvm amoadd.w.aqrl: mayStore = true
sail amoadd.w.aqrl: mayStore = true

Report: amoadd.w.rl
llvm: amoadd.w.rl "rd" "rs2" "rs1"
sail: amoadd.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoadd.w.rl: mayLoad = true
sail amoadd.w.rl: mayLoad = true
llvm amoadd.w.rl: mayStore = true
sail amoadd.w.rl: mayStore = true

Report: amoand.b
llvm: amoand.b "rd" "rs2" "rs1"
sail: amoand.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.b: mayLoad = true
sail amoand.b: mayLoad = true
llvm amoand.b: mayStore = true
sail amoand.b: mayStore = true

Report: amoand.b.aq
llvm: amoand.b.aq "rd" "rs2" "rs1"
sail: amoand.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.b.aq: mayLoad = true
sail amoand.b.aq: mayLoad = true
llvm amoand.b.aq: mayStore = true
sail amoand.b.aq: mayStore = true

Report: amoand.b.aqrl
llvm: amoand.b.aqrl "rd" "rs2" "rs1"
sail: amoand.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.b.aqrl: mayLoad = true
sail amoand.b.aqrl: mayLoad = true
llvm amoand.b.aqrl: mayStore = true
sail amoand.b.aqrl: mayStore = true

Report: amoand.b.rl
llvm: amoand.b.rl "rd" "rs2" "rs1"
sail: amoand.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.b.rl: mayLoad = true
sail amoand.b.rl: mayLoad = true
llvm amoand.b.rl: mayStore = true
sail amoand.b.rl: mayStore = true

Report: amoand.d
llvm: amoand.d "rd" "rs2" "rs1"
sail: amoand.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.d: mayLoad = true
sail amoand.d: mayLoad = true
llvm amoand.d: mayStore = true
sail amoand.d: mayStore = true

Report: amoand.d.aq
llvm: amoand.d.aq "rd" "rs2" "rs1"
sail: amoand.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.d.aq: mayLoad = true
sail amoand.d.aq: mayLoad = true
llvm amoand.d.aq: mayStore = true
sail amoand.d.aq: mayStore = true

Report: amoand.d.aqrl
llvm: amoand.d.aqrl "rd" "rs2" "rs1"
sail: amoand.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.d.aqrl: mayLoad = true
sail amoand.d.aqrl: mayLoad = true
llvm amoand.d.aqrl: mayStore = true
sail amoand.d.aqrl: mayStore = true

Report: amoand.d.rl
llvm: amoand.d.rl "rd" "rs2" "rs1"
sail: amoand.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.d.rl: mayLoad = true
sail amoand.d.rl: mayLoad = true
llvm amoand.d.rl: mayStore = true
sail amoand.d.rl: mayStore = true

Report: amoand.h
llvm: amoand.h "rd" "rs2" "rs1"
sail: amoand.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.h: mayLoad = true
sail amoand.h: mayLoad = true
llvm amoand.h: mayStore = true
sail amoand.h: mayStore = true

Report: amoand.h.aq
llvm: amoand.h.aq "rd" "rs2" "rs1"
sail: amoand.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.h.aq: mayLoad = true
sail amoand.h.aq: mayLoad = true
llvm amoand.h.aq: mayStore = true
sail amoand.h.aq: mayStore = true

Report: amoand.h.aqrl
llvm: amoand.h.aqrl "rd" "rs2" "rs1"
sail: amoand.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.h.aqrl: mayLoad = true
sail amoand.h.aqrl: mayLoad = true
llvm amoand.h.aqrl: mayStore = true
sail amoand.h.aqrl: mayStore = true

Report: amoand.h.rl
llvm: amoand.h.rl "rd" "rs2" "rs1"
sail: amoand.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.h.rl: mayLoad = true
sail amoand.h.rl: mayLoad = true
llvm amoand.h.rl: mayStore = true
sail amoand.h.rl: mayStore = true

Report: amoand.w
llvm: amoand.w "rd" "rs2" "rs1"
sail: amoand.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.w: mayLoad = true
sail amoand.w: mayLoad = true
llvm amoand.w: mayStore = true
sail amoand.w: mayStore = true

Report: amoand.w.aq
llvm: amoand.w.aq "rd" "rs2" "rs1"
sail: amoand.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.w.aq: mayLoad = true
sail amoand.w.aq: mayLoad = true
llvm amoand.w.aq: mayStore = true
sail amoand.w.aq: mayStore = true

Report: amoand.w.aqrl
llvm: amoand.w.aqrl "rd" "rs2" "rs1"
sail: amoand.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.w.aqrl: mayLoad = true
sail amoand.w.aqrl: mayLoad = true
llvm amoand.w.aqrl: mayStore = true
sail amoand.w.aqrl: mayStore = true

Report: amoand.w.rl
llvm: amoand.w.rl "rd" "rs2" "rs1"
sail: amoand.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoand.w.rl: mayLoad = true
sail amoand.w.rl: mayLoad = true
llvm amoand.w.rl: mayStore = true
sail amoand.w.rl: mayStore = true

Report: amomax.b
llvm: amomax.b "rd" "rs2" "rs1"
sail: amomax.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.b: mayLoad = true
sail amomax.b: mayLoad = true
llvm amomax.b: mayStore = true
sail amomax.b: mayStore = true

Report: amomax.b.aq
llvm: amomax.b.aq "rd" "rs2" "rs1"
sail: amomax.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.b.aq: mayLoad = true
sail amomax.b.aq: mayLoad = true
llvm amomax.b.aq: mayStore = true
sail amomax.b.aq: mayStore = true

Report: amomax.b.aqrl
llvm: amomax.b.aqrl "rd" "rs2" "rs1"
sail: amomax.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.b.aqrl: mayLoad = true
sail amomax.b.aqrl: mayLoad = true
llvm amomax.b.aqrl: mayStore = true
sail amomax.b.aqrl: mayStore = true

Report: amomax.b.rl
llvm: amomax.b.rl "rd" "rs2" "rs1"
sail: amomax.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.b.rl: mayLoad = true
sail amomax.b.rl: mayLoad = true
llvm amomax.b.rl: mayStore = true
sail amomax.b.rl: mayStore = true

Report: amomax.d
llvm: amomax.d "rd" "rs2" "rs1"
sail: amomax.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.d: mayLoad = true
sail amomax.d: mayLoad = true
llvm amomax.d: mayStore = true
sail amomax.d: mayStore = true

Report: amomax.d.aq
llvm: amomax.d.aq "rd" "rs2" "rs1"
sail: amomax.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.d.aq: mayLoad = true
sail amomax.d.aq: mayLoad = true
llvm amomax.d.aq: mayStore = true
sail amomax.d.aq: mayStore = true

Report: amomax.d.aqrl
llvm: amomax.d.aqrl "rd" "rs2" "rs1"
sail: amomax.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.d.aqrl: mayLoad = true
sail amomax.d.aqrl: mayLoad = true
llvm amomax.d.aqrl: mayStore = true
sail amomax.d.aqrl: mayStore = true

Report: amomax.d.rl
llvm: amomax.d.rl "rd" "rs2" "rs1"
sail: amomax.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.d.rl: mayLoad = true
sail amomax.d.rl: mayLoad = true
llvm amomax.d.rl: mayStore = true
sail amomax.d.rl: mayStore = true

Report: amomax.h
llvm: amomax.h "rd" "rs2" "rs1"
sail: amomax.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.h: mayLoad = true
sail amomax.h: mayLoad = true
llvm amomax.h: mayStore = true
sail amomax.h: mayStore = true

Report: amomax.h.aq
llvm: amomax.h.aq "rd" "rs2" "rs1"
sail: amomax.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.h.aq: mayLoad = true
sail amomax.h.aq: mayLoad = true
llvm amomax.h.aq: mayStore = true
sail amomax.h.aq: mayStore = true

Report: amomax.h.aqrl
llvm: amomax.h.aqrl "rd" "rs2" "rs1"
sail: amomax.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.h.aqrl: mayLoad = true
sail amomax.h.aqrl: mayLoad = true
llvm amomax.h.aqrl: mayStore = true
sail amomax.h.aqrl: mayStore = true

Report: amomax.h.rl
llvm: amomax.h.rl "rd" "rs2" "rs1"
sail: amomax.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.h.rl: mayLoad = true
sail amomax.h.rl: mayLoad = true
llvm amomax.h.rl: mayStore = true
sail amomax.h.rl: mayStore = true

Report: amomax.w
llvm: amomax.w "rd" "rs2" "rs1"
sail: amomax.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.w: mayLoad = true
sail amomax.w: mayLoad = true
llvm amomax.w: mayStore = true
sail amomax.w: mayStore = true

Report: amomax.w.aq
llvm: amomax.w.aq "rd" "rs2" "rs1"
sail: amomax.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.w.aq: mayLoad = true
sail amomax.w.aq: mayLoad = true
llvm amomax.w.aq: mayStore = true
sail amomax.w.aq: mayStore = true

Report: amomax.w.aqrl
llvm: amomax.w.aqrl "rd" "rs2" "rs1"
sail: amomax.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.w.aqrl: mayLoad = true
sail amomax.w.aqrl: mayLoad = true
llvm amomax.w.aqrl: mayStore = true
sail amomax.w.aqrl: mayStore = true

Report: amomax.w.rl
llvm: amomax.w.rl "rd" "rs2" "rs1"
sail: amomax.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomax.w.rl: mayLoad = true
sail amomax.w.rl: mayLoad = true
llvm amomax.w.rl: mayStore = true
sail amomax.w.rl: mayStore = true

Report: amomaxu.b
llvm: amomaxu.b "rd" "rs2" "rs1"
sail: amomaxu.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.b: mayLoad = true
sail amomaxu.b: mayLoad = true
llvm amomaxu.b: mayStore = true
sail amomaxu.b: mayStore = true

Report: amomaxu.b.aq
llvm: amomaxu.b.aq "rd" "rs2" "rs1"
sail: amomaxu.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.b.aq: mayLoad = true
sail amomaxu.b.aq: mayLoad = true
llvm amomaxu.b.aq: mayStore = true
sail amomaxu.b.aq: mayStore = true

Report: amomaxu.b.aqrl
llvm: amomaxu.b.aqrl "rd" "rs2" "rs1"
sail: amomaxu.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.b.aqrl: mayLoad = true
sail amomaxu.b.aqrl: mayLoad = true
llvm amomaxu.b.aqrl: mayStore = true
sail amomaxu.b.aqrl: mayStore = true

Report: amomaxu.b.rl
llvm: amomaxu.b.rl "rd" "rs2" "rs1"
sail: amomaxu.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.b.rl: mayLoad = true
sail amomaxu.b.rl: mayLoad = true
llvm amomaxu.b.rl: mayStore = true
sail amomaxu.b.rl: mayStore = true

Report: amomaxu.d
llvm: amomaxu.d "rd" "rs2" "rs1"
sail: amomaxu.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.d: mayLoad = true
sail amomaxu.d: mayLoad = true
llvm amomaxu.d: mayStore = true
sail amomaxu.d: mayStore = true

Report: amomaxu.d.aq
llvm: amomaxu.d.aq "rd" "rs2" "rs1"
sail: amomaxu.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.d.aq: mayLoad = true
sail amomaxu.d.aq: mayLoad = true
llvm amomaxu.d.aq: mayStore = true
sail amomaxu.d.aq: mayStore = true

Report: amomaxu.d.aqrl
llvm: amomaxu.d.aqrl "rd" "rs2" "rs1"
sail: amomaxu.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.d.aqrl: mayLoad = true
sail amomaxu.d.aqrl: mayLoad = true
llvm amomaxu.d.aqrl: mayStore = true
sail amomaxu.d.aqrl: mayStore = true

Report: amomaxu.d.rl
llvm: amomaxu.d.rl "rd" "rs2" "rs1"
sail: amomaxu.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.d.rl: mayLoad = true
sail amomaxu.d.rl: mayLoad = true
llvm amomaxu.d.rl: mayStore = true
sail amomaxu.d.rl: mayStore = true

Report: amomaxu.h
llvm: amomaxu.h "rd" "rs2" "rs1"
sail: amomaxu.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.h: mayLoad = true
sail amomaxu.h: mayLoad = true
llvm amomaxu.h: mayStore = true
sail amomaxu.h: mayStore = true

Report: amomaxu.h.aq
llvm: amomaxu.h.aq "rd" "rs2" "rs1"
sail: amomaxu.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.h.aq: mayLoad = true
sail amomaxu.h.aq: mayLoad = true
llvm amomaxu.h.aq: mayStore = true
sail amomaxu.h.aq: mayStore = true

Report: amomaxu.h.aqrl
llvm: amomaxu.h.aqrl "rd" "rs2" "rs1"
sail: amomaxu.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.h.aqrl: mayLoad = true
sail amomaxu.h.aqrl: mayLoad = true
llvm amomaxu.h.aqrl: mayStore = true
sail amomaxu.h.aqrl: mayStore = true

Report: amomaxu.h.rl
llvm: amomaxu.h.rl "rd" "rs2" "rs1"
sail: amomaxu.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.h.rl: mayLoad = true
sail amomaxu.h.rl: mayLoad = true
llvm amomaxu.h.rl: mayStore = true
sail amomaxu.h.rl: mayStore = true

Report: amomaxu.w
llvm: amomaxu.w "rd" "rs2" "rs1"
sail: amomaxu.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.w: mayLoad = true
sail amomaxu.w: mayLoad = true
llvm amomaxu.w: mayStore = true
sail amomaxu.w: mayStore = true

Report: amomaxu.w.aq
llvm: amomaxu.w.aq "rd" "rs2" "rs1"
sail: amomaxu.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.w.aq: mayLoad = true
sail amomaxu.w.aq: mayLoad = true
llvm amomaxu.w.aq: mayStore = true
sail amomaxu.w.aq: mayStore = true

Report: amomaxu.w.aqrl
llvm: amomaxu.w.aqrl "rd" "rs2" "rs1"
sail: amomaxu.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.w.aqrl: mayLoad = true
sail amomaxu.w.aqrl: mayLoad = true
llvm amomaxu.w.aqrl: mayStore = true
sail amomaxu.w.aqrl: mayStore = true

Report: amomaxu.w.rl
llvm: amomaxu.w.rl "rd" "rs2" "rs1"
sail: amomaxu.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomaxu.w.rl: mayLoad = true
sail amomaxu.w.rl: mayLoad = true
llvm amomaxu.w.rl: mayStore = true
sail amomaxu.w.rl: mayStore = true

Report: amomin.b
llvm: amomin.b "rd" "rs2" "rs1"
sail: amomin.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.b: mayLoad = true
sail amomin.b: mayLoad = true
llvm amomin.b: mayStore = true
sail amomin.b: mayStore = true

Report: amomin.b.aq
llvm: amomin.b.aq "rd" "rs2" "rs1"
sail: amomin.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.b.aq: mayLoad = true
sail amomin.b.aq: mayLoad = true
llvm amomin.b.aq: mayStore = true
sail amomin.b.aq: mayStore = true

Report: amomin.b.aqrl
llvm: amomin.b.aqrl "rd" "rs2" "rs1"
sail: amomin.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.b.aqrl: mayLoad = true
sail amomin.b.aqrl: mayLoad = true
llvm amomin.b.aqrl: mayStore = true
sail amomin.b.aqrl: mayStore = true

Report: amomin.b.rl
llvm: amomin.b.rl "rd" "rs2" "rs1"
sail: amomin.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.b.rl: mayLoad = true
sail amomin.b.rl: mayLoad = true
llvm amomin.b.rl: mayStore = true
sail amomin.b.rl: mayStore = true

Report: amomin.d
llvm: amomin.d "rd" "rs2" "rs1"
sail: amomin.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.d: mayLoad = true
sail amomin.d: mayLoad = true
llvm amomin.d: mayStore = true
sail amomin.d: mayStore = true

Report: amomin.d.aq
llvm: amomin.d.aq "rd" "rs2" "rs1"
sail: amomin.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.d.aq: mayLoad = true
sail amomin.d.aq: mayLoad = true
llvm amomin.d.aq: mayStore = true
sail amomin.d.aq: mayStore = true

Report: amomin.d.aqrl
llvm: amomin.d.aqrl "rd" "rs2" "rs1"
sail: amomin.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.d.aqrl: mayLoad = true
sail amomin.d.aqrl: mayLoad = true
llvm amomin.d.aqrl: mayStore = true
sail amomin.d.aqrl: mayStore = true

Report: amomin.d.rl
llvm: amomin.d.rl "rd" "rs2" "rs1"
sail: amomin.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.d.rl: mayLoad = true
sail amomin.d.rl: mayLoad = true
llvm amomin.d.rl: mayStore = true
sail amomin.d.rl: mayStore = true

Report: amomin.h
llvm: amomin.h "rd" "rs2" "rs1"
sail: amomin.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.h: mayLoad = true
sail amomin.h: mayLoad = true
llvm amomin.h: mayStore = true
sail amomin.h: mayStore = true

Report: amomin.h.aq
llvm: amomin.h.aq "rd" "rs2" "rs1"
sail: amomin.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.h.aq: mayLoad = true
sail amomin.h.aq: mayLoad = true
llvm amomin.h.aq: mayStore = true
sail amomin.h.aq: mayStore = true

Report: amomin.h.aqrl
llvm: amomin.h.aqrl "rd" "rs2" "rs1"
sail: amomin.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.h.aqrl: mayLoad = true
sail amomin.h.aqrl: mayLoad = true
llvm amomin.h.aqrl: mayStore = true
sail amomin.h.aqrl: mayStore = true

Report: amomin.h.rl
llvm: amomin.h.rl "rd" "rs2" "rs1"
sail: amomin.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.h.rl: mayLoad = true
sail amomin.h.rl: mayLoad = true
llvm amomin.h.rl: mayStore = true
sail amomin.h.rl: mayStore = true

Report: amomin.w
llvm: amomin.w "rd" "rs2" "rs1"
sail: amomin.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.w: mayLoad = true
sail amomin.w: mayLoad = true
llvm amomin.w: mayStore = true
sail amomin.w: mayStore = true

Report: amomin.w.aq
llvm: amomin.w.aq "rd" "rs2" "rs1"
sail: amomin.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.w.aq: mayLoad = true
sail amomin.w.aq: mayLoad = true
llvm amomin.w.aq: mayStore = true
sail amomin.w.aq: mayStore = true

Report: amomin.w.aqrl
llvm: amomin.w.aqrl "rd" "rs2" "rs1"
sail: amomin.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.w.aqrl: mayLoad = true
sail amomin.w.aqrl: mayLoad = true
llvm amomin.w.aqrl: mayStore = true
sail amomin.w.aqrl: mayStore = true

Report: amomin.w.rl
llvm: amomin.w.rl "rd" "rs2" "rs1"
sail: amomin.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amomin.w.rl: mayLoad = true
sail amomin.w.rl: mayLoad = true
llvm amomin.w.rl: mayStore = true
sail amomin.w.rl: mayStore = true

Report: amominu.b
llvm: amominu.b "rd" "rs2" "rs1"
sail: amominu.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.b: mayLoad = true
sail amominu.b: mayLoad = true
llvm amominu.b: mayStore = true
sail amominu.b: mayStore = true

Report: amominu.b.aq
llvm: amominu.b.aq "rd" "rs2" "rs1"
sail: amominu.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.b.aq: mayLoad = true
sail amominu.b.aq: mayLoad = true
llvm amominu.b.aq: mayStore = true
sail amominu.b.aq: mayStore = true

Report: amominu.b.aqrl
llvm: amominu.b.aqrl "rd" "rs2" "rs1"
sail: amominu.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.b.aqrl: mayLoad = true
sail amominu.b.aqrl: mayLoad = true
llvm amominu.b.aqrl: mayStore = true
sail amominu.b.aqrl: mayStore = true

Report: amominu.b.rl
llvm: amominu.b.rl "rd" "rs2" "rs1"
sail: amominu.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.b.rl: mayLoad = true
sail amominu.b.rl: mayLoad = true
llvm amominu.b.rl: mayStore = true
sail amominu.b.rl: mayStore = true

Report: amominu.d
llvm: amominu.d "rd" "rs2" "rs1"
sail: amominu.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.d: mayLoad = true
sail amominu.d: mayLoad = true
llvm amominu.d: mayStore = true
sail amominu.d: mayStore = true

Report: amominu.d.aq
llvm: amominu.d.aq "rd" "rs2" "rs1"
sail: amominu.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.d.aq: mayLoad = true
sail amominu.d.aq: mayLoad = true
llvm amominu.d.aq: mayStore = true
sail amominu.d.aq: mayStore = true

Report: amominu.d.aqrl
llvm: amominu.d.aqrl "rd" "rs2" "rs1"
sail: amominu.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.d.aqrl: mayLoad = true
sail amominu.d.aqrl: mayLoad = true
llvm amominu.d.aqrl: mayStore = true
sail amominu.d.aqrl: mayStore = true

Report: amominu.d.rl
llvm: amominu.d.rl "rd" "rs2" "rs1"
sail: amominu.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.d.rl: mayLoad = true
sail amominu.d.rl: mayLoad = true
llvm amominu.d.rl: mayStore = true
sail amominu.d.rl: mayStore = true

Report: amominu.h
llvm: amominu.h "rd" "rs2" "rs1"
sail: amominu.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.h: mayLoad = true
sail amominu.h: mayLoad = true
llvm amominu.h: mayStore = true
sail amominu.h: mayStore = true

Report: amominu.h.aq
llvm: amominu.h.aq "rd" "rs2" "rs1"
sail: amominu.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.h.aq: mayLoad = true
sail amominu.h.aq: mayLoad = true
llvm amominu.h.aq: mayStore = true
sail amominu.h.aq: mayStore = true

Report: amominu.h.aqrl
llvm: amominu.h.aqrl "rd" "rs2" "rs1"
sail: amominu.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.h.aqrl: mayLoad = true
sail amominu.h.aqrl: mayLoad = true
llvm amominu.h.aqrl: mayStore = true
sail amominu.h.aqrl: mayStore = true

Report: amominu.h.rl
llvm: amominu.h.rl "rd" "rs2" "rs1"
sail: amominu.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.h.rl: mayLoad = true
sail amominu.h.rl: mayLoad = true
llvm amominu.h.rl: mayStore = true
sail amominu.h.rl: mayStore = true

Report: amominu.w
llvm: amominu.w "rd" "rs2" "rs1"
sail: amominu.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.w: mayLoad = true
sail amominu.w: mayLoad = true
llvm amominu.w: mayStore = true
sail amominu.w: mayStore = true

Report: amominu.w.aq
llvm: amominu.w.aq "rd" "rs2" "rs1"
sail: amominu.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.w.aq: mayLoad = true
sail amominu.w.aq: mayLoad = true
llvm amominu.w.aq: mayStore = true
sail amominu.w.aq: mayStore = true

Report: amominu.w.aqrl
llvm: amominu.w.aqrl "rd" "rs2" "rs1"
sail: amominu.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.w.aqrl: mayLoad = true
sail amominu.w.aqrl: mayLoad = true
llvm amominu.w.aqrl: mayStore = true
sail amominu.w.aqrl: mayStore = true

Report: amominu.w.rl
llvm: amominu.w.rl "rd" "rs2" "rs1"
sail: amominu.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amominu.w.rl: mayLoad = true
sail amominu.w.rl: mayLoad = true
llvm amominu.w.rl: mayStore = true
sail amominu.w.rl: mayStore = true

Report: amoor.b
llvm: amoor.b "rd" "rs2" "rs1"
sail: amoor.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.b: mayLoad = true
sail amoor.b: mayLoad = true
llvm amoor.b: mayStore = true
sail amoor.b: mayStore = true

Report: amoor.b.aq
llvm: amoor.b.aq "rd" "rs2" "rs1"
sail: amoor.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.b.aq: mayLoad = true
sail amoor.b.aq: mayLoad = true
llvm amoor.b.aq: mayStore = true
sail amoor.b.aq: mayStore = true

Report: amoor.b.aqrl
llvm: amoor.b.aqrl "rd" "rs2" "rs1"
sail: amoor.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.b.aqrl: mayLoad = true
sail amoor.b.aqrl: mayLoad = true
llvm amoor.b.aqrl: mayStore = true
sail amoor.b.aqrl: mayStore = true

Report: amoor.b.rl
llvm: amoor.b.rl "rd" "rs2" "rs1"
sail: amoor.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.b.rl: mayLoad = true
sail amoor.b.rl: mayLoad = true
llvm amoor.b.rl: mayStore = true
sail amoor.b.rl: mayStore = true

Report: amoor.d
llvm: amoor.d "rd" "rs2" "rs1"
sail: amoor.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.d: mayLoad = true
sail amoor.d: mayLoad = true
llvm amoor.d: mayStore = true
sail amoor.d: mayStore = true

Report: amoor.d.aq
llvm: amoor.d.aq "rd" "rs2" "rs1"
sail: amoor.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.d.aq: mayLoad = true
sail amoor.d.aq: mayLoad = true
llvm amoor.d.aq: mayStore = true
sail amoor.d.aq: mayStore = true

Report: amoor.d.aqrl
llvm: amoor.d.aqrl "rd" "rs2" "rs1"
sail: amoor.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.d.aqrl: mayLoad = true
sail amoor.d.aqrl: mayLoad = true
llvm amoor.d.aqrl: mayStore = true
sail amoor.d.aqrl: mayStore = true

Report: amoor.d.rl
llvm: amoor.d.rl "rd" "rs2" "rs1"
sail: amoor.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.d.rl: mayLoad = true
sail amoor.d.rl: mayLoad = true
llvm amoor.d.rl: mayStore = true
sail amoor.d.rl: mayStore = true

Report: amoor.h
llvm: amoor.h "rd" "rs2" "rs1"
sail: amoor.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.h: mayLoad = true
sail amoor.h: mayLoad = true
llvm amoor.h: mayStore = true
sail amoor.h: mayStore = true

Report: amoor.h.aq
llvm: amoor.h.aq "rd" "rs2" "rs1"
sail: amoor.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.h.aq: mayLoad = true
sail amoor.h.aq: mayLoad = true
llvm amoor.h.aq: mayStore = true
sail amoor.h.aq: mayStore = true

Report: amoor.h.aqrl
llvm: amoor.h.aqrl "rd" "rs2" "rs1"
sail: amoor.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.h.aqrl: mayLoad = true
sail amoor.h.aqrl: mayLoad = true
llvm amoor.h.aqrl: mayStore = true
sail amoor.h.aqrl: mayStore = true

Report: amoor.h.rl
llvm: amoor.h.rl "rd" "rs2" "rs1"
sail: amoor.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.h.rl: mayLoad = true
sail amoor.h.rl: mayLoad = true
llvm amoor.h.rl: mayStore = true
sail amoor.h.rl: mayStore = true

Report: amoor.w
llvm: amoor.w "rd" "rs2" "rs1"
sail: amoor.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.w: mayLoad = true
sail amoor.w: mayLoad = true
llvm amoor.w: mayStore = true
sail amoor.w: mayStore = true

Report: amoor.w.aq
llvm: amoor.w.aq "rd" "rs2" "rs1"
sail: amoor.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.w.aq: mayLoad = true
sail amoor.w.aq: mayLoad = true
llvm amoor.w.aq: mayStore = true
sail amoor.w.aq: mayStore = true

Report: amoor.w.aqrl
llvm: amoor.w.aqrl "rd" "rs2" "rs1"
sail: amoor.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.w.aqrl: mayLoad = true
sail amoor.w.aqrl: mayLoad = true
llvm amoor.w.aqrl: mayStore = true
sail amoor.w.aqrl: mayStore = true

Report: amoor.w.rl
llvm: amoor.w.rl "rd" "rs2" "rs1"
sail: amoor.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoor.w.rl: mayLoad = true
sail amoor.w.rl: mayLoad = true
llvm amoor.w.rl: mayStore = true
sail amoor.w.rl: mayStore = true

Report: amoswap.b
llvm: amoswap.b "rd" "rs2" "rs1"
sail: amoswap.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.b: mayLoad = true
sail amoswap.b: mayLoad = true
llvm amoswap.b: mayStore = true
sail amoswap.b: mayStore = true

Report: amoswap.b.aq
llvm: amoswap.b.aq "rd" "rs2" "rs1"
sail: amoswap.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.b.aq: mayLoad = true
sail amoswap.b.aq: mayLoad = true
llvm amoswap.b.aq: mayStore = true
sail amoswap.b.aq: mayStore = true

Report: amoswap.b.aqrl
llvm: amoswap.b.aqrl "rd" "rs2" "rs1"
sail: amoswap.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.b.aqrl: mayLoad = true
sail amoswap.b.aqrl: mayLoad = true
llvm amoswap.b.aqrl: mayStore = true
sail amoswap.b.aqrl: mayStore = true

Report: amoswap.b.rl
llvm: amoswap.b.rl "rd" "rs2" "rs1"
sail: amoswap.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.b.rl: mayLoad = true
sail amoswap.b.rl: mayLoad = true
llvm amoswap.b.rl: mayStore = true
sail amoswap.b.rl: mayStore = true

Report: amoswap.d
llvm: amoswap.d "rd" "rs2" "rs1"
sail: amoswap.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.d: mayLoad = true
sail amoswap.d: mayLoad = true
llvm amoswap.d: mayStore = true
sail amoswap.d: mayStore = true

Report: amoswap.d.aq
llvm: amoswap.d.aq "rd" "rs2" "rs1"
sail: amoswap.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.d.aq: mayLoad = true
sail amoswap.d.aq: mayLoad = true
llvm amoswap.d.aq: mayStore = true
sail amoswap.d.aq: mayStore = true

Report: amoswap.d.aqrl
llvm: amoswap.d.aqrl "rd" "rs2" "rs1"
sail: amoswap.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.d.aqrl: mayLoad = true
sail amoswap.d.aqrl: mayLoad = true
llvm amoswap.d.aqrl: mayStore = true
sail amoswap.d.aqrl: mayStore = true

Report: amoswap.d.rl
llvm: amoswap.d.rl "rd" "rs2" "rs1"
sail: amoswap.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.d.rl: mayLoad = true
sail amoswap.d.rl: mayLoad = true
llvm amoswap.d.rl: mayStore = true
sail amoswap.d.rl: mayStore = true

Report: amoswap.h
llvm: amoswap.h "rd" "rs2" "rs1"
sail: amoswap.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.h: mayLoad = true
sail amoswap.h: mayLoad = true
llvm amoswap.h: mayStore = true
sail amoswap.h: mayStore = true

Report: amoswap.h.aq
llvm: amoswap.h.aq "rd" "rs2" "rs1"
sail: amoswap.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.h.aq: mayLoad = true
sail amoswap.h.aq: mayLoad = true
llvm amoswap.h.aq: mayStore = true
sail amoswap.h.aq: mayStore = true

Report: amoswap.h.aqrl
llvm: amoswap.h.aqrl "rd" "rs2" "rs1"
sail: amoswap.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.h.aqrl: mayLoad = true
sail amoswap.h.aqrl: mayLoad = true
llvm amoswap.h.aqrl: mayStore = true
sail amoswap.h.aqrl: mayStore = true

Report: amoswap.h.rl
llvm: amoswap.h.rl "rd" "rs2" "rs1"
sail: amoswap.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.h.rl: mayLoad = true
sail amoswap.h.rl: mayLoad = true
llvm amoswap.h.rl: mayStore = true
sail amoswap.h.rl: mayStore = true

Report: amoswap.w
llvm: amoswap.w "rd" "rs2" "rs1"
sail: amoswap.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.w: mayLoad = true
sail amoswap.w: mayLoad = true
llvm amoswap.w: mayStore = true
sail amoswap.w: mayStore = true

Report: amoswap.w.aq
llvm: amoswap.w.aq "rd" "rs2" "rs1"
sail: amoswap.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.w.aq: mayLoad = true
sail amoswap.w.aq: mayLoad = true
llvm amoswap.w.aq: mayStore = true
sail amoswap.w.aq: mayStore = true

Report: amoswap.w.aqrl
llvm: amoswap.w.aqrl "rd" "rs2" "rs1"
sail: amoswap.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.w.aqrl: mayLoad = true
sail amoswap.w.aqrl: mayLoad = true
llvm amoswap.w.aqrl: mayStore = true
sail amoswap.w.aqrl: mayStore = true

Report: amoswap.w.rl
llvm: amoswap.w.rl "rd" "rs2" "rs1"
sail: amoswap.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoswap.w.rl: mayLoad = true
sail amoswap.w.rl: mayLoad = true
llvm amoswap.w.rl: mayStore = true
sail amoswap.w.rl: mayStore = true

Report: amoxor.b
llvm: amoxor.b "rd" "rs2" "rs1"
sail: amoxor.b "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.b: mayLoad = true
sail amoxor.b: mayLoad = true
llvm amoxor.b: mayStore = true
sail amoxor.b: mayStore = true

Report: amoxor.b.aq
llvm: amoxor.b.aq "rd" "rs2" "rs1"
sail: amoxor.b.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.b.aq: mayLoad = true
sail amoxor.b.aq: mayLoad = true
llvm amoxor.b.aq: mayStore = true
sail amoxor.b.aq: mayStore = true

Report: amoxor.b.aqrl
llvm: amoxor.b.aqrl "rd" "rs2" "rs1"
sail: amoxor.b.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.b.aqrl: mayLoad = true
sail amoxor.b.aqrl: mayLoad = true
llvm amoxor.b.aqrl: mayStore = true
sail amoxor.b.aqrl: mayStore = true

Report: amoxor.b.rl
llvm: amoxor.b.rl "rd" "rs2" "rs1"
sail: amoxor.b.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.b.rl: mayLoad = true
sail amoxor.b.rl: mayLoad = true
llvm amoxor.b.rl: mayStore = true
sail amoxor.b.rl: mayStore = true

Report: amoxor.d
llvm: amoxor.d "rd" "rs2" "rs1"
sail: amoxor.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.d: mayLoad = true
sail amoxor.d: mayLoad = true
llvm amoxor.d: mayStore = true
sail amoxor.d: mayStore = true

Report: amoxor.d.aq
llvm: amoxor.d.aq "rd" "rs2" "rs1"
sail: amoxor.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.d.aq: mayLoad = true
sail amoxor.d.aq: mayLoad = true
llvm amoxor.d.aq: mayStore = true
sail amoxor.d.aq: mayStore = true

Report: amoxor.d.aqrl
llvm: amoxor.d.aqrl "rd" "rs2" "rs1"
sail: amoxor.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.d.aqrl: mayLoad = true
sail amoxor.d.aqrl: mayLoad = true
llvm amoxor.d.aqrl: mayStore = true
sail amoxor.d.aqrl: mayStore = true

Report: amoxor.d.rl
llvm: amoxor.d.rl "rd" "rs2" "rs1"
sail: amoxor.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.d.rl: mayLoad = true
sail amoxor.d.rl: mayLoad = true
llvm amoxor.d.rl: mayStore = true
sail amoxor.d.rl: mayStore = true

Report: amoxor.h
llvm: amoxor.h "rd" "rs2" "rs1"
sail: amoxor.h "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.h: mayLoad = true
sail amoxor.h: mayLoad = true
llvm amoxor.h: mayStore = true
sail amoxor.h: mayStore = true

Report: amoxor.h.aq
llvm: amoxor.h.aq "rd" "rs2" "rs1"
sail: amoxor.h.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.h.aq: mayLoad = true
sail amoxor.h.aq: mayLoad = true
llvm amoxor.h.aq: mayStore = true
sail amoxor.h.aq: mayStore = true

Report: amoxor.h.aqrl
llvm: amoxor.h.aqrl "rd" "rs2" "rs1"
sail: amoxor.h.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.h.aqrl: mayLoad = true
sail amoxor.h.aqrl: mayLoad = true
llvm amoxor.h.aqrl: mayStore = true
sail amoxor.h.aqrl: mayStore = true

Report: amoxor.h.rl
llvm: amoxor.h.rl "rd" "rs2" "rs1"
sail: amoxor.h.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.h.rl: mayLoad = true
sail amoxor.h.rl: mayLoad = true
llvm amoxor.h.rl: mayStore = true
sail amoxor.h.rl: mayStore = true

Report: amoxor.w
llvm: amoxor.w "rd" "rs2" "rs1"
sail: amoxor.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.w: mayLoad = true
sail amoxor.w: mayLoad = true
llvm amoxor.w: mayStore = true
sail amoxor.w: mayStore = true

Report: amoxor.w.aq
llvm: amoxor.w.aq "rd" "rs2" "rs1"
sail: amoxor.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.w.aq: mayLoad = true
sail amoxor.w.aq: mayLoad = true
llvm amoxor.w.aq: mayStore = true
sail amoxor.w.aq: mayStore = true

Report: amoxor.w.aqrl
llvm: amoxor.w.aqrl "rd" "rs2" "rs1"
sail: amoxor.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.w.aqrl: mayLoad = true
sail amoxor.w.aqrl: mayLoad = true
llvm amoxor.w.aqrl: mayStore = true
sail amoxor.w.aqrl: mayStore = true

Report: amoxor.w.rl
llvm: amoxor.w.rl "rd" "rs2" "rs1"
sail: amoxor.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm amoxor.w.rl: mayLoad = true
sail amoxor.w.rl: mayLoad = true
llvm amoxor.w.rl: mayStore = true
sail amoxor.w.rl: mayStore = true

Report: and
llvm: and "rd" "rs1" "rs2"
sail: and "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm and: mayLoad = false
sail and: mayLoad = false
llvm and: mayStore = false
sail and: mayStore = false

Report: andi
llvm: andi "rd" "rs1" "imm12"
sail: andi "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)
llvm andi: mayLoad = false
sail andi: mayLoad = false
llvm andi: mayStore = false
sail andi: mayStore = false

Report: andn
llvm: andn "rd" "rs1" "rs2"
sail: andn "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm andn: mayLoad = false
sail andn: mayLoad = false
llvm andn: mayStore = false
sail andn: mayStore = false

Report: auipc
llvm: auipc "rd" "imm20"
sail: auipc "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm20)
sail ins: (1, imm)
llvm auipc: mayLoad = false
sail auipc: mayLoad = false
llvm auipc: mayStore = false
sail auipc: mayStore = false

Report: bclr
llvm: bclr "rd" "rs1" "rs2"
sail: bclr "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm bclr: mayLoad = false
sail bclr: mayLoad = false
llvm bclr: mayStore = false
sail bclr: mayStore = false

Report: bclri
llvm: bclri "rd" "rs1" "shamt"
sail: bclri "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm bclri: mayLoad = false
sail bclri: mayLoad = false
llvm bclri: mayStore = false
sail bclri: mayStore = false

Report: beq
llvm: beq "rs1" "rs2" "imm12"
sail: beq "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)
llvm beq: mayLoad = false
sail beq: mayLoad = false
llvm beq: mayStore = false
sail beq: mayStore = false

Report: bext
llvm: bext "rd" "rs1" "rs2"
sail: bext "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm bext: mayLoad = false
sail bext: mayLoad = false
llvm bext: mayStore = false
sail bext: mayStore = false

Report: bexti
llvm: bexti "rd" "rs1" "shamt"
sail: bexti "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm bexti: mayLoad = false
sail bexti: mayLoad = false
llvm bexti: mayStore = false
sail bexti: mayStore = false

Report: bge
llvm: bge "rs1" "rs2" "imm12"
sail: bge "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)
llvm bge: mayLoad = false
sail bge: mayLoad = false
llvm bge: mayStore = false
sail bge: mayStore = false

Report: bgeu
llvm: bgeu "rs1" "rs2" "imm12"
sail: bgeu "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)
llvm bgeu: mayLoad = false
sail bgeu: mayLoad = false
llvm bgeu: mayStore = false
sail bgeu: mayStore = false

Report: binv
llvm: binv "rd" "rs1" "rs2"
sail: binv "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm binv: mayLoad = false
sail binv: mayLoad = false
llvm binv: mayStore = false
sail binv: mayStore = false

Report: binvi
llvm: binvi "rd" "rs1" "shamt"
sail: binvi "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm binvi: mayLoad = false
sail binvi: mayLoad = false
llvm binvi: mayStore = false
sail binvi: mayStore = false

Report: blt
llvm: blt "rs1" "rs2" "imm12"
sail: blt "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)
llvm blt: mayLoad = false
sail blt: mayLoad = false
llvm blt: mayStore = false
sail blt: mayStore = false

Report: bltu
llvm: bltu "rs1" "rs2" "imm12"
sail: bltu "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)
llvm bltu: mayLoad = false
sail bltu: mayLoad = false
llvm bltu: mayStore = false
sail bltu: mayStore = false

Report: bne
llvm: bne "rs1" "rs2" "imm12"
sail: bne "rs1" "rs2" "imm"
llvm outs: 
sail outs: 
llvm ins: (2, imm12) (1, rs2) (0, rs1)
sail ins: (2, imm) (1, rs2) (0, rs1)
llvm bne: mayLoad = false
sail bne: mayLoad = false
llvm bne: mayStore = false
sail bne: mayStore = false

Report: brev8
llvm: brev8 "rd" "rs1"
sail: brev8 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm brev8: mayLoad = false
sail brev8: mayLoad = false
llvm brev8: mayStore = false
sail brev8: mayStore = false

Report: bset
llvm: bset "rd" "rs1" "rs2"
sail: bset "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm bset: mayLoad = false
sail bset: mayLoad = false
llvm bset: mayStore = false
sail bset: mayStore = false

Report: bseti
llvm: bseti "rd" "rs1" "shamt"
sail: bseti "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm bseti: mayLoad = false
sail bseti: mayLoad = false
llvm bseti: mayStore = false
sail bseti: mayStore = false

Report: c.add
llvm: c.add "rs1" "rs2"
sail: c.add "rsd" "rs2"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rs1)
sail ins: (1, rs2) (0, rsd)
llvm c.add: mayLoad = false
sail c.add: mayLoad = false
llvm c.add: mayStore = false
sail c.add: mayStore = false

Report: c.addi
llvm: c.addi "rd" "imm"
sail: c.addi "rsd" "nzi"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rd)
sail ins: (1, nzi) (0, rsd)
llvm c.addi: mayLoad = false
sail c.addi: mayLoad = false
llvm c.addi: mayStore = false
sail c.addi: mayStore = false

Report: c.addi16sp
llvm: c.addi16sp "rd" "imm"
sail: c.addi16sp "imm"
sail: sp - implicit in
sail: sp - implicit out
Different number of operands
llvm outs: (0, rd)
sail outs: (-1, sp)
llvm ins: (1, imm) (0, rd)
sail ins: (0, imm) (-1, sp)
llvm c.addi16sp: mayLoad = false
sail c.addi16sp: mayLoad = false
llvm c.addi16sp: mayStore = false
sail c.addi16sp: mayStore = false

Report: c.addi4spn
llvm: c.addi4spn "rd" "rs1" "imm"
sail: c.addi4spn "rdc" "nzimm"
sail: sp - implicit in
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, imm) (1, rs1)
sail ins: (1, nzimm) (-1, sp)
llvm c.addi4spn: mayLoad = false
sail c.addi4spn: mayLoad = false
llvm c.addi4spn: mayStore = false
sail c.addi4spn: mayStore = false

Report: c.addiw
llvm: c.addiw "rd" "imm"
sail: c.addiw "rsd" "imm"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rd)
sail ins: (1, imm) (0, rsd)
llvm c.addiw: mayLoad = false
sail c.addiw: mayLoad = false
llvm c.addiw: mayStore = false
sail c.addiw: mayStore = false

Report: c.addw
llvm: c.addw "rd" "rs2"
sail: c.addw "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)
llvm c.addw: mayLoad = false
sail c.addw: mayLoad = false
llvm c.addw: mayStore = false
sail c.addw: mayStore = false

Report: c.and
llvm: c.and "rd" "rs2"
sail: c.and "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)
llvm c.and: mayLoad = false
sail c.and: mayLoad = false
llvm c.and: mayStore = false
sail c.and: mayStore = false

Report: c.andi
llvm: c.andi "rs1" "imm"
sail: c.andi "rsd" "imm"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rs1)
sail ins: (1, imm) (0, rsd)
llvm c.andi: mayLoad = false
sail c.andi: mayLoad = false
llvm c.andi: mayStore = false
sail c.andi: mayStore = false

Report: c.beqz
llvm: c.beqz "rs1" "imm"
sail: c.beqz "rs" "imm"
sail: zreg - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (1, imm) (0, rs1)
sail ins: (1, imm) (0, rs) (-1, zreg)
llvm c.beqz: mayLoad = false
sail c.beqz: mayLoad = false
llvm c.beqz: mayStore = false
sail c.beqz: mayStore = false

Report: c.bnez
llvm: c.bnez "rs1" "imm"
sail: c.bnez "rs" "imm"
sail: zreg - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (1, imm) (0, rs1)
sail ins: (1, imm) (0, rs) (-1, zreg)
llvm c.bnez: mayLoad = false
sail c.bnez: mayLoad = false
llvm c.bnez: mayStore = false
sail c.bnez: mayStore = false

Report: c.ebreak
llvm: c.ebreak 
sail: c.ebreak 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 
llvm c.ebreak: mayLoad = false
sail c.ebreak: mayLoad = false
llvm c.ebreak: mayStore = false
sail c.ebreak: mayStore = false

Report: c.fld
llvm: c.fld "rd" "imm" "rs1"
sail: c.fld "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)
llvm c.fld: mayLoad = true
sail c.fld: mayLoad = true
llvm c.fld: mayStore = false
sail c.fld: mayStore = false

Report: c.fldsp
llvm: c.fldsp "rd" "imm" "rs1"
sail: c.fldsp "rd" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, uimm) (-1, sp)
llvm c.fldsp: mayLoad = true
sail c.fldsp: mayLoad = true
llvm c.fldsp: mayStore = false
sail c.fldsp: mayStore = false

Report: c.flw
llvm: c.flw "rd" "imm" "rs1"
sail: c.flw "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)
llvm c.flw: mayLoad = true
sail c.flw: mayLoad = true
llvm c.flw: mayStore = false
sail c.flw: mayStore = false

Report: c.flwsp
llvm: c.flwsp "rd" "imm" "rs1"
sail: c.flwsp "rd" "imm"
sail: sp - implicit in
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, imm) (-1, sp)
llvm c.flwsp: mayLoad = true
sail c.flwsp: mayLoad = true
llvm c.flwsp: mayStore = false
sail c.flwsp: mayStore = false

Report: c.fsd
llvm: c.fsd "rs2" "imm" "rs1"
sail: c.fsd "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)
llvm c.fsd: mayLoad = false
sail c.fsd: mayLoad = false
llvm c.fsd: mayStore = true
sail c.fsd: mayStore = true

Report: c.fsdsp
llvm: c.fsdsp "rs2" "imm" "rs1"
sail: c.fsdsp "rs2" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)
llvm c.fsdsp: mayLoad = false
sail c.fsdsp: mayLoad = false
llvm c.fsdsp: mayStore = true
sail c.fsdsp: mayStore = true

Report: c.fsw
llvm: c.fsw "rs2" "imm" "rs1"
sail: c.fsw "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)
llvm c.fsw: mayLoad = false
sail c.fsw: mayLoad = false
llvm c.fsw: mayStore = true
sail c.fsw: mayStore = true

Report: c.fswsp
llvm: c.fswsp "rs2" "imm" "rs1"
sail: c.fswsp "rs2" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)
llvm c.fswsp: mayLoad = false
sail c.fswsp: mayLoad = false
llvm c.fswsp: mayStore = true
sail c.fswsp: mayStore = true

Report: c.j
llvm: c.j "offset"
sail: c.j "imm"
sail: zreg - implicit out
Different number of outs
llvm outs: 
sail outs: (-1, zreg)
llvm ins: (0, offset)
sail ins: (0, imm)
llvm c.j: mayLoad = false
sail c.j: mayLoad = false
llvm c.j: mayStore = false
sail c.j: mayStore = false

Report: c.jal
llvm: c.jal "offset"
sail: c.jal "imm"
sail: ra - implicit out
Different number of outs
llvm outs: 
sail outs: (-1, ra)
llvm ins: (0, offset)
sail ins: (0, imm)
llvm c.jal: mayLoad = false
sail c.jal: mayLoad = false
llvm c.jal: mayStore = false
sail c.jal: mayStore = false

Report: c.jalr
llvm: c.jalr "rs1"
sail: c.jalr "rs1"
sail: ra - implicit out
Different number of outs
llvm outs: 
sail outs: (-1, ra)
llvm ins: (0, rs1)
sail ins: (0, rs1)
llvm c.jalr: mayLoad = false
sail c.jalr: mayLoad = false
llvm c.jalr: mayStore = false
sail c.jalr: mayStore = false

Report: c.jr
llvm: c.jr "rs1"
sail: c.jr "rs1"
sail: zreg - implicit out
Different number of outs
llvm outs: 
sail outs: (-1, zreg)
llvm ins: (0, rs1)
sail ins: (0, rs1)
llvm c.jr: mayLoad = false
sail c.jr: mayLoad = false
llvm c.jr: mayStore = false
sail c.jr: mayStore = false

Report: c.lbu
llvm: c.lbu "rd" "imm" "rs1"
sail: c.lbu "rdc" "uimm" "rs1c"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, rs1c) (1, uimm)
llvm c.lbu: mayLoad = true
sail c.lbu: mayLoad = true
llvm c.lbu: mayStore = false
sail c.lbu: mayStore = false

Report: c.ld
llvm: c.ld "rd" "imm" "rs1"
sail: c.ld "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)
llvm c.ld: mayLoad = true
sail c.ld: mayLoad = true
llvm c.ld: mayStore = false
sail c.ld: mayStore = false

Report: c.ldsp
llvm: c.ldsp "rd" "imm" "rs1"
sail: c.ldsp "rd" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, uimm) (-1, sp)
llvm c.ldsp: mayLoad = true
sail c.ldsp: mayLoad = true
llvm c.ldsp: mayStore = false
sail c.ldsp: mayStore = false

Report: c.lh
llvm: c.lh "rd" "imm" "rs1"
sail: c.lh "rdc" "uimm" "rs1c"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, rs1c) (1, uimm)
llvm c.lh: mayLoad = true
sail c.lh: mayLoad = true
llvm c.lh: mayStore = false
sail c.lh: mayStore = false

Report: c.lhu
llvm: c.lhu "rd" "imm" "rs1"
sail: c.lhu "rdc" "uimm" "rs1c"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, rs1c) (1, uimm)
llvm c.lhu: mayLoad = true
sail c.lhu: mayLoad = true
llvm c.lhu: mayStore = false
sail c.lhu: mayStore = false

Report: c.li
llvm: c.li "rd" "imm"
sail: c.li "rd" "imm"
sail: zreg - implicit in
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, imm) (-1, zreg)
llvm c.li: mayLoad = false
sail c.li: mayLoad = false
llvm c.li: mayStore = false
sail c.li: mayStore = false

Report: c.lui
llvm: c.lui "rd" "imm"
sail: c.lui "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, imm)
llvm c.lui: mayLoad = false
sail c.lui: mayLoad = false
llvm c.lui: mayStore = false
sail c.lui: mayStore = false

Report: c.lw
llvm: c.lw "rd" "imm" "rs1"
sail: c.lw "rdc" "rsc" "uimm"
llvm outs: (0, rd)
sail outs: (0, rdc)
llvm ins: (2, rs1) (1, imm)
sail ins: (2, uimm) (1, rsc)
llvm c.lw: mayLoad = true
sail c.lw: mayLoad = true
llvm c.lw: mayStore = false
sail c.lw: mayStore = false

Report: c.lwsp
llvm: c.lwsp "rd" "imm" "rs1"
sail: c.lwsp "rd" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm)
sail ins: (1, uimm) (-1, sp)
llvm c.lwsp: mayLoad = true
sail c.lwsp: mayLoad = true
llvm c.lwsp: mayStore = false
sail c.lwsp: mayStore = false

Report: c.mul
llvm: c.mul "rd" "rs2"
sail: c.mul "rsdc" "rs2c"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2c) (0, rsdc)
llvm c.mul: mayLoad = false
sail c.mul: mayLoad = false
llvm c.mul: mayStore = false
sail c.mul: mayStore = false

Report: c.mv
llvm: c.mv "rs1" "rs2"
sail: c.mv "rd" "rs2"
sail: zreg - implicit in
Different number of inputs
llvm outs: (0, rs1)
sail outs: (0, rd)
llvm ins: (1, rs2)
sail ins: (1, rs2) (-1, zreg)
llvm c.mv: mayLoad = false
sail c.mv: mayLoad = false
llvm c.mv: mayStore = false
sail c.mv: mayStore = false

Report: c.nop
llvm: c.nop "imm"
sail: c.nop 
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (0, imm)
sail ins: 
llvm c.nop: mayLoad = false
sail c.nop: mayLoad = false
llvm c.nop: mayStore = false
sail c.nop: mayStore = false

Report: c.not
llvm: c.not "rd"
sail: c.not "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)
llvm c.not: mayLoad = false
sail c.not: mayLoad = false
llvm c.not: mayStore = false
sail c.not: mayStore = false

Report: c.or
llvm: c.or "rd" "rs2"
sail: c.or "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)
llvm c.or: mayLoad = false
sail c.or: mayLoad = false
llvm c.or: mayStore = false
sail c.or: mayStore = false

Report: c.sb
llvm: c.sb "rs2" "imm" "rs1"
sail: c.sb "rs2c" "uimm" "rs1c"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, rs1c) (1, uimm) (0, rs2c)
llvm c.sb: mayLoad = false
sail c.sb: mayLoad = false
llvm c.sb: mayStore = true
sail c.sb: mayStore = true

Report: c.sd
llvm: c.sd "rs2" "imm" "rs1"
sail: c.sd "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)
llvm c.sd: mayLoad = false
sail c.sd: mayLoad = false
llvm c.sd: mayStore = true
sail c.sd: mayStore = true

Report: c.sdsp
llvm: c.sdsp "rs2" "imm" "rs1"
sail: c.sdsp "rs2" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)
llvm c.sdsp: mayLoad = false
sail c.sdsp: mayLoad = false
llvm c.sdsp: mayStore = true
sail c.sdsp: mayStore = true

Report: c.sext.b
llvm: c.sext.b "rd"
sail: c.sext.b "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)
llvm c.sext.b: mayLoad = false
sail c.sext.b: mayLoad = false
llvm c.sext.b: mayStore = false
sail c.sext.b: mayStore = false

Report: c.sext.h
llvm: c.sext.h "rd"
sail: c.sext.h "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)
llvm c.sext.h: mayLoad = false
sail c.sext.h: mayLoad = false
llvm c.sext.h: mayStore = false
sail c.sext.h: mayStore = false

Report: c.sh
llvm: c.sh "rs2" "imm" "rs1"
sail: c.sh "rs1c" "uimm" "rs2c"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, rs2c) (1, uimm) (0, rs1c)
llvm c.sh: mayLoad = false
sail c.sh: mayLoad = false
llvm c.sh: mayStore = true
sail c.sh: mayStore = true

Report: c.slli
llvm: c.slli "rd" "imm"
sail: c.slli "rsd" "shamt"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rd)
sail ins: (1, shamt) (0, rsd)
llvm c.slli: mayLoad = false
sail c.slli: mayLoad = false
llvm c.slli: mayStore = false
sail c.slli: mayStore = false

Report: c.srai
llvm: c.srai "rs1" "imm"
sail: c.srai "rsd" "shamt"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rs1)
sail ins: (1, shamt) (0, rsd)
llvm c.srai: mayLoad = false
sail c.srai: mayLoad = false
llvm c.srai: mayStore = false
sail c.srai: mayStore = false

Report: c.srli
llvm: c.srli "rs1" "imm"
sail: c.srli "rsd" "shamt"
llvm outs: (0, rs1)
sail outs: (0, rsd)
llvm ins: (1, imm) (0, rs1)
sail ins: (1, shamt) (0, rsd)
llvm c.srli: mayLoad = false
sail c.srli: mayLoad = false
llvm c.srli: mayStore = false
sail c.srli: mayStore = false

Report: c.sub
llvm: c.sub "rd" "rs2"
sail: c.sub "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)
llvm c.sub: mayLoad = false
sail c.sub: mayLoad = false
llvm c.sub: mayStore = false
sail c.sub: mayStore = false

Report: c.subw
llvm: c.subw "rd" "rs2"
sail: c.subw "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)
llvm c.subw: mayLoad = false
sail c.subw: mayLoad = false
llvm c.subw: mayStore = false
sail c.subw: mayStore = false

Report: c.sw
llvm: c.sw "rs2" "imm" "rs1"
sail: c.sw "rsc1" "rsc2" "uimm"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (2, uimm) (1, rsc2) (0, rsc1)
llvm c.sw: mayLoad = false
sail c.sw: mayLoad = false
llvm c.sw: mayStore = true
sail c.sw: mayStore = true

Report: c.swsp
llvm: c.swsp "rs2" "imm" "rs1"
sail: c.swsp "rs2" "uimm"
sail: sp - implicit in
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm) (0, rs2)
sail ins: (1, uimm) (0, rs2) (-1, sp)
llvm c.swsp: mayLoad = false
sail c.swsp: mayLoad = false
llvm c.swsp: mayStore = true
sail c.swsp: mayStore = true

Report: c.xor
llvm: c.xor "rd" "rs2"
sail: c.xor "rsd" "rs2"
llvm outs: (0, rd)
sail outs: (0, rsd)
llvm ins: (1, rs2) (0, rd)
sail ins: (1, rs2) (0, rsd)
llvm c.xor: mayLoad = false
sail c.xor: mayLoad = false
llvm c.xor: mayStore = false
sail c.xor: mayStore = false

Report: c.zext.b
llvm: c.zext.b "rd"
sail: c.zext.b "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)
llvm c.zext.b: mayLoad = false
sail c.zext.b: mayLoad = false
llvm c.zext.b: mayStore = false
sail c.zext.b: mayStore = false

Report: c.zext.h
llvm: c.zext.h "rd"
sail: c.zext.h "rsdc"
llvm outs: (0, rd)
sail outs: (0, rsdc)
llvm ins: (0, rd)
sail ins: (0, rsdc)
llvm c.zext.h: mayLoad = false
sail c.zext.h: mayLoad = false
llvm c.zext.h: mayStore = false
sail c.zext.h: mayStore = false

Report: c.zext.w
llvm: c.zext.w "rd"
sail: c.zext.w "rsdc"
Different number of outs
Different number of inputs
llvm outs: (0, rd)
sail outs: 
llvm ins: (0, rd)
sail ins: 
llvm c.zext.w: mayLoad = false
sail c.zext.w: mayLoad = false
llvm c.zext.w: mayStore = false
sail c.zext.w: mayStore = false

Report: clmul
llvm: clmul "rd" "rs1" "rs2"
sail: clmul "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm clmul: mayLoad = false
sail clmul: mayLoad = false
llvm clmul: mayStore = false
sail clmul: mayStore = false

Report: clmulh
llvm: clmulh "rd" "rs1" "rs2"
sail: clmulh "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm clmulh: mayLoad = false
sail clmulh: mayLoad = false
llvm clmulh: mayStore = false
sail clmulh: mayStore = false

Report: clmulr
llvm: clmulr "rd" "rs1" "rs2"
sail: clmulr "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm clmulr: mayLoad = false
sail clmulr: mayLoad = false
llvm clmulr: mayStore = false
sail clmulr: mayStore = false

Report: clz
llvm: clz "rd" "rs1"
sail: clz "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm clz: mayLoad = false
sail clz: mayLoad = false
llvm clz: mayStore = false
sail clz: mayStore = false

Report: clzw
llvm: clzw "rd" "rs1"
sail: clzw "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm clzw: mayLoad = false
sail clzw: mayLoad = false
llvm clzw: mayStore = false
sail clzw: mayStore = false

Report: cpop
llvm: cpop "rd" "rs1"
sail: cpop "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm cpop: mayLoad = false
sail cpop: mayLoad = false
llvm cpop: mayStore = false
sail cpop: mayStore = false

Report: cpopw
llvm: cpopw "rd" "rs1"
sail: cpopw "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm cpopw: mayLoad = false
sail cpopw: mayLoad = false
llvm cpopw: mayStore = false
sail cpopw: mayStore = false

Report: csrrc
llvm: csrrc "rd" "imm12" "rs1"
sail: csrrc "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)
llvm csrrc: mayLoad = false
sail csrrc: mayLoad = false
llvm csrrc: mayStore = false
sail csrrc: mayStore = false

Report: csrrci
llvm: csrrci "rd" "imm12" "rs1"
sail: csrrci "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: 
llvm csrrci: mayLoad = false
sail csrrci: mayLoad = false
llvm csrrci: mayStore = false
sail csrrci: mayStore = false

Report: csrrs
llvm: csrrs "rd" "imm12" "rs1"
sail: csrrs "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)
llvm csrrs: mayLoad = false
sail csrrs: mayLoad = false
llvm csrrs: mayStore = false
sail csrrs: mayStore = false

Report: csrrsi
llvm: csrrsi "rd" "imm12" "rs1"
sail: csrrsi "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: 
llvm csrrsi: mayLoad = false
sail csrrsi: mayLoad = false
llvm csrrsi: mayStore = false
sail csrrsi: mayStore = false

Report: csrrw
llvm: csrrw "rd" "imm12" "rs1"
sail: csrrw "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1)
llvm csrrw: mayLoad = false
sail csrrw: mayLoad = false
llvm csrrw: mayStore = false
sail csrrw: mayStore = false

Report: csrrwi
llvm: csrrwi "rd" "imm12" "rs1"
sail: csrrwi "rd" "csr" "rs1"
Different number of inputs
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: 
llvm csrrwi: mayLoad = false
sail csrrwi: mayLoad = false
llvm csrrwi: mayStore = false
sail csrrwi: mayStore = false

Report: ctz
llvm: ctz "rd" "rs1"
sail: ctz "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm ctz: mayLoad = false
sail ctz: mayLoad = false
llvm ctz: mayStore = false
sail ctz: mayStore = false

Report: ctzw
llvm: ctzw "rd" "rs1"
sail: ctzw "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm ctzw: mayLoad = false
sail ctzw: mayLoad = false
llvm ctzw: mayStore = false
sail ctzw: mayStore = false

Report: czero.eqz
llvm: czero.eqz "rd" "rs1" "rs2"
sail: czero.eqz "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm czero.eqz: mayLoad = false
sail czero.eqz: mayLoad = false
llvm czero.eqz: mayStore = false
sail czero.eqz: mayStore = false

Report: czero.nez
llvm: czero.nez "rd" "rs1" "rs2"
sail: czero.nez "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm czero.nez: mayLoad = false
sail czero.nez: mayLoad = false
llvm czero.nez: mayStore = false
sail czero.nez: mayStore = false

Report: div
llvm: div "rd" "rs1" "rs2"
sail: div "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm div: mayLoad = false
sail div: mayLoad = false
llvm div: mayStore = false
sail div: mayStore = false

Report: divu
llvm: divu "rd" "rs1" "rs2"
sail: divu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm divu: mayLoad = false
sail divu: mayLoad = false
llvm divu: mayStore = false
sail divu: mayStore = false

Report: divuw
llvm: divuw "rd" "rs1" "rs2"
sail: divuw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm divuw: mayLoad = false
sail divuw: mayLoad = false
llvm divuw: mayStore = false
sail divuw: mayStore = false

Report: divw
llvm: divw "rd" "rs1" "rs2"
sail: divw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm divw: mayLoad = false
sail divw: mayLoad = false
llvm divw: mayStore = false
sail divw: mayStore = false

Report: ebreak
llvm: ebreak 
sail: ebreak 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 
llvm ebreak: mayLoad = false
sail ebreak: mayLoad = false
llvm ebreak: mayStore = false
sail ebreak: mayStore = false

Report: ecall
llvm: ecall 
sail: ecall 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 
llvm ecall: mayLoad = false
sail ecall: mayLoad = false
llvm ecall: mayStore = false
sail ecall: mayStore = false

Report: fadd.d
llvm: fadd.d "rd" "rs1" "rs2" "frm"
sail: fadd.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fadd.d: mayLoad = false
sail fadd.d: mayLoad = false
llvm fadd.d: mayStore = false
sail fadd.d: mayStore = false

Report: fadd.h
llvm: fadd.h "rd" "rs1" "rs2" "frm"
sail: fadd.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fadd.h: mayLoad = false
sail fadd.h: mayLoad = false
llvm fadd.h: mayStore = false
sail fadd.h: mayStore = false

Report: fadd.s
llvm: fadd.s "rd" "rs1" "rs2" "frm"
sail: fadd.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fadd.s: mayLoad = false
sail fadd.s: mayLoad = false
llvm fadd.s: mayStore = false
sail fadd.s: mayStore = false

Report: fclass.d
llvm: fclass.d "rd" "rs1"
sail: fclass.d "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fclass.d: mayLoad = false
sail fclass.d: mayLoad = false
llvm fclass.d: mayStore = false
sail fclass.d: mayStore = false

Report: fclass.h
llvm: fclass.h "rd" "rs1"
sail: fclass.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fclass.h: mayLoad = false
sail fclass.h: mayLoad = false
llvm fclass.h: mayStore = false
sail fclass.h: mayStore = false

Report: fclass.s
llvm: fclass.s "rd" "rs1"
sail: fclass.s "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fclass.s: mayLoad = false
sail fclass.s: mayLoad = false
llvm fclass.s: mayStore = false
sail fclass.s: mayStore = false

Report: fcvt.d.h
llvm: fcvt.d.h "rd" "rs1" "frm"
sail: fcvt.d.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.d.h: mayLoad = false
sail fcvt.d.h: mayLoad = false
llvm fcvt.d.h: mayStore = false
sail fcvt.d.h: mayStore = false

Report: fcvt.d.l
llvm: fcvt.d.l "rd" "rs1" "frm"
sail: fcvt.d.l "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.d.l: mayLoad = false
sail fcvt.d.l: mayLoad = false
llvm fcvt.d.l: mayStore = false
sail fcvt.d.l: mayStore = false

Report: fcvt.d.lu
llvm: fcvt.d.lu "rd" "rs1" "frm"
sail: fcvt.d.lu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.d.lu: mayLoad = false
sail fcvt.d.lu: mayLoad = false
llvm fcvt.d.lu: mayStore = false
sail fcvt.d.lu: mayStore = false

Report: fcvt.d.s
llvm: fcvt.d.s "rd" "rs1" "frm"
sail: fcvt.d.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.d.s: mayLoad = false
sail fcvt.d.s: mayLoad = false
llvm fcvt.d.s: mayStore = false
sail fcvt.d.s: mayStore = false

Report: fcvt.d.w
llvm: fcvt.d.w "rd" "rs1" "frm"
sail: fcvt.d.w "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.d.w: mayLoad = false
sail fcvt.d.w: mayLoad = false
llvm fcvt.d.w: mayStore = false
sail fcvt.d.w: mayStore = false

Report: fcvt.d.wu
llvm: fcvt.d.wu "rd" "rs1" "frm"
sail: fcvt.d.wu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.d.wu: mayLoad = false
sail fcvt.d.wu: mayLoad = false
llvm fcvt.d.wu: mayStore = false
sail fcvt.d.wu: mayStore = false

Report: fcvt.h.d
llvm: fcvt.h.d "rd" "rs1" "frm"
sail: fcvt.h.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.h.d: mayLoad = false
sail fcvt.h.d: mayLoad = false
llvm fcvt.h.d: mayStore = false
sail fcvt.h.d: mayStore = false

Report: fcvt.h.l
llvm: fcvt.h.l "rd" "rs1" "frm"
sail: fcvt.h.l "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.h.l: mayLoad = false
sail fcvt.h.l: mayLoad = false
llvm fcvt.h.l: mayStore = false
sail fcvt.h.l: mayStore = false

Report: fcvt.h.lu
llvm: fcvt.h.lu "rd" "rs1" "frm"
sail: fcvt.h.lu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.h.lu: mayLoad = false
sail fcvt.h.lu: mayLoad = false
llvm fcvt.h.lu: mayStore = false
sail fcvt.h.lu: mayStore = false

Report: fcvt.h.s
llvm: fcvt.h.s "rd" "rs1" "frm"
sail: fcvt.h.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.h.s: mayLoad = false
sail fcvt.h.s: mayLoad = false
llvm fcvt.h.s: mayStore = false
sail fcvt.h.s: mayStore = false

Report: fcvt.h.w
llvm: fcvt.h.w "rd" "rs1" "frm"
sail: fcvt.h.w "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.h.w: mayLoad = false
sail fcvt.h.w: mayLoad = false
llvm fcvt.h.w: mayStore = false
sail fcvt.h.w: mayStore = false

Report: fcvt.h.wu
llvm: fcvt.h.wu "rd" "rs1" "frm"
sail: fcvt.h.wu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.h.wu: mayLoad = false
sail fcvt.h.wu: mayLoad = false
llvm fcvt.h.wu: mayStore = false
sail fcvt.h.wu: mayStore = false

Report: fcvt.l.d
llvm: fcvt.l.d "rd" "rs1" "frm"
sail: fcvt.l.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.l.d: mayLoad = false
sail fcvt.l.d: mayLoad = false
llvm fcvt.l.d: mayStore = false
sail fcvt.l.d: mayStore = false

Report: fcvt.l.h
llvm: fcvt.l.h "rd" "rs1" "frm"
sail: fcvt.l.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.l.h: mayLoad = false
sail fcvt.l.h: mayLoad = false
llvm fcvt.l.h: mayStore = false
sail fcvt.l.h: mayStore = false

Report: fcvt.l.s
llvm: fcvt.l.s "rd" "rs1" "frm"
sail: fcvt.l.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.l.s: mayLoad = false
sail fcvt.l.s: mayLoad = false
llvm fcvt.l.s: mayStore = false
sail fcvt.l.s: mayStore = false

Report: fcvt.lu.d
llvm: fcvt.lu.d "rd" "rs1" "frm"
sail: fcvt.lu.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.lu.d: mayLoad = false
sail fcvt.lu.d: mayLoad = false
llvm fcvt.lu.d: mayStore = false
sail fcvt.lu.d: mayStore = false

Report: fcvt.lu.h
llvm: fcvt.lu.h "rd" "rs1" "frm"
sail: fcvt.lu.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.lu.h: mayLoad = false
sail fcvt.lu.h: mayLoad = false
llvm fcvt.lu.h: mayStore = false
sail fcvt.lu.h: mayStore = false

Report: fcvt.lu.s
llvm: fcvt.lu.s "rd" "rs1" "frm"
sail: fcvt.lu.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.lu.s: mayLoad = false
sail fcvt.lu.s: mayLoad = false
llvm fcvt.lu.s: mayStore = false
sail fcvt.lu.s: mayStore = false

Report: fcvt.s.d
llvm: fcvt.s.d "rd" "rs1" "frm"
sail: fcvt.s.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.s.d: mayLoad = false
sail fcvt.s.d: mayLoad = false
llvm fcvt.s.d: mayStore = false
sail fcvt.s.d: mayStore = false

Report: fcvt.s.h
llvm: fcvt.s.h "rd" "rs1" "frm"
sail: fcvt.s.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.s.h: mayLoad = false
sail fcvt.s.h: mayLoad = false
llvm fcvt.s.h: mayStore = false
sail fcvt.s.h: mayStore = false

Report: fcvt.s.l
llvm: fcvt.s.l "rd" "rs1" "frm"
sail: fcvt.s.l "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.s.l: mayLoad = false
sail fcvt.s.l: mayLoad = false
llvm fcvt.s.l: mayStore = false
sail fcvt.s.l: mayStore = false

Report: fcvt.s.lu
llvm: fcvt.s.lu "rd" "rs1" "frm"
sail: fcvt.s.lu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.s.lu: mayLoad = false
sail fcvt.s.lu: mayLoad = false
llvm fcvt.s.lu: mayStore = false
sail fcvt.s.lu: mayStore = false

Report: fcvt.s.w
llvm: fcvt.s.w "rd" "rs1" "frm"
sail: fcvt.s.w "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.s.w: mayLoad = false
sail fcvt.s.w: mayLoad = false
llvm fcvt.s.w: mayStore = false
sail fcvt.s.w: mayStore = false

Report: fcvt.s.wu
llvm: fcvt.s.wu "rd" "rs1" "frm"
sail: fcvt.s.wu "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.s.wu: mayLoad = false
sail fcvt.s.wu: mayLoad = false
llvm fcvt.s.wu: mayStore = false
sail fcvt.s.wu: mayStore = false

Report: fcvt.w.d
llvm: fcvt.w.d "rd" "rs1" "frm"
sail: fcvt.w.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.w.d: mayLoad = false
sail fcvt.w.d: mayLoad = false
llvm fcvt.w.d: mayStore = false
sail fcvt.w.d: mayStore = false

Report: fcvt.w.h
llvm: fcvt.w.h "rd" "rs1" "frm"
sail: fcvt.w.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.w.h: mayLoad = false
sail fcvt.w.h: mayLoad = false
llvm fcvt.w.h: mayStore = false
sail fcvt.w.h: mayStore = false

Report: fcvt.w.s
llvm: fcvt.w.s "rd" "rs1" "frm"
sail: fcvt.w.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.w.s: mayLoad = false
sail fcvt.w.s: mayLoad = false
llvm fcvt.w.s: mayStore = false
sail fcvt.w.s: mayStore = false

Report: fcvt.wu.d
llvm: fcvt.wu.d "rd" "rs1" "frm"
sail: fcvt.wu.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.wu.d: mayLoad = false
sail fcvt.wu.d: mayLoad = false
llvm fcvt.wu.d: mayStore = false
sail fcvt.wu.d: mayStore = false

Report: fcvt.wu.h
llvm: fcvt.wu.h "rd" "rs1" "frm"
sail: fcvt.wu.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.wu.h: mayLoad = false
sail fcvt.wu.h: mayLoad = false
llvm fcvt.wu.h: mayStore = false
sail fcvt.wu.h: mayStore = false

Report: fcvt.wu.s
llvm: fcvt.wu.s "rd" "rs1" "frm"
sail: fcvt.wu.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fcvt.wu.s: mayLoad = false
sail fcvt.wu.s: mayLoad = false
llvm fcvt.wu.s: mayStore = false
sail fcvt.wu.s: mayStore = false

Report: fcvtmod.w.d
llvm: fcvtmod.w.d "rd" "rs1" "frm"
sail: fcvtmod.w.d "rd" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (1, rs1)
llvm fcvtmod.w.d: mayLoad = false
sail fcvtmod.w.d: mayLoad = false
llvm fcvtmod.w.d: mayStore = false
sail fcvtmod.w.d: mayStore = false

Report: fdiv.d
llvm: fdiv.d "rd" "rs1" "rs2" "frm"
sail: fdiv.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fdiv.d: mayLoad = false
sail fdiv.d: mayLoad = false
llvm fdiv.d: mayStore = false
sail fdiv.d: mayStore = false

Report: fdiv.h
llvm: fdiv.h "rd" "rs1" "rs2" "frm"
sail: fdiv.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fdiv.h: mayLoad = false
sail fdiv.h: mayLoad = false
llvm fdiv.h: mayStore = false
sail fdiv.h: mayStore = false

Report: fdiv.s
llvm: fdiv.s "rd" "rs1" "rs2" "frm"
sail: fdiv.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fdiv.s: mayLoad = false
sail fdiv.s: mayLoad = false
llvm fdiv.s: mayStore = false
sail fdiv.s: mayStore = false

Report: fence
llvm: fence "pred" "succ"
sail: fence "pred" "succ"
llvm outs: 
sail outs: 
llvm ins: (1, succ) (0, pred)
sail ins: (1, succ) (0, pred)
llvm fence: mayLoad = false
sail fence: mayLoad = false
llvm fence: mayStore = false
sail fence: mayStore = false

Report: fence.i
llvm: fence.i 
sail: fence.i 
llvm outs: 
sail outs: 
llvm ins: 
sail ins: 
llvm fence.i: mayLoad = false
sail fence.i: mayLoad = false
llvm fence.i: mayStore = false
sail fence.i: mayStore = false

Report: fence.tso
llvm: fence.tso 
sail: fence.tso "pred" "succ"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: 
sail ins: (1, succ) (0, pred)
llvm fence.tso: mayLoad = false
sail fence.tso: mayLoad = false
llvm fence.tso: mayStore = false
sail fence.tso: mayStore = false

Report: feq.d
llvm: feq.d "rd" "rs1" "rs2"
sail: feq.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm feq.d: mayLoad = false
sail feq.d: mayLoad = false
llvm feq.d: mayStore = false
sail feq.d: mayStore = false

Report: feq.h
llvm: feq.h "rd" "rs1" "rs2"
sail: feq.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm feq.h: mayLoad = false
sail feq.h: mayLoad = false
llvm feq.h: mayStore = false
sail feq.h: mayStore = false

Report: feq.s
llvm: feq.s "rd" "rs1" "rs2"
sail: feq.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm feq.s: mayLoad = false
sail feq.s: mayLoad = false
llvm feq.s: mayStore = false
sail feq.s: mayStore = false

Report: fld
llvm: fld "rd" "imm12" "rs1"
sail: fld "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm fld: mayLoad = true
sail fld: mayLoad = true
llvm fld: mayStore = false
sail fld: mayStore = false

Report: fle.d
llvm: fle.d "rd" "rs1" "rs2"
sail: fle.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fle.d: mayLoad = false
sail fle.d: mayLoad = false
llvm fle.d: mayStore = false
sail fle.d: mayStore = false

Report: fle.h
llvm: fle.h "rd" "rs1" "rs2"
sail: fle.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fle.h: mayLoad = false
sail fle.h: mayLoad = false
llvm fle.h: mayStore = false
sail fle.h: mayStore = false

Report: fle.s
llvm: fle.s "rd" "rs1" "rs2"
sail: fle.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fle.s: mayLoad = false
sail fle.s: mayLoad = false
llvm fle.s: mayStore = false
sail fle.s: mayStore = false

Report: fleq.d
llvm: fleq.d "rd" "rs1" "rs2"
sail: fleq.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fleq.d: mayLoad = false
sail fleq.d: mayLoad = false
llvm fleq.d: mayStore = false
sail fleq.d: mayStore = false

Report: fleq.h
llvm: fleq.h "rd" "rs1" "rs2"
sail: fleq.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fleq.h: mayLoad = false
sail fleq.h: mayLoad = false
llvm fleq.h: mayStore = false
sail fleq.h: mayStore = false

Report: fleq.s
llvm: fleq.s "rd" "rs1" "rs2"
sail: fleq.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fleq.s: mayLoad = false
sail fleq.s: mayLoad = false
llvm fleq.s: mayStore = false
sail fleq.s: mayStore = false

Report: flh
llvm: flh "rd" "imm12" "rs1"
sail: flh "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm flh: mayLoad = true
sail flh: mayLoad = true
llvm flh: mayStore = false
sail flh: mayStore = false

Report: fli.d
llvm: fli.d "rd" "imm"
sail: fli.d "rd" "constantidx"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, constantidx)
llvm fli.d: mayLoad = false
sail fli.d: mayLoad = false
llvm fli.d: mayStore = false
sail fli.d: mayStore = false

Report: fli.h
llvm: fli.h "rd" "imm"
sail: fli.h "rd" "constantidx"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, constantidx)
llvm fli.h: mayLoad = false
sail fli.h: mayLoad = false
llvm fli.h: mayStore = false
sail fli.h: mayStore = false

Report: fli.s
llvm: fli.s "rd" "imm"
sail: fli.s "rd" "constantidx"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm)
sail ins: (1, constantidx)
llvm fli.s: mayLoad = false
sail fli.s: mayLoad = false
llvm fli.s: mayStore = false
sail fli.s: mayStore = false

Report: flt.d
llvm: flt.d "rd" "rs1" "rs2"
sail: flt.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm flt.d: mayLoad = false
sail flt.d: mayLoad = false
llvm flt.d: mayStore = false
sail flt.d: mayStore = false

Report: flt.h
llvm: flt.h "rd" "rs1" "rs2"
sail: flt.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm flt.h: mayLoad = false
sail flt.h: mayLoad = false
llvm flt.h: mayStore = false
sail flt.h: mayStore = false

Report: flt.s
llvm: flt.s "rd" "rs1" "rs2"
sail: flt.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm flt.s: mayLoad = false
sail flt.s: mayLoad = false
llvm flt.s: mayStore = false
sail flt.s: mayStore = false

Report: fltq.d
llvm: fltq.d "rd" "rs1" "rs2"
sail: fltq.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fltq.d: mayLoad = false
sail fltq.d: mayLoad = false
llvm fltq.d: mayStore = false
sail fltq.d: mayStore = false

Report: fltq.h
llvm: fltq.h "rd" "rs1" "rs2"
sail: fltq.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fltq.h: mayLoad = false
sail fltq.h: mayLoad = false
llvm fltq.h: mayStore = false
sail fltq.h: mayStore = false

Report: fltq.s
llvm: fltq.s "rd" "rs1" "rs2"
sail: fltq.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fltq.s: mayLoad = false
sail fltq.s: mayLoad = false
llvm fltq.s: mayStore = false
sail fltq.s: mayStore = false

Report: flw
llvm: flw "rd" "imm12" "rs1"
sail: flw "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm flw: mayLoad = true
sail flw: mayLoad = true
llvm flw: mayStore = false
sail flw: mayStore = false

Report: fmadd.d
llvm: fmadd.d "rd" "rs1" "rs2" "rs3" "frm"
sail: fmadd.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fmadd.d: mayLoad = false
sail fmadd.d: mayLoad = false
llvm fmadd.d: mayStore = false
sail fmadd.d: mayStore = false

Report: fmadd.h
llvm: fmadd.h "rd" "rs1" "rs2" "rs3" "frm"
sail: fmadd.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fmadd.h: mayLoad = false
sail fmadd.h: mayLoad = false
llvm fmadd.h: mayStore = false
sail fmadd.h: mayStore = false

Report: fmadd.s
llvm: fmadd.s "rd" "rs1" "rs2" "rs3" "frm"
sail: fmadd.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fmadd.s: mayLoad = false
sail fmadd.s: mayLoad = false
llvm fmadd.s: mayStore = false
sail fmadd.s: mayStore = false

Report: fmax.d
llvm: fmax.d "rd" "rs1" "rs2"
sail: fmax.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fmax.d: mayLoad = false
sail fmax.d: mayLoad = false
llvm fmax.d: mayStore = false
sail fmax.d: mayStore = false

Report: fmax.h
llvm: fmax.h "rd" "rs1" "rs2"
sail: fmax.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fmax.h: mayLoad = false
sail fmax.h: mayLoad = false
llvm fmax.h: mayStore = false
sail fmax.h: mayStore = false

Report: fmax.s
llvm: fmax.s "rd" "rs1" "rs2"
sail: fmax.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fmax.s: mayLoad = false
sail fmax.s: mayLoad = false
llvm fmax.s: mayStore = false
sail fmax.s: mayStore = false

Report: fmaxm.d
llvm: fmaxm.d "rd" "rs1" "rs2"
sail: fmaxm.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fmaxm.d: mayLoad = false
sail fmaxm.d: mayLoad = false
llvm fmaxm.d: mayStore = false
sail fmaxm.d: mayStore = false

Report: fmaxm.h
llvm: fmaxm.h "rd" "rs1" "rs2"
sail: fmaxm.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fmaxm.h: mayLoad = false
sail fmaxm.h: mayLoad = false
llvm fmaxm.h: mayStore = false
sail fmaxm.h: mayStore = false

Report: fmaxm.s
llvm: fmaxm.s "rd" "rs1" "rs2"
sail: fmaxm.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fmaxm.s: mayLoad = false
sail fmaxm.s: mayLoad = false
llvm fmaxm.s: mayStore = false
sail fmaxm.s: mayStore = false

Report: fmin.d
llvm: fmin.d "rd" "rs1" "rs2"
sail: fmin.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fmin.d: mayLoad = false
sail fmin.d: mayLoad = false
llvm fmin.d: mayStore = false
sail fmin.d: mayStore = false

Report: fmin.h
llvm: fmin.h "rd" "rs1" "rs2"
sail: fmin.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fmin.h: mayLoad = false
sail fmin.h: mayLoad = false
llvm fmin.h: mayStore = false
sail fmin.h: mayStore = false

Report: fmin.s
llvm: fmin.s "rd" "rs1" "rs2"
sail: fmin.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fmin.s: mayLoad = false
sail fmin.s: mayLoad = false
llvm fmin.s: mayStore = false
sail fmin.s: mayStore = false

Report: fminm.d
llvm: fminm.d "rd" "rs1" "rs2"
sail: fminm.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fminm.d: mayLoad = false
sail fminm.d: mayLoad = false
llvm fminm.d: mayStore = false
sail fminm.d: mayStore = false

Report: fminm.h
llvm: fminm.h "rd" "rs1" "rs2"
sail: fminm.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fminm.h: mayLoad = false
sail fminm.h: mayLoad = false
llvm fminm.h: mayStore = false
sail fminm.h: mayStore = false

Report: fminm.s
llvm: fminm.s "rd" "rs1" "rs2"
sail: fminm.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fminm.s: mayLoad = false
sail fminm.s: mayLoad = false
llvm fminm.s: mayStore = false
sail fminm.s: mayStore = false

Report: fmsub.d
llvm: fmsub.d "rd" "rs1" "rs2" "rs3" "frm"
sail: fmsub.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fmsub.d: mayLoad = false
sail fmsub.d: mayLoad = false
llvm fmsub.d: mayStore = false
sail fmsub.d: mayStore = false

Report: fmsub.h
llvm: fmsub.h "rd" "rs1" "rs2" "rs3" "frm"
sail: fmsub.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fmsub.h: mayLoad = false
sail fmsub.h: mayLoad = false
llvm fmsub.h: mayStore = false
sail fmsub.h: mayStore = false

Report: fmsub.s
llvm: fmsub.s "rd" "rs1" "rs2" "rs3" "frm"
sail: fmsub.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fmsub.s: mayLoad = false
sail fmsub.s: mayLoad = false
llvm fmsub.s: mayStore = false
sail fmsub.s: mayStore = false

Report: fmul.d
llvm: fmul.d "rd" "rs1" "rs2" "frm"
sail: fmul.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fmul.d: mayLoad = false
sail fmul.d: mayLoad = false
llvm fmul.d: mayStore = false
sail fmul.d: mayStore = false

Report: fmul.h
llvm: fmul.h "rd" "rs1" "rs2" "frm"
sail: fmul.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fmul.h: mayLoad = false
sail fmul.h: mayLoad = false
llvm fmul.h: mayStore = false
sail fmul.h: mayStore = false

Report: fmul.s
llvm: fmul.s "rd" "rs1" "rs2" "frm"
sail: fmul.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fmul.s: mayLoad = false
sail fmul.s: mayLoad = false
llvm fmul.s: mayStore = false
sail fmul.s: mayStore = false

Report: fmv.d.x
llvm: fmv.d.x "rd" "rs1"
sail: fmv.d.x "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fmv.d.x: mayLoad = false
sail fmv.d.x: mayLoad = false
llvm fmv.d.x: mayStore = false
sail fmv.d.x: mayStore = false

Report: fmv.h.x
llvm: fmv.h.x "rd" "rs1"
sail: fmv.h.x "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fmv.h.x: mayLoad = false
sail fmv.h.x: mayLoad = false
llvm fmv.h.x: mayStore = false
sail fmv.h.x: mayStore = false

Report: fmv.w.x
llvm: fmv.w.x "rd" "rs1"
sail: fmv.w.x "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fmv.w.x: mayLoad = false
sail fmv.w.x: mayLoad = false
llvm fmv.w.x: mayStore = false
sail fmv.w.x: mayStore = false

Report: fmv.x.d
llvm: fmv.x.d "rd" "rs1"
sail: fmv.x.d "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fmv.x.d: mayLoad = false
sail fmv.x.d: mayLoad = false
llvm fmv.x.d: mayStore = false
sail fmv.x.d: mayStore = false

Report: fmv.x.h
llvm: fmv.x.h "rd" "rs1"
sail: fmv.x.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fmv.x.h: mayLoad = false
sail fmv.x.h: mayLoad = false
llvm fmv.x.h: mayStore = false
sail fmv.x.h: mayStore = false

Report: fmv.x.w
llvm: fmv.x.w "rd" "rs1"
sail: fmv.x.w "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fmv.x.w: mayLoad = false
sail fmv.x.w: mayLoad = false
llvm fmv.x.w: mayStore = false
sail fmv.x.w: mayStore = false

Report: fmvh.x.d
llvm: fmvh.x.d "rd" "rs1"
sail: fmvh.x.d "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm fmvh.x.d: mayLoad = false
sail fmvh.x.d: mayLoad = false
llvm fmvh.x.d: mayStore = false
sail fmvh.x.d: mayStore = false

Report: fmvp.d.x
llvm: fmvp.d.x "rd" "rs1" "rs2"
sail: fmvp.d.x "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fmvp.d.x: mayLoad = false
sail fmvp.d.x: mayLoad = false
llvm fmvp.d.x: mayStore = false
sail fmvp.d.x: mayStore = false

Report: fnmadd.d
llvm: fnmadd.d "rd" "rs1" "rs2" "rs3" "frm"
sail: fnmadd.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fnmadd.d: mayLoad = false
sail fnmadd.d: mayLoad = false
llvm fnmadd.d: mayStore = false
sail fnmadd.d: mayStore = false

Report: fnmadd.h
llvm: fnmadd.h "rd" "rs1" "rs2" "rs3" "frm"
sail: fnmadd.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fnmadd.h: mayLoad = false
sail fnmadd.h: mayLoad = false
llvm fnmadd.h: mayStore = false
sail fnmadd.h: mayStore = false

Report: fnmadd.s
llvm: fnmadd.s "rd" "rs1" "rs2" "rs3" "frm"
sail: fnmadd.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fnmadd.s: mayLoad = false
sail fnmadd.s: mayLoad = false
llvm fnmadd.s: mayStore = false
sail fnmadd.s: mayStore = false

Report: fnmsub.d
llvm: fnmsub.d "rd" "rs1" "rs2" "rs3" "frm"
sail: fnmsub.d "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fnmsub.d: mayLoad = false
sail fnmsub.d: mayLoad = false
llvm fnmsub.d: mayStore = false
sail fnmsub.d: mayStore = false

Report: fnmsub.h
llvm: fnmsub.h "rd" "rs1" "rs2" "rs3" "frm"
sail: fnmsub.h "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fnmsub.h: mayLoad = false
sail fnmsub.h: mayLoad = false
llvm fnmsub.h: mayStore = false
sail fnmsub.h: mayStore = false

Report: fnmsub.s
llvm: fnmsub.s "rd" "rs1" "rs2" "rs3" "frm"
sail: fnmsub.s "rd" "rs1" "rs2" "rs3" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (4, frm) (3, rs3) (2, rs2) (1, rs1)
sail ins: (4, rm) (3, rs3) (2, rs2) (1, rs1)
llvm fnmsub.s: mayLoad = false
sail fnmsub.s: mayLoad = false
llvm fnmsub.s: mayStore = false
sail fnmsub.s: mayStore = false

Report: fround.d
llvm: fround.d "rd" "rs1" "frm"
sail: fround.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fround.d: mayLoad = false
sail fround.d: mayLoad = false
llvm fround.d: mayStore = false
sail fround.d: mayStore = false

Report: fround.h
llvm: fround.h "rd" "rs1" "frm"
sail: fround.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fround.h: mayLoad = false
sail fround.h: mayLoad = false
llvm fround.h: mayStore = false
sail fround.h: mayStore = false

Report: fround.s
llvm: fround.s "rd" "rs1" "frm"
sail: fround.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fround.s: mayLoad = false
sail fround.s: mayLoad = false
llvm fround.s: mayStore = false
sail fround.s: mayStore = false

Report: froundnx.d
llvm: froundnx.d "rd" "rs1" "frm"
sail: froundnx.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm froundnx.d: mayLoad = false
sail froundnx.d: mayLoad = false
llvm froundnx.d: mayStore = false
sail froundnx.d: mayStore = false

Report: froundnx.h
llvm: froundnx.h "rd" "rs1" "frm"
sail: froundnx.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm froundnx.h: mayLoad = false
sail froundnx.h: mayLoad = false
llvm froundnx.h: mayStore = false
sail froundnx.h: mayStore = false

Report: froundnx.s
llvm: froundnx.s "rd" "rs1" "frm"
sail: froundnx.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm froundnx.s: mayLoad = false
sail froundnx.s: mayLoad = false
llvm froundnx.s: mayStore = false
sail froundnx.s: mayStore = false

Report: fsd
llvm: fsd "rs2" "imm12" "rs1"
sail: fsd "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm fsd: mayLoad = false
sail fsd: mayLoad = false
llvm fsd: mayStore = true
sail fsd: mayStore = true

Report: fsgnj.d
llvm: fsgnj.d "rd" "rs1" "rs2"
sail: fsgnj.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnj.d: mayLoad = false
sail fsgnj.d: mayLoad = false
llvm fsgnj.d: mayStore = false
sail fsgnj.d: mayStore = false

Report: fsgnj.h
llvm: fsgnj.h "rd" "rs1" "rs2"
sail: fsgnj.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnj.h: mayLoad = false
sail fsgnj.h: mayLoad = false
llvm fsgnj.h: mayStore = false
sail fsgnj.h: mayStore = false

Report: fsgnj.s
llvm: fsgnj.s "rd" "rs1" "rs2"
sail: fsgnj.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnj.s: mayLoad = false
sail fsgnj.s: mayLoad = false
llvm fsgnj.s: mayStore = false
sail fsgnj.s: mayStore = false

Report: fsgnjn.d
llvm: fsgnjn.d "rd" "rs1" "rs2"
sail: fsgnjn.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnjn.d: mayLoad = false
sail fsgnjn.d: mayLoad = false
llvm fsgnjn.d: mayStore = false
sail fsgnjn.d: mayStore = false

Report: fsgnjn.h
llvm: fsgnjn.h "rd" "rs1" "rs2"
sail: fsgnjn.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnjn.h: mayLoad = false
sail fsgnjn.h: mayLoad = false
llvm fsgnjn.h: mayStore = false
sail fsgnjn.h: mayStore = false

Report: fsgnjn.s
llvm: fsgnjn.s "rd" "rs1" "rs2"
sail: fsgnjn.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnjn.s: mayLoad = false
sail fsgnjn.s: mayLoad = false
llvm fsgnjn.s: mayStore = false
sail fsgnjn.s: mayStore = false

Report: fsgnjx.d
llvm: fsgnjx.d "rd" "rs1" "rs2"
sail: fsgnjx.d "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnjx.d: mayLoad = false
sail fsgnjx.d: mayLoad = false
llvm fsgnjx.d: mayStore = false
sail fsgnjx.d: mayStore = false

Report: fsgnjx.h
llvm: fsgnjx.h "rd" "rs1" "rs2"
sail: fsgnjx.h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnjx.h: mayLoad = false
sail fsgnjx.h: mayLoad = false
llvm fsgnjx.h: mayStore = false
sail fsgnjx.h: mayStore = false

Report: fsgnjx.s
llvm: fsgnjx.s "rd" "rs1" "rs2"
sail: fsgnjx.s "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm fsgnjx.s: mayLoad = false
sail fsgnjx.s: mayLoad = false
llvm fsgnjx.s: mayStore = false
sail fsgnjx.s: mayStore = false

Report: fsh
llvm: fsh "rs2" "imm12" "rs1"
sail: fsh "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm fsh: mayLoad = false
sail fsh: mayLoad = false
llvm fsh: mayStore = true
sail fsh: mayStore = true

Report: fsqrt.d
llvm: fsqrt.d "rd" "rs1" "frm"
sail: fsqrt.d "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fsqrt.d: mayLoad = false
sail fsqrt.d: mayLoad = false
llvm fsqrt.d: mayStore = false
sail fsqrt.d: mayStore = false

Report: fsqrt.h
llvm: fsqrt.h "rd" "rs1" "frm"
sail: fsqrt.h "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fsqrt.h: mayLoad = false
sail fsqrt.h: mayLoad = false
llvm fsqrt.h: mayStore = false
sail fsqrt.h: mayStore = false

Report: fsqrt.s
llvm: fsqrt.s "rd" "rs1" "frm"
sail: fsqrt.s "rd" "rs1" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, frm) (1, rs1)
sail ins: (2, rm) (1, rs1)
llvm fsqrt.s: mayLoad = false
sail fsqrt.s: mayLoad = false
llvm fsqrt.s: mayStore = false
sail fsqrt.s: mayStore = false

Report: fsub.d
llvm: fsub.d "rd" "rs1" "rs2" "frm"
sail: fsub.d "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fsub.d: mayLoad = false
sail fsub.d: mayLoad = false
llvm fsub.d: mayStore = false
sail fsub.d: mayStore = false

Report: fsub.h
llvm: fsub.h "rd" "rs1" "rs2" "frm"
sail: fsub.h "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fsub.h: mayLoad = false
sail fsub.h: mayLoad = false
llvm fsub.h: mayStore = false
sail fsub.h: mayStore = false

Report: fsub.s
llvm: fsub.s "rd" "rs1" "rs2" "frm"
sail: fsub.s "rd" "rs1" "rs2" "rm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, frm) (2, rs2) (1, rs1)
sail ins: (3, rm) (2, rs2) (1, rs1)
llvm fsub.s: mayLoad = false
sail fsub.s: mayLoad = false
llvm fsub.s: mayStore = false
sail fsub.s: mayStore = false

Report: fsw
llvm: fsw "rs2" "imm12" "rs1"
sail: fsw "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm fsw: mayLoad = false
sail fsw: mayLoad = false
llvm fsw: mayStore = true
sail fsw: mayStore = true

Report: jal
llvm: jal "rd" "imm20"
sail: jal "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm20)
sail ins: (1, imm)
llvm jal: mayLoad = false
sail jal: mayLoad = false
llvm jal: mayStore = false
sail jal: mayStore = false

Report: jalr
llvm: jalr "rd" "imm12" "rs1"
sail: jalr "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm jalr: mayLoad = false
sail jalr: mayLoad = false
llvm jalr: mayStore = false
sail jalr: mayStore = false

Report: lb
llvm: lb "rd" "imm12" "rs1"
sail: lb "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm lb: mayLoad = true
sail lb: mayLoad = true
llvm lb: mayStore = false
sail lb: mayStore = false

Report: lb.aq
llvm: lb.aq "rd" "rs1"
sail: lb.aq "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm lb.aq: mayLoad = true
sail lb.aq: mayLoad = true
llvm lb.aq: mayStore = false
sail lb.aq: mayStore = false

Report: lb.aqrl
llvm: lb.aqrl "rd" "rs1"
sail: lb.aqrl "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm lb.aqrl: mayLoad = true
sail lb.aqrl: mayLoad = true
llvm lb.aqrl: mayStore = false
sail lb.aqrl: mayStore = false

Report: lbu
llvm: lbu "rd" "imm12" "rs1"
sail: lbu "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm lbu: mayLoad = true
sail lbu: mayLoad = true
llvm lbu: mayStore = false
sail lbu: mayStore = false

Report: ld
llvm: ld "rd" "imm12" "rs1"
sail: ld "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm ld: mayLoad = true
sail ld: mayLoad = true
llvm ld: mayStore = false
sail ld: mayStore = false

Report: ld.aq
llvm: ld.aq "rd" "rs1"
sail: ld.aq "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm ld.aq: mayLoad = true
sail ld.aq: mayLoad = true
llvm ld.aq: mayStore = false
sail ld.aq: mayStore = false

Report: ld.aqrl
llvm: ld.aqrl "rd" "rs1"
sail: ld.aqrl "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm ld.aqrl: mayLoad = true
sail ld.aqrl: mayLoad = true
llvm ld.aqrl: mayStore = false
sail ld.aqrl: mayStore = false

Report: lh
llvm: lh "rd" "imm12" "rs1"
sail: lh "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm lh: mayLoad = true
sail lh: mayLoad = true
llvm lh: mayStore = false
sail lh: mayStore = false

Report: lh.aq
llvm: lh.aq "rd" "rs1"
sail: lh.aq "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm lh.aq: mayLoad = true
sail lh.aq: mayLoad = true
llvm lh.aq: mayStore = false
sail lh.aq: mayStore = false

Report: lh.aqrl
llvm: lh.aqrl "rd" "rs1"
sail: lh.aqrl "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm lh.aqrl: mayLoad = true
sail lh.aqrl: mayLoad = true
llvm lh.aqrl: mayStore = false
sail lh.aqrl: mayStore = false

Report: lhu
llvm: lhu "rd" "imm12" "rs1"
sail: lhu "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm lhu: mayLoad = true
sail lhu: mayLoad = true
llvm lhu: mayStore = false
sail lhu: mayStore = false

Report: lr.d
llvm: lr.d "rd" "rs1"
sail: lr.d "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm lr.d: mayLoad = true
sail lr.d: mayLoad = true
llvm lr.d: mayStore = false
sail lr.d: mayStore = false

Report: lr.d.aq
llvm: lr.d.aq "rd" "rs1"
sail: lr.d.aq "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm lr.d.aq: mayLoad = true
sail lr.d.aq: mayLoad = true
llvm lr.d.aq: mayStore = false
sail lr.d.aq: mayStore = false

Report: lr.d.aqrl
llvm: lr.d.aqrl "rd" "rs1"
sail: lr.d.aqrl "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm lr.d.aqrl: mayLoad = true
sail lr.d.aqrl: mayLoad = true
llvm lr.d.aqrl: mayStore = false
sail lr.d.aqrl: mayStore = false

Report: lr.d.rl
llvm: lr.d.rl "rd" "rs1"
sail: lr.d.rl "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm lr.d.rl: mayLoad = true
sail lr.d.rl: mayLoad = true
llvm lr.d.rl: mayStore = false
sail lr.d.rl: mayStore = false

Report: lr.w
llvm: lr.w "rd" "rs1"
sail: lr.w "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm lr.w: mayLoad = true
sail lr.w: mayLoad = true
llvm lr.w: mayStore = false
sail lr.w: mayStore = false

Report: lr.w.aq
llvm: lr.w.aq "rd" "rs1"
sail: lr.w.aq "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm lr.w.aq: mayLoad = true
sail lr.w.aq: mayLoad = true
llvm lr.w.aq: mayStore = false
sail lr.w.aq: mayStore = false

Report: lr.w.aqrl
llvm: lr.w.aqrl "rd" "rs1"
sail: lr.w.aqrl "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm lr.w.aqrl: mayLoad = true
sail lr.w.aqrl: mayLoad = true
llvm lr.w.aqrl: mayStore = false
sail lr.w.aqrl: mayStore = false

Report: lr.w.rl
llvm: lr.w.rl "rd" "rs1"
sail: lr.w.rl "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm lr.w.rl: mayLoad = true
sail lr.w.rl: mayLoad = true
llvm lr.w.rl: mayStore = false
sail lr.w.rl: mayStore = false

Report: lui
llvm: lui "rd" "imm20"
sail: lui "rd" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, imm20)
sail ins: (1, imm)
llvm lui: mayLoad = false
sail lui: mayLoad = false
llvm lui: mayStore = false
sail lui: mayStore = false

Report: lw
llvm: lw "rd" "imm12" "rs1"
sail: lw "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm lw: mayLoad = true
sail lw: mayLoad = true
llvm lw: mayStore = false
sail lw: mayStore = false

Report: lw.aq
llvm: lw.aq "rd" "rs1"
sail: lw.aq "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm lw.aq: mayLoad = true
sail lw.aq: mayLoad = true
llvm lw.aq: mayStore = false
sail lw.aq: mayStore = false

Report: lw.aqrl
llvm: lw.aqrl "rd" "rs1"
sail: lw.aqrl "rd" "imm" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (2, rs1) (1, imm)
llvm lw.aqrl: mayLoad = true
sail lw.aqrl: mayLoad = true
llvm lw.aqrl: mayStore = false
sail lw.aqrl: mayStore = false

Report: lwu
llvm: lwu "rd" "imm12" "rs1"
sail: lwu "rd" "imm" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, imm12)
sail ins: (2, rs1) (1, imm)
llvm lwu: mayLoad = true
sail lwu: mayLoad = true
llvm lwu: mayStore = false
sail lwu: mayStore = false

Report: max
llvm: max "rd" "rs1" "rs2"
sail: max "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm max: mayLoad = false
sail max: mayLoad = false
llvm max: mayStore = false
sail max: mayStore = false

Report: maxu
llvm: maxu "rd" "rs1" "rs2"
sail: maxu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm maxu: mayLoad = false
sail maxu: mayLoad = false
llvm maxu: mayStore = false
sail maxu: mayStore = false

Report: min
llvm: min "rd" "rs1" "rs2"
sail: min "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm min: mayLoad = false
sail min: mayLoad = false
llvm min: mayStore = false
sail min: mayStore = false

Report: minu
llvm: minu "rd" "rs1" "rs2"
sail: minu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm minu: mayLoad = false
sail minu: mayLoad = false
llvm minu: mayStore = false
sail minu: mayStore = false

Report: mret
llvm: mret 
sail: mret 
llvm: rs1 - implicit in
llvm: rs2 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 
llvm mret: mayLoad = false
sail mret: mayLoad = false
llvm mret: mayStore = false
sail mret: mayStore = false

Report: mul
llvm: mul "rd" "rs1" "rs2"
sail: mul "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm mul: mayLoad = false
sail mul: mayLoad = false
llvm mul: mayStore = false
sail mul: mayStore = false

Report: mulh
llvm: mulh "rd" "rs1" "rs2"
sail: mulh "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm mulh: mayLoad = false
sail mulh: mayLoad = false
llvm mulh: mayStore = false
sail mulh: mayStore = false

Report: mulhsu
llvm: mulhsu "rd" "rs1" "rs2"
sail: mulhsu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm mulhsu: mayLoad = false
sail mulhsu: mayLoad = false
llvm mulhsu: mayStore = false
sail mulhsu: mayStore = false

Report: mulhu
llvm: mulhu "rd" "rs1" "rs2"
sail: mulhu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm mulhu: mayLoad = false
sail mulhu: mayLoad = false
llvm mulhu: mayStore = false
sail mulhu: mayStore = false

Report: mulw
llvm: mulw "rd" "rs1" "rs2"
sail: mulw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm mulw: mayLoad = false
sail mulw: mayLoad = false
llvm mulw: mayStore = false
sail mulw: mayStore = false

Report: or
llvm: or "rd" "rs1" "rs2"
sail: or "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm or: mayLoad = false
sail or: mayLoad = false
llvm or: mayStore = false
sail or: mayStore = false

Report: orc.b
llvm: orc.b "rd" "rs1"
sail: orc.b "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm orc.b: mayLoad = false
sail orc.b: mayLoad = false
llvm orc.b: mayStore = false
sail orc.b: mayStore = false

Report: ori
llvm: ori "rd" "rs1" "imm12"
sail: ori "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)
llvm ori: mayLoad = false
sail ori: mayLoad = false
llvm ori: mayStore = false
sail ori: mayStore = false

Report: orn
llvm: orn "rd" "rs1" "rs2"
sail: orn "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm orn: mayLoad = false
sail orn: mayLoad = false
llvm orn: mayStore = false
sail orn: mayStore = false

Report: pack
llvm: pack "rd" "rs1" "rs2"
sail: pack "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm pack: mayLoad = false
sail pack: mayLoad = false
llvm pack: mayStore = false
sail pack: mayStore = false

Report: packh
llvm: packh "rd" "rs1" "rs2"
sail: packh "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm packh: mayLoad = false
sail packh: mayLoad = false
llvm packh: mayStore = false
sail packh: mayStore = false

Report: packw
llvm: packw "rd" "rs1" "rs2"
sail: packw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm packw: mayLoad = false
sail packw: mayLoad = false
llvm packw: mayStore = false
sail packw: mayStore = false

Report: rem
llvm: rem "rd" "rs1" "rs2"
sail: rem "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rem: mayLoad = false
sail rem: mayLoad = false
llvm rem: mayStore = false
sail rem: mayStore = false

Report: remu
llvm: remu "rd" "rs1" "rs2"
sail: remu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm remu: mayLoad = false
sail remu: mayLoad = false
llvm remu: mayStore = false
sail remu: mayStore = false

Report: remuw
llvm: remuw "rd" "rs1" "rs2"
sail: remuw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm remuw: mayLoad = false
sail remuw: mayLoad = false
llvm remuw: mayStore = false
sail remuw: mayStore = false

Report: remw
llvm: remw "rd" "rs1" "rs2"
sail: remw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm remw: mayLoad = false
sail remw: mayLoad = false
llvm remw: mayStore = false
sail remw: mayStore = false

Report: rev8
llvm: rev8 "rd" "rs1"
sail: rev8 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm rev8: mayLoad = false
sail rev8: mayLoad = false
llvm rev8: mayStore = false
sail rev8: mayStore = false

Report: rol
llvm: rol "rd" "rs1" "rs2"
sail: rol "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rol: mayLoad = false
sail rol: mayLoad = false
llvm rol: mayStore = false
sail rol: mayStore = false

Report: rolw
llvm: rolw "rd" "rs1" "rs2"
sail: rolw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rolw: mayLoad = false
sail rolw: mayLoad = false
llvm rolw: mayStore = false
sail rolw: mayStore = false

Report: ror
llvm: ror "rd" "rs1" "rs2"
sail: ror "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm ror: mayLoad = false
sail ror: mayLoad = false
llvm ror: mayStore = false
sail ror: mayStore = false

Report: rori
llvm: rori "rd" "rs1" "shamt"
sail: rori "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm rori: mayLoad = false
sail rori: mayLoad = false
llvm rori: mayStore = false
sail rori: mayStore = false

Report: roriw
llvm: roriw "rd" "rs1" "shamt"
sail: roriw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm roriw: mayLoad = false
sail roriw: mayLoad = false
llvm roriw: mayStore = false
sail roriw: mayStore = false

Report: rorw
llvm: rorw "rd" "rs1" "rs2"
sail: rorw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm rorw: mayLoad = false
sail rorw: mayLoad = false
llvm rorw: mayStore = false
sail rorw: mayStore = false

Report: sb
llvm: sb "rs2" "imm12" "rs1"
sail: sb "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sb: mayLoad = false
sail sb: mayLoad = false
llvm sb: mayStore = true
sail sb: mayStore = true

Report: sb.aqrl
llvm: sb.aqrl "rs2" "rs1"
sail: sb.aqrl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sb.aqrl: mayLoad = false
sail sb.aqrl: mayLoad = false
llvm sb.aqrl: mayStore = true
sail sb.aqrl: mayStore = true

Report: sb.rl
llvm: sb.rl "rs2" "rs1"
sail: sb.rl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sb.rl: mayLoad = false
sail sb.rl: mayLoad = false
llvm sb.rl: mayStore = true
sail sb.rl: mayStore = true

Report: sc.d
llvm: sc.d "rd" "rs2" "rs1"
sail: sc.d "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm sc.d: mayLoad = false
sail sc.d: mayLoad = false
llvm sc.d: mayStore = true
sail sc.d: mayStore = true

Report: sc.d.aq
llvm: sc.d.aq "rd" "rs2" "rs1"
sail: sc.d.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm sc.d.aq: mayLoad = false
sail sc.d.aq: mayLoad = false
llvm sc.d.aq: mayStore = true
sail sc.d.aq: mayStore = true

Report: sc.d.aqrl
llvm: sc.d.aqrl "rd" "rs2" "rs1"
sail: sc.d.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm sc.d.aqrl: mayLoad = false
sail sc.d.aqrl: mayLoad = false
llvm sc.d.aqrl: mayStore = true
sail sc.d.aqrl: mayStore = true

Report: sc.d.rl
llvm: sc.d.rl "rd" "rs2" "rs1"
sail: sc.d.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm sc.d.rl: mayLoad = false
sail sc.d.rl: mayLoad = false
llvm sc.d.rl: mayStore = true
sail sc.d.rl: mayStore = true

Report: sc.w
llvm: sc.w "rd" "rs2" "rs1"
sail: sc.w "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm sc.w: mayLoad = false
sail sc.w: mayLoad = false
llvm sc.w: mayStore = true
sail sc.w: mayStore = true

Report: sc.w.aq
llvm: sc.w.aq "rd" "rs2" "rs1"
sail: sc.w.aq "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm sc.w.aq: mayLoad = false
sail sc.w.aq: mayLoad = false
llvm sc.w.aq: mayStore = true
sail sc.w.aq: mayStore = true

Report: sc.w.aqrl
llvm: sc.w.aqrl "rd" "rs2" "rs1"
sail: sc.w.aqrl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm sc.w.aqrl: mayLoad = false
sail sc.w.aqrl: mayLoad = false
llvm sc.w.aqrl: mayStore = true
sail sc.w.aqrl: mayStore = true

Report: sc.w.rl
llvm: sc.w.rl "rd" "rs2" "rs1"
sail: sc.w.rl "rd" "rs2" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs1) (1, rs2)
sail ins: (2, rs1) (1, rs2)
llvm sc.w.rl: mayLoad = false
sail sc.w.rl: mayLoad = false
llvm sc.w.rl: mayStore = true
sail sc.w.rl: mayStore = true

Report: sd
llvm: sd "rs2" "imm12" "rs1"
sail: sd "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sd: mayLoad = false
sail sd: mayLoad = false
llvm sd: mayStore = true
sail sd: mayStore = true

Report: sd.aqrl
llvm: sd.aqrl "rs2" "rs1"
sail: sd.aqrl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sd.aqrl: mayLoad = false
sail sd.aqrl: mayLoad = false
llvm sd.aqrl: mayStore = true
sail sd.aqrl: mayStore = true

Report: sd.rl
llvm: sd.rl "rs2" "rs1"
sail: sd.rl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sd.rl: mayLoad = false
sail sd.rl: mayLoad = false
llvm sd.rl: mayStore = true
sail sd.rl: mayStore = true

Report: sext.b
llvm: sext.b "rd" "rs1"
sail: sext.b "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sext.b: mayLoad = false
sail sext.b: mayLoad = false
llvm sext.b: mayStore = false
sail sext.b: mayStore = false

Report: sext.h
llvm: sext.h "rd" "rs1"
sail: sext.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sext.h: mayLoad = false
sail sext.h: mayLoad = false
llvm sext.h: mayStore = false
sail sext.h: mayStore = false

Report: sfence.inval.ir
llvm: sfence.inval.ir 
sail: sfence.inval.ir 
llvm: rs1 - implicit in
llvm: rs2 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 
llvm sfence.inval.ir: mayLoad = false
sail sfence.inval.ir: mayLoad = false
llvm sfence.inval.ir: mayStore = false
sail sfence.inval.ir: mayStore = false

Report: sfence.vma
llvm: sfence.vma "rs1" "rs2"
sail: sfence.vma "rs1" "rs2"
llvm outs: 
sail outs: 
llvm ins: (1, rs2) (0, rs1)
sail ins: (1, rs2) (0, rs1)
llvm sfence.vma: mayLoad = false
sail sfence.vma: mayLoad = false
llvm sfence.vma: mayStore = false
sail sfence.vma: mayStore = false

Report: sfence.w.inval
llvm: sfence.w.inval 
sail: sfence.w.inval 
llvm: rs1 - implicit in
llvm: rs2 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 
llvm sfence.w.inval: mayLoad = false
sail sfence.w.inval: mayLoad = false
llvm sfence.w.inval: mayStore = false
sail sfence.w.inval: mayStore = false

Report: sh
llvm: sh "rs2" "imm12" "rs1"
sail: sh "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sh: mayLoad = false
sail sh: mayLoad = false
llvm sh: mayStore = true
sail sh: mayStore = true

Report: sh.aqrl
llvm: sh.aqrl "rs2" "rs1"
sail: sh.aqrl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sh.aqrl: mayLoad = false
sail sh.aqrl: mayLoad = false
llvm sh.aqrl: mayStore = true
sail sh.aqrl: mayStore = true

Report: sh.rl
llvm: sh.rl "rs2" "rs1"
sail: sh.rl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sh.rl: mayLoad = false
sail sh.rl: mayLoad = false
llvm sh.rl: mayStore = true
sail sh.rl: mayStore = true

Report: sh1add
llvm: sh1add "rd" "rs1" "rs2"
sail: sh1add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sh1add: mayLoad = false
sail sh1add: mayLoad = false
llvm sh1add: mayStore = false
sail sh1add: mayStore = false

Report: sh1add.uw
llvm: sh1add.uw "rd" "rs1" "rs2"
sail: sh1add.uw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sh1add.uw: mayLoad = false
sail sh1add.uw: mayLoad = false
llvm sh1add.uw: mayStore = false
sail sh1add.uw: mayStore = false

Report: sh2add
llvm: sh2add "rd" "rs1" "rs2"
sail: sh2add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sh2add: mayLoad = false
sail sh2add: mayLoad = false
llvm sh2add: mayStore = false
sail sh2add: mayStore = false

Report: sh2add.uw
llvm: sh2add.uw "rd" "rs1" "rs2"
sail: sh2add.uw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sh2add.uw: mayLoad = false
sail sh2add.uw: mayLoad = false
llvm sh2add.uw: mayStore = false
sail sh2add.uw: mayStore = false

Report: sh3add
llvm: sh3add "rd" "rs1" "rs2"
sail: sh3add "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sh3add: mayLoad = false
sail sh3add: mayLoad = false
llvm sh3add: mayStore = false
sail sh3add: mayStore = false

Report: sh3add.uw
llvm: sh3add.uw "rd" "rs1" "rs2"
sail: sh3add.uw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sh3add.uw: mayLoad = false
sail sh3add.uw: mayLoad = false
llvm sh3add.uw: mayStore = false
sail sh3add.uw: mayStore = false

Report: sha256sig0
llvm: sha256sig0 "rd" "rs1"
sail: sha256sig0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sha256sig0: mayLoad = false
sail sha256sig0: mayLoad = false
llvm sha256sig0: mayStore = false
sail sha256sig0: mayStore = false

Report: sha256sig1
llvm: sha256sig1 "rd" "rs1"
sail: sha256sig1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sha256sig1: mayLoad = false
sail sha256sig1: mayLoad = false
llvm sha256sig1: mayStore = false
sail sha256sig1: mayStore = false

Report: sha256sum0
llvm: sha256sum0 "rd" "rs1"
sail: sha256sum0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sha256sum0: mayLoad = false
sail sha256sum0: mayLoad = false
llvm sha256sum0: mayStore = false
sail sha256sum0: mayStore = false

Report: sha256sum1
llvm: sha256sum1 "rd" "rs1"
sail: sha256sum1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sha256sum1: mayLoad = false
sail sha256sum1: mayLoad = false
llvm sha256sum1: mayStore = false
sail sha256sum1: mayStore = false

Report: sha512sig0
llvm: sha512sig0 "rd" "rs1"
sail: sha512sig0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sha512sig0: mayLoad = false
sail sha512sig0: mayLoad = false
llvm sha512sig0: mayStore = false
sail sha512sig0: mayStore = false

Report: sha512sig0h
llvm: sha512sig0h "rd" "rs1" "rs2"
sail: sha512sig0h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sha512sig0h: mayLoad = false
sail sha512sig0h: mayLoad = false
llvm sha512sig0h: mayStore = false
sail sha512sig0h: mayStore = false

Report: sha512sig0l
llvm: sha512sig0l "rd" "rs1" "rs2"
sail: sha512sig0l "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sha512sig0l: mayLoad = false
sail sha512sig0l: mayLoad = false
llvm sha512sig0l: mayStore = false
sail sha512sig0l: mayStore = false

Report: sha512sig1
llvm: sha512sig1 "rd" "rs1"
sail: sha512sig1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sha512sig1: mayLoad = false
sail sha512sig1: mayLoad = false
llvm sha512sig1: mayStore = false
sail sha512sig1: mayStore = false

Report: sha512sig1h
llvm: sha512sig1h "rd" "rs1" "rs2"
sail: sha512sig1h "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sha512sig1h: mayLoad = false
sail sha512sig1h: mayLoad = false
llvm sha512sig1h: mayStore = false
sail sha512sig1h: mayStore = false

Report: sha512sig1l
llvm: sha512sig1l "rd" "rs1" "rs2"
sail: sha512sig1l "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sha512sig1l: mayLoad = false
sail sha512sig1l: mayLoad = false
llvm sha512sig1l: mayStore = false
sail sha512sig1l: mayStore = false

Report: sha512sum0
llvm: sha512sum0 "rd" "rs1"
sail: sha512sum0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sha512sum0: mayLoad = false
sail sha512sum0: mayLoad = false
llvm sha512sum0: mayStore = false
sail sha512sum0: mayStore = false

Report: sha512sum0r
llvm: sha512sum0r "rd" "rs1" "rs2"
sail: sha512sum0r "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sha512sum0r: mayLoad = false
sail sha512sum0r: mayLoad = false
llvm sha512sum0r: mayStore = false
sail sha512sum0r: mayStore = false

Report: sha512sum1
llvm: sha512sum1 "rd" "rs1"
sail: sha512sum1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sha512sum1: mayLoad = false
sail sha512sum1: mayLoad = false
llvm sha512sum1: mayStore = false
sail sha512sum1: mayStore = false

Report: sha512sum1r
llvm: sha512sum1r "rd" "rs1" "rs2"
sail: sha512sum1r "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sha512sum1r: mayLoad = false
sail sha512sum1r: mayLoad = false
llvm sha512sum1r: mayStore = false
sail sha512sum1r: mayStore = false

Report: sinval.vma
llvm: sinval.vma "rs1" "rs2"
sail: sinval.vma "rs1" "rs2"
llvm outs: 
sail outs: 
llvm ins: (1, rs2) (0, rs1)
sail ins: (1, rs2) (0, rs1)
llvm sinval.vma: mayLoad = false
sail sinval.vma: mayLoad = false
llvm sinval.vma: mayStore = false
sail sinval.vma: mayStore = false

Report: sll
llvm: sll "rd" "rs1" "rs2"
sail: sll "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sll: mayLoad = false
sail sll: mayLoad = false
llvm sll: mayStore = false
sail sll: mayStore = false

Report: slli
llvm: slli "rd" "rs1" "shamt"
sail: slli "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm slli: mayLoad = false
sail slli: mayLoad = false
llvm slli: mayStore = false
sail slli: mayStore = false

Report: slli.uw
llvm: slli.uw "rd" "rs1" "shamt"
sail: slli.uw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm slli.uw: mayLoad = false
sail slli.uw: mayLoad = false
llvm slli.uw: mayStore = false
sail slli.uw: mayStore = false

Report: slliw
llvm: slliw "rd" "rs1" "shamt"
sail: slliw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm slliw: mayLoad = false
sail slliw: mayLoad = false
llvm slliw: mayStore = false
sail slliw: mayStore = false

Report: sllw
llvm: sllw "rd" "rs1" "rs2"
sail: sllw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sllw: mayLoad = false
sail sllw: mayLoad = false
llvm sllw: mayStore = false
sail sllw: mayStore = false

Report: slt
llvm: slt "rd" "rs1" "rs2"
sail: slt "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm slt: mayLoad = false
sail slt: mayLoad = false
llvm slt: mayStore = false
sail slt: mayStore = false

Report: slti
llvm: slti "rd" "rs1" "imm12"
sail: slti "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)
llvm slti: mayLoad = false
sail slti: mayLoad = false
llvm slti: mayStore = false
sail slti: mayStore = false

Report: sltiu
llvm: sltiu "rd" "rs1" "imm12"
sail: sltiu "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)
llvm sltiu: mayLoad = false
sail sltiu: mayLoad = false
llvm sltiu: mayStore = false
sail sltiu: mayStore = false

Report: sltu
llvm: sltu "rd" "rs1" "rs2"
sail: sltu "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sltu: mayLoad = false
sail sltu: mayLoad = false
llvm sltu: mayStore = false
sail sltu: mayStore = false

Report: sm3p0
llvm: sm3p0 "rd" "rs1"
sail: sm3p0 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sm3p0: mayLoad = false
sail sm3p0: mayLoad = false
llvm sm3p0: mayStore = false
sail sm3p0: mayStore = false

Report: sm3p1
llvm: sm3p1 "rd" "rs1"
sail: sm3p1 "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm sm3p1: mayLoad = false
sail sm3p1: mayLoad = false
llvm sm3p1: mayStore = false
sail sm3p1: mayStore = false

Report: sm4ed
llvm: sm4ed "rd" "rs1" "rs2" "bs"
sail: sm4ed "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)
llvm sm4ed: mayLoad = false
sail sm4ed: mayLoad = false
llvm sm4ed: mayStore = false
sail sm4ed: mayStore = false

Report: sm4ks
llvm: sm4ks "rd" "rs1" "rs2" "bs"
sail: sm4ks "rd" "rs1" "rs2" "bs"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (3, bs) (2, rs2) (1, rs1)
sail ins: (3, bs) (2, rs2) (1, rs1)
llvm sm4ks: mayLoad = false
sail sm4ks: mayLoad = false
llvm sm4ks: mayStore = false
sail sm4ks: mayStore = false

Report: sra
llvm: sra "rd" "rs1" "rs2"
sail: sra "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sra: mayLoad = false
sail sra: mayLoad = false
llvm sra: mayStore = false
sail sra: mayStore = false

Report: srai
llvm: srai "rd" "rs1" "shamt"
sail: srai "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm srai: mayLoad = false
sail srai: mayLoad = false
llvm srai: mayStore = false
sail srai: mayStore = false

Report: sraiw
llvm: sraiw "rd" "rs1" "shamt"
sail: sraiw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm sraiw: mayLoad = false
sail sraiw: mayLoad = false
llvm sraiw: mayStore = false
sail sraiw: mayStore = false

Report: sraw
llvm: sraw "rd" "rs1" "rs2"
sail: sraw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sraw: mayLoad = false
sail sraw: mayLoad = false
llvm sraw: mayStore = false
sail sraw: mayStore = false

Report: sret
llvm: sret 
sail: sret 
llvm: rs1 - implicit in
llvm: rs2 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 
llvm sret: mayLoad = false
sail sret: mayLoad = false
llvm sret: mayStore = false
sail sret: mayStore = false

Report: srl
llvm: srl "rd" "rs1" "rs2"
sail: srl "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm srl: mayLoad = false
sail srl: mayLoad = false
llvm srl: mayStore = false
sail srl: mayStore = false

Report: srli
llvm: srli "rd" "rs1" "shamt"
sail: srli "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm srli: mayLoad = false
sail srli: mayLoad = false
llvm srli: mayStore = false
sail srli: mayStore = false

Report: srliw
llvm: srliw "rd" "rs1" "shamt"
sail: srliw "rd" "rs1" "shamt"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, shamt) (1, rs1)
sail ins: (2, shamt) (1, rs1)
llvm srliw: mayLoad = false
sail srliw: mayLoad = false
llvm srliw: mayStore = false
sail srliw: mayStore = false

Report: srlw
llvm: srlw "rd" "rs1" "rs2"
sail: srlw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm srlw: mayLoad = false
sail srlw: mayLoad = false
llvm srlw: mayStore = false
sail srlw: mayStore = false

Report: sub
llvm: sub "rd" "rs1" "rs2"
sail: sub "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm sub: mayLoad = false
sail sub: mayLoad = false
llvm sub: mayStore = false
sail sub: mayStore = false

Report: subw
llvm: subw "rd" "rs1" "rs2"
sail: subw "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm subw: mayLoad = false
sail subw: mayLoad = false
llvm subw: mayStore = false
sail subw: mayStore = false

Report: sw
llvm: sw "rs2" "imm12" "rs1"
sail: sw "rs2" "imm" "rs1"
llvm outs: 
sail outs: 
llvm ins: (2, rs1) (1, imm12) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sw: mayLoad = false
sail sw: mayLoad = false
llvm sw: mayStore = true
sail sw: mayStore = true

Report: sw.aqrl
llvm: sw.aqrl "rs2" "rs1"
sail: sw.aqrl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sw.aqrl: mayLoad = false
sail sw.aqrl: mayLoad = false
llvm sw.aqrl: mayStore = true
sail sw.aqrl: mayStore = true

Report: sw.rl
llvm: sw.rl "rs2" "rs1"
sail: sw.rl "rs2" "imm" "rs1"
Different number of operands
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, rs2)
sail ins: (2, rs1) (1, imm) (0, rs2)
llvm sw.rl: mayLoad = false
sail sw.rl: mayLoad = false
llvm sw.rl: mayStore = true
sail sw.rl: mayStore = true

Report: unzip
llvm: unzip "rd" "rs1"
sail: unzip "rd" "rs1"
Different number of outs
Different number of inputs
llvm outs: (0, rd)
sail outs: 
llvm ins: (1, rs1)
sail ins: 
llvm unzip: mayLoad = false
sail unzip: mayLoad = false
llvm unzip: mayStore = false
sail unzip: mayStore = false

Report: vaadd.vv
llvm: vaadd.vv "vd" "vs2" "vs1" "vm"
sail: vaadd.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vaadd.vv: mayLoad = false
sail vaadd.vv: mayLoad = false
llvm vaadd.vv: mayStore = false
sail vaadd.vv: mayStore = false

Report: vaadd.vx
llvm: vaadd.vx "vd" "vs2" "rs1" "vm"
sail: vaadd.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vaadd.vx: mayLoad = false
sail vaadd.vx: mayLoad = false
llvm vaadd.vx: mayStore = false
sail vaadd.vx: mayStore = false

Report: vaaddu.vv
llvm: vaaddu.vv "vd" "vs2" "vs1" "vm"
sail: vaaddu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vaaddu.vv: mayLoad = false
sail vaaddu.vv: mayLoad = false
llvm vaaddu.vv: mayStore = false
sail vaaddu.vv: mayStore = false

Report: vaaddu.vx
llvm: vaaddu.vx "vd" "vs2" "rs1" "vm"
sail: vaaddu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vaaddu.vx: mayLoad = false
sail vaaddu.vx: mayLoad = false
llvm vaaddu.vx: mayStore = false
sail vaaddu.vx: mayStore = false

Report: vadc.vim
llvm: vadc.vim "vd" "vs2" "imm" "v0"
sail: vadc.vim "vd" "vs2" "simm" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, imm) (1, vs2)
sail ins: (3, v0) (2, simm) (1, vs2) (0, vd)
llvm vadc.vim: mayLoad = false
sail vadc.vim: mayLoad = false
llvm vadc.vim: mayStore = false
sail vadc.vim: mayStore = false

Report: vadc.vvm
llvm: vadc.vvm "vd" "vs2" "vs1" "v0"
sail: vadc.vvm "vd" "vs2" "vs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)
llvm vadc.vvm: mayLoad = false
sail vadc.vvm: mayLoad = false
llvm vadc.vvm: mayStore = false
sail vadc.vvm: mayStore = false

Report: vadc.vxm
llvm: vadc.vxm "vd" "vs2" "rs1" "v0"
sail: vadc.vxm "vd" "vs2" "rs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)
llvm vadc.vxm: mayLoad = false
sail vadc.vxm: mayLoad = false
llvm vadc.vxm: mayStore = false
sail vadc.vxm: mayStore = false

Report: vadd.vi
llvm: vadd.vi "vd" "vs2" "imm" "vm"
sail: vadd.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vadd.vi: mayLoad = false
sail vadd.vi: mayLoad = false
llvm vadd.vi: mayStore = false
sail vadd.vi: mayStore = false

Report: vadd.vv
llvm: vadd.vv "vd" "vs2" "vs1" "vm"
sail: vadd.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vadd.vv: mayLoad = false
sail vadd.vv: mayLoad = false
llvm vadd.vv: mayStore = false
sail vadd.vv: mayStore = false

Report: vadd.vx
llvm: vadd.vx "vd" "vs2" "rs1" "vm"
sail: vadd.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vadd.vx: mayLoad = false
sail vadd.vx: mayLoad = false
llvm vadd.vx: mayStore = false
sail vadd.vx: mayStore = false

Report: vand.vi
llvm: vand.vi "vd" "vs2" "imm" "vm"
sail: vand.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vand.vi: mayLoad = false
sail vand.vi: mayLoad = false
llvm vand.vi: mayStore = false
sail vand.vi: mayStore = false

Report: vand.vv
llvm: vand.vv "vd" "vs2" "vs1" "vm"
sail: vand.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vand.vv: mayLoad = false
sail vand.vv: mayLoad = false
llvm vand.vv: mayStore = false
sail vand.vv: mayStore = false

Report: vand.vx
llvm: vand.vx "vd" "vs2" "rs1" "vm"
sail: vand.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vand.vx: mayLoad = false
sail vand.vx: mayLoad = false
llvm vand.vx: mayStore = false
sail vand.vx: mayStore = false

Report: vasub.vv
llvm: vasub.vv "vd" "vs2" "vs1" "vm"
sail: vasub.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vasub.vv: mayLoad = false
sail vasub.vv: mayLoad = false
llvm vasub.vv: mayStore = false
sail vasub.vv: mayStore = false

Report: vasub.vx
llvm: vasub.vx "vd" "vs2" "rs1" "vm"
sail: vasub.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vasub.vx: mayLoad = false
sail vasub.vx: mayLoad = false
llvm vasub.vx: mayStore = false
sail vasub.vx: mayStore = false

Report: vasubu.vv
llvm: vasubu.vv "vd" "vs2" "vs1" "vm"
sail: vasubu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vasubu.vv: mayLoad = false
sail vasubu.vv: mayLoad = false
llvm vasubu.vv: mayStore = false
sail vasubu.vv: mayStore = false

Report: vasubu.vx
llvm: vasubu.vx "vd" "vs2" "rs1" "vm"
sail: vasubu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vasubu.vx: mayLoad = false
sail vasubu.vx: mayLoad = false
llvm vasubu.vx: mayStore = false
sail vasubu.vx: mayStore = false

Report: vcompress.vm
llvm: vcompress.vm "vd" "vs2" "vs1"
sail: vcompress.vm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vcompress.vm: mayLoad = false
sail vcompress.vm: mayLoad = false
llvm vcompress.vm: mayStore = false
sail vcompress.vm: mayStore = false

Report: vdiv.vv
llvm: vdiv.vv "vd" "vs2" "vs1" "vm"
sail: vdiv.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vdiv.vv: mayLoad = false
sail vdiv.vv: mayLoad = false
llvm vdiv.vv: mayStore = false
sail vdiv.vv: mayStore = false

Report: vdiv.vx
llvm: vdiv.vx "vd" "vs2" "rs1" "vm"
sail: vdiv.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vdiv.vx: mayLoad = false
sail vdiv.vx: mayLoad = false
llvm vdiv.vx: mayStore = false
sail vdiv.vx: mayStore = false

Report: vdivu.vv
llvm: vdivu.vv "vd" "vs2" "vs1" "vm"
sail: vdivu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vdivu.vv: mayLoad = false
sail vdivu.vv: mayLoad = false
llvm vdivu.vv: mayStore = false
sail vdivu.vv: mayStore = false

Report: vdivu.vx
llvm: vdivu.vx "vd" "vs2" "rs1" "vm"
sail: vdivu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vdivu.vx: mayLoad = false
sail vdivu.vx: mayLoad = false
llvm vdivu.vx: mayStore = false
sail vdivu.vx: mayStore = false

Report: vfadd.vf
llvm: vfadd.vf "vd" "vs2" "rs1" "vm"
sail: vfadd.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfadd.vf: mayLoad = false
sail vfadd.vf: mayLoad = false
llvm vfadd.vf: mayStore = false
sail vfadd.vf: mayStore = false

Report: vfadd.vv
llvm: vfadd.vv "vd" "vs2" "vs1" "vm"
sail: vfadd.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfadd.vv: mayLoad = false
sail vfadd.vv: mayLoad = false
llvm vfadd.vv: mayStore = false
sail vfadd.vv: mayStore = false

Report: vfclass.v
llvm: vfclass.v "vd" "vs2" "vm"
sail: vfclass.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfclass.v: mayLoad = false
sail vfclass.v: mayLoad = false
llvm vfclass.v: mayStore = false
sail vfclass.v: mayStore = false

Report: vfcvt.f.x.v
llvm: vfcvt.f.x.v "vd" "vs2" "vm"
sail: vfcvt.f.x.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfcvt.f.x.v: mayLoad = false
sail vfcvt.f.x.v: mayLoad = false
llvm vfcvt.f.x.v: mayStore = false
sail vfcvt.f.x.v: mayStore = false

Report: vfcvt.f.xu.v
llvm: vfcvt.f.xu.v "vd" "vs2" "vm"
sail: vfcvt.f.xu.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfcvt.f.xu.v: mayLoad = false
sail vfcvt.f.xu.v: mayLoad = false
llvm vfcvt.f.xu.v: mayStore = false
sail vfcvt.f.xu.v: mayStore = false

Report: vfcvt.rtz.x.f.v
llvm: vfcvt.rtz.x.f.v "vd" "vs2" "vm"
sail: vfcvt.rtz.x.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfcvt.rtz.x.f.v: mayLoad = false
sail vfcvt.rtz.x.f.v: mayLoad = false
llvm vfcvt.rtz.x.f.v: mayStore = false
sail vfcvt.rtz.x.f.v: mayStore = false

Report: vfcvt.rtz.xu.f.v
llvm: vfcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail: vfcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfcvt.rtz.xu.f.v: mayLoad = false
sail vfcvt.rtz.xu.f.v: mayLoad = false
llvm vfcvt.rtz.xu.f.v: mayStore = false
sail vfcvt.rtz.xu.f.v: mayStore = false

Report: vfcvt.x.f.v
llvm: vfcvt.x.f.v "vd" "vs2" "vm"
sail: vfcvt.x.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfcvt.x.f.v: mayLoad = false
sail vfcvt.x.f.v: mayLoad = false
llvm vfcvt.x.f.v: mayStore = false
sail vfcvt.x.f.v: mayStore = false

Report: vfcvt.xu.f.v
llvm: vfcvt.xu.f.v "vd" "vs2" "vm"
sail: vfcvt.xu.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfcvt.xu.f.v: mayLoad = false
sail vfcvt.xu.f.v: mayLoad = false
llvm vfcvt.xu.f.v: mayStore = false
sail vfcvt.xu.f.v: mayStore = false

Report: vfdiv.vf
llvm: vfdiv.vf "vd" "vs2" "rs1" "vm"
sail: vfdiv.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfdiv.vf: mayLoad = false
sail vfdiv.vf: mayLoad = false
llvm vfdiv.vf: mayStore = false
sail vfdiv.vf: mayStore = false

Report: vfdiv.vv
llvm: vfdiv.vv "vd" "vs2" "vs1" "vm"
sail: vfdiv.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfdiv.vv: mayLoad = false
sail vfdiv.vv: mayLoad = false
llvm vfdiv.vv: mayStore = false
sail vfdiv.vv: mayStore = false

Report: vfirst.m
llvm: vfirst.m "vd" "vs2" "vm"
sail: vfirst.m "rd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, rd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (-1, v0)
llvm vfirst.m: mayLoad = false
sail vfirst.m: mayLoad = false
llvm vfirst.m: mayStore = false
sail vfirst.m: mayStore = false

Report: vfmacc.vf
llvm: vfmacc.vf "vd" "rs1" "vs2" "vm"
sail: vfmacc.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfmacc.vf: mayLoad = false
sail vfmacc.vf: mayLoad = false
llvm vfmacc.vf: mayStore = false
sail vfmacc.vf: mayStore = false

Report: vfmacc.vv
llvm: vfmacc.vv "vd" "vs1" "vs2" "vm"
sail: vfmacc.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfmacc.vv: mayLoad = false
sail vfmacc.vv: mayLoad = false
llvm vfmacc.vv: mayStore = false
sail vfmacc.vv: mayStore = false

Report: vfmadd.vf
llvm: vfmadd.vf "vd" "rs1" "vs2" "vm"
sail: vfmadd.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfmadd.vf: mayLoad = false
sail vfmadd.vf: mayLoad = false
llvm vfmadd.vf: mayStore = false
sail vfmadd.vf: mayStore = false

Report: vfmadd.vv
llvm: vfmadd.vv "vd" "vs1" "vs2" "vm"
sail: vfmadd.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfmadd.vv: mayLoad = false
sail vfmadd.vv: mayLoad = false
llvm vfmadd.vv: mayStore = false
sail vfmadd.vv: mayStore = false

Report: vfmax.vf
llvm: vfmax.vf "vd" "vs2" "rs1" "vm"
sail: vfmax.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfmax.vf: mayLoad = false
sail vfmax.vf: mayLoad = false
llvm vfmax.vf: mayStore = false
sail vfmax.vf: mayStore = false

Report: vfmax.vv
llvm: vfmax.vv "vd" "vs2" "vs1" "vm"
sail: vfmax.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfmax.vv: mayLoad = false
sail vfmax.vv: mayLoad = false
llvm vfmax.vv: mayStore = false
sail vfmax.vv: mayStore = false

Report: vfmerge.vfm
llvm: vfmerge.vfm "vd" "vs2" "rs1" "v0"
sail: vfmerge.vfm "vd" "vs2" "rs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)
llvm vfmerge.vfm: mayLoad = false
sail vfmerge.vfm: mayLoad = false
llvm vfmerge.vfm: mayStore = false
sail vfmerge.vfm: mayStore = false

Report: vfmin.vf
llvm: vfmin.vf "vd" "vs2" "rs1" "vm"
sail: vfmin.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfmin.vf: mayLoad = false
sail vfmin.vf: mayLoad = false
llvm vfmin.vf: mayStore = false
sail vfmin.vf: mayStore = false

Report: vfmin.vv
llvm: vfmin.vv "vd" "vs2" "vs1" "vm"
sail: vfmin.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfmin.vv: mayLoad = false
sail vfmin.vv: mayLoad = false
llvm vfmin.vv: mayStore = false
sail vfmin.vv: mayStore = false

Report: vfmsac.vf
llvm: vfmsac.vf "vd" "rs1" "vs2" "vm"
sail: vfmsac.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfmsac.vf: mayLoad = false
sail vfmsac.vf: mayLoad = false
llvm vfmsac.vf: mayStore = false
sail vfmsac.vf: mayStore = false

Report: vfmsac.vv
llvm: vfmsac.vv "vd" "vs1" "vs2" "vm"
sail: vfmsac.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfmsac.vv: mayLoad = false
sail vfmsac.vv: mayLoad = false
llvm vfmsac.vv: mayStore = false
sail vfmsac.vv: mayStore = false

Report: vfmsub.vf
llvm: vfmsub.vf "vd" "rs1" "vs2" "vm"
sail: vfmsub.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfmsub.vf: mayLoad = false
sail vfmsub.vf: mayLoad = false
llvm vfmsub.vf: mayStore = false
sail vfmsub.vf: mayStore = false

Report: vfmsub.vv
llvm: vfmsub.vv "vd" "vs1" "vs2" "vm"
sail: vfmsub.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfmsub.vv: mayLoad = false
sail vfmsub.vv: mayLoad = false
llvm vfmsub.vv: mayStore = false
sail vfmsub.vv: mayStore = false

Report: vfmul.vf
llvm: vfmul.vf "vd" "vs2" "rs1" "vm"
sail: vfmul.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfmul.vf: mayLoad = false
sail vfmul.vf: mayLoad = false
llvm vfmul.vf: mayStore = false
sail vfmul.vf: mayStore = false

Report: vfmul.vv
llvm: vfmul.vv "vd" "vs2" "vs1" "vm"
sail: vfmul.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfmul.vv: mayLoad = false
sail vfmul.vv: mayLoad = false
llvm vfmul.vv: mayStore = false
sail vfmul.vv: mayStore = false

Report: vfmv.f.s
llvm: vfmv.f.s "vd" "vs2"
sail: vfmv.f.s "rd" "vs2"
llvm outs: (0, vd)
sail outs: (0, rd)
llvm ins: (1, vs2)
sail ins: (1, vs2)
llvm vfmv.f.s: mayLoad = false
sail vfmv.f.s: mayLoad = false
llvm vfmv.f.s: mayStore = false
sail vfmv.f.s: mayStore = false

Report: vfmv.s.f
llvm: vfmv.s.f "vd" "rs1"
sail: vfmv.s.f "vd" "rs1"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1) (0, vd)
sail ins: (1, rs1) (0, vd) (-1, v0)
llvm vfmv.s.f: mayLoad = false
sail vfmv.s.f: mayLoad = false
llvm vfmv.s.f: mayStore = false
sail vfmv.s.f: mayStore = false

Report: vfmv.v.f
llvm: vfmv.v.f "vd" "rs1"
sail: vfmv.v.f "vd" "rs1"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1)
sail ins: (1, rs1) (0, vd) (-1, v0)
llvm vfmv.v.f: mayLoad = false
sail vfmv.v.f: mayLoad = false
llvm vfmv.v.f: mayStore = false
sail vfmv.v.f: mayStore = false

Report: vfncvt.f.f.w
llvm: vfncvt.f.f.w "vd" "vs2" "vm"
sail: vfncvt.f.f.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfncvt.f.f.w: mayLoad = false
sail vfncvt.f.f.w: mayLoad = false
llvm vfncvt.f.f.w: mayStore = false
sail vfncvt.f.f.w: mayStore = false

Report: vfncvt.f.x.w
llvm: vfncvt.f.x.w "vd" "vs2" "vm"
sail: vfncvt.f.x.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfncvt.f.x.w: mayLoad = false
sail vfncvt.f.x.w: mayLoad = false
llvm vfncvt.f.x.w: mayStore = false
sail vfncvt.f.x.w: mayStore = false

Report: vfncvt.f.xu.w
llvm: vfncvt.f.xu.w "vd" "vs2" "vm"
sail: vfncvt.f.xu.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfncvt.f.xu.w: mayLoad = false
sail vfncvt.f.xu.w: mayLoad = false
llvm vfncvt.f.xu.w: mayStore = false
sail vfncvt.f.xu.w: mayStore = false

Report: vfncvt.rod.f.f.w
llvm: vfncvt.rod.f.f.w "vd" "vs2" "vm"
sail: vfncvt.rod.f.f.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfncvt.rod.f.f.w: mayLoad = false
sail vfncvt.rod.f.f.w: mayLoad = false
llvm vfncvt.rod.f.f.w: mayStore = false
sail vfncvt.rod.f.f.w: mayStore = false

Report: vfncvt.rtz.x.f.w
llvm: vfncvt.rtz.x.f.w "vd" "vs2" "vm"
sail: vfncvt.rtz.x.f.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfncvt.rtz.x.f.w: mayLoad = false
sail vfncvt.rtz.x.f.w: mayLoad = false
llvm vfncvt.rtz.x.f.w: mayStore = false
sail vfncvt.rtz.x.f.w: mayStore = false

Report: vfncvt.rtz.xu.f.w
llvm: vfncvt.rtz.xu.f.w "vd" "vs2" "vm"
sail: vfncvt.rtz.xu.f.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfncvt.rtz.xu.f.w: mayLoad = false
sail vfncvt.rtz.xu.f.w: mayLoad = false
llvm vfncvt.rtz.xu.f.w: mayStore = false
sail vfncvt.rtz.xu.f.w: mayStore = false

Report: vfncvt.x.f.w
llvm: vfncvt.x.f.w "vd" "vs2" "vm"
sail: vfncvt.x.f.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfncvt.x.f.w: mayLoad = false
sail vfncvt.x.f.w: mayLoad = false
llvm vfncvt.x.f.w: mayStore = false
sail vfncvt.x.f.w: mayStore = false

Report: vfncvt.xu.f.w
llvm: vfncvt.xu.f.w "vd" "vs2" "vm"
sail: vfncvt.xu.f.w "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfncvt.xu.f.w: mayLoad = false
sail vfncvt.xu.f.w: mayLoad = false
llvm vfncvt.xu.f.w: mayStore = false
sail vfncvt.xu.f.w: mayStore = false

Report: vfnmacc.vf
llvm: vfnmacc.vf "vd" "rs1" "vs2" "vm"
sail: vfnmacc.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfnmacc.vf: mayLoad = false
sail vfnmacc.vf: mayLoad = false
llvm vfnmacc.vf: mayStore = false
sail vfnmacc.vf: mayStore = false

Report: vfnmacc.vv
llvm: vfnmacc.vv "vd" "vs1" "vs2" "vm"
sail: vfnmacc.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfnmacc.vv: mayLoad = false
sail vfnmacc.vv: mayLoad = false
llvm vfnmacc.vv: mayStore = false
sail vfnmacc.vv: mayStore = false

Report: vfnmadd.vf
llvm: vfnmadd.vf "vd" "rs1" "vs2" "vm"
sail: vfnmadd.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfnmadd.vf: mayLoad = false
sail vfnmadd.vf: mayLoad = false
llvm vfnmadd.vf: mayStore = false
sail vfnmadd.vf: mayStore = false

Report: vfnmadd.vv
llvm: vfnmadd.vv "vd" "vs1" "vs2" "vm"
sail: vfnmadd.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfnmadd.vv: mayLoad = false
sail vfnmadd.vv: mayLoad = false
llvm vfnmadd.vv: mayStore = false
sail vfnmadd.vv: mayStore = false

Report: vfnmsac.vf
llvm: vfnmsac.vf "vd" "rs1" "vs2" "vm"
sail: vfnmsac.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfnmsac.vf: mayLoad = false
sail vfnmsac.vf: mayLoad = false
llvm vfnmsac.vf: mayStore = false
sail vfnmsac.vf: mayStore = false

Report: vfnmsac.vv
llvm: vfnmsac.vv "vd" "vs1" "vs2" "vm"
sail: vfnmsac.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfnmsac.vv: mayLoad = false
sail vfnmsac.vv: mayLoad = false
llvm vfnmsac.vv: mayStore = false
sail vfnmsac.vv: mayStore = false

Report: vfnmsub.vf
llvm: vfnmsub.vf "vd" "rs1" "vs2" "vm"
sail: vfnmsub.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfnmsub.vf: mayLoad = false
sail vfnmsub.vf: mayLoad = false
llvm vfnmsub.vf: mayStore = false
sail vfnmsub.vf: mayStore = false

Report: vfnmsub.vv
llvm: vfnmsub.vv "vd" "vs1" "vs2" "vm"
sail: vfnmsub.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfnmsub.vv: mayLoad = false
sail vfnmsub.vv: mayLoad = false
llvm vfnmsub.vv: mayStore = false
sail vfnmsub.vv: mayStore = false

Report: vfrdiv.vf
llvm: vfrdiv.vf "vd" "vs2" "rs1" "vm"
sail: vfrdiv.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfrdiv.vf: mayLoad = false
sail vfrdiv.vf: mayLoad = false
llvm vfrdiv.vf: mayStore = false
sail vfrdiv.vf: mayStore = false

Report: vfrec7.v
llvm: vfrec7.v "vd" "vs2" "vm"
sail: vfrec7.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfrec7.v: mayLoad = false
sail vfrec7.v: mayLoad = false
llvm vfrec7.v: mayStore = false
sail vfrec7.v: mayStore = false

Report: vfredmax.vs
llvm: vfredmax.vs "vd" "vs2" "vs1" "vm"
sail: vfredmax.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfredmax.vs: mayLoad = false
sail vfredmax.vs: mayLoad = false
llvm vfredmax.vs: mayStore = false
sail vfredmax.vs: mayStore = false

Report: vfredmin.vs
llvm: vfredmin.vs "vd" "vs2" "vs1" "vm"
sail: vfredmin.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfredmin.vs: mayLoad = false
sail vfredmin.vs: mayLoad = false
llvm vfredmin.vs: mayStore = false
sail vfredmin.vs: mayStore = false

Report: vfredosum.vs
llvm: vfredosum.vs "vd" "vs2" "vs1" "vm"
sail: vfredosum.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfredosum.vs: mayLoad = false
sail vfredosum.vs: mayLoad = false
llvm vfredosum.vs: mayStore = false
sail vfredosum.vs: mayStore = false

Report: vfredusum.vs
llvm: vfredusum.vs "vd" "vs2" "vs1" "vm"
sail: vfredusum.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfredusum.vs: mayLoad = false
sail vfredusum.vs: mayLoad = false
llvm vfredusum.vs: mayStore = false
sail vfredusum.vs: mayStore = false

Report: vfrsqrt7.v
llvm: vfrsqrt7.v "vd" "vs2" "vm"
sail: vfrsqrt7.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfrsqrt7.v: mayLoad = false
sail vfrsqrt7.v: mayLoad = false
llvm vfrsqrt7.v: mayStore = false
sail vfrsqrt7.v: mayStore = false

Report: vfrsub.vf
llvm: vfrsub.vf "vd" "vs2" "rs1" "vm"
sail: vfrsub.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfrsub.vf: mayLoad = false
sail vfrsub.vf: mayLoad = false
llvm vfrsub.vf: mayStore = false
sail vfrsub.vf: mayStore = false

Report: vfsgnj.vf
llvm: vfsgnj.vf "vd" "vs2" "rs1" "vm"
sail: vfsgnj.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfsgnj.vf: mayLoad = false
sail vfsgnj.vf: mayLoad = false
llvm vfsgnj.vf: mayStore = false
sail vfsgnj.vf: mayStore = false

Report: vfsgnj.vv
llvm: vfsgnj.vv "vd" "vs2" "vs1" "vm"
sail: vfsgnj.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfsgnj.vv: mayLoad = false
sail vfsgnj.vv: mayLoad = false
llvm vfsgnj.vv: mayStore = false
sail vfsgnj.vv: mayStore = false

Report: vfsgnjn.vf
llvm: vfsgnjn.vf "vd" "vs2" "rs1" "vm"
sail: vfsgnjn.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfsgnjn.vf: mayLoad = false
sail vfsgnjn.vf: mayLoad = false
llvm vfsgnjn.vf: mayStore = false
sail vfsgnjn.vf: mayStore = false

Report: vfsgnjn.vv
llvm: vfsgnjn.vv "vd" "vs2" "vs1" "vm"
sail: vfsgnjn.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfsgnjn.vv: mayLoad = false
sail vfsgnjn.vv: mayLoad = false
llvm vfsgnjn.vv: mayStore = false
sail vfsgnjn.vv: mayStore = false

Report: vfsgnjx.vf
llvm: vfsgnjx.vf "vd" "vs2" "rs1" "vm"
sail: vfsgnjx.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfsgnjx.vf: mayLoad = false
sail vfsgnjx.vf: mayLoad = false
llvm vfsgnjx.vf: mayStore = false
sail vfsgnjx.vf: mayStore = false

Report: vfsgnjx.vv
llvm: vfsgnjx.vv "vd" "vs2" "vs1" "vm"
sail: vfsgnjx.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfsgnjx.vv: mayLoad = false
sail vfsgnjx.vv: mayLoad = false
llvm vfsgnjx.vv: mayStore = false
sail vfsgnjx.vv: mayStore = false

Report: vfslide1down.vf
llvm: vfslide1down.vf "vd" "vs2" "rs1" "vm"
sail: vfslide1down.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfslide1down.vf: mayLoad = false
sail vfslide1down.vf: mayLoad = false
llvm vfslide1down.vf: mayStore = false
sail vfslide1down.vf: mayStore = false

Report: vfslide1up.vf
llvm: vfslide1up.vf "vd" "vs2" "rs1" "vm"
sail: vfslide1up.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfslide1up.vf: mayLoad = false
sail vfslide1up.vf: mayLoad = false
llvm vfslide1up.vf: mayStore = false
sail vfslide1up.vf: mayStore = false

Report: vfsqrt.v
llvm: vfsqrt.v "vd" "vs2" "vm"
sail: vfsqrt.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfsqrt.v: mayLoad = false
sail vfsqrt.v: mayLoad = false
llvm vfsqrt.v: mayStore = false
sail vfsqrt.v: mayStore = false

Report: vfsub.vf
llvm: vfsub.vf "vd" "vs2" "rs1" "vm"
sail: vfsub.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfsub.vf: mayLoad = false
sail vfsub.vf: mayLoad = false
llvm vfsub.vf: mayStore = false
sail vfsub.vf: mayStore = false

Report: vfsub.vv
llvm: vfsub.vv "vd" "vs2" "vs1" "vm"
sail: vfsub.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfsub.vv: mayLoad = false
sail vfsub.vv: mayLoad = false
llvm vfsub.vv: mayStore = false
sail vfsub.vv: mayStore = false

Report: vfwadd.vf
llvm: vfwadd.vf "vd" "vs2" "rs1" "vm"
sail: vfwadd.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwadd.vf: mayLoad = false
sail vfwadd.vf: mayLoad = false
llvm vfwadd.vf: mayStore = false
sail vfwadd.vf: mayStore = false

Report: vfwadd.vv
llvm: vfwadd.vv "vd" "vs2" "vs1" "vm"
sail: vfwadd.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwadd.vv: mayLoad = false
sail vfwadd.vv: mayLoad = false
llvm vfwadd.vv: mayStore = false
sail vfwadd.vv: mayStore = false

Report: vfwadd.wf
llvm: vfwadd.wf "vd" "vs2" "rs1" "vm"
sail: vfwadd.wf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwadd.wf: mayLoad = false
sail vfwadd.wf: mayLoad = false
llvm vfwadd.wf: mayStore = false
sail vfwadd.wf: mayStore = false

Report: vfwadd.wv
llvm: vfwadd.wv "vd" "vs2" "vs1" "vm"
sail: vfwadd.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwadd.wv: mayLoad = false
sail vfwadd.wv: mayLoad = false
llvm vfwadd.wv: mayStore = false
sail vfwadd.wv: mayStore = false

Report: vfwcvt.f.f.v
llvm: vfwcvt.f.f.v "vd" "vs2" "vm"
sail: vfwcvt.f.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfwcvt.f.f.v: mayLoad = false
sail vfwcvt.f.f.v: mayLoad = false
llvm vfwcvt.f.f.v: mayStore = false
sail vfwcvt.f.f.v: mayStore = false

Report: vfwcvt.f.x.v
llvm: vfwcvt.f.x.v "vd" "vs2" "vm"
sail: vfwcvt.f.x.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfwcvt.f.x.v: mayLoad = false
sail vfwcvt.f.x.v: mayLoad = false
llvm vfwcvt.f.x.v: mayStore = false
sail vfwcvt.f.x.v: mayStore = false

Report: vfwcvt.f.xu.v
llvm: vfwcvt.f.xu.v "vd" "vs2" "vm"
sail: vfwcvt.f.xu.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfwcvt.f.xu.v: mayLoad = false
sail vfwcvt.f.xu.v: mayLoad = false
llvm vfwcvt.f.xu.v: mayStore = false
sail vfwcvt.f.xu.v: mayStore = false

Report: vfwcvt.rtz.x.f.v
llvm: vfwcvt.rtz.x.f.v "vd" "vs2" "vm"
sail: vfwcvt.rtz.x.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfwcvt.rtz.x.f.v: mayLoad = false
sail vfwcvt.rtz.x.f.v: mayLoad = false
llvm vfwcvt.rtz.x.f.v: mayStore = false
sail vfwcvt.rtz.x.f.v: mayStore = false

Report: vfwcvt.rtz.xu.f.v
llvm: vfwcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail: vfwcvt.rtz.xu.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfwcvt.rtz.xu.f.v: mayLoad = false
sail vfwcvt.rtz.xu.f.v: mayLoad = false
llvm vfwcvt.rtz.xu.f.v: mayStore = false
sail vfwcvt.rtz.xu.f.v: mayStore = false

Report: vfwcvt.x.f.v
llvm: vfwcvt.x.f.v "vd" "vs2" "vm"
sail: vfwcvt.x.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfwcvt.x.f.v: mayLoad = false
sail vfwcvt.x.f.v: mayLoad = false
llvm vfwcvt.x.f.v: mayStore = false
sail vfwcvt.x.f.v: mayStore = false

Report: vfwcvt.xu.f.v
llvm: vfwcvt.xu.f.v "vd" "vs2" "vm"
sail: vfwcvt.xu.f.v "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vfwcvt.xu.f.v: mayLoad = false
sail vfwcvt.xu.f.v: mayLoad = false
llvm vfwcvt.xu.f.v: mayStore = false
sail vfwcvt.xu.f.v: mayStore = false

Report: vfwmacc.vf
llvm: vfwmacc.vf "vd" "rs1" "vs2" "vm"
sail: vfwmacc.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfwmacc.vf: mayLoad = false
sail vfwmacc.vf: mayLoad = false
llvm vfwmacc.vf: mayStore = false
sail vfwmacc.vf: mayStore = false

Report: vfwmacc.vv
llvm: vfwmacc.vv "vd" "vs1" "vs2" "vm"
sail: vfwmacc.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfwmacc.vv: mayLoad = false
sail vfwmacc.vv: mayLoad = false
llvm vfwmacc.vv: mayStore = false
sail vfwmacc.vv: mayStore = false

Report: vfwmsac.vf
llvm: vfwmsac.vf "vd" "rs1" "vs2" "vm"
sail: vfwmsac.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfwmsac.vf: mayLoad = false
sail vfwmsac.vf: mayLoad = false
llvm vfwmsac.vf: mayStore = false
sail vfwmsac.vf: mayStore = false

Report: vfwmsac.vv
llvm: vfwmsac.vv "vd" "vs1" "vs2" "vm"
sail: vfwmsac.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfwmsac.vv: mayLoad = false
sail vfwmsac.vv: mayLoad = false
llvm vfwmsac.vv: mayStore = false
sail vfwmsac.vv: mayStore = false

Report: vfwmul.vf
llvm: vfwmul.vf "vd" "vs2" "rs1" "vm"
sail: vfwmul.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwmul.vf: mayLoad = false
sail vfwmul.vf: mayLoad = false
llvm vfwmul.vf: mayStore = false
sail vfwmul.vf: mayStore = false

Report: vfwmul.vv
llvm: vfwmul.vv "vd" "vs2" "vs1" "vm"
sail: vfwmul.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwmul.vv: mayLoad = false
sail vfwmul.vv: mayLoad = false
llvm vfwmul.vv: mayStore = false
sail vfwmul.vv: mayStore = false

Report: vfwnmacc.vf
llvm: vfwnmacc.vf "vd" "rs1" "vs2" "vm"
sail: vfwnmacc.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfwnmacc.vf: mayLoad = false
sail vfwnmacc.vf: mayLoad = false
llvm vfwnmacc.vf: mayStore = false
sail vfwnmacc.vf: mayStore = false

Report: vfwnmacc.vv
llvm: vfwnmacc.vv "vd" "vs1" "vs2" "vm"
sail: vfwnmacc.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfwnmacc.vv: mayLoad = false
sail vfwnmacc.vv: mayLoad = false
llvm vfwnmacc.vv: mayStore = false
sail vfwnmacc.vv: mayStore = false

Report: vfwnmsac.vf
llvm: vfwnmsac.vf "vd" "rs1" "vs2" "vm"
sail: vfwnmsac.vf "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vfwnmsac.vf: mayLoad = false
sail vfwnmsac.vf: mayLoad = false
llvm vfwnmsac.vf: mayStore = false
sail vfwnmsac.vf: mayStore = false

Report: vfwnmsac.vv
llvm: vfwnmsac.vv "vd" "vs1" "vs2" "vm"
sail: vfwnmsac.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vfwnmsac.vv: mayLoad = false
sail vfwnmsac.vv: mayLoad = false
llvm vfwnmsac.vv: mayStore = false
sail vfwnmsac.vv: mayStore = false

Report: vfwredosum.vs
llvm: vfwredosum.vs "vd" "vs2" "vs1" "vm"
sail: vfwredosum.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwredosum.vs: mayLoad = false
sail vfwredosum.vs: mayLoad = false
llvm vfwredosum.vs: mayStore = false
sail vfwredosum.vs: mayStore = false

Report: vfwredusum.vs
llvm: vfwredusum.vs "vd" "vs2" "vs1" "vm"
sail: vfwredusum.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwredusum.vs: mayLoad = false
sail vfwredusum.vs: mayLoad = false
llvm vfwredusum.vs: mayStore = false
sail vfwredusum.vs: mayStore = false

Report: vfwsub.vf
llvm: vfwsub.vf "vd" "vs2" "rs1" "vm"
sail: vfwsub.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwsub.vf: mayLoad = false
sail vfwsub.vf: mayLoad = false
llvm vfwsub.vf: mayStore = false
sail vfwsub.vf: mayStore = false

Report: vfwsub.vv
llvm: vfwsub.vv "vd" "vs2" "vs1" "vm"
sail: vfwsub.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwsub.vv: mayLoad = false
sail vfwsub.vv: mayLoad = false
llvm vfwsub.vv: mayStore = false
sail vfwsub.vv: mayStore = false

Report: vfwsub.wf
llvm: vfwsub.wf "vd" "vs2" "rs1" "vm"
sail: vfwsub.wf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwsub.wf: mayLoad = false
sail vfwsub.wf: mayLoad = false
llvm vfwsub.wf: mayStore = false
sail vfwsub.wf: mayStore = false

Report: vfwsub.wv
llvm: vfwsub.wv "vd" "vs2" "vs1" "vm"
sail: vfwsub.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vfwsub.wv: mayLoad = false
sail vfwsub.wv: mayLoad = false
llvm vfwsub.wv: mayStore = false
sail vfwsub.wv: mayStore = false

Report: vid.v
llvm: vid.v "vd" "vm"
sail: vid.v "vd" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vm)
sail ins: (1, vm) (0, vd) (-1, v0)
llvm vid.v: mayLoad = false
sail vid.v: mayLoad = false
llvm vid.v: mayStore = false
sail vid.v: mayStore = false

Report: viota.m
llvm: viota.m "vd" "vs2" "vm"
sail: viota.m "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm viota.m: mayLoad = false
sail viota.m: mayLoad = false
llvm viota.m: mayStore = false
sail viota.m: mayStore = false

Report: vle16.v
llvm: vle16.v "vd" "rs1" "vm"
sail: vle16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vle16.v: mayLoad = true
sail vle16.v: mayLoad = true
llvm vle16.v: mayStore = false
sail vle16.v: mayStore = false

Report: vle16ff.v
llvm: vle16ff.v "vd" "rs1" "vm"
sail: vle16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vle16ff.v: mayLoad = true
sail vle16ff.v: mayLoad = true
llvm vle16ff.v: mayStore = false
sail vle16ff.v: mayStore = false

Report: vle32.v
llvm: vle32.v "vd" "rs1" "vm"
sail: vle32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vle32.v: mayLoad = true
sail vle32.v: mayLoad = true
llvm vle32.v: mayStore = false
sail vle32.v: mayStore = false

Report: vle32ff.v
llvm: vle32ff.v "vd" "rs1" "vm"
sail: vle32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vle32ff.v: mayLoad = true
sail vle32ff.v: mayLoad = true
llvm vle32ff.v: mayStore = false
sail vle32ff.v: mayStore = false

Report: vle64.v
llvm: vle64.v "vd" "rs1" "vm"
sail: vle64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vle64.v: mayLoad = true
sail vle64.v: mayLoad = true
llvm vle64.v: mayStore = false
sail vle64.v: mayStore = false

Report: vle64ff.v
llvm: vle64ff.v "vd" "rs1" "vm"
sail: vle64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vle64ff.v: mayLoad = true
sail vle64ff.v: mayLoad = true
llvm vle64ff.v: mayStore = false
sail vle64ff.v: mayStore = false

Report: vle8.v
llvm: vle8.v "vd" "rs1" "vm"
sail: vle8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vle8.v: mayLoad = true
sail vle8.v: mayLoad = true
llvm vle8.v: mayStore = false
sail vle8.v: mayStore = false

Report: vle8ff.v
llvm: vle8ff.v "vd" "rs1" "vm"
sail: vle8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vle8ff.v: mayLoad = true
sail vle8ff.v: mayLoad = true
llvm vle8ff.v: mayStore = false
sail vle8ff.v: mayStore = false

Report: vlm.v
llvm: vlm.v "vd" "rs1"
sail: vlm.v "vd_or_vs3" "rs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd_or_vs3)
llvm ins: (1, rs1)
sail ins: (1, rs1) (0, vd_or_vs3)
llvm vlm.v: mayLoad = true
sail vlm.v: mayLoad = true
llvm vlm.v: mayStore = false
sail vlm.v: mayStore = false

Report: vloxei16.v
llvm: vloxei16.v "vd" "rs1" "vs2" "vm"
sail: vloxei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxei16.v: mayLoad = true
sail vloxei16.v: mayLoad = true
llvm vloxei16.v: mayStore = false
sail vloxei16.v: mayStore = false

Report: vloxei32.v
llvm: vloxei32.v "vd" "rs1" "vs2" "vm"
sail: vloxei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxei32.v: mayLoad = true
sail vloxei32.v: mayLoad = true
llvm vloxei32.v: mayStore = false
sail vloxei32.v: mayStore = false

Report: vloxei64.v
llvm: vloxei64.v "vd" "rs1" "vs2" "vm"
sail: vloxei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxei64.v: mayLoad = true
sail vloxei64.v: mayLoad = true
llvm vloxei64.v: mayStore = false
sail vloxei64.v: mayStore = false

Report: vloxei8.v
llvm: vloxei8.v "vd" "rs1" "vs2" "vm"
sail: vloxei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxei8.v: mayLoad = true
sail vloxei8.v: mayLoad = true
llvm vloxei8.v: mayStore = false
sail vloxei8.v: mayStore = false

Report: vloxseg2ei16.v
llvm: vloxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg2ei16.v: mayLoad = true
sail vloxseg2ei16.v: mayLoad = true
llvm vloxseg2ei16.v: mayStore = false
sail vloxseg2ei16.v: mayStore = false

Report: vloxseg2ei32.v
llvm: vloxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg2ei32.v: mayLoad = true
sail vloxseg2ei32.v: mayLoad = true
llvm vloxseg2ei32.v: mayStore = false
sail vloxseg2ei32.v: mayStore = false

Report: vloxseg2ei64.v
llvm: vloxseg2ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg2ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg2ei64.v: mayLoad = true
sail vloxseg2ei64.v: mayLoad = true
llvm vloxseg2ei64.v: mayStore = false
sail vloxseg2ei64.v: mayStore = false

Report: vloxseg2ei8.v
llvm: vloxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg2ei8.v: mayLoad = true
sail vloxseg2ei8.v: mayLoad = true
llvm vloxseg2ei8.v: mayStore = false
sail vloxseg2ei8.v: mayStore = false

Report: vloxseg3ei16.v
llvm: vloxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg3ei16.v: mayLoad = true
sail vloxseg3ei16.v: mayLoad = true
llvm vloxseg3ei16.v: mayStore = false
sail vloxseg3ei16.v: mayStore = false

Report: vloxseg3ei32.v
llvm: vloxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg3ei32.v: mayLoad = true
sail vloxseg3ei32.v: mayLoad = true
llvm vloxseg3ei32.v: mayStore = false
sail vloxseg3ei32.v: mayStore = false

Report: vloxseg3ei64.v
llvm: vloxseg3ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg3ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg3ei64.v: mayLoad = true
sail vloxseg3ei64.v: mayLoad = true
llvm vloxseg3ei64.v: mayStore = false
sail vloxseg3ei64.v: mayStore = false

Report: vloxseg3ei8.v
llvm: vloxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg3ei8.v: mayLoad = true
sail vloxseg3ei8.v: mayLoad = true
llvm vloxseg3ei8.v: mayStore = false
sail vloxseg3ei8.v: mayStore = false

Report: vloxseg4ei16.v
llvm: vloxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg4ei16.v: mayLoad = true
sail vloxseg4ei16.v: mayLoad = true
llvm vloxseg4ei16.v: mayStore = false
sail vloxseg4ei16.v: mayStore = false

Report: vloxseg4ei32.v
llvm: vloxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg4ei32.v: mayLoad = true
sail vloxseg4ei32.v: mayLoad = true
llvm vloxseg4ei32.v: mayStore = false
sail vloxseg4ei32.v: mayStore = false

Report: vloxseg4ei64.v
llvm: vloxseg4ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg4ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg4ei64.v: mayLoad = true
sail vloxseg4ei64.v: mayLoad = true
llvm vloxseg4ei64.v: mayStore = false
sail vloxseg4ei64.v: mayStore = false

Report: vloxseg4ei8.v
llvm: vloxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg4ei8.v: mayLoad = true
sail vloxseg4ei8.v: mayLoad = true
llvm vloxseg4ei8.v: mayStore = false
sail vloxseg4ei8.v: mayStore = false

Report: vloxseg5ei16.v
llvm: vloxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg5ei16.v: mayLoad = true
sail vloxseg5ei16.v: mayLoad = true
llvm vloxseg5ei16.v: mayStore = false
sail vloxseg5ei16.v: mayStore = false

Report: vloxseg5ei32.v
llvm: vloxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg5ei32.v: mayLoad = true
sail vloxseg5ei32.v: mayLoad = true
llvm vloxseg5ei32.v: mayStore = false
sail vloxseg5ei32.v: mayStore = false

Report: vloxseg5ei64.v
llvm: vloxseg5ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg5ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg5ei64.v: mayLoad = true
sail vloxseg5ei64.v: mayLoad = true
llvm vloxseg5ei64.v: mayStore = false
sail vloxseg5ei64.v: mayStore = false

Report: vloxseg5ei8.v
llvm: vloxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg5ei8.v: mayLoad = true
sail vloxseg5ei8.v: mayLoad = true
llvm vloxseg5ei8.v: mayStore = false
sail vloxseg5ei8.v: mayStore = false

Report: vloxseg6ei16.v
llvm: vloxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg6ei16.v: mayLoad = true
sail vloxseg6ei16.v: mayLoad = true
llvm vloxseg6ei16.v: mayStore = false
sail vloxseg6ei16.v: mayStore = false

Report: vloxseg6ei32.v
llvm: vloxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg6ei32.v: mayLoad = true
sail vloxseg6ei32.v: mayLoad = true
llvm vloxseg6ei32.v: mayStore = false
sail vloxseg6ei32.v: mayStore = false

Report: vloxseg6ei64.v
llvm: vloxseg6ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg6ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg6ei64.v: mayLoad = true
sail vloxseg6ei64.v: mayLoad = true
llvm vloxseg6ei64.v: mayStore = false
sail vloxseg6ei64.v: mayStore = false

Report: vloxseg6ei8.v
llvm: vloxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg6ei8.v: mayLoad = true
sail vloxseg6ei8.v: mayLoad = true
llvm vloxseg6ei8.v: mayStore = false
sail vloxseg6ei8.v: mayStore = false

Report: vloxseg7ei16.v
llvm: vloxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg7ei16.v: mayLoad = true
sail vloxseg7ei16.v: mayLoad = true
llvm vloxseg7ei16.v: mayStore = false
sail vloxseg7ei16.v: mayStore = false

Report: vloxseg7ei32.v
llvm: vloxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg7ei32.v: mayLoad = true
sail vloxseg7ei32.v: mayLoad = true
llvm vloxseg7ei32.v: mayStore = false
sail vloxseg7ei32.v: mayStore = false

Report: vloxseg7ei64.v
llvm: vloxseg7ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg7ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg7ei64.v: mayLoad = true
sail vloxseg7ei64.v: mayLoad = true
llvm vloxseg7ei64.v: mayStore = false
sail vloxseg7ei64.v: mayStore = false

Report: vloxseg7ei8.v
llvm: vloxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg7ei8.v: mayLoad = true
sail vloxseg7ei8.v: mayLoad = true
llvm vloxseg7ei8.v: mayStore = false
sail vloxseg7ei8.v: mayStore = false

Report: vloxseg8ei16.v
llvm: vloxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail: vloxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg8ei16.v: mayLoad = true
sail vloxseg8ei16.v: mayLoad = true
llvm vloxseg8ei16.v: mayStore = false
sail vloxseg8ei16.v: mayStore = false

Report: vloxseg8ei32.v
llvm: vloxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail: vloxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg8ei32.v: mayLoad = true
sail vloxseg8ei32.v: mayLoad = true
llvm vloxseg8ei32.v: mayStore = false
sail vloxseg8ei32.v: mayStore = false

Report: vloxseg8ei64.v
llvm: vloxseg8ei64.v "vd" "rs1" "vs2" "vm"
sail: vloxseg8ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg8ei64.v: mayLoad = true
sail vloxseg8ei64.v: mayLoad = true
llvm vloxseg8ei64.v: mayStore = false
sail vloxseg8ei64.v: mayStore = false

Report: vloxseg8ei8.v
llvm: vloxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail: vloxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vloxseg8ei8.v: mayLoad = true
sail vloxseg8ei8.v: mayLoad = true
llvm vloxseg8ei8.v: mayStore = false
sail vloxseg8ei8.v: mayStore = false

Report: vlse16.v
llvm: vlse16.v "vd" "rs1" "rs2" "vm"
sail: vlse16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlse16.v: mayLoad = true
sail vlse16.v: mayLoad = true
llvm vlse16.v: mayStore = false
sail vlse16.v: mayStore = false

Report: vlse32.v
llvm: vlse32.v "vd" "rs1" "rs2" "vm"
sail: vlse32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlse32.v: mayLoad = true
sail vlse32.v: mayLoad = true
llvm vlse32.v: mayStore = false
sail vlse32.v: mayStore = false

Report: vlse64.v
llvm: vlse64.v "vd" "rs1" "rs2" "vm"
sail: vlse64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlse64.v: mayLoad = true
sail vlse64.v: mayLoad = true
llvm vlse64.v: mayStore = false
sail vlse64.v: mayStore = false

Report: vlse8.v
llvm: vlse8.v "vd" "rs1" "rs2" "vm"
sail: vlse8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlse8.v: mayLoad = true
sail vlse8.v: mayLoad = true
llvm vlse8.v: mayStore = false
sail vlse8.v: mayStore = false

Report: vlseg2e16.v
llvm: vlseg2e16.v "vd" "rs1" "vm"
sail: vlseg2e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg2e16.v: mayLoad = true
sail vlseg2e16.v: mayLoad = true
llvm vlseg2e16.v: mayStore = false
sail vlseg2e16.v: mayStore = false

Report: vlseg2e16ff.v
llvm: vlseg2e16ff.v "vd" "rs1" "vm"
sail: vlseg2e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg2e16ff.v: mayLoad = true
sail vlseg2e16ff.v: mayLoad = true
llvm vlseg2e16ff.v: mayStore = false
sail vlseg2e16ff.v: mayStore = false

Report: vlseg2e32.v
llvm: vlseg2e32.v "vd" "rs1" "vm"
sail: vlseg2e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg2e32.v: mayLoad = true
sail vlseg2e32.v: mayLoad = true
llvm vlseg2e32.v: mayStore = false
sail vlseg2e32.v: mayStore = false

Report: vlseg2e32ff.v
llvm: vlseg2e32ff.v "vd" "rs1" "vm"
sail: vlseg2e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg2e32ff.v: mayLoad = true
sail vlseg2e32ff.v: mayLoad = true
llvm vlseg2e32ff.v: mayStore = false
sail vlseg2e32ff.v: mayStore = false

Report: vlseg2e64.v
llvm: vlseg2e64.v "vd" "rs1" "vm"
sail: vlseg2e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg2e64.v: mayLoad = true
sail vlseg2e64.v: mayLoad = true
llvm vlseg2e64.v: mayStore = false
sail vlseg2e64.v: mayStore = false

Report: vlseg2e64ff.v
llvm: vlseg2e64ff.v "vd" "rs1" "vm"
sail: vlseg2e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg2e64ff.v: mayLoad = true
sail vlseg2e64ff.v: mayLoad = true
llvm vlseg2e64ff.v: mayStore = false
sail vlseg2e64ff.v: mayStore = false

Report: vlseg2e8.v
llvm: vlseg2e8.v "vd" "rs1" "vm"
sail: vlseg2e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg2e8.v: mayLoad = true
sail vlseg2e8.v: mayLoad = true
llvm vlseg2e8.v: mayStore = false
sail vlseg2e8.v: mayStore = false

Report: vlseg2e8ff.v
llvm: vlseg2e8ff.v "vd" "rs1" "vm"
sail: vlseg2e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg2e8ff.v: mayLoad = true
sail vlseg2e8ff.v: mayLoad = true
llvm vlseg2e8ff.v: mayStore = false
sail vlseg2e8ff.v: mayStore = false

Report: vlseg3e16.v
llvm: vlseg3e16.v "vd" "rs1" "vm"
sail: vlseg3e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg3e16.v: mayLoad = true
sail vlseg3e16.v: mayLoad = true
llvm vlseg3e16.v: mayStore = false
sail vlseg3e16.v: mayStore = false

Report: vlseg3e16ff.v
llvm: vlseg3e16ff.v "vd" "rs1" "vm"
sail: vlseg3e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg3e16ff.v: mayLoad = true
sail vlseg3e16ff.v: mayLoad = true
llvm vlseg3e16ff.v: mayStore = false
sail vlseg3e16ff.v: mayStore = false

Report: vlseg3e32.v
llvm: vlseg3e32.v "vd" "rs1" "vm"
sail: vlseg3e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg3e32.v: mayLoad = true
sail vlseg3e32.v: mayLoad = true
llvm vlseg3e32.v: mayStore = false
sail vlseg3e32.v: mayStore = false

Report: vlseg3e32ff.v
llvm: vlseg3e32ff.v "vd" "rs1" "vm"
sail: vlseg3e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg3e32ff.v: mayLoad = true
sail vlseg3e32ff.v: mayLoad = true
llvm vlseg3e32ff.v: mayStore = false
sail vlseg3e32ff.v: mayStore = false

Report: vlseg3e64.v
llvm: vlseg3e64.v "vd" "rs1" "vm"
sail: vlseg3e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg3e64.v: mayLoad = true
sail vlseg3e64.v: mayLoad = true
llvm vlseg3e64.v: mayStore = false
sail vlseg3e64.v: mayStore = false

Report: vlseg3e64ff.v
llvm: vlseg3e64ff.v "vd" "rs1" "vm"
sail: vlseg3e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg3e64ff.v: mayLoad = true
sail vlseg3e64ff.v: mayLoad = true
llvm vlseg3e64ff.v: mayStore = false
sail vlseg3e64ff.v: mayStore = false

Report: vlseg3e8.v
llvm: vlseg3e8.v "vd" "rs1" "vm"
sail: vlseg3e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg3e8.v: mayLoad = true
sail vlseg3e8.v: mayLoad = true
llvm vlseg3e8.v: mayStore = false
sail vlseg3e8.v: mayStore = false

Report: vlseg3e8ff.v
llvm: vlseg3e8ff.v "vd" "rs1" "vm"
sail: vlseg3e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg3e8ff.v: mayLoad = true
sail vlseg3e8ff.v: mayLoad = true
llvm vlseg3e8ff.v: mayStore = false
sail vlseg3e8ff.v: mayStore = false

Report: vlseg4e16.v
llvm: vlseg4e16.v "vd" "rs1" "vm"
sail: vlseg4e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg4e16.v: mayLoad = true
sail vlseg4e16.v: mayLoad = true
llvm vlseg4e16.v: mayStore = false
sail vlseg4e16.v: mayStore = false

Report: vlseg4e16ff.v
llvm: vlseg4e16ff.v "vd" "rs1" "vm"
sail: vlseg4e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg4e16ff.v: mayLoad = true
sail vlseg4e16ff.v: mayLoad = true
llvm vlseg4e16ff.v: mayStore = false
sail vlseg4e16ff.v: mayStore = false

Report: vlseg4e32.v
llvm: vlseg4e32.v "vd" "rs1" "vm"
sail: vlseg4e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg4e32.v: mayLoad = true
sail vlseg4e32.v: mayLoad = true
llvm vlseg4e32.v: mayStore = false
sail vlseg4e32.v: mayStore = false

Report: vlseg4e32ff.v
llvm: vlseg4e32ff.v "vd" "rs1" "vm"
sail: vlseg4e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg4e32ff.v: mayLoad = true
sail vlseg4e32ff.v: mayLoad = true
llvm vlseg4e32ff.v: mayStore = false
sail vlseg4e32ff.v: mayStore = false

Report: vlseg4e64.v
llvm: vlseg4e64.v "vd" "rs1" "vm"
sail: vlseg4e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg4e64.v: mayLoad = true
sail vlseg4e64.v: mayLoad = true
llvm vlseg4e64.v: mayStore = false
sail vlseg4e64.v: mayStore = false

Report: vlseg4e64ff.v
llvm: vlseg4e64ff.v "vd" "rs1" "vm"
sail: vlseg4e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg4e64ff.v: mayLoad = true
sail vlseg4e64ff.v: mayLoad = true
llvm vlseg4e64ff.v: mayStore = false
sail vlseg4e64ff.v: mayStore = false

Report: vlseg4e8.v
llvm: vlseg4e8.v "vd" "rs1" "vm"
sail: vlseg4e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg4e8.v: mayLoad = true
sail vlseg4e8.v: mayLoad = true
llvm vlseg4e8.v: mayStore = false
sail vlseg4e8.v: mayStore = false

Report: vlseg4e8ff.v
llvm: vlseg4e8ff.v "vd" "rs1" "vm"
sail: vlseg4e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg4e8ff.v: mayLoad = true
sail vlseg4e8ff.v: mayLoad = true
llvm vlseg4e8ff.v: mayStore = false
sail vlseg4e8ff.v: mayStore = false

Report: vlseg5e16.v
llvm: vlseg5e16.v "vd" "rs1" "vm"
sail: vlseg5e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg5e16.v: mayLoad = true
sail vlseg5e16.v: mayLoad = true
llvm vlseg5e16.v: mayStore = false
sail vlseg5e16.v: mayStore = false

Report: vlseg5e16ff.v
llvm: vlseg5e16ff.v "vd" "rs1" "vm"
sail: vlseg5e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg5e16ff.v: mayLoad = true
sail vlseg5e16ff.v: mayLoad = true
llvm vlseg5e16ff.v: mayStore = false
sail vlseg5e16ff.v: mayStore = false

Report: vlseg5e32.v
llvm: vlseg5e32.v "vd" "rs1" "vm"
sail: vlseg5e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg5e32.v: mayLoad = true
sail vlseg5e32.v: mayLoad = true
llvm vlseg5e32.v: mayStore = false
sail vlseg5e32.v: mayStore = false

Report: vlseg5e32ff.v
llvm: vlseg5e32ff.v "vd" "rs1" "vm"
sail: vlseg5e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg5e32ff.v: mayLoad = true
sail vlseg5e32ff.v: mayLoad = true
llvm vlseg5e32ff.v: mayStore = false
sail vlseg5e32ff.v: mayStore = false

Report: vlseg5e64.v
llvm: vlseg5e64.v "vd" "rs1" "vm"
sail: vlseg5e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg5e64.v: mayLoad = true
sail vlseg5e64.v: mayLoad = true
llvm vlseg5e64.v: mayStore = false
sail vlseg5e64.v: mayStore = false

Report: vlseg5e64ff.v
llvm: vlseg5e64ff.v "vd" "rs1" "vm"
sail: vlseg5e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg5e64ff.v: mayLoad = true
sail vlseg5e64ff.v: mayLoad = true
llvm vlseg5e64ff.v: mayStore = false
sail vlseg5e64ff.v: mayStore = false

Report: vlseg5e8.v
llvm: vlseg5e8.v "vd" "rs1" "vm"
sail: vlseg5e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg5e8.v: mayLoad = true
sail vlseg5e8.v: mayLoad = true
llvm vlseg5e8.v: mayStore = false
sail vlseg5e8.v: mayStore = false

Report: vlseg5e8ff.v
llvm: vlseg5e8ff.v "vd" "rs1" "vm"
sail: vlseg5e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg5e8ff.v: mayLoad = true
sail vlseg5e8ff.v: mayLoad = true
llvm vlseg5e8ff.v: mayStore = false
sail vlseg5e8ff.v: mayStore = false

Report: vlseg6e16.v
llvm: vlseg6e16.v "vd" "rs1" "vm"
sail: vlseg6e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg6e16.v: mayLoad = true
sail vlseg6e16.v: mayLoad = true
llvm vlseg6e16.v: mayStore = false
sail vlseg6e16.v: mayStore = false

Report: vlseg6e16ff.v
llvm: vlseg6e16ff.v "vd" "rs1" "vm"
sail: vlseg6e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg6e16ff.v: mayLoad = true
sail vlseg6e16ff.v: mayLoad = true
llvm vlseg6e16ff.v: mayStore = false
sail vlseg6e16ff.v: mayStore = false

Report: vlseg6e32.v
llvm: vlseg6e32.v "vd" "rs1" "vm"
sail: vlseg6e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg6e32.v: mayLoad = true
sail vlseg6e32.v: mayLoad = true
llvm vlseg6e32.v: mayStore = false
sail vlseg6e32.v: mayStore = false

Report: vlseg6e32ff.v
llvm: vlseg6e32ff.v "vd" "rs1" "vm"
sail: vlseg6e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg6e32ff.v: mayLoad = true
sail vlseg6e32ff.v: mayLoad = true
llvm vlseg6e32ff.v: mayStore = false
sail vlseg6e32ff.v: mayStore = false

Report: vlseg6e64.v
llvm: vlseg6e64.v "vd" "rs1" "vm"
sail: vlseg6e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg6e64.v: mayLoad = true
sail vlseg6e64.v: mayLoad = true
llvm vlseg6e64.v: mayStore = false
sail vlseg6e64.v: mayStore = false

Report: vlseg6e64ff.v
llvm: vlseg6e64ff.v "vd" "rs1" "vm"
sail: vlseg6e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg6e64ff.v: mayLoad = true
sail vlseg6e64ff.v: mayLoad = true
llvm vlseg6e64ff.v: mayStore = false
sail vlseg6e64ff.v: mayStore = false

Report: vlseg6e8.v
llvm: vlseg6e8.v "vd" "rs1" "vm"
sail: vlseg6e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg6e8.v: mayLoad = true
sail vlseg6e8.v: mayLoad = true
llvm vlseg6e8.v: mayStore = false
sail vlseg6e8.v: mayStore = false

Report: vlseg6e8ff.v
llvm: vlseg6e8ff.v "vd" "rs1" "vm"
sail: vlseg6e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg6e8ff.v: mayLoad = true
sail vlseg6e8ff.v: mayLoad = true
llvm vlseg6e8ff.v: mayStore = false
sail vlseg6e8ff.v: mayStore = false

Report: vlseg7e16.v
llvm: vlseg7e16.v "vd" "rs1" "vm"
sail: vlseg7e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg7e16.v: mayLoad = true
sail vlseg7e16.v: mayLoad = true
llvm vlseg7e16.v: mayStore = false
sail vlseg7e16.v: mayStore = false

Report: vlseg7e16ff.v
llvm: vlseg7e16ff.v "vd" "rs1" "vm"
sail: vlseg7e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg7e16ff.v: mayLoad = true
sail vlseg7e16ff.v: mayLoad = true
llvm vlseg7e16ff.v: mayStore = false
sail vlseg7e16ff.v: mayStore = false

Report: vlseg7e32.v
llvm: vlseg7e32.v "vd" "rs1" "vm"
sail: vlseg7e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg7e32.v: mayLoad = true
sail vlseg7e32.v: mayLoad = true
llvm vlseg7e32.v: mayStore = false
sail vlseg7e32.v: mayStore = false

Report: vlseg7e32ff.v
llvm: vlseg7e32ff.v "vd" "rs1" "vm"
sail: vlseg7e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg7e32ff.v: mayLoad = true
sail vlseg7e32ff.v: mayLoad = true
llvm vlseg7e32ff.v: mayStore = false
sail vlseg7e32ff.v: mayStore = false

Report: vlseg7e64.v
llvm: vlseg7e64.v "vd" "rs1" "vm"
sail: vlseg7e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg7e64.v: mayLoad = true
sail vlseg7e64.v: mayLoad = true
llvm vlseg7e64.v: mayStore = false
sail vlseg7e64.v: mayStore = false

Report: vlseg7e64ff.v
llvm: vlseg7e64ff.v "vd" "rs1" "vm"
sail: vlseg7e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg7e64ff.v: mayLoad = true
sail vlseg7e64ff.v: mayLoad = true
llvm vlseg7e64ff.v: mayStore = false
sail vlseg7e64ff.v: mayStore = false

Report: vlseg7e8.v
llvm: vlseg7e8.v "vd" "rs1" "vm"
sail: vlseg7e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg7e8.v: mayLoad = true
sail vlseg7e8.v: mayLoad = true
llvm vlseg7e8.v: mayStore = false
sail vlseg7e8.v: mayStore = false

Report: vlseg7e8ff.v
llvm: vlseg7e8ff.v "vd" "rs1" "vm"
sail: vlseg7e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg7e8ff.v: mayLoad = true
sail vlseg7e8ff.v: mayLoad = true
llvm vlseg7e8ff.v: mayStore = false
sail vlseg7e8ff.v: mayStore = false

Report: vlseg8e16.v
llvm: vlseg8e16.v "vd" "rs1" "vm"
sail: vlseg8e16.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg8e16.v: mayLoad = true
sail vlseg8e16.v: mayLoad = true
llvm vlseg8e16.v: mayStore = false
sail vlseg8e16.v: mayStore = false

Report: vlseg8e16ff.v
llvm: vlseg8e16ff.v "vd" "rs1" "vm"
sail: vlseg8e16ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg8e16ff.v: mayLoad = true
sail vlseg8e16ff.v: mayLoad = true
llvm vlseg8e16ff.v: mayStore = false
sail vlseg8e16ff.v: mayStore = false

Report: vlseg8e32.v
llvm: vlseg8e32.v "vd" "rs1" "vm"
sail: vlseg8e32.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg8e32.v: mayLoad = true
sail vlseg8e32.v: mayLoad = true
llvm vlseg8e32.v: mayStore = false
sail vlseg8e32.v: mayStore = false

Report: vlseg8e32ff.v
llvm: vlseg8e32ff.v "vd" "rs1" "vm"
sail: vlseg8e32ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg8e32ff.v: mayLoad = true
sail vlseg8e32ff.v: mayLoad = true
llvm vlseg8e32ff.v: mayStore = false
sail vlseg8e32ff.v: mayStore = false

Report: vlseg8e64.v
llvm: vlseg8e64.v "vd" "rs1" "vm"
sail: vlseg8e64.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg8e64.v: mayLoad = true
sail vlseg8e64.v: mayLoad = true
llvm vlseg8e64.v: mayStore = false
sail vlseg8e64.v: mayStore = false

Report: vlseg8e64ff.v
llvm: vlseg8e64ff.v "vd" "rs1" "vm"
sail: vlseg8e64ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg8e64ff.v: mayLoad = true
sail vlseg8e64ff.v: mayLoad = true
llvm vlseg8e64ff.v: mayStore = false
sail vlseg8e64ff.v: mayStore = false

Report: vlseg8e8.v
llvm: vlseg8e8.v "vd" "rs1" "vm"
sail: vlseg8e8.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg8e8.v: mayLoad = true
sail vlseg8e8.v: mayLoad = true
llvm vlseg8e8.v: mayStore = false
sail vlseg8e8.v: mayStore = false

Report: vlseg8e8ff.v
llvm: vlseg8e8ff.v "vd" "rs1" "vm"
sail: vlseg8e8ff.v "vd" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, rs1)
sail ins: (2, vm) (1, rs1) (0, vd) (-1, v0)
llvm vlseg8e8ff.v: mayLoad = true
sail vlseg8e8ff.v: mayLoad = true
llvm vlseg8e8ff.v: mayStore = false
sail vlseg8e8ff.v: mayStore = false

Report: vlsseg2e16.v
llvm: vlsseg2e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg2e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg2e16.v: mayLoad = true
sail vlsseg2e16.v: mayLoad = true
llvm vlsseg2e16.v: mayStore = false
sail vlsseg2e16.v: mayStore = false

Report: vlsseg2e32.v
llvm: vlsseg2e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg2e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg2e32.v: mayLoad = true
sail vlsseg2e32.v: mayLoad = true
llvm vlsseg2e32.v: mayStore = false
sail vlsseg2e32.v: mayStore = false

Report: vlsseg2e64.v
llvm: vlsseg2e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg2e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg2e64.v: mayLoad = true
sail vlsseg2e64.v: mayLoad = true
llvm vlsseg2e64.v: mayStore = false
sail vlsseg2e64.v: mayStore = false

Report: vlsseg2e8.v
llvm: vlsseg2e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg2e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg2e8.v: mayLoad = true
sail vlsseg2e8.v: mayLoad = true
llvm vlsseg2e8.v: mayStore = false
sail vlsseg2e8.v: mayStore = false

Report: vlsseg3e16.v
llvm: vlsseg3e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg3e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg3e16.v: mayLoad = true
sail vlsseg3e16.v: mayLoad = true
llvm vlsseg3e16.v: mayStore = false
sail vlsseg3e16.v: mayStore = false

Report: vlsseg3e32.v
llvm: vlsseg3e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg3e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg3e32.v: mayLoad = true
sail vlsseg3e32.v: mayLoad = true
llvm vlsseg3e32.v: mayStore = false
sail vlsseg3e32.v: mayStore = false

Report: vlsseg3e64.v
llvm: vlsseg3e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg3e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg3e64.v: mayLoad = true
sail vlsseg3e64.v: mayLoad = true
llvm vlsseg3e64.v: mayStore = false
sail vlsseg3e64.v: mayStore = false

Report: vlsseg3e8.v
llvm: vlsseg3e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg3e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg3e8.v: mayLoad = true
sail vlsseg3e8.v: mayLoad = true
llvm vlsseg3e8.v: mayStore = false
sail vlsseg3e8.v: mayStore = false

Report: vlsseg4e16.v
llvm: vlsseg4e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg4e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg4e16.v: mayLoad = true
sail vlsseg4e16.v: mayLoad = true
llvm vlsseg4e16.v: mayStore = false
sail vlsseg4e16.v: mayStore = false

Report: vlsseg4e32.v
llvm: vlsseg4e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg4e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg4e32.v: mayLoad = true
sail vlsseg4e32.v: mayLoad = true
llvm vlsseg4e32.v: mayStore = false
sail vlsseg4e32.v: mayStore = false

Report: vlsseg4e64.v
llvm: vlsseg4e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg4e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg4e64.v: mayLoad = true
sail vlsseg4e64.v: mayLoad = true
llvm vlsseg4e64.v: mayStore = false
sail vlsseg4e64.v: mayStore = false

Report: vlsseg4e8.v
llvm: vlsseg4e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg4e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg4e8.v: mayLoad = true
sail vlsseg4e8.v: mayLoad = true
llvm vlsseg4e8.v: mayStore = false
sail vlsseg4e8.v: mayStore = false

Report: vlsseg5e16.v
llvm: vlsseg5e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg5e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg5e16.v: mayLoad = true
sail vlsseg5e16.v: mayLoad = true
llvm vlsseg5e16.v: mayStore = false
sail vlsseg5e16.v: mayStore = false

Report: vlsseg5e32.v
llvm: vlsseg5e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg5e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg5e32.v: mayLoad = true
sail vlsseg5e32.v: mayLoad = true
llvm vlsseg5e32.v: mayStore = false
sail vlsseg5e32.v: mayStore = false

Report: vlsseg5e64.v
llvm: vlsseg5e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg5e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg5e64.v: mayLoad = true
sail vlsseg5e64.v: mayLoad = true
llvm vlsseg5e64.v: mayStore = false
sail vlsseg5e64.v: mayStore = false

Report: vlsseg5e8.v
llvm: vlsseg5e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg5e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg5e8.v: mayLoad = true
sail vlsseg5e8.v: mayLoad = true
llvm vlsseg5e8.v: mayStore = false
sail vlsseg5e8.v: mayStore = false

Report: vlsseg6e16.v
llvm: vlsseg6e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg6e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg6e16.v: mayLoad = true
sail vlsseg6e16.v: mayLoad = true
llvm vlsseg6e16.v: mayStore = false
sail vlsseg6e16.v: mayStore = false

Report: vlsseg6e32.v
llvm: vlsseg6e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg6e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg6e32.v: mayLoad = true
sail vlsseg6e32.v: mayLoad = true
llvm vlsseg6e32.v: mayStore = false
sail vlsseg6e32.v: mayStore = false

Report: vlsseg6e64.v
llvm: vlsseg6e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg6e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg6e64.v: mayLoad = true
sail vlsseg6e64.v: mayLoad = true
llvm vlsseg6e64.v: mayStore = false
sail vlsseg6e64.v: mayStore = false

Report: vlsseg6e8.v
llvm: vlsseg6e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg6e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg6e8.v: mayLoad = true
sail vlsseg6e8.v: mayLoad = true
llvm vlsseg6e8.v: mayStore = false
sail vlsseg6e8.v: mayStore = false

Report: vlsseg7e16.v
llvm: vlsseg7e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg7e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg7e16.v: mayLoad = true
sail vlsseg7e16.v: mayLoad = true
llvm vlsseg7e16.v: mayStore = false
sail vlsseg7e16.v: mayStore = false

Report: vlsseg7e32.v
llvm: vlsseg7e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg7e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg7e32.v: mayLoad = true
sail vlsseg7e32.v: mayLoad = true
llvm vlsseg7e32.v: mayStore = false
sail vlsseg7e32.v: mayStore = false

Report: vlsseg7e64.v
llvm: vlsseg7e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg7e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg7e64.v: mayLoad = true
sail vlsseg7e64.v: mayLoad = true
llvm vlsseg7e64.v: mayStore = false
sail vlsseg7e64.v: mayStore = false

Report: vlsseg7e8.v
llvm: vlsseg7e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg7e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg7e8.v: mayLoad = true
sail vlsseg7e8.v: mayLoad = true
llvm vlsseg7e8.v: mayStore = false
sail vlsseg7e8.v: mayStore = false

Report: vlsseg8e16.v
llvm: vlsseg8e16.v "vd" "rs1" "rs2" "vm"
sail: vlsseg8e16.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg8e16.v: mayLoad = true
sail vlsseg8e16.v: mayLoad = true
llvm vlsseg8e16.v: mayStore = false
sail vlsseg8e16.v: mayStore = false

Report: vlsseg8e32.v
llvm: vlsseg8e32.v "vd" "rs1" "rs2" "vm"
sail: vlsseg8e32.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg8e32.v: mayLoad = true
sail vlsseg8e32.v: mayLoad = true
llvm vlsseg8e32.v: mayStore = false
sail vlsseg8e32.v: mayStore = false

Report: vlsseg8e64.v
llvm: vlsseg8e64.v "vd" "rs1" "rs2" "vm"
sail: vlsseg8e64.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg8e64.v: mayLoad = true
sail vlsseg8e64.v: mayLoad = true
llvm vlsseg8e64.v: mayStore = false
sail vlsseg8e64.v: mayStore = false

Report: vlsseg8e8.v
llvm: vlsseg8e8.v "vd" "rs1" "rs2" "vm"
sail: vlsseg8e8.v "vd" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs2) (1, rs1)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vd) (-1, v0)
llvm vlsseg8e8.v: mayLoad = true
sail vlsseg8e8.v: mayLoad = true
llvm vlsseg8e8.v: mayStore = false
sail vlsseg8e8.v: mayStore = false

Report: vluxei16.v
llvm: vluxei16.v "vd" "rs1" "vs2" "vm"
sail: vluxei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxei16.v: mayLoad = true
sail vluxei16.v: mayLoad = true
llvm vluxei16.v: mayStore = false
sail vluxei16.v: mayStore = false

Report: vluxei32.v
llvm: vluxei32.v "vd" "rs1" "vs2" "vm"
sail: vluxei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxei32.v: mayLoad = true
sail vluxei32.v: mayLoad = true
llvm vluxei32.v: mayStore = false
sail vluxei32.v: mayStore = false

Report: vluxei64.v
llvm: vluxei64.v "vd" "rs1" "vs2" "vm"
sail: vluxei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxei64.v: mayLoad = true
sail vluxei64.v: mayLoad = true
llvm vluxei64.v: mayStore = false
sail vluxei64.v: mayStore = false

Report: vluxei8.v
llvm: vluxei8.v "vd" "rs1" "vs2" "vm"
sail: vluxei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxei8.v: mayLoad = true
sail vluxei8.v: mayLoad = true
llvm vluxei8.v: mayStore = false
sail vluxei8.v: mayStore = false

Report: vluxseg2ei16.v
llvm: vluxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg2ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg2ei16.v: mayLoad = true
sail vluxseg2ei16.v: mayLoad = true
llvm vluxseg2ei16.v: mayStore = false
sail vluxseg2ei16.v: mayStore = false

Report: vluxseg2ei32.v
llvm: vluxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg2ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg2ei32.v: mayLoad = true
sail vluxseg2ei32.v: mayLoad = true
llvm vluxseg2ei32.v: mayStore = false
sail vluxseg2ei32.v: mayStore = false

Report: vluxseg2ei64.v
llvm: vluxseg2ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg2ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg2ei64.v: mayLoad = true
sail vluxseg2ei64.v: mayLoad = true
llvm vluxseg2ei64.v: mayStore = false
sail vluxseg2ei64.v: mayStore = false

Report: vluxseg2ei8.v
llvm: vluxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg2ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg2ei8.v: mayLoad = true
sail vluxseg2ei8.v: mayLoad = true
llvm vluxseg2ei8.v: mayStore = false
sail vluxseg2ei8.v: mayStore = false

Report: vluxseg3ei16.v
llvm: vluxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg3ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg3ei16.v: mayLoad = true
sail vluxseg3ei16.v: mayLoad = true
llvm vluxseg3ei16.v: mayStore = false
sail vluxseg3ei16.v: mayStore = false

Report: vluxseg3ei32.v
llvm: vluxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg3ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg3ei32.v: mayLoad = true
sail vluxseg3ei32.v: mayLoad = true
llvm vluxseg3ei32.v: mayStore = false
sail vluxseg3ei32.v: mayStore = false

Report: vluxseg3ei64.v
llvm: vluxseg3ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg3ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg3ei64.v: mayLoad = true
sail vluxseg3ei64.v: mayLoad = true
llvm vluxseg3ei64.v: mayStore = false
sail vluxseg3ei64.v: mayStore = false

Report: vluxseg3ei8.v
llvm: vluxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg3ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg3ei8.v: mayLoad = true
sail vluxseg3ei8.v: mayLoad = true
llvm vluxseg3ei8.v: mayStore = false
sail vluxseg3ei8.v: mayStore = false

Report: vluxseg4ei16.v
llvm: vluxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg4ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg4ei16.v: mayLoad = true
sail vluxseg4ei16.v: mayLoad = true
llvm vluxseg4ei16.v: mayStore = false
sail vluxseg4ei16.v: mayStore = false

Report: vluxseg4ei32.v
llvm: vluxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg4ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg4ei32.v: mayLoad = true
sail vluxseg4ei32.v: mayLoad = true
llvm vluxseg4ei32.v: mayStore = false
sail vluxseg4ei32.v: mayStore = false

Report: vluxseg4ei64.v
llvm: vluxseg4ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg4ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg4ei64.v: mayLoad = true
sail vluxseg4ei64.v: mayLoad = true
llvm vluxseg4ei64.v: mayStore = false
sail vluxseg4ei64.v: mayStore = false

Report: vluxseg4ei8.v
llvm: vluxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg4ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg4ei8.v: mayLoad = true
sail vluxseg4ei8.v: mayLoad = true
llvm vluxseg4ei8.v: mayStore = false
sail vluxseg4ei8.v: mayStore = false

Report: vluxseg5ei16.v
llvm: vluxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg5ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg5ei16.v: mayLoad = true
sail vluxseg5ei16.v: mayLoad = true
llvm vluxseg5ei16.v: mayStore = false
sail vluxseg5ei16.v: mayStore = false

Report: vluxseg5ei32.v
llvm: vluxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg5ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg5ei32.v: mayLoad = true
sail vluxseg5ei32.v: mayLoad = true
llvm vluxseg5ei32.v: mayStore = false
sail vluxseg5ei32.v: mayStore = false

Report: vluxseg5ei64.v
llvm: vluxseg5ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg5ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg5ei64.v: mayLoad = true
sail vluxseg5ei64.v: mayLoad = true
llvm vluxseg5ei64.v: mayStore = false
sail vluxseg5ei64.v: mayStore = false

Report: vluxseg5ei8.v
llvm: vluxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg5ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg5ei8.v: mayLoad = true
sail vluxseg5ei8.v: mayLoad = true
llvm vluxseg5ei8.v: mayStore = false
sail vluxseg5ei8.v: mayStore = false

Report: vluxseg6ei16.v
llvm: vluxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg6ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg6ei16.v: mayLoad = true
sail vluxseg6ei16.v: mayLoad = true
llvm vluxseg6ei16.v: mayStore = false
sail vluxseg6ei16.v: mayStore = false

Report: vluxseg6ei32.v
llvm: vluxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg6ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg6ei32.v: mayLoad = true
sail vluxseg6ei32.v: mayLoad = true
llvm vluxseg6ei32.v: mayStore = false
sail vluxseg6ei32.v: mayStore = false

Report: vluxseg6ei64.v
llvm: vluxseg6ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg6ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg6ei64.v: mayLoad = true
sail vluxseg6ei64.v: mayLoad = true
llvm vluxseg6ei64.v: mayStore = false
sail vluxseg6ei64.v: mayStore = false

Report: vluxseg6ei8.v
llvm: vluxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg6ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg6ei8.v: mayLoad = true
sail vluxseg6ei8.v: mayLoad = true
llvm vluxseg6ei8.v: mayStore = false
sail vluxseg6ei8.v: mayStore = false

Report: vluxseg7ei16.v
llvm: vluxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg7ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg7ei16.v: mayLoad = true
sail vluxseg7ei16.v: mayLoad = true
llvm vluxseg7ei16.v: mayStore = false
sail vluxseg7ei16.v: mayStore = false

Report: vluxseg7ei32.v
llvm: vluxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg7ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg7ei32.v: mayLoad = true
sail vluxseg7ei32.v: mayLoad = true
llvm vluxseg7ei32.v: mayStore = false
sail vluxseg7ei32.v: mayStore = false

Report: vluxseg7ei64.v
llvm: vluxseg7ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg7ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg7ei64.v: mayLoad = true
sail vluxseg7ei64.v: mayLoad = true
llvm vluxseg7ei64.v: mayStore = false
sail vluxseg7ei64.v: mayStore = false

Report: vluxseg7ei8.v
llvm: vluxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg7ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg7ei8.v: mayLoad = true
sail vluxseg7ei8.v: mayLoad = true
llvm vluxseg7ei8.v: mayStore = false
sail vluxseg7ei8.v: mayStore = false

Report: vluxseg8ei16.v
llvm: vluxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail: vluxseg8ei16.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg8ei16.v: mayLoad = true
sail vluxseg8ei16.v: mayLoad = true
llvm vluxseg8ei16.v: mayStore = false
sail vluxseg8ei16.v: mayStore = false

Report: vluxseg8ei32.v
llvm: vluxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail: vluxseg8ei32.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg8ei32.v: mayLoad = true
sail vluxseg8ei32.v: mayLoad = true
llvm vluxseg8ei32.v: mayStore = false
sail vluxseg8ei32.v: mayStore = false

Report: vluxseg8ei64.v
llvm: vluxseg8ei64.v "vd" "rs1" "vs2" "vm"
sail: vluxseg8ei64.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg8ei64.v: mayLoad = true
sail vluxseg8ei64.v: mayLoad = true
llvm vluxseg8ei64.v: mayStore = false
sail vluxseg8ei64.v: mayStore = false

Report: vluxseg8ei8.v
llvm: vluxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail: vluxseg8ei8.v "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vluxseg8ei8.v: mayLoad = true
sail vluxseg8ei8.v: mayLoad = true
llvm vluxseg8ei8.v: mayStore = false
sail vluxseg8ei8.v: mayStore = false

Report: vmacc.vv
llvm: vmacc.vv "vd" "vs1" "vs2" "vm"
sail: vmacc.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vmacc.vv: mayLoad = false
sail vmacc.vv: mayLoad = false
llvm vmacc.vv: mayStore = false
sail vmacc.vv: mayStore = false

Report: vmacc.vx
llvm: vmacc.vx "vd" "rs1" "vs2" "vm"
sail: vmacc.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vmacc.vx: mayLoad = false
sail vmacc.vx: mayLoad = false
llvm vmacc.vx: mayStore = false
sail vmacc.vx: mayStore = false

Report: vmadc.vi
llvm: vmadc.vi "vd" "vs2" "imm"
sail: vmadc.vi "vd" "vs2" "simm"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, imm) (1, vs2)
sail ins: (2, simm) (1, vs2) (0, vd)
llvm vmadc.vi: mayLoad = false
sail vmadc.vi: mayLoad = false
llvm vmadc.vi: mayStore = false
sail vmadc.vi: mayStore = false

Report: vmadc.vim
llvm: vmadc.vim "vd" "vs2" "imm" "v0"
sail: vmadc.vim "vd" "vs2" "simm" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, imm) (1, vs2)
sail ins: (3, v0) (2, simm) (1, vs2) (0, vd)
llvm vmadc.vim: mayLoad = false
sail vmadc.vim: mayLoad = false
llvm vmadc.vim: mayStore = false
sail vmadc.vim: mayStore = false

Report: vmadc.vv
llvm: vmadc.vv "vd" "vs2" "vs1"
sail: vmadc.vv "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmadc.vv: mayLoad = false
sail vmadc.vv: mayLoad = false
llvm vmadc.vv: mayStore = false
sail vmadc.vv: mayStore = false

Report: vmadc.vvm
llvm: vmadc.vvm "vd" "vs2" "vs1" "v0"
sail: vmadc.vvm "vd" "vs2" "vs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)
llvm vmadc.vvm: mayLoad = false
sail vmadc.vvm: mayLoad = false
llvm vmadc.vvm: mayStore = false
sail vmadc.vvm: mayStore = false

Report: vmadc.vx
llvm: vmadc.vx "vd" "vs2" "rs1"
sail: vmadc.vx "vd" "vs2" "rs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, rs1) (1, vs2)
sail ins: (2, rs1) (1, vs2) (0, vd)
llvm vmadc.vx: mayLoad = false
sail vmadc.vx: mayLoad = false
llvm vmadc.vx: mayStore = false
sail vmadc.vx: mayStore = false

Report: vmadc.vxm
llvm: vmadc.vxm "vd" "vs2" "rs1" "v0"
sail: vmadc.vxm "vd" "vs2" "rs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)
llvm vmadc.vxm: mayLoad = false
sail vmadc.vxm: mayLoad = false
llvm vmadc.vxm: mayStore = false
sail vmadc.vxm: mayStore = false

Report: vmadd.vv
llvm: vmadd.vv "vd" "vs1" "vs2" "vm"
sail: vmadd.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vmadd.vv: mayLoad = false
sail vmadd.vv: mayLoad = false
llvm vmadd.vv: mayStore = false
sail vmadd.vv: mayStore = false

Report: vmadd.vx
llvm: vmadd.vx "vd" "rs1" "vs2" "vm"
sail: vmadd.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vmadd.vx: mayLoad = false
sail vmadd.vx: mayLoad = false
llvm vmadd.vx: mayStore = false
sail vmadd.vx: mayStore = false

Report: vmand.mm
llvm: vmand.mm "vd" "vs2" "vs1"
sail: vmand.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmand.mm: mayLoad = false
sail vmand.mm: mayLoad = false
llvm vmand.mm: mayStore = false
sail vmand.mm: mayStore = false

Report: vmandn.mm
llvm: vmandn.mm "vd" "vs2" "vs1"
sail: vmandn.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmandn.mm: mayLoad = false
sail vmandn.mm: mayLoad = false
llvm vmandn.mm: mayStore = false
sail vmandn.mm: mayStore = false

Report: vmax.vv
llvm: vmax.vv "vd" "vs2" "vs1" "vm"
sail: vmax.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmax.vv: mayLoad = false
sail vmax.vv: mayLoad = false
llvm vmax.vv: mayStore = false
sail vmax.vv: mayStore = false

Report: vmax.vx
llvm: vmax.vx "vd" "vs2" "rs1" "vm"
sail: vmax.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmax.vx: mayLoad = false
sail vmax.vx: mayLoad = false
llvm vmax.vx: mayStore = false
sail vmax.vx: mayStore = false

Report: vmaxu.vv
llvm: vmaxu.vv "vd" "vs2" "vs1" "vm"
sail: vmaxu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmaxu.vv: mayLoad = false
sail vmaxu.vv: mayLoad = false
llvm vmaxu.vv: mayStore = false
sail vmaxu.vv: mayStore = false

Report: vmaxu.vx
llvm: vmaxu.vx "vd" "vs2" "rs1" "vm"
sail: vmaxu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmaxu.vx: mayLoad = false
sail vmaxu.vx: mayLoad = false
llvm vmaxu.vx: mayStore = false
sail vmaxu.vx: mayStore = false

Report: vmerge.vim
llvm: vmerge.vim "vd" "vs2" "imm" "v0"
sail: vmerge.vim "vd" "vs2" "simm" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, imm) (1, vs2)
sail ins: (3, v0) (2, simm) (1, vs2) (0, vd)
llvm vmerge.vim: mayLoad = false
sail vmerge.vim: mayLoad = false
llvm vmerge.vim: mayStore = false
sail vmerge.vim: mayStore = false

Report: vmerge.vvm
llvm: vmerge.vvm "vd" "vs2" "vs1" "v0"
sail: vmerge.vvm "vd" "vs2" "vs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)
llvm vmerge.vvm: mayLoad = false
sail vmerge.vvm: mayLoad = false
llvm vmerge.vvm: mayStore = false
sail vmerge.vvm: mayStore = false

Report: vmerge.vxm
llvm: vmerge.vxm "vd" "vs2" "rs1" "v0"
sail: vmerge.vxm "vd" "vs2" "rs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)
llvm vmerge.vxm: mayLoad = false
sail vmerge.vxm: mayLoad = false
llvm vmerge.vxm: mayStore = false
sail vmerge.vxm: mayStore = false

Report: vmfeq.vf
llvm: vmfeq.vf "vd" "vs2" "rs1" "vm"
sail: vmfeq.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmfeq.vf: mayLoad = false
sail vmfeq.vf: mayLoad = false
llvm vmfeq.vf: mayStore = false
sail vmfeq.vf: mayStore = false

Report: vmfeq.vv
llvm: vmfeq.vv "vd" "vs2" "vs1" "vm"
sail: vmfeq.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmfeq.vv: mayLoad = false
sail vmfeq.vv: mayLoad = false
llvm vmfeq.vv: mayStore = false
sail vmfeq.vv: mayStore = false

Report: vmfge.vf
llvm: vmfge.vf "vd" "vs2" "rs1" "vm"
sail: vmfge.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmfge.vf: mayLoad = false
sail vmfge.vf: mayLoad = false
llvm vmfge.vf: mayStore = false
sail vmfge.vf: mayStore = false

Report: vmfgt.vf
llvm: vmfgt.vf "vd" "vs2" "rs1" "vm"
sail: vmfgt.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmfgt.vf: mayLoad = false
sail vmfgt.vf: mayLoad = false
llvm vmfgt.vf: mayStore = false
sail vmfgt.vf: mayStore = false

Report: vmfle.vf
llvm: vmfle.vf "vd" "vs2" "rs1" "vm"
sail: vmfle.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmfle.vf: mayLoad = false
sail vmfle.vf: mayLoad = false
llvm vmfle.vf: mayStore = false
sail vmfle.vf: mayStore = false

Report: vmfle.vv
llvm: vmfle.vv "vd" "vs2" "vs1" "vm"
sail: vmfle.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmfle.vv: mayLoad = false
sail vmfle.vv: mayLoad = false
llvm vmfle.vv: mayStore = false
sail vmfle.vv: mayStore = false

Report: vmflt.vf
llvm: vmflt.vf "vd" "vs2" "rs1" "vm"
sail: vmflt.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmflt.vf: mayLoad = false
sail vmflt.vf: mayLoad = false
llvm vmflt.vf: mayStore = false
sail vmflt.vf: mayStore = false

Report: vmflt.vv
llvm: vmflt.vv "vd" "vs2" "vs1" "vm"
sail: vmflt.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmflt.vv: mayLoad = false
sail vmflt.vv: mayLoad = false
llvm vmflt.vv: mayStore = false
sail vmflt.vv: mayStore = false

Report: vmfne.vf
llvm: vmfne.vf "vd" "vs2" "rs1" "vm"
sail: vmfne.vf "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmfne.vf: mayLoad = false
sail vmfne.vf: mayLoad = false
llvm vmfne.vf: mayStore = false
sail vmfne.vf: mayStore = false

Report: vmfne.vv
llvm: vmfne.vv "vd" "vs2" "vs1" "vm"
sail: vmfne.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmfne.vv: mayLoad = false
sail vmfne.vv: mayLoad = false
llvm vmfne.vv: mayStore = false
sail vmfne.vv: mayStore = false

Report: vmin.vv
llvm: vmin.vv "vd" "vs2" "vs1" "vm"
sail: vmin.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmin.vv: mayLoad = false
sail vmin.vv: mayLoad = false
llvm vmin.vv: mayStore = false
sail vmin.vv: mayStore = false

Report: vmin.vx
llvm: vmin.vx "vd" "vs2" "rs1" "vm"
sail: vmin.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmin.vx: mayLoad = false
sail vmin.vx: mayLoad = false
llvm vmin.vx: mayStore = false
sail vmin.vx: mayStore = false

Report: vminu.vv
llvm: vminu.vv "vd" "vs2" "vs1" "vm"
sail: vminu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vminu.vv: mayLoad = false
sail vminu.vv: mayLoad = false
llvm vminu.vv: mayStore = false
sail vminu.vv: mayStore = false

Report: vminu.vx
llvm: vminu.vx "vd" "vs2" "rs1" "vm"
sail: vminu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vminu.vx: mayLoad = false
sail vminu.vx: mayLoad = false
llvm vminu.vx: mayStore = false
sail vminu.vx: mayStore = false

Report: vmnand.mm
llvm: vmnand.mm "vd" "vs2" "vs1"
sail: vmnand.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmnand.mm: mayLoad = false
sail vmnand.mm: mayLoad = false
llvm vmnand.mm: mayStore = false
sail vmnand.mm: mayStore = false

Report: vmnor.mm
llvm: vmnor.mm "vd" "vs2" "vs1"
sail: vmnor.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmnor.mm: mayLoad = false
sail vmnor.mm: mayLoad = false
llvm vmnor.mm: mayStore = false
sail vmnor.mm: mayStore = false

Report: vmor.mm
llvm: vmor.mm "vd" "vs2" "vs1"
sail: vmor.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmor.mm: mayLoad = false
sail vmor.mm: mayLoad = false
llvm vmor.mm: mayStore = false
sail vmor.mm: mayStore = false

Report: vmorn.mm
llvm: vmorn.mm "vd" "vs2" "vs1"
sail: vmorn.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmorn.mm: mayLoad = false
sail vmorn.mm: mayLoad = false
llvm vmorn.mm: mayStore = false
sail vmorn.mm: mayStore = false

Report: vmsbc.vv
llvm: vmsbc.vv "vd" "vs2" "vs1"
sail: vmsbc.vv "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmsbc.vv: mayLoad = false
sail vmsbc.vv: mayLoad = false
llvm vmsbc.vv: mayStore = false
sail vmsbc.vv: mayStore = false

Report: vmsbc.vvm
llvm: vmsbc.vvm "vd" "vs2" "vs1" "v0"
sail: vmsbc.vvm "vd" "vs2" "vs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)
llvm vmsbc.vvm: mayLoad = false
sail vmsbc.vvm: mayLoad = false
llvm vmsbc.vvm: mayStore = false
sail vmsbc.vvm: mayStore = false

Report: vmsbc.vx
llvm: vmsbc.vx "vd" "vs2" "rs1"
sail: vmsbc.vx "vd" "vs2" "rs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, rs1) (1, vs2)
sail ins: (2, rs1) (1, vs2) (0, vd)
llvm vmsbc.vx: mayLoad = false
sail vmsbc.vx: mayLoad = false
llvm vmsbc.vx: mayStore = false
sail vmsbc.vx: mayStore = false

Report: vmsbc.vxm
llvm: vmsbc.vxm "vd" "vs2" "rs1" "v0"
sail: vmsbc.vxm "vd" "vs2" "rs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)
llvm vmsbc.vxm: mayLoad = false
sail vmsbc.vxm: mayLoad = false
llvm vmsbc.vxm: mayStore = false
sail vmsbc.vxm: mayStore = false

Report: vmsbf.m
llvm: vmsbf.m "vd" "vs2" "vm"
sail: vmsbf.m "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vmsbf.m: mayLoad = false
sail vmsbf.m: mayLoad = false
llvm vmsbf.m: mayStore = false
sail vmsbf.m: mayStore = false

Report: vmseq.vi
llvm: vmseq.vi "vd" "vs2" "imm" "vm"
sail: vmseq.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vmseq.vi: mayLoad = false
sail vmseq.vi: mayLoad = false
llvm vmseq.vi: mayStore = false
sail vmseq.vi: mayStore = false

Report: vmseq.vv
llvm: vmseq.vv "vd" "vs2" "vs1" "vm"
sail: vmseq.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmseq.vv: mayLoad = false
sail vmseq.vv: mayLoad = false
llvm vmseq.vv: mayStore = false
sail vmseq.vv: mayStore = false

Report: vmseq.vx
llvm: vmseq.vx "vd" "vs2" "rs1" "vm"
sail: vmseq.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmseq.vx: mayLoad = false
sail vmseq.vx: mayLoad = false
llvm vmseq.vx: mayStore = false
sail vmseq.vx: mayStore = false

Report: vmsgt.vi
llvm: vmsgt.vi "vd" "vs2" "imm" "vm"
sail: vmsgt.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vmsgt.vi: mayLoad = false
sail vmsgt.vi: mayLoad = false
llvm vmsgt.vi: mayStore = false
sail vmsgt.vi: mayStore = false

Report: vmsgt.vx
llvm: vmsgt.vx "vd" "vs2" "rs1" "vm"
sail: vmsgt.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsgt.vx: mayLoad = false
sail vmsgt.vx: mayLoad = false
llvm vmsgt.vx: mayStore = false
sail vmsgt.vx: mayStore = false

Report: vmsgtu.vi
llvm: vmsgtu.vi "vd" "vs2" "imm" "vm"
sail: vmsgtu.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vmsgtu.vi: mayLoad = false
sail vmsgtu.vi: mayLoad = false
llvm vmsgtu.vi: mayStore = false
sail vmsgtu.vi: mayStore = false

Report: vmsgtu.vx
llvm: vmsgtu.vx "vd" "vs2" "rs1" "vm"
sail: vmsgtu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsgtu.vx: mayLoad = false
sail vmsgtu.vx: mayLoad = false
llvm vmsgtu.vx: mayStore = false
sail vmsgtu.vx: mayStore = false

Report: vmsif.m
llvm: vmsif.m "vd" "vs2" "vm"
sail: vmsif.m "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vmsif.m: mayLoad = false
sail vmsif.m: mayLoad = false
llvm vmsif.m: mayStore = false
sail vmsif.m: mayStore = false

Report: vmsle.vi
llvm: vmsle.vi "vd" "vs2" "imm" "vm"
sail: vmsle.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vmsle.vi: mayLoad = false
sail vmsle.vi: mayLoad = false
llvm vmsle.vi: mayStore = false
sail vmsle.vi: mayStore = false

Report: vmsle.vv
llvm: vmsle.vv "vd" "vs2" "vs1" "vm"
sail: vmsle.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsle.vv: mayLoad = false
sail vmsle.vv: mayLoad = false
llvm vmsle.vv: mayStore = false
sail vmsle.vv: mayStore = false

Report: vmsle.vx
llvm: vmsle.vx "vd" "vs2" "rs1" "vm"
sail: vmsle.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsle.vx: mayLoad = false
sail vmsle.vx: mayLoad = false
llvm vmsle.vx: mayStore = false
sail vmsle.vx: mayStore = false

Report: vmsleu.vi
llvm: vmsleu.vi "vd" "vs2" "imm" "vm"
sail: vmsleu.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vmsleu.vi: mayLoad = false
sail vmsleu.vi: mayLoad = false
llvm vmsleu.vi: mayStore = false
sail vmsleu.vi: mayStore = false

Report: vmsleu.vv
llvm: vmsleu.vv "vd" "vs2" "vs1" "vm"
sail: vmsleu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsleu.vv: mayLoad = false
sail vmsleu.vv: mayLoad = false
llvm vmsleu.vv: mayStore = false
sail vmsleu.vv: mayStore = false

Report: vmsleu.vx
llvm: vmsleu.vx "vd" "vs2" "rs1" "vm"
sail: vmsleu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsleu.vx: mayLoad = false
sail vmsleu.vx: mayLoad = false
llvm vmsleu.vx: mayStore = false
sail vmsleu.vx: mayStore = false

Report: vmslt.vv
llvm: vmslt.vv "vd" "vs2" "vs1" "vm"
sail: vmslt.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmslt.vv: mayLoad = false
sail vmslt.vv: mayLoad = false
llvm vmslt.vv: mayStore = false
sail vmslt.vv: mayStore = false

Report: vmslt.vx
llvm: vmslt.vx "vd" "vs2" "rs1" "vm"
sail: vmslt.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmslt.vx: mayLoad = false
sail vmslt.vx: mayLoad = false
llvm vmslt.vx: mayStore = false
sail vmslt.vx: mayStore = false

Report: vmsltu.vv
llvm: vmsltu.vv "vd" "vs2" "vs1" "vm"
sail: vmsltu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsltu.vv: mayLoad = false
sail vmsltu.vv: mayLoad = false
llvm vmsltu.vv: mayStore = false
sail vmsltu.vv: mayStore = false

Report: vmsltu.vx
llvm: vmsltu.vx "vd" "vs2" "rs1" "vm"
sail: vmsltu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsltu.vx: mayLoad = false
sail vmsltu.vx: mayLoad = false
llvm vmsltu.vx: mayStore = false
sail vmsltu.vx: mayStore = false

Report: vmsne.vi
llvm: vmsne.vi "vd" "vs2" "imm" "vm"
sail: vmsne.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vmsne.vi: mayLoad = false
sail vmsne.vi: mayLoad = false
llvm vmsne.vi: mayStore = false
sail vmsne.vi: mayStore = false

Report: vmsne.vv
llvm: vmsne.vv "vd" "vs2" "vs1" "vm"
sail: vmsne.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsne.vv: mayLoad = false
sail vmsne.vv: mayLoad = false
llvm vmsne.vv: mayStore = false
sail vmsne.vv: mayStore = false

Report: vmsne.vx
llvm: vmsne.vx "vd" "vs2" "rs1" "vm"
sail: vmsne.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmsne.vx: mayLoad = false
sail vmsne.vx: mayLoad = false
llvm vmsne.vx: mayStore = false
sail vmsne.vx: mayStore = false

Report: vmsof.m
llvm: vmsof.m "vd" "vs2" "vm"
sail: vmsof.m "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vmsof.m: mayLoad = false
sail vmsof.m: mayLoad = false
llvm vmsof.m: mayStore = false
sail vmsof.m: mayStore = false

Report: vmul.vv
llvm: vmul.vv "vd" "vs2" "vs1" "vm"
sail: vmul.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmul.vv: mayLoad = false
sail vmul.vv: mayLoad = false
llvm vmul.vv: mayStore = false
sail vmul.vv: mayStore = false

Report: vmul.vx
llvm: vmul.vx "vd" "vs2" "rs1" "vm"
sail: vmul.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmul.vx: mayLoad = false
sail vmul.vx: mayLoad = false
llvm vmul.vx: mayStore = false
sail vmul.vx: mayStore = false

Report: vmulh.vv
llvm: vmulh.vv "vd" "vs2" "vs1" "vm"
sail: vmulh.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmulh.vv: mayLoad = false
sail vmulh.vv: mayLoad = false
llvm vmulh.vv: mayStore = false
sail vmulh.vv: mayStore = false

Report: vmulh.vx
llvm: vmulh.vx "vd" "vs2" "rs1" "vm"
sail: vmulh.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmulh.vx: mayLoad = false
sail vmulh.vx: mayLoad = false
llvm vmulh.vx: mayStore = false
sail vmulh.vx: mayStore = false

Report: vmulhsu.vv
llvm: vmulhsu.vv "vd" "vs2" "vs1" "vm"
sail: vmulhsu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmulhsu.vv: mayLoad = false
sail vmulhsu.vv: mayLoad = false
llvm vmulhsu.vv: mayStore = false
sail vmulhsu.vv: mayStore = false

Report: vmulhsu.vx
llvm: vmulhsu.vx "vd" "vs2" "rs1" "vm"
sail: vmulhsu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmulhsu.vx: mayLoad = false
sail vmulhsu.vx: mayLoad = false
llvm vmulhsu.vx: mayStore = false
sail vmulhsu.vx: mayStore = false

Report: vmulhu.vv
llvm: vmulhu.vv "vd" "vs2" "vs1" "vm"
sail: vmulhu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vmulhu.vv: mayLoad = false
sail vmulhu.vv: mayLoad = false
llvm vmulhu.vv: mayStore = false
sail vmulhu.vv: mayStore = false

Report: vmulhu.vx
llvm: vmulhu.vx "vd" "vs2" "rs1" "vm"
sail: vmulhu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vmulhu.vx: mayLoad = false
sail vmulhu.vx: mayLoad = false
llvm vmulhu.vx: mayStore = false
sail vmulhu.vx: mayStore = false

Report: vmv.s.x
llvm: vmv.s.x "vd" "rs1"
sail: vmv.s.x "vd" "rs1"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1) (0, vd)
sail ins: (1, rs1) (0, vd) (-1, v0)
llvm vmv.s.x: mayLoad = false
sail vmv.s.x: mayLoad = false
llvm vmv.s.x: mayStore = false
sail vmv.s.x: mayStore = false

Report: vmv.v.i
llvm: vmv.v.i "vd" "imm"
sail: vmv.v.i "vd" "simm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, imm)
sail ins: (1, simm) (0, vd) (-1, v0)
llvm vmv.v.i: mayLoad = false
sail vmv.v.i: mayLoad = false
llvm vmv.v.i: mayStore = false
sail vmv.v.i: mayStore = false

Report: vmv.v.v
llvm: vmv.v.v "vd" "vs1"
sail: vmv.v.v "vd" "vs1"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs1)
sail ins: (1, vs1) (0, vd) (-1, v0)
llvm vmv.v.v: mayLoad = false
sail vmv.v.v: mayLoad = false
llvm vmv.v.v: mayStore = false
sail vmv.v.v: mayStore = false

Report: vmv.v.x
llvm: vmv.v.x "vd" "rs1"
sail: vmv.v.x "vd" "rs1"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, rs1)
sail ins: (1, rs1) (0, vd) (-1, v0)
llvm vmv.v.x: mayLoad = false
sail vmv.v.x: mayLoad = false
llvm vmv.v.x: mayStore = false
sail vmv.v.x: mayStore = false

Report: vmv.x.s
llvm: vmv.x.s "vd" "vs2"
sail: vmv.x.s "rd" "vs2"
llvm outs: (0, vd)
sail outs: (0, rd)
llvm ins: (1, vs2)
sail ins: (1, vs2)
llvm vmv.x.s: mayLoad = false
sail vmv.x.s: mayLoad = false
llvm vmv.x.s: mayStore = false
sail vmv.x.s: mayStore = false

Report: vmv1r.v
llvm: vmv1r.v "vd" "vs2"
sail: vmv1r.v "vd" "vs2"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)
llvm vmv1r.v: mayLoad = false
sail vmv1r.v: mayLoad = false
llvm vmv1r.v: mayStore = false
sail vmv1r.v: mayStore = false

Report: vmv2r.v
llvm: vmv2r.v "vd" "vs2"
sail: vmv2r.v "vd" "vs2"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)
llvm vmv2r.v: mayLoad = false
sail vmv2r.v: mayLoad = false
llvm vmv2r.v: mayStore = false
sail vmv2r.v: mayStore = false

Report: vmv4r.v
llvm: vmv4r.v "vd" "vs2"
sail: vmv4r.v "vd" "vs2"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)
llvm vmv4r.v: mayLoad = false
sail vmv4r.v: mayLoad = false
llvm vmv4r.v: mayStore = false
sail vmv4r.v: mayStore = false

Report: vmv8r.v
llvm: vmv8r.v "vd" "vs2"
sail: vmv8r.v "vd" "vs2"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (1, vs2)
sail ins: (1, vs2) (0, vd) (-1, v0)
llvm vmv8r.v: mayLoad = false
sail vmv8r.v: mayLoad = false
llvm vmv8r.v: mayStore = false
sail vmv8r.v: mayStore = false

Report: vmxnor.mm
llvm: vmxnor.mm "vd" "vs2" "vs1"
sail: vmxnor.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmxnor.mm: mayLoad = false
sail vmxnor.mm: mayLoad = false
llvm vmxnor.mm: mayStore = false
sail vmxnor.mm: mayStore = false

Report: vmxor.mm
llvm: vmxor.mm "vd" "vs2" "vs1"
sail: vmxor.mm "vd" "vs2" "vs1"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vs1) (1, vs2)
sail ins: (2, vs1) (1, vs2) (0, vd)
llvm vmxor.mm: mayLoad = false
sail vmxor.mm: mayLoad = false
llvm vmxor.mm: mayStore = false
sail vmxor.mm: mayStore = false

Report: vnclip.wi
llvm: vnclip.wi "vd" "vs2" "imm" "vm"
sail: vnclip.wi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vnclip.wi: mayLoad = false
sail vnclip.wi: mayLoad = false
llvm vnclip.wi: mayStore = false
sail vnclip.wi: mayStore = false

Report: vnclip.wv
llvm: vnclip.wv "vd" "vs2" "vs1" "vm"
sail: vnclip.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vnclip.wv: mayLoad = false
sail vnclip.wv: mayLoad = false
llvm vnclip.wv: mayStore = false
sail vnclip.wv: mayStore = false

Report: vnclip.wx
llvm: vnclip.wx "vd" "vs2" "rs1" "vm"
sail: vnclip.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vnclip.wx: mayLoad = false
sail vnclip.wx: mayLoad = false
llvm vnclip.wx: mayStore = false
sail vnclip.wx: mayStore = false

Report: vnclipu.wi
llvm: vnclipu.wi "vd" "vs2" "imm" "vm"
sail: vnclipu.wi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vnclipu.wi: mayLoad = false
sail vnclipu.wi: mayLoad = false
llvm vnclipu.wi: mayStore = false
sail vnclipu.wi: mayStore = false

Report: vnclipu.wv
llvm: vnclipu.wv "vd" "vs2" "vs1" "vm"
sail: vnclipu.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vnclipu.wv: mayLoad = false
sail vnclipu.wv: mayLoad = false
llvm vnclipu.wv: mayStore = false
sail vnclipu.wv: mayStore = false

Report: vnclipu.wx
llvm: vnclipu.wx "vd" "vs2" "rs1" "vm"
sail: vnclipu.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vnclipu.wx: mayLoad = false
sail vnclipu.wx: mayLoad = false
llvm vnclipu.wx: mayStore = false
sail vnclipu.wx: mayStore = false

Report: vnmsac.vv
llvm: vnmsac.vv "vd" "vs1" "vs2" "vm"
sail: vnmsac.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vnmsac.vv: mayLoad = false
sail vnmsac.vv: mayLoad = false
llvm vnmsac.vv: mayStore = false
sail vnmsac.vv: mayStore = false

Report: vnmsac.vx
llvm: vnmsac.vx "vd" "rs1" "vs2" "vm"
sail: vnmsac.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vnmsac.vx: mayLoad = false
sail vnmsac.vx: mayLoad = false
llvm vnmsac.vx: mayStore = false
sail vnmsac.vx: mayStore = false

Report: vnmsub.vv
llvm: vnmsub.vv "vd" "vs1" "vs2" "vm"
sail: vnmsub.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vnmsub.vv: mayLoad = false
sail vnmsub.vv: mayLoad = false
llvm vnmsub.vv: mayStore = false
sail vnmsub.vv: mayStore = false

Report: vnmsub.vx
llvm: vnmsub.vx "vd" "rs1" "vs2" "vm"
sail: vnmsub.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vnmsub.vx: mayLoad = false
sail vnmsub.vx: mayLoad = false
llvm vnmsub.vx: mayStore = false
sail vnmsub.vx: mayStore = false

Report: vnsra.wi
llvm: vnsra.wi "vd" "vs2" "imm" "vm"
sail: vnsra.wi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vnsra.wi: mayLoad = false
sail vnsra.wi: mayLoad = false
llvm vnsra.wi: mayStore = false
sail vnsra.wi: mayStore = false

Report: vnsra.wv
llvm: vnsra.wv "vd" "vs2" "vs1" "vm"
sail: vnsra.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vnsra.wv: mayLoad = false
sail vnsra.wv: mayLoad = false
llvm vnsra.wv: mayStore = false
sail vnsra.wv: mayStore = false

Report: vnsra.wx
llvm: vnsra.wx "vd" "vs2" "rs1" "vm"
sail: vnsra.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vnsra.wx: mayLoad = false
sail vnsra.wx: mayLoad = false
llvm vnsra.wx: mayStore = false
sail vnsra.wx: mayStore = false

Report: vnsrl.wi
llvm: vnsrl.wi "vd" "vs2" "imm" "vm"
sail: vnsrl.wi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vnsrl.wi: mayLoad = false
sail vnsrl.wi: mayLoad = false
llvm vnsrl.wi: mayStore = false
sail vnsrl.wi: mayStore = false

Report: vnsrl.wv
llvm: vnsrl.wv "vd" "vs2" "vs1" "vm"
sail: vnsrl.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vnsrl.wv: mayLoad = false
sail vnsrl.wv: mayLoad = false
llvm vnsrl.wv: mayStore = false
sail vnsrl.wv: mayStore = false

Report: vnsrl.wx
llvm: vnsrl.wx "vd" "vs2" "rs1" "vm"
sail: vnsrl.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vnsrl.wx: mayLoad = false
sail vnsrl.wx: mayLoad = false
llvm vnsrl.wx: mayStore = false
sail vnsrl.wx: mayStore = false

Report: vor.vi
llvm: vor.vi "vd" "vs2" "imm" "vm"
sail: vor.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vor.vi: mayLoad = false
sail vor.vi: mayLoad = false
llvm vor.vi: mayStore = false
sail vor.vi: mayStore = false

Report: vor.vv
llvm: vor.vv "vd" "vs2" "vs1" "vm"
sail: vor.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vor.vv: mayLoad = false
sail vor.vv: mayLoad = false
llvm vor.vv: mayStore = false
sail vor.vv: mayStore = false

Report: vor.vx
llvm: vor.vx "vd" "vs2" "rs1" "vm"
sail: vor.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vor.vx: mayLoad = false
sail vor.vx: mayLoad = false
llvm vor.vx: mayStore = false
sail vor.vx: mayStore = false

Report: vredand.vs
llvm: vredand.vs "vd" "vs2" "vs1" "vm"
sail: vredand.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vredand.vs: mayLoad = false
sail vredand.vs: mayLoad = false
llvm vredand.vs: mayStore = false
sail vredand.vs: mayStore = false

Report: vredmax.vs
llvm: vredmax.vs "vd" "vs2" "vs1" "vm"
sail: vredmax.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vredmax.vs: mayLoad = false
sail vredmax.vs: mayLoad = false
llvm vredmax.vs: mayStore = false
sail vredmax.vs: mayStore = false

Report: vredmaxu.vs
llvm: vredmaxu.vs "vd" "vs2" "vs1" "vm"
sail: vredmaxu.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vredmaxu.vs: mayLoad = false
sail vredmaxu.vs: mayLoad = false
llvm vredmaxu.vs: mayStore = false
sail vredmaxu.vs: mayStore = false

Report: vredmin.vs
llvm: vredmin.vs "vd" "vs2" "vs1" "vm"
sail: vredmin.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vredmin.vs: mayLoad = false
sail vredmin.vs: mayLoad = false
llvm vredmin.vs: mayStore = false
sail vredmin.vs: mayStore = false

Report: vredminu.vs
llvm: vredminu.vs "vd" "vs2" "vs1" "vm"
sail: vredminu.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vredminu.vs: mayLoad = false
sail vredminu.vs: mayLoad = false
llvm vredminu.vs: mayStore = false
sail vredminu.vs: mayStore = false

Report: vredor.vs
llvm: vredor.vs "vd" "vs2" "vs1" "vm"
sail: vredor.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vredor.vs: mayLoad = false
sail vredor.vs: mayLoad = false
llvm vredor.vs: mayStore = false
sail vredor.vs: mayStore = false

Report: vredsum.vs
llvm: vredsum.vs "vd" "vs2" "vs1" "vm"
sail: vredsum.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vredsum.vs: mayLoad = false
sail vredsum.vs: mayLoad = false
llvm vredsum.vs: mayStore = false
sail vredsum.vs: mayStore = false

Report: vredxor.vs
llvm: vredxor.vs "vd" "vs2" "vs1" "vm"
sail: vredxor.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vredxor.vs: mayLoad = false
sail vredxor.vs: mayLoad = false
llvm vredxor.vs: mayStore = false
sail vredxor.vs: mayStore = false

Report: vrem.vv
llvm: vrem.vv "vd" "vs2" "vs1" "vm"
sail: vrem.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vrem.vv: mayLoad = false
sail vrem.vv: mayLoad = false
llvm vrem.vv: mayStore = false
sail vrem.vv: mayStore = false

Report: vrem.vx
llvm: vrem.vx "vd" "vs2" "rs1" "vm"
sail: vrem.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vrem.vx: mayLoad = false
sail vrem.vx: mayLoad = false
llvm vrem.vx: mayStore = false
sail vrem.vx: mayStore = false

Report: vremu.vv
llvm: vremu.vv "vd" "vs2" "vs1" "vm"
sail: vremu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vremu.vv: mayLoad = false
sail vremu.vv: mayLoad = false
llvm vremu.vv: mayStore = false
sail vremu.vv: mayStore = false

Report: vremu.vx
llvm: vremu.vx "vd" "vs2" "rs1" "vm"
sail: vremu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vremu.vx: mayLoad = false
sail vremu.vx: mayLoad = false
llvm vremu.vx: mayStore = false
sail vremu.vx: mayStore = false

Report: vrgather.vi
llvm: vrgather.vi "vd" "vs2" "imm" "vm"
sail: vrgather.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vrgather.vi: mayLoad = false
sail vrgather.vi: mayLoad = false
llvm vrgather.vi: mayStore = false
sail vrgather.vi: mayStore = false

Report: vrgather.vv
llvm: vrgather.vv "vd" "vs2" "vs1" "vm"
sail: vrgather.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vrgather.vv: mayLoad = false
sail vrgather.vv: mayLoad = false
llvm vrgather.vv: mayStore = false
sail vrgather.vv: mayStore = false

Report: vrgather.vx
llvm: vrgather.vx "vd" "vs2" "rs1" "vm"
sail: vrgather.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vrgather.vx: mayLoad = false
sail vrgather.vx: mayLoad = false
llvm vrgather.vx: mayStore = false
sail vrgather.vx: mayStore = false

Report: vrgatherei16.vv
llvm: vrgatherei16.vv "vd" "vs2" "vs1" "vm"
sail: vrgatherei16.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vrgatherei16.vv: mayLoad = false
sail vrgatherei16.vv: mayLoad = false
llvm vrgatherei16.vv: mayStore = false
sail vrgatherei16.vv: mayStore = false

Report: vrsub.vi
llvm: vrsub.vi "vd" "vs2" "imm" "vm"
sail: vrsub.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vrsub.vi: mayLoad = false
sail vrsub.vi: mayLoad = false
llvm vrsub.vi: mayStore = false
sail vrsub.vi: mayStore = false

Report: vrsub.vx
llvm: vrsub.vx "vd" "vs2" "rs1" "vm"
sail: vrsub.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vrsub.vx: mayLoad = false
sail vrsub.vx: mayLoad = false
llvm vrsub.vx: mayStore = false
sail vrsub.vx: mayStore = false

Report: vsadd.vi
llvm: vsadd.vi "vd" "vs2" "imm" "vm"
sail: vsadd.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vsadd.vi: mayLoad = false
sail vsadd.vi: mayLoad = false
llvm vsadd.vi: mayStore = false
sail vsadd.vi: mayStore = false

Report: vsadd.vv
llvm: vsadd.vv "vd" "vs2" "vs1" "vm"
sail: vsadd.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vsadd.vv: mayLoad = false
sail vsadd.vv: mayLoad = false
llvm vsadd.vv: mayStore = false
sail vsadd.vv: mayStore = false

Report: vsadd.vx
llvm: vsadd.vx "vd" "vs2" "rs1" "vm"
sail: vsadd.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vsadd.vx: mayLoad = false
sail vsadd.vx: mayLoad = false
llvm vsadd.vx: mayStore = false
sail vsadd.vx: mayStore = false

Report: vsaddu.vi
llvm: vsaddu.vi "vd" "vs2" "imm" "vm"
sail: vsaddu.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vsaddu.vi: mayLoad = false
sail vsaddu.vi: mayLoad = false
llvm vsaddu.vi: mayStore = false
sail vsaddu.vi: mayStore = false

Report: vsaddu.vv
llvm: vsaddu.vv "vd" "vs2" "vs1" "vm"
sail: vsaddu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vsaddu.vv: mayLoad = false
sail vsaddu.vv: mayLoad = false
llvm vsaddu.vv: mayStore = false
sail vsaddu.vv: mayStore = false

Report: vsaddu.vx
llvm: vsaddu.vx "vd" "vs2" "rs1" "vm"
sail: vsaddu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vsaddu.vx: mayLoad = false
sail vsaddu.vx: mayLoad = false
llvm vsaddu.vx: mayStore = false
sail vsaddu.vx: mayStore = false

Report: vsbc.vvm
llvm: vsbc.vvm "vd" "vs2" "vs1" "v0"
sail: vsbc.vvm "vd" "vs2" "vs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, vs1) (1, vs2)
sail ins: (3, v0) (2, vs1) (1, vs2) (0, vd)
llvm vsbc.vvm: mayLoad = false
sail vsbc.vvm: mayLoad = false
llvm vsbc.vvm: mayStore = false
sail vsbc.vvm: mayStore = false

Report: vsbc.vxm
llvm: vsbc.vxm "vd" "vs2" "rs1" "v0"
sail: vsbc.vxm "vd" "vs2" "rs1" "v0"
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, v0) (2, rs1) (1, vs2)
sail ins: (3, v0) (2, rs1) (1, vs2) (0, vd)
llvm vsbc.vxm: mayLoad = false
sail vsbc.vxm: mayLoad = false
llvm vsbc.vxm: mayStore = false
sail vsbc.vxm: mayStore = false

Report: vse16.v
llvm: vse16.v "vs3" "rs1" "vm"
sail: vse16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vse16.v: mayLoad = false
sail vse16.v: mayLoad = false
llvm vse16.v: mayStore = true
sail vse16.v: mayStore = true

Report: vse32.v
llvm: vse32.v "vs3" "rs1" "vm"
sail: vse32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vse32.v: mayLoad = false
sail vse32.v: mayLoad = false
llvm vse32.v: mayStore = true
sail vse32.v: mayStore = true

Report: vse64.v
llvm: vse64.v "vs3" "rs1" "vm"
sail: vse64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vse64.v: mayLoad = false
sail vse64.v: mayLoad = false
llvm vse64.v: mayStore = true
sail vse64.v: mayStore = true

Report: vse8.v
llvm: vse8.v "vs3" "rs1" "vm"
sail: vse8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vse8.v: mayLoad = false
sail vse8.v: mayLoad = false
llvm vse8.v: mayStore = true
sail vse8.v: mayStore = true

Report: vsetivli
llvm: vsetivli "rd" "uimm" "vtypei"
sail: vsetivli "rd" "uimm"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, vtypei) (1, uimm)
sail ins: (1, uimm)
llvm vsetivli: mayLoad = false
sail vsetivli: mayLoad = false
llvm vsetivli: mayStore = false
sail vsetivli: mayStore = false

Report: vsetvl
llvm: vsetvl "rd" "rs1" "rs2"
sail: vsetvl "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm vsetvl: mayLoad = false
sail vsetvl: mayLoad = false
llvm vsetvl: mayStore = false
sail vsetvl: mayStore = false

Report: vsetvli
llvm: vsetvli "rd" "rs1" "vtypei"
sail: vsetvli "rd" "rs1"
Different number of operands
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, vtypei) (1, rs1)
sail ins: (1, rs1)
llvm vsetvli: mayLoad = false
sail vsetvli: mayLoad = false
llvm vsetvli: mayStore = false
sail vsetvli: mayStore = false

Report: vsext.vf2
llvm: vsext.vf2 "vd" "vs2" "vm"
sail: vsext.vf2 "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vsext.vf2: mayLoad = false
sail vsext.vf2: mayLoad = false
llvm vsext.vf2: mayStore = false
sail vsext.vf2: mayStore = false

Report: vsext.vf4
llvm: vsext.vf4 "vd" "vs2" "vm"
sail: vsext.vf4 "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vsext.vf4: mayLoad = false
sail vsext.vf4: mayLoad = false
llvm vsext.vf4: mayStore = false
sail vsext.vf4: mayStore = false

Report: vsext.vf8
llvm: vsext.vf8 "vd" "vs2" "vm"
sail: vsext.vf8 "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vsext.vf8: mayLoad = false
sail vsext.vf8: mayLoad = false
llvm vsext.vf8: mayStore = false
sail vsext.vf8: mayStore = false

Report: vslide1down.vx
llvm: vslide1down.vx "vd" "vs2" "rs1" "vm"
sail: vslide1down.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vslide1down.vx: mayLoad = false
sail vslide1down.vx: mayLoad = false
llvm vslide1down.vx: mayStore = false
sail vslide1down.vx: mayStore = false

Report: vslide1up.vx
llvm: vslide1up.vx "vd" "vs2" "rs1" "vm"
sail: vslide1up.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vslide1up.vx: mayLoad = false
sail vslide1up.vx: mayLoad = false
llvm vslide1up.vx: mayStore = false
sail vslide1up.vx: mayStore = false

Report: vslidedown.vi
llvm: vslidedown.vi "vd" "vs2" "imm" "vm"
sail: vslidedown.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vslidedown.vi: mayLoad = false
sail vslidedown.vi: mayLoad = false
llvm vslidedown.vi: mayStore = false
sail vslidedown.vi: mayStore = false

Report: vslidedown.vx
llvm: vslidedown.vx "vd" "vs2" "rs1" "vm"
sail: vslidedown.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vslidedown.vx: mayLoad = false
sail vslidedown.vx: mayLoad = false
llvm vslidedown.vx: mayStore = false
sail vslidedown.vx: mayStore = false

Report: vslideup.vi
llvm: vslideup.vi "vd" "vs2" "imm" "vm"
sail: vslideup.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vslideup.vi: mayLoad = false
sail vslideup.vi: mayLoad = false
llvm vslideup.vi: mayStore = false
sail vslideup.vi: mayStore = false

Report: vslideup.vx
llvm: vslideup.vx "vd" "vs2" "rs1" "vm"
sail: vslideup.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vslideup.vx: mayLoad = false
sail vslideup.vx: mayLoad = false
llvm vslideup.vx: mayStore = false
sail vslideup.vx: mayStore = false

Report: vsll.vi
llvm: vsll.vi "vd" "vs2" "imm" "vm"
sail: vsll.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vsll.vi: mayLoad = false
sail vsll.vi: mayLoad = false
llvm vsll.vi: mayStore = false
sail vsll.vi: mayStore = false

Report: vsll.vv
llvm: vsll.vv "vd" "vs2" "vs1" "vm"
sail: vsll.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vsll.vv: mayLoad = false
sail vsll.vv: mayLoad = false
llvm vsll.vv: mayStore = false
sail vsll.vv: mayStore = false

Report: vsll.vx
llvm: vsll.vx "vd" "vs2" "rs1" "vm"
sail: vsll.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vsll.vx: mayLoad = false
sail vsll.vx: mayLoad = false
llvm vsll.vx: mayStore = false
sail vsll.vx: mayStore = false

Report: vsm.v
llvm: vsm.v "vs3" "rs1"
sail: vsm.v "vd_or_vs3" "rs1"
llvm outs: 
sail outs: 
llvm ins: (1, rs1) (0, vs3)
sail ins: (1, rs1) (0, vd_or_vs3)
llvm vsm.v: mayLoad = false
sail vsm.v: mayLoad = false
llvm vsm.v: mayStore = true
sail vsm.v: mayStore = true

Report: vsmul.vv
llvm: vsmul.vv "vd" "vs2" "vs1" "vm"
sail: vsmul.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vsmul.vv: mayLoad = false
sail vsmul.vv: mayLoad = false
llvm vsmul.vv: mayStore = false
sail vsmul.vv: mayStore = false

Report: vsmul.vx
llvm: vsmul.vx "vd" "vs2" "rs1" "vm"
sail: vsmul.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vsmul.vx: mayLoad = false
sail vsmul.vx: mayLoad = false
llvm vsmul.vx: mayStore = false
sail vsmul.vx: mayStore = false

Report: vsoxei16.v
llvm: vsoxei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxei16.v: mayLoad = false
sail vsoxei16.v: mayLoad = false
llvm vsoxei16.v: mayStore = true
sail vsoxei16.v: mayStore = true

Report: vsoxei32.v
llvm: vsoxei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxei32.v: mayLoad = false
sail vsoxei32.v: mayLoad = false
llvm vsoxei32.v: mayStore = true
sail vsoxei32.v: mayStore = true

Report: vsoxei64.v
llvm: vsoxei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxei64.v: mayLoad = false
sail vsoxei64.v: mayLoad = false
llvm vsoxei64.v: mayStore = true
sail vsoxei64.v: mayStore = true

Report: vsoxei8.v
llvm: vsoxei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxei8.v: mayLoad = false
sail vsoxei8.v: mayLoad = false
llvm vsoxei8.v: mayStore = true
sail vsoxei8.v: mayStore = true

Report: vsoxseg2ei16.v
llvm: vsoxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg2ei16.v: mayLoad = false
sail vsoxseg2ei16.v: mayLoad = false
llvm vsoxseg2ei16.v: mayStore = true
sail vsoxseg2ei16.v: mayStore = true

Report: vsoxseg2ei32.v
llvm: vsoxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg2ei32.v: mayLoad = false
sail vsoxseg2ei32.v: mayLoad = false
llvm vsoxseg2ei32.v: mayStore = true
sail vsoxseg2ei32.v: mayStore = true

Report: vsoxseg2ei64.v
llvm: vsoxseg2ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg2ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg2ei64.v: mayLoad = false
sail vsoxseg2ei64.v: mayLoad = false
llvm vsoxseg2ei64.v: mayStore = true
sail vsoxseg2ei64.v: mayStore = true

Report: vsoxseg2ei8.v
llvm: vsoxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg2ei8.v: mayLoad = false
sail vsoxseg2ei8.v: mayLoad = false
llvm vsoxseg2ei8.v: mayStore = true
sail vsoxseg2ei8.v: mayStore = true

Report: vsoxseg3ei16.v
llvm: vsoxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg3ei16.v: mayLoad = false
sail vsoxseg3ei16.v: mayLoad = false
llvm vsoxseg3ei16.v: mayStore = true
sail vsoxseg3ei16.v: mayStore = true

Report: vsoxseg3ei32.v
llvm: vsoxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg3ei32.v: mayLoad = false
sail vsoxseg3ei32.v: mayLoad = false
llvm vsoxseg3ei32.v: mayStore = true
sail vsoxseg3ei32.v: mayStore = true

Report: vsoxseg3ei64.v
llvm: vsoxseg3ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg3ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg3ei64.v: mayLoad = false
sail vsoxseg3ei64.v: mayLoad = false
llvm vsoxseg3ei64.v: mayStore = true
sail vsoxseg3ei64.v: mayStore = true

Report: vsoxseg3ei8.v
llvm: vsoxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg3ei8.v: mayLoad = false
sail vsoxseg3ei8.v: mayLoad = false
llvm vsoxseg3ei8.v: mayStore = true
sail vsoxseg3ei8.v: mayStore = true

Report: vsoxseg4ei16.v
llvm: vsoxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg4ei16.v: mayLoad = false
sail vsoxseg4ei16.v: mayLoad = false
llvm vsoxseg4ei16.v: mayStore = true
sail vsoxseg4ei16.v: mayStore = true

Report: vsoxseg4ei32.v
llvm: vsoxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg4ei32.v: mayLoad = false
sail vsoxseg4ei32.v: mayLoad = false
llvm vsoxseg4ei32.v: mayStore = true
sail vsoxseg4ei32.v: mayStore = true

Report: vsoxseg4ei64.v
llvm: vsoxseg4ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg4ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg4ei64.v: mayLoad = false
sail vsoxseg4ei64.v: mayLoad = false
llvm vsoxseg4ei64.v: mayStore = true
sail vsoxseg4ei64.v: mayStore = true

Report: vsoxseg4ei8.v
llvm: vsoxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg4ei8.v: mayLoad = false
sail vsoxseg4ei8.v: mayLoad = false
llvm vsoxseg4ei8.v: mayStore = true
sail vsoxseg4ei8.v: mayStore = true

Report: vsoxseg5ei16.v
llvm: vsoxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg5ei16.v: mayLoad = false
sail vsoxseg5ei16.v: mayLoad = false
llvm vsoxseg5ei16.v: mayStore = true
sail vsoxseg5ei16.v: mayStore = true

Report: vsoxseg5ei32.v
llvm: vsoxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg5ei32.v: mayLoad = false
sail vsoxseg5ei32.v: mayLoad = false
llvm vsoxseg5ei32.v: mayStore = true
sail vsoxseg5ei32.v: mayStore = true

Report: vsoxseg5ei64.v
llvm: vsoxseg5ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg5ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg5ei64.v: mayLoad = false
sail vsoxseg5ei64.v: mayLoad = false
llvm vsoxseg5ei64.v: mayStore = true
sail vsoxseg5ei64.v: mayStore = true

Report: vsoxseg5ei8.v
llvm: vsoxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg5ei8.v: mayLoad = false
sail vsoxseg5ei8.v: mayLoad = false
llvm vsoxseg5ei8.v: mayStore = true
sail vsoxseg5ei8.v: mayStore = true

Report: vsoxseg6ei16.v
llvm: vsoxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg6ei16.v: mayLoad = false
sail vsoxseg6ei16.v: mayLoad = false
llvm vsoxseg6ei16.v: mayStore = true
sail vsoxseg6ei16.v: mayStore = true

Report: vsoxseg6ei32.v
llvm: vsoxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg6ei32.v: mayLoad = false
sail vsoxseg6ei32.v: mayLoad = false
llvm vsoxseg6ei32.v: mayStore = true
sail vsoxseg6ei32.v: mayStore = true

Report: vsoxseg6ei64.v
llvm: vsoxseg6ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg6ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg6ei64.v: mayLoad = false
sail vsoxseg6ei64.v: mayLoad = false
llvm vsoxseg6ei64.v: mayStore = true
sail vsoxseg6ei64.v: mayStore = true

Report: vsoxseg6ei8.v
llvm: vsoxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg6ei8.v: mayLoad = false
sail vsoxseg6ei8.v: mayLoad = false
llvm vsoxseg6ei8.v: mayStore = true
sail vsoxseg6ei8.v: mayStore = true

Report: vsoxseg7ei16.v
llvm: vsoxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg7ei16.v: mayLoad = false
sail vsoxseg7ei16.v: mayLoad = false
llvm vsoxseg7ei16.v: mayStore = true
sail vsoxseg7ei16.v: mayStore = true

Report: vsoxseg7ei32.v
llvm: vsoxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg7ei32.v: mayLoad = false
sail vsoxseg7ei32.v: mayLoad = false
llvm vsoxseg7ei32.v: mayStore = true
sail vsoxseg7ei32.v: mayStore = true

Report: vsoxseg7ei64.v
llvm: vsoxseg7ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg7ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg7ei64.v: mayLoad = false
sail vsoxseg7ei64.v: mayLoad = false
llvm vsoxseg7ei64.v: mayStore = true
sail vsoxseg7ei64.v: mayStore = true

Report: vsoxseg7ei8.v
llvm: vsoxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg7ei8.v: mayLoad = false
sail vsoxseg7ei8.v: mayLoad = false
llvm vsoxseg7ei8.v: mayStore = true
sail vsoxseg7ei8.v: mayStore = true

Report: vsoxseg8ei16.v
llvm: vsoxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg8ei16.v: mayLoad = false
sail vsoxseg8ei16.v: mayLoad = false
llvm vsoxseg8ei16.v: mayStore = true
sail vsoxseg8ei16.v: mayStore = true

Report: vsoxseg8ei32.v
llvm: vsoxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg8ei32.v: mayLoad = false
sail vsoxseg8ei32.v: mayLoad = false
llvm vsoxseg8ei32.v: mayStore = true
sail vsoxseg8ei32.v: mayStore = true

Report: vsoxseg8ei64.v
llvm: vsoxseg8ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg8ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg8ei64.v: mayLoad = false
sail vsoxseg8ei64.v: mayLoad = false
llvm vsoxseg8ei64.v: mayStore = true
sail vsoxseg8ei64.v: mayStore = true

Report: vsoxseg8ei8.v
llvm: vsoxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsoxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsoxseg8ei8.v: mayLoad = false
sail vsoxseg8ei8.v: mayLoad = false
llvm vsoxseg8ei8.v: mayStore = true
sail vsoxseg8ei8.v: mayStore = true

Report: vsra.vi
llvm: vsra.vi "vd" "vs2" "imm" "vm"
sail: vsra.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vsra.vi: mayLoad = false
sail vsra.vi: mayLoad = false
llvm vsra.vi: mayStore = false
sail vsra.vi: mayStore = false

Report: vsra.vv
llvm: vsra.vv "vd" "vs2" "vs1" "vm"
sail: vsra.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vsra.vv: mayLoad = false
sail vsra.vv: mayLoad = false
llvm vsra.vv: mayStore = false
sail vsra.vv: mayStore = false

Report: vsra.vx
llvm: vsra.vx "vd" "vs2" "rs1" "vm"
sail: vsra.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vsra.vx: mayLoad = false
sail vsra.vx: mayLoad = false
llvm vsra.vx: mayStore = false
sail vsra.vx: mayStore = false

Report: vsrl.vi
llvm: vsrl.vi "vd" "vs2" "imm" "vm"
sail: vsrl.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vsrl.vi: mayLoad = false
sail vsrl.vi: mayLoad = false
llvm vsrl.vi: mayStore = false
sail vsrl.vi: mayStore = false

Report: vsrl.vv
llvm: vsrl.vv "vd" "vs2" "vs1" "vm"
sail: vsrl.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vsrl.vv: mayLoad = false
sail vsrl.vv: mayLoad = false
llvm vsrl.vv: mayStore = false
sail vsrl.vv: mayStore = false

Report: vsrl.vx
llvm: vsrl.vx "vd" "vs2" "rs1" "vm"
sail: vsrl.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vsrl.vx: mayLoad = false
sail vsrl.vx: mayLoad = false
llvm vsrl.vx: mayStore = false
sail vsrl.vx: mayStore = false

Report: vsse16.v
llvm: vsse16.v "vs3" "rs1" "rs2" "vm"
sail: vsse16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsse16.v: mayLoad = false
sail vsse16.v: mayLoad = false
llvm vsse16.v: mayStore = true
sail vsse16.v: mayStore = true

Report: vsse32.v
llvm: vsse32.v "vs3" "rs1" "rs2" "vm"
sail: vsse32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsse32.v: mayLoad = false
sail vsse32.v: mayLoad = false
llvm vsse32.v: mayStore = true
sail vsse32.v: mayStore = true

Report: vsse64.v
llvm: vsse64.v "vs3" "rs1" "rs2" "vm"
sail: vsse64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsse64.v: mayLoad = false
sail vsse64.v: mayLoad = false
llvm vsse64.v: mayStore = true
sail vsse64.v: mayStore = true

Report: vsse8.v
llvm: vsse8.v "vs3" "rs1" "rs2" "vm"
sail: vsse8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsse8.v: mayLoad = false
sail vsse8.v: mayLoad = false
llvm vsse8.v: mayStore = true
sail vsse8.v: mayStore = true

Report: vsseg2e16.v
llvm: vsseg2e16.v "vs3" "rs1" "vm"
sail: vsseg2e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg2e16.v: mayLoad = false
sail vsseg2e16.v: mayLoad = false
llvm vsseg2e16.v: mayStore = true
sail vsseg2e16.v: mayStore = true

Report: vsseg2e32.v
llvm: vsseg2e32.v "vs3" "rs1" "vm"
sail: vsseg2e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg2e32.v: mayLoad = false
sail vsseg2e32.v: mayLoad = false
llvm vsseg2e32.v: mayStore = true
sail vsseg2e32.v: mayStore = true

Report: vsseg2e64.v
llvm: vsseg2e64.v "vs3" "rs1" "vm"
sail: vsseg2e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg2e64.v: mayLoad = false
sail vsseg2e64.v: mayLoad = false
llvm vsseg2e64.v: mayStore = true
sail vsseg2e64.v: mayStore = true

Report: vsseg2e8.v
llvm: vsseg2e8.v "vs3" "rs1" "vm"
sail: vsseg2e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg2e8.v: mayLoad = false
sail vsseg2e8.v: mayLoad = false
llvm vsseg2e8.v: mayStore = true
sail vsseg2e8.v: mayStore = true

Report: vsseg3e16.v
llvm: vsseg3e16.v "vs3" "rs1" "vm"
sail: vsseg3e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg3e16.v: mayLoad = false
sail vsseg3e16.v: mayLoad = false
llvm vsseg3e16.v: mayStore = true
sail vsseg3e16.v: mayStore = true

Report: vsseg3e32.v
llvm: vsseg3e32.v "vs3" "rs1" "vm"
sail: vsseg3e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg3e32.v: mayLoad = false
sail vsseg3e32.v: mayLoad = false
llvm vsseg3e32.v: mayStore = true
sail vsseg3e32.v: mayStore = true

Report: vsseg3e64.v
llvm: vsseg3e64.v "vs3" "rs1" "vm"
sail: vsseg3e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg3e64.v: mayLoad = false
sail vsseg3e64.v: mayLoad = false
llvm vsseg3e64.v: mayStore = true
sail vsseg3e64.v: mayStore = true

Report: vsseg3e8.v
llvm: vsseg3e8.v "vs3" "rs1" "vm"
sail: vsseg3e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg3e8.v: mayLoad = false
sail vsseg3e8.v: mayLoad = false
llvm vsseg3e8.v: mayStore = true
sail vsseg3e8.v: mayStore = true

Report: vsseg4e16.v
llvm: vsseg4e16.v "vs3" "rs1" "vm"
sail: vsseg4e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg4e16.v: mayLoad = false
sail vsseg4e16.v: mayLoad = false
llvm vsseg4e16.v: mayStore = true
sail vsseg4e16.v: mayStore = true

Report: vsseg4e32.v
llvm: vsseg4e32.v "vs3" "rs1" "vm"
sail: vsseg4e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg4e32.v: mayLoad = false
sail vsseg4e32.v: mayLoad = false
llvm vsseg4e32.v: mayStore = true
sail vsseg4e32.v: mayStore = true

Report: vsseg4e64.v
llvm: vsseg4e64.v "vs3" "rs1" "vm"
sail: vsseg4e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg4e64.v: mayLoad = false
sail vsseg4e64.v: mayLoad = false
llvm vsseg4e64.v: mayStore = true
sail vsseg4e64.v: mayStore = true

Report: vsseg4e8.v
llvm: vsseg4e8.v "vs3" "rs1" "vm"
sail: vsseg4e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg4e8.v: mayLoad = false
sail vsseg4e8.v: mayLoad = false
llvm vsseg4e8.v: mayStore = true
sail vsseg4e8.v: mayStore = true

Report: vsseg5e16.v
llvm: vsseg5e16.v "vs3" "rs1" "vm"
sail: vsseg5e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg5e16.v: mayLoad = false
sail vsseg5e16.v: mayLoad = false
llvm vsseg5e16.v: mayStore = true
sail vsseg5e16.v: mayStore = true

Report: vsseg5e32.v
llvm: vsseg5e32.v "vs3" "rs1" "vm"
sail: vsseg5e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg5e32.v: mayLoad = false
sail vsseg5e32.v: mayLoad = false
llvm vsseg5e32.v: mayStore = true
sail vsseg5e32.v: mayStore = true

Report: vsseg5e64.v
llvm: vsseg5e64.v "vs3" "rs1" "vm"
sail: vsseg5e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg5e64.v: mayLoad = false
sail vsseg5e64.v: mayLoad = false
llvm vsseg5e64.v: mayStore = true
sail vsseg5e64.v: mayStore = true

Report: vsseg5e8.v
llvm: vsseg5e8.v "vs3" "rs1" "vm"
sail: vsseg5e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg5e8.v: mayLoad = false
sail vsseg5e8.v: mayLoad = false
llvm vsseg5e8.v: mayStore = true
sail vsseg5e8.v: mayStore = true

Report: vsseg6e16.v
llvm: vsseg6e16.v "vs3" "rs1" "vm"
sail: vsseg6e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg6e16.v: mayLoad = false
sail vsseg6e16.v: mayLoad = false
llvm vsseg6e16.v: mayStore = true
sail vsseg6e16.v: mayStore = true

Report: vsseg6e32.v
llvm: vsseg6e32.v "vs3" "rs1" "vm"
sail: vsseg6e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg6e32.v: mayLoad = false
sail vsseg6e32.v: mayLoad = false
llvm vsseg6e32.v: mayStore = true
sail vsseg6e32.v: mayStore = true

Report: vsseg6e64.v
llvm: vsseg6e64.v "vs3" "rs1" "vm"
sail: vsseg6e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg6e64.v: mayLoad = false
sail vsseg6e64.v: mayLoad = false
llvm vsseg6e64.v: mayStore = true
sail vsseg6e64.v: mayStore = true

Report: vsseg6e8.v
llvm: vsseg6e8.v "vs3" "rs1" "vm"
sail: vsseg6e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg6e8.v: mayLoad = false
sail vsseg6e8.v: mayLoad = false
llvm vsseg6e8.v: mayStore = true
sail vsseg6e8.v: mayStore = true

Report: vsseg7e16.v
llvm: vsseg7e16.v "vs3" "rs1" "vm"
sail: vsseg7e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg7e16.v: mayLoad = false
sail vsseg7e16.v: mayLoad = false
llvm vsseg7e16.v: mayStore = true
sail vsseg7e16.v: mayStore = true

Report: vsseg7e32.v
llvm: vsseg7e32.v "vs3" "rs1" "vm"
sail: vsseg7e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg7e32.v: mayLoad = false
sail vsseg7e32.v: mayLoad = false
llvm vsseg7e32.v: mayStore = true
sail vsseg7e32.v: mayStore = true

Report: vsseg7e64.v
llvm: vsseg7e64.v "vs3" "rs1" "vm"
sail: vsseg7e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg7e64.v: mayLoad = false
sail vsseg7e64.v: mayLoad = false
llvm vsseg7e64.v: mayStore = true
sail vsseg7e64.v: mayStore = true

Report: vsseg7e8.v
llvm: vsseg7e8.v "vs3" "rs1" "vm"
sail: vsseg7e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg7e8.v: mayLoad = false
sail vsseg7e8.v: mayLoad = false
llvm vsseg7e8.v: mayStore = true
sail vsseg7e8.v: mayStore = true

Report: vsseg8e16.v
llvm: vsseg8e16.v "vs3" "rs1" "vm"
sail: vsseg8e16.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg8e16.v: mayLoad = false
sail vsseg8e16.v: mayLoad = false
llvm vsseg8e16.v: mayStore = true
sail vsseg8e16.v: mayStore = true

Report: vsseg8e32.v
llvm: vsseg8e32.v "vs3" "rs1" "vm"
sail: vsseg8e32.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg8e32.v: mayLoad = false
sail vsseg8e32.v: mayLoad = false
llvm vsseg8e32.v: mayStore = true
sail vsseg8e32.v: mayStore = true

Report: vsseg8e64.v
llvm: vsseg8e64.v "vs3" "rs1" "vm"
sail: vsseg8e64.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg8e64.v: mayLoad = false
sail vsseg8e64.v: mayLoad = false
llvm vsseg8e64.v: mayStore = true
sail vsseg8e64.v: mayStore = true

Report: vsseg8e8.v
llvm: vsseg8e8.v "vs3" "rs1" "vm"
sail: vsseg8e8.v "vs3" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (2, vm) (1, rs1) (0, vs3)
sail ins: (2, vm) (1, rs1) (0, vs3) (-1, v0)
llvm vsseg8e8.v: mayLoad = false
sail vsseg8e8.v: mayLoad = false
llvm vsseg8e8.v: mayStore = true
sail vsseg8e8.v: mayStore = true

Report: vssra.vi
llvm: vssra.vi "vd" "vs2" "imm" "vm"
sail: vssra.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vssra.vi: mayLoad = false
sail vssra.vi: mayLoad = false
llvm vssra.vi: mayStore = false
sail vssra.vi: mayStore = false

Report: vssra.vv
llvm: vssra.vv "vd" "vs2" "vs1" "vm"
sail: vssra.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vssra.vv: mayLoad = false
sail vssra.vv: mayLoad = false
llvm vssra.vv: mayStore = false
sail vssra.vv: mayStore = false

Report: vssra.vx
llvm: vssra.vx "vd" "vs2" "rs1" "vm"
sail: vssra.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vssra.vx: mayLoad = false
sail vssra.vx: mayLoad = false
llvm vssra.vx: mayStore = false
sail vssra.vx: mayStore = false

Report: vssrl.vi
llvm: vssrl.vi "vd" "vs2" "imm" "vm"
sail: vssrl.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vssrl.vi: mayLoad = false
sail vssrl.vi: mayLoad = false
llvm vssrl.vi: mayStore = false
sail vssrl.vi: mayStore = false

Report: vssrl.vv
llvm: vssrl.vv "vd" "vs2" "vs1" "vm"
sail: vssrl.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vssrl.vv: mayLoad = false
sail vssrl.vv: mayLoad = false
llvm vssrl.vv: mayStore = false
sail vssrl.vv: mayStore = false

Report: vssrl.vx
llvm: vssrl.vx "vd" "vs2" "rs1" "vm"
sail: vssrl.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vssrl.vx: mayLoad = false
sail vssrl.vx: mayLoad = false
llvm vssrl.vx: mayStore = false
sail vssrl.vx: mayStore = false

Report: vssseg2e16.v
llvm: vssseg2e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg2e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg2e16.v: mayLoad = false
sail vssseg2e16.v: mayLoad = false
llvm vssseg2e16.v: mayStore = true
sail vssseg2e16.v: mayStore = true

Report: vssseg2e32.v
llvm: vssseg2e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg2e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg2e32.v: mayLoad = false
sail vssseg2e32.v: mayLoad = false
llvm vssseg2e32.v: mayStore = true
sail vssseg2e32.v: mayStore = true

Report: vssseg2e64.v
llvm: vssseg2e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg2e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg2e64.v: mayLoad = false
sail vssseg2e64.v: mayLoad = false
llvm vssseg2e64.v: mayStore = true
sail vssseg2e64.v: mayStore = true

Report: vssseg2e8.v
llvm: vssseg2e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg2e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg2e8.v: mayLoad = false
sail vssseg2e8.v: mayLoad = false
llvm vssseg2e8.v: mayStore = true
sail vssseg2e8.v: mayStore = true

Report: vssseg3e16.v
llvm: vssseg3e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg3e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg3e16.v: mayLoad = false
sail vssseg3e16.v: mayLoad = false
llvm vssseg3e16.v: mayStore = true
sail vssseg3e16.v: mayStore = true

Report: vssseg3e32.v
llvm: vssseg3e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg3e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg3e32.v: mayLoad = false
sail vssseg3e32.v: mayLoad = false
llvm vssseg3e32.v: mayStore = true
sail vssseg3e32.v: mayStore = true

Report: vssseg3e64.v
llvm: vssseg3e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg3e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg3e64.v: mayLoad = false
sail vssseg3e64.v: mayLoad = false
llvm vssseg3e64.v: mayStore = true
sail vssseg3e64.v: mayStore = true

Report: vssseg3e8.v
llvm: vssseg3e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg3e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg3e8.v: mayLoad = false
sail vssseg3e8.v: mayLoad = false
llvm vssseg3e8.v: mayStore = true
sail vssseg3e8.v: mayStore = true

Report: vssseg4e16.v
llvm: vssseg4e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg4e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg4e16.v: mayLoad = false
sail vssseg4e16.v: mayLoad = false
llvm vssseg4e16.v: mayStore = true
sail vssseg4e16.v: mayStore = true

Report: vssseg4e32.v
llvm: vssseg4e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg4e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg4e32.v: mayLoad = false
sail vssseg4e32.v: mayLoad = false
llvm vssseg4e32.v: mayStore = true
sail vssseg4e32.v: mayStore = true

Report: vssseg4e64.v
llvm: vssseg4e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg4e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg4e64.v: mayLoad = false
sail vssseg4e64.v: mayLoad = false
llvm vssseg4e64.v: mayStore = true
sail vssseg4e64.v: mayStore = true

Report: vssseg4e8.v
llvm: vssseg4e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg4e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg4e8.v: mayLoad = false
sail vssseg4e8.v: mayLoad = false
llvm vssseg4e8.v: mayStore = true
sail vssseg4e8.v: mayStore = true

Report: vssseg5e16.v
llvm: vssseg5e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg5e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg5e16.v: mayLoad = false
sail vssseg5e16.v: mayLoad = false
llvm vssseg5e16.v: mayStore = true
sail vssseg5e16.v: mayStore = true

Report: vssseg5e32.v
llvm: vssseg5e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg5e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg5e32.v: mayLoad = false
sail vssseg5e32.v: mayLoad = false
llvm vssseg5e32.v: mayStore = true
sail vssseg5e32.v: mayStore = true

Report: vssseg5e64.v
llvm: vssseg5e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg5e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg5e64.v: mayLoad = false
sail vssseg5e64.v: mayLoad = false
llvm vssseg5e64.v: mayStore = true
sail vssseg5e64.v: mayStore = true

Report: vssseg5e8.v
llvm: vssseg5e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg5e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg5e8.v: mayLoad = false
sail vssseg5e8.v: mayLoad = false
llvm vssseg5e8.v: mayStore = true
sail vssseg5e8.v: mayStore = true

Report: vssseg6e16.v
llvm: vssseg6e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg6e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg6e16.v: mayLoad = false
sail vssseg6e16.v: mayLoad = false
llvm vssseg6e16.v: mayStore = true
sail vssseg6e16.v: mayStore = true

Report: vssseg6e32.v
llvm: vssseg6e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg6e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg6e32.v: mayLoad = false
sail vssseg6e32.v: mayLoad = false
llvm vssseg6e32.v: mayStore = true
sail vssseg6e32.v: mayStore = true

Report: vssseg6e64.v
llvm: vssseg6e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg6e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg6e64.v: mayLoad = false
sail vssseg6e64.v: mayLoad = false
llvm vssseg6e64.v: mayStore = true
sail vssseg6e64.v: mayStore = true

Report: vssseg6e8.v
llvm: vssseg6e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg6e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg6e8.v: mayLoad = false
sail vssseg6e8.v: mayLoad = false
llvm vssseg6e8.v: mayStore = true
sail vssseg6e8.v: mayStore = true

Report: vssseg7e16.v
llvm: vssseg7e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg7e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg7e16.v: mayLoad = false
sail vssseg7e16.v: mayLoad = false
llvm vssseg7e16.v: mayStore = true
sail vssseg7e16.v: mayStore = true

Report: vssseg7e32.v
llvm: vssseg7e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg7e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg7e32.v: mayLoad = false
sail vssseg7e32.v: mayLoad = false
llvm vssseg7e32.v: mayStore = true
sail vssseg7e32.v: mayStore = true

Report: vssseg7e64.v
llvm: vssseg7e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg7e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg7e64.v: mayLoad = false
sail vssseg7e64.v: mayLoad = false
llvm vssseg7e64.v: mayStore = true
sail vssseg7e64.v: mayStore = true

Report: vssseg7e8.v
llvm: vssseg7e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg7e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg7e8.v: mayLoad = false
sail vssseg7e8.v: mayLoad = false
llvm vssseg7e8.v: mayStore = true
sail vssseg7e8.v: mayStore = true

Report: vssseg8e16.v
llvm: vssseg8e16.v "vs3" "rs1" "rs2" "vm"
sail: vssseg8e16.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg8e16.v: mayLoad = false
sail vssseg8e16.v: mayLoad = false
llvm vssseg8e16.v: mayStore = true
sail vssseg8e16.v: mayStore = true

Report: vssseg8e32.v
llvm: vssseg8e32.v "vs3" "rs1" "rs2" "vm"
sail: vssseg8e32.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg8e32.v: mayLoad = false
sail vssseg8e32.v: mayLoad = false
llvm vssseg8e32.v: mayStore = true
sail vssseg8e32.v: mayStore = true

Report: vssseg8e64.v
llvm: vssseg8e64.v "vs3" "rs1" "rs2" "vm"
sail: vssseg8e64.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg8e64.v: mayLoad = false
sail vssseg8e64.v: mayLoad = false
llvm vssseg8e64.v: mayStore = true
sail vssseg8e64.v: mayStore = true

Report: vssseg8e8.v
llvm: vssseg8e8.v "vs3" "rs1" "rs2" "vm"
sail: vssseg8e8.v "vs3" "rs1" "rs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, rs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, rs2) (1, rs1) (0, vs3) (-1, v0)
llvm vssseg8e8.v: mayLoad = false
sail vssseg8e8.v: mayLoad = false
llvm vssseg8e8.v: mayStore = true
sail vssseg8e8.v: mayStore = true

Report: vssub.vv
llvm: vssub.vv "vd" "vs2" "vs1" "vm"
sail: vssub.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vssub.vv: mayLoad = false
sail vssub.vv: mayLoad = false
llvm vssub.vv: mayStore = false
sail vssub.vv: mayStore = false

Report: vssub.vx
llvm: vssub.vx "vd" "vs2" "rs1" "vm"
sail: vssub.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vssub.vx: mayLoad = false
sail vssub.vx: mayLoad = false
llvm vssub.vx: mayStore = false
sail vssub.vx: mayStore = false

Report: vssubu.vv
llvm: vssubu.vv "vd" "vs2" "vs1" "vm"
sail: vssubu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vssubu.vv: mayLoad = false
sail vssubu.vv: mayLoad = false
llvm vssubu.vv: mayStore = false
sail vssubu.vv: mayStore = false

Report: vssubu.vx
llvm: vssubu.vx "vd" "vs2" "rs1" "vm"
sail: vssubu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vssubu.vx: mayLoad = false
sail vssubu.vx: mayLoad = false
llvm vssubu.vx: mayStore = false
sail vssubu.vx: mayStore = false

Report: vsub.vv
llvm: vsub.vv "vd" "vs2" "vs1" "vm"
sail: vsub.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vsub.vv: mayLoad = false
sail vsub.vv: mayLoad = false
llvm vsub.vv: mayStore = false
sail vsub.vv: mayStore = false

Report: vsub.vx
llvm: vsub.vx "vd" "vs2" "rs1" "vm"
sail: vsub.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vsub.vx: mayLoad = false
sail vsub.vx: mayLoad = false
llvm vsub.vx: mayStore = false
sail vsub.vx: mayStore = false

Report: vsuxei16.v
llvm: vsuxei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxei16.v: mayLoad = false
sail vsuxei16.v: mayLoad = false
llvm vsuxei16.v: mayStore = true
sail vsuxei16.v: mayStore = true

Report: vsuxei32.v
llvm: vsuxei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxei32.v: mayLoad = false
sail vsuxei32.v: mayLoad = false
llvm vsuxei32.v: mayStore = true
sail vsuxei32.v: mayStore = true

Report: vsuxei64.v
llvm: vsuxei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxei64.v: mayLoad = false
sail vsuxei64.v: mayLoad = false
llvm vsuxei64.v: mayStore = true
sail vsuxei64.v: mayStore = true

Report: vsuxei8.v
llvm: vsuxei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxei8.v: mayLoad = false
sail vsuxei8.v: mayLoad = false
llvm vsuxei8.v: mayStore = true
sail vsuxei8.v: mayStore = true

Report: vsuxseg2ei16.v
llvm: vsuxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg2ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg2ei16.v: mayLoad = false
sail vsuxseg2ei16.v: mayLoad = false
llvm vsuxseg2ei16.v: mayStore = true
sail vsuxseg2ei16.v: mayStore = true

Report: vsuxseg2ei32.v
llvm: vsuxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg2ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg2ei32.v: mayLoad = false
sail vsuxseg2ei32.v: mayLoad = false
llvm vsuxseg2ei32.v: mayStore = true
sail vsuxseg2ei32.v: mayStore = true

Report: vsuxseg2ei64.v
llvm: vsuxseg2ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg2ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg2ei64.v: mayLoad = false
sail vsuxseg2ei64.v: mayLoad = false
llvm vsuxseg2ei64.v: mayStore = true
sail vsuxseg2ei64.v: mayStore = true

Report: vsuxseg2ei8.v
llvm: vsuxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg2ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg2ei8.v: mayLoad = false
sail vsuxseg2ei8.v: mayLoad = false
llvm vsuxseg2ei8.v: mayStore = true
sail vsuxseg2ei8.v: mayStore = true

Report: vsuxseg3ei16.v
llvm: vsuxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg3ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg3ei16.v: mayLoad = false
sail vsuxseg3ei16.v: mayLoad = false
llvm vsuxseg3ei16.v: mayStore = true
sail vsuxseg3ei16.v: mayStore = true

Report: vsuxseg3ei32.v
llvm: vsuxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg3ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg3ei32.v: mayLoad = false
sail vsuxseg3ei32.v: mayLoad = false
llvm vsuxseg3ei32.v: mayStore = true
sail vsuxseg3ei32.v: mayStore = true

Report: vsuxseg3ei64.v
llvm: vsuxseg3ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg3ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg3ei64.v: mayLoad = false
sail vsuxseg3ei64.v: mayLoad = false
llvm vsuxseg3ei64.v: mayStore = true
sail vsuxseg3ei64.v: mayStore = true

Report: vsuxseg3ei8.v
llvm: vsuxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg3ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg3ei8.v: mayLoad = false
sail vsuxseg3ei8.v: mayLoad = false
llvm vsuxseg3ei8.v: mayStore = true
sail vsuxseg3ei8.v: mayStore = true

Report: vsuxseg4ei16.v
llvm: vsuxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg4ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg4ei16.v: mayLoad = false
sail vsuxseg4ei16.v: mayLoad = false
llvm vsuxseg4ei16.v: mayStore = true
sail vsuxseg4ei16.v: mayStore = true

Report: vsuxseg4ei32.v
llvm: vsuxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg4ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg4ei32.v: mayLoad = false
sail vsuxseg4ei32.v: mayLoad = false
llvm vsuxseg4ei32.v: mayStore = true
sail vsuxseg4ei32.v: mayStore = true

Report: vsuxseg4ei64.v
llvm: vsuxseg4ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg4ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg4ei64.v: mayLoad = false
sail vsuxseg4ei64.v: mayLoad = false
llvm vsuxseg4ei64.v: mayStore = true
sail vsuxseg4ei64.v: mayStore = true

Report: vsuxseg4ei8.v
llvm: vsuxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg4ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg4ei8.v: mayLoad = false
sail vsuxseg4ei8.v: mayLoad = false
llvm vsuxseg4ei8.v: mayStore = true
sail vsuxseg4ei8.v: mayStore = true

Report: vsuxseg5ei16.v
llvm: vsuxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg5ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg5ei16.v: mayLoad = false
sail vsuxseg5ei16.v: mayLoad = false
llvm vsuxseg5ei16.v: mayStore = true
sail vsuxseg5ei16.v: mayStore = true

Report: vsuxseg5ei32.v
llvm: vsuxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg5ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg5ei32.v: mayLoad = false
sail vsuxseg5ei32.v: mayLoad = false
llvm vsuxseg5ei32.v: mayStore = true
sail vsuxseg5ei32.v: mayStore = true

Report: vsuxseg5ei64.v
llvm: vsuxseg5ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg5ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg5ei64.v: mayLoad = false
sail vsuxseg5ei64.v: mayLoad = false
llvm vsuxseg5ei64.v: mayStore = true
sail vsuxseg5ei64.v: mayStore = true

Report: vsuxseg5ei8.v
llvm: vsuxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg5ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg5ei8.v: mayLoad = false
sail vsuxseg5ei8.v: mayLoad = false
llvm vsuxseg5ei8.v: mayStore = true
sail vsuxseg5ei8.v: mayStore = true

Report: vsuxseg6ei16.v
llvm: vsuxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg6ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg6ei16.v: mayLoad = false
sail vsuxseg6ei16.v: mayLoad = false
llvm vsuxseg6ei16.v: mayStore = true
sail vsuxseg6ei16.v: mayStore = true

Report: vsuxseg6ei32.v
llvm: vsuxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg6ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg6ei32.v: mayLoad = false
sail vsuxseg6ei32.v: mayLoad = false
llvm vsuxseg6ei32.v: mayStore = true
sail vsuxseg6ei32.v: mayStore = true

Report: vsuxseg6ei64.v
llvm: vsuxseg6ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg6ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg6ei64.v: mayLoad = false
sail vsuxseg6ei64.v: mayLoad = false
llvm vsuxseg6ei64.v: mayStore = true
sail vsuxseg6ei64.v: mayStore = true

Report: vsuxseg6ei8.v
llvm: vsuxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg6ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg6ei8.v: mayLoad = false
sail vsuxseg6ei8.v: mayLoad = false
llvm vsuxseg6ei8.v: mayStore = true
sail vsuxseg6ei8.v: mayStore = true

Report: vsuxseg7ei16.v
llvm: vsuxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg7ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg7ei16.v: mayLoad = false
sail vsuxseg7ei16.v: mayLoad = false
llvm vsuxseg7ei16.v: mayStore = true
sail vsuxseg7ei16.v: mayStore = true

Report: vsuxseg7ei32.v
llvm: vsuxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg7ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg7ei32.v: mayLoad = false
sail vsuxseg7ei32.v: mayLoad = false
llvm vsuxseg7ei32.v: mayStore = true
sail vsuxseg7ei32.v: mayStore = true

Report: vsuxseg7ei64.v
llvm: vsuxseg7ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg7ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg7ei64.v: mayLoad = false
sail vsuxseg7ei64.v: mayLoad = false
llvm vsuxseg7ei64.v: mayStore = true
sail vsuxseg7ei64.v: mayStore = true

Report: vsuxseg7ei8.v
llvm: vsuxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg7ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg7ei8.v: mayLoad = false
sail vsuxseg7ei8.v: mayLoad = false
llvm vsuxseg7ei8.v: mayStore = true
sail vsuxseg7ei8.v: mayStore = true

Report: vsuxseg8ei16.v
llvm: vsuxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg8ei16.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg8ei16.v: mayLoad = false
sail vsuxseg8ei16.v: mayLoad = false
llvm vsuxseg8ei16.v: mayStore = true
sail vsuxseg8ei16.v: mayStore = true

Report: vsuxseg8ei32.v
llvm: vsuxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg8ei32.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg8ei32.v: mayLoad = false
sail vsuxseg8ei32.v: mayLoad = false
llvm vsuxseg8ei32.v: mayStore = true
sail vsuxseg8ei32.v: mayStore = true

Report: vsuxseg8ei64.v
llvm: vsuxseg8ei64.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg8ei64.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg8ei64.v: mayLoad = false
sail vsuxseg8ei64.v: mayLoad = false
llvm vsuxseg8ei64.v: mayStore = true
sail vsuxseg8ei64.v: mayStore = true

Report: vsuxseg8ei8.v
llvm: vsuxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail: vsuxseg8ei8.v "vs3" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vs3)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vs3) (-1, v0)
llvm vsuxseg8ei8.v: mayLoad = false
sail vsuxseg8ei8.v: mayLoad = false
llvm vsuxseg8ei8.v: mayStore = true
sail vsuxseg8ei8.v: mayStore = true

Report: vwadd.vv
llvm: vwadd.vv "vd" "vs2" "vs1" "vm"
sail: vwadd.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwadd.vv: mayLoad = false
sail vwadd.vv: mayLoad = false
llvm vwadd.vv: mayStore = false
sail vwadd.vv: mayStore = false

Report: vwadd.vx
llvm: vwadd.vx "vd" "vs2" "rs1" "vm"
sail: vwadd.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwadd.vx: mayLoad = false
sail vwadd.vx: mayLoad = false
llvm vwadd.vx: mayStore = false
sail vwadd.vx: mayStore = false

Report: vwadd.wv
llvm: vwadd.wv "vd" "vs2" "vs1" "vm"
sail: vwadd.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwadd.wv: mayLoad = false
sail vwadd.wv: mayLoad = false
llvm vwadd.wv: mayStore = false
sail vwadd.wv: mayStore = false

Report: vwadd.wx
llvm: vwadd.wx "vd" "vs2" "rs1" "vm"
sail: vwadd.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwadd.wx: mayLoad = false
sail vwadd.wx: mayLoad = false
llvm vwadd.wx: mayStore = false
sail vwadd.wx: mayStore = false

Report: vwaddu.vv
llvm: vwaddu.vv "vd" "vs2" "vs1" "vm"
sail: vwaddu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwaddu.vv: mayLoad = false
sail vwaddu.vv: mayLoad = false
llvm vwaddu.vv: mayStore = false
sail vwaddu.vv: mayStore = false

Report: vwaddu.vx
llvm: vwaddu.vx "vd" "vs2" "rs1" "vm"
sail: vwaddu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwaddu.vx: mayLoad = false
sail vwaddu.vx: mayLoad = false
llvm vwaddu.vx: mayStore = false
sail vwaddu.vx: mayStore = false

Report: vwaddu.wv
llvm: vwaddu.wv "vd" "vs2" "vs1" "vm"
sail: vwaddu.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwaddu.wv: mayLoad = false
sail vwaddu.wv: mayLoad = false
llvm vwaddu.wv: mayStore = false
sail vwaddu.wv: mayStore = false

Report: vwaddu.wx
llvm: vwaddu.wx "vd" "vs2" "rs1" "vm"
sail: vwaddu.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwaddu.wx: mayLoad = false
sail vwaddu.wx: mayLoad = false
llvm vwaddu.wx: mayStore = false
sail vwaddu.wx: mayStore = false

Report: vwmacc.vv
llvm: vwmacc.vv "vd" "vs1" "vs2" "vm"
sail: vwmacc.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vwmacc.vv: mayLoad = false
sail vwmacc.vv: mayLoad = false
llvm vwmacc.vv: mayStore = false
sail vwmacc.vv: mayStore = false

Report: vwmacc.vx
llvm: vwmacc.vx "vd" "rs1" "vs2" "vm"
sail: vwmacc.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vwmacc.vx: mayLoad = false
sail vwmacc.vx: mayLoad = false
llvm vwmacc.vx: mayStore = false
sail vwmacc.vx: mayStore = false

Report: vwmaccsu.vv
llvm: vwmaccsu.vv "vd" "vs1" "vs2" "vm"
sail: vwmaccsu.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vwmaccsu.vv: mayLoad = false
sail vwmaccsu.vv: mayLoad = false
llvm vwmaccsu.vv: mayStore = false
sail vwmaccsu.vv: mayStore = false

Report: vwmaccsu.vx
llvm: vwmaccsu.vx "vd" "rs1" "vs2" "vm"
sail: vwmaccsu.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vwmaccsu.vx: mayLoad = false
sail vwmaccsu.vx: mayLoad = false
llvm vwmaccsu.vx: mayStore = false
sail vwmaccsu.vx: mayStore = false

Report: vwmaccu.vv
llvm: vwmaccu.vv "vd" "vs1" "vs2" "vm"
sail: vwmaccu.vv "vd" "vs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, vs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, vs1) (0, vd) (-1, v0)
llvm vwmaccu.vv: mayLoad = false
sail vwmaccu.vv: mayLoad = false
llvm vwmaccu.vv: mayStore = false
sail vwmaccu.vv: mayStore = false

Report: vwmaccu.vx
llvm: vwmaccu.vx "vd" "rs1" "vs2" "vm"
sail: vwmaccu.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vwmaccu.vx: mayLoad = false
sail vwmaccu.vx: mayLoad = false
llvm vwmaccu.vx: mayStore = false
sail vwmaccu.vx: mayStore = false

Report: vwmaccus.vx
llvm: vwmaccus.vx "vd" "rs1" "vs2" "vm"
sail: vwmaccus.vx "vd" "rs1" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs2) (1, rs1) (0, vd)
sail ins: (3, vm) (2, vs2) (1, rs1) (0, vd) (-1, v0)
llvm vwmaccus.vx: mayLoad = false
sail vwmaccus.vx: mayLoad = false
llvm vwmaccus.vx: mayStore = false
sail vwmaccus.vx: mayStore = false

Report: vwmul.vv
llvm: vwmul.vv "vd" "vs2" "vs1" "vm"
sail: vwmul.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwmul.vv: mayLoad = false
sail vwmul.vv: mayLoad = false
llvm vwmul.vv: mayStore = false
sail vwmul.vv: mayStore = false

Report: vwmul.vx
llvm: vwmul.vx "vd" "vs2" "rs1" "vm"
sail: vwmul.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwmul.vx: mayLoad = false
sail vwmul.vx: mayLoad = false
llvm vwmul.vx: mayStore = false
sail vwmul.vx: mayStore = false

Report: vwmulsu.vv
llvm: vwmulsu.vv "vd" "vs2" "vs1" "vm"
sail: vwmulsu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwmulsu.vv: mayLoad = false
sail vwmulsu.vv: mayLoad = false
llvm vwmulsu.vv: mayStore = false
sail vwmulsu.vv: mayStore = false

Report: vwmulsu.vx
llvm: vwmulsu.vx "vd" "vs2" "rs1" "vm"
sail: vwmulsu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwmulsu.vx: mayLoad = false
sail vwmulsu.vx: mayLoad = false
llvm vwmulsu.vx: mayStore = false
sail vwmulsu.vx: mayStore = false

Report: vwmulu.vv
llvm: vwmulu.vv "vd" "vs2" "vs1" "vm"
sail: vwmulu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwmulu.vv: mayLoad = false
sail vwmulu.vv: mayLoad = false
llvm vwmulu.vv: mayStore = false
sail vwmulu.vv: mayStore = false

Report: vwmulu.vx
llvm: vwmulu.vx "vd" "vs2" "rs1" "vm"
sail: vwmulu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwmulu.vx: mayLoad = false
sail vwmulu.vx: mayLoad = false
llvm vwmulu.vx: mayStore = false
sail vwmulu.vx: mayStore = false

Report: vwredsum.vs
llvm: vwredsum.vs "vd" "vs2" "vs1" "vm"
sail: vwredsum.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwredsum.vs: mayLoad = false
sail vwredsum.vs: mayLoad = false
llvm vwredsum.vs: mayStore = false
sail vwredsum.vs: mayStore = false

Report: vwredsumu.vs
llvm: vwredsumu.vs "vd" "vs2" "vs1" "vm"
sail: vwredsumu.vs "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwredsumu.vs: mayLoad = false
sail vwredsumu.vs: mayLoad = false
llvm vwredsumu.vs: mayStore = false
sail vwredsumu.vs: mayStore = false

Report: vwsub.vv
llvm: vwsub.vv "vd" "vs2" "vs1" "vm"
sail: vwsub.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwsub.vv: mayLoad = false
sail vwsub.vv: mayLoad = false
llvm vwsub.vv: mayStore = false
sail vwsub.vv: mayStore = false

Report: vwsub.vx
llvm: vwsub.vx "vd" "vs2" "rs1" "vm"
sail: vwsub.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwsub.vx: mayLoad = false
sail vwsub.vx: mayLoad = false
llvm vwsub.vx: mayStore = false
sail vwsub.vx: mayStore = false

Report: vwsub.wv
llvm: vwsub.wv "vd" "vs2" "vs1" "vm"
sail: vwsub.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwsub.wv: mayLoad = false
sail vwsub.wv: mayLoad = false
llvm vwsub.wv: mayStore = false
sail vwsub.wv: mayStore = false

Report: vwsub.wx
llvm: vwsub.wx "vd" "vs2" "rs1" "vm"
sail: vwsub.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwsub.wx: mayLoad = false
sail vwsub.wx: mayLoad = false
llvm vwsub.wx: mayStore = false
sail vwsub.wx: mayStore = false

Report: vwsubu.vv
llvm: vwsubu.vv "vd" "vs2" "vs1" "vm"
sail: vwsubu.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwsubu.vv: mayLoad = false
sail vwsubu.vv: mayLoad = false
llvm vwsubu.vv: mayStore = false
sail vwsubu.vv: mayStore = false

Report: vwsubu.vx
llvm: vwsubu.vx "vd" "vs2" "rs1" "vm"
sail: vwsubu.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwsubu.vx: mayLoad = false
sail vwsubu.vx: mayLoad = false
llvm vwsubu.vx: mayStore = false
sail vwsubu.vx: mayStore = false

Report: vwsubu.wv
llvm: vwsubu.wv "vd" "vs2" "vs1" "vm"
sail: vwsubu.wv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vwsubu.wv: mayLoad = false
sail vwsubu.wv: mayLoad = false
llvm vwsubu.wv: mayStore = false
sail vwsubu.wv: mayStore = false

Report: vwsubu.wx
llvm: vwsubu.wx "vd" "vs2" "rs1" "vm"
sail: vwsubu.wx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vwsubu.wx: mayLoad = false
sail vwsubu.wx: mayLoad = false
llvm vwsubu.wx: mayStore = false
sail vwsubu.wx: mayStore = false

Report: vxor.vi
llvm: vxor.vi "vd" "vs2" "imm" "vm"
sail: vxor.vi "vd" "vs2" "simm" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, imm) (1, vs2)
sail ins: (3, vm) (2, simm) (1, vs2) (0, vd) (-1, v0)
llvm vxor.vi: mayLoad = false
sail vxor.vi: mayLoad = false
llvm vxor.vi: mayStore = false
sail vxor.vi: mayStore = false

Report: vxor.vv
llvm: vxor.vv "vd" "vs2" "vs1" "vm"
sail: vxor.vv "vd" "vs2" "vs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, vs1) (1, vs2)
sail ins: (3, vm) (2, vs1) (1, vs2) (0, vd) (-1, v0)
llvm vxor.vv: mayLoad = false
sail vxor.vv: mayLoad = false
llvm vxor.vv: mayStore = false
sail vxor.vv: mayStore = false

Report: vxor.vx
llvm: vxor.vx "vd" "vs2" "rs1" "vm"
sail: vxor.vx "vd" "vs2" "rs1" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (3, vm) (2, rs1) (1, vs2)
sail ins: (3, vm) (2, rs1) (1, vs2) (0, vd) (-1, v0)
llvm vxor.vx: mayLoad = false
sail vxor.vx: mayLoad = false
llvm vxor.vx: mayStore = false
sail vxor.vx: mayStore = false

Report: vzext.vf2
llvm: vzext.vf2 "vd" "vs2" "vm"
sail: vzext.vf2 "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vzext.vf2: mayLoad = false
sail vzext.vf2: mayLoad = false
llvm vzext.vf2: mayStore = false
sail vzext.vf2: mayStore = false

Report: vzext.vf4
llvm: vzext.vf4 "vd" "vs2" "vm"
sail: vzext.vf4 "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vzext.vf4: mayLoad = false
sail vzext.vf4: mayLoad = false
llvm vzext.vf4: mayStore = false
sail vzext.vf4: mayStore = false

Report: vzext.vf8
llvm: vzext.vf8 "vd" "vs2" "vm"
sail: vzext.vf8 "vd" "vs2" "vm"
sail: v0 - implicit in
Different number of inputs
llvm outs: (0, vd)
sail outs: (0, vd)
llvm ins: (2, vm) (1, vs2)
sail ins: (2, vm) (1, vs2) (0, vd) (-1, v0)
llvm vzext.vf8: mayLoad = false
sail vzext.vf8: mayLoad = false
llvm vzext.vf8: mayStore = false
sail vzext.vf8: mayStore = false

Report: wfi
llvm: wfi 
sail: wfi 
llvm: rs1 - implicit in
llvm: rs2 - implicit in
Different number of inputs
llvm outs: 
sail outs: 
llvm ins: (-1, rs1) (-1, rs2)
sail ins: 
llvm wfi: mayLoad = false
sail wfi: mayLoad = false
llvm wfi: mayStore = false
sail wfi: mayStore = false

Report: xnor
llvm: xnor "rd" "rs1" "rs2"
sail: xnor "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm xnor: mayLoad = false
sail xnor: mayLoad = false
llvm xnor: mayStore = false
sail xnor: mayStore = false

Report: xor
llvm: xor "rd" "rs1" "rs2"
sail: xor "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm xor: mayLoad = false
sail xor: mayLoad = false
llvm xor: mayStore = false
sail xor: mayStore = false

Report: xori
llvm: xori "rd" "rs1" "imm12"
sail: xori "rd" "rs1" "imm"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, imm12) (1, rs1)
sail ins: (2, imm) (1, rs1)
llvm xori: mayLoad = false
sail xori: mayLoad = false
llvm xori: mayStore = false
sail xori: mayStore = false

Report: xperm4
llvm: xperm4 "rd" "rs1" "rs2"
sail: xperm4 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm xperm4: mayLoad = false
sail xperm4: mayLoad = false
llvm xperm4: mayStore = false
sail xperm4: mayStore = false

Report: xperm8
llvm: xperm8 "rd" "rs1" "rs2"
sail: xperm8 "rd" "rs1" "rs2"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (2, rs2) (1, rs1)
sail ins: (2, rs2) (1, rs1)
llvm xperm8: mayLoad = false
sail xperm8: mayLoad = false
llvm xperm8: mayStore = false
sail xperm8: mayStore = false

Report: zext.h
llvm: zext.h "rd" "rs1"
sail: zext.h "rd" "rs1"
llvm outs: (0, rd)
sail outs: (0, rd)
llvm ins: (1, rs1)
sail ins: (1, rs1)
llvm zext.h: mayLoad = false
sail zext.h: mayLoad = false
llvm zext.h: mayStore = false
sail zext.h: mayStore = false

Report: zip
llvm: zip "rd" "rs1"
sail: zip "rd" "rs1"
Different number of outs
Different number of inputs
llvm outs: (0, rd)
sail outs: 
llvm ins: (1, rs1)
sail ins: 
llvm zip: mayLoad = false
sail zip: mayLoad = false
llvm zip: mayStore = false
sail zip: mayStore = false

