// Seed: 3299497202
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8 = 1;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input supply0 id_2,
    output tri1 id_3
    , id_35,
    input uwire id_4,
    output tri0 id_5,
    input wor id_6,
    output supply0 id_7,
    input supply1 id_8,
    output uwire id_9,
    input wand id_10,
    input wor id_11,
    output tri0 id_12,
    output wand id_13,
    input wire id_14,
    input uwire id_15,
    output uwire id_16,
    input tri0 id_17,
    input uwire id_18,
    output tri0 id_19,
    input wand id_20,
    input tri id_21,
    input tri0 id_22,
    input wire id_23,
    input supply0 id_24,
    input uwire id_25,
    output wand id_26,
    input supply0 id_27,
    input tri1 id_28,
    output tri id_29,
    input wor id_30,
    input tri1 id_31,
    output supply1 id_32,
    input tri1 id_33
);
  wire id_36;
  module_0(
      id_35, id_36, id_36, id_36, id_36, id_35, id_36, id_36
  );
  wire id_37;
  assign id_35 = 1;
  wire id_38;
  id_39 :
  assert property (@(posedge id_21) $display(id_25, 1'b0 | id_14))
  else begin
    if (1) id_5 = 1;
  end
endmodule
