\hypertarget{main_8h}{}\doxysection{C\+:/\+Users/sxlga/git/\+Serial\+Test\+Project/\+Core/\+Inc/main.h File Reference}
\label{main_8h}\index{C:/Users/sxlga/git/SerialTestProject/Core/Inc/main.h@{C:/Users/sxlga/git/SerialTestProject/Core/Inc/main.h}}


\+: Header for \mbox{\hyperlink{main_8c}{main.\+c}} file. This file contains the common defines of the application.  


{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal.\+h\char`\"{}}\newline
Include dependency graph for main.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{main_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{main_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{main_8h_ab999182f429cec112dad333e0fd314c1}{R\+C\+C\+\_\+\+O\+S\+C32\+\_\+\+I\+N\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins_ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+14}}
\item 
\#define \mbox{\hyperlink{main_8h_ab4040fc0814cb90cb009a9bd71bdcd0e}{R\+C\+C\+\_\+\+O\+S\+C32\+\_\+\+I\+N\+\_\+\+G\+P\+I\+O\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{G\+P\+I\+OC}}
\item 
\#define \mbox{\hyperlink{main_8h_a9e7fe9ef57ddf8384a723ad6e78757e7}{R\+C\+C\+\_\+\+O\+S\+C32\+\_\+\+O\+U\+T\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins_ga77be5756e80bcdf18e1aa39b35d1d640}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+15}}
\item 
\#define \mbox{\hyperlink{main_8h_ad8aaea8c9e31f7ee24dbfdeb7e4e3e0f}{R\+C\+C\+\_\+\+O\+S\+C32\+\_\+\+O\+U\+T\+\_\+\+G\+P\+I\+O\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{G\+P\+I\+OC}}
\item 
\#define \mbox{\hyperlink{main_8h_ac04cdbb08548f9048be4e7780bbec9a2}{R\+C\+C\+\_\+\+O\+S\+C\+\_\+\+I\+N\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins_ga176efbf43a259b7bb0a85a47401505be}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+0}}
\item 
\#define \mbox{\hyperlink{main_8h_aae0f98b3d421f3c32ae40703187ef7b5}{R\+C\+C\+\_\+\+O\+S\+C\+\_\+\+I\+N\+\_\+\+G\+P\+I\+O\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{G\+P\+I\+OF}}
\item 
\#define \mbox{\hyperlink{main_8h_a63b9327ee5f4c52fc612140e61d5b294}{R\+C\+C\+\_\+\+O\+S\+C\+\_\+\+O\+U\+T\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins_ga6c35af4e75c3cb57bb650feaa7a136b5}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+1}}
\item 
\#define \mbox{\hyperlink{main_8h_ac2e29ced7784a839391d70ef3e38905a}{R\+C\+C\+\_\+\+O\+S\+C\+\_\+\+O\+U\+T\+\_\+\+G\+P\+I\+O\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{G\+P\+I\+OF}}
\item 
\#define \mbox{\hyperlink{main_8h_a5644600bf1ed996688dd87dc3f88526c}{U\+S\+A\+R\+T\+\_\+\+T\+X\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins_ga6eee38b797a7268f04357dfa2759efd2}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+2}}
\item 
\#define \mbox{\hyperlink{main_8h_a79a3e098f5d738c55a12e4272b7b2f84}{U\+S\+A\+R\+T\+\_\+\+T\+X\+\_\+\+G\+P\+I\+O\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}
\item 
\#define \mbox{\hyperlink{main_8h_ac93b92f1334823df872908c845c71afc}{U\+S\+A\+R\+T\+\_\+\+R\+X\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins_gadcaf899c018a0dde572b5af783565c62}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+3}}
\item 
\#define \mbox{\hyperlink{main_8h_aae451289f2eda1c04e3bf6d6120b6c0b}{U\+S\+A\+R\+T\+\_\+\+R\+X\+\_\+\+G\+P\+I\+O\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}
\item 
\#define \mbox{\hyperlink{main_8h_af17a94dd613cff35c699b06c7c6a2820}{L\+D2\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins_ga01cc9ed93f6fd12fd3403362779aaa18}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+5}}
\item 
\#define \mbox{\hyperlink{main_8h_a5aff6ddf7fe557e53b048115ad322aa0}{L\+D2\+\_\+\+G\+P\+I\+O\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}
\item 
\#define \mbox{\hyperlink{main_8h_af2c8a7a0746106e52f6f415b8921c21b}{T\+M\+S\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins_ga173023dced8f9692ade0f1176558ef70}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+13}}
\item 
\#define \mbox{\hyperlink{main_8h_affce477a22cc940d3962932cb33ec422}{T\+M\+S\+\_\+\+G\+P\+I\+O\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}
\item 
\#define \mbox{\hyperlink{main_8h_a9e21d9bed16b0275ff16a864ffb2ab6e}{T\+C\+K\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins_ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+14}}
\item 
\#define \mbox{\hyperlink{main_8h_a1541f23b870848a43f0274857badd175}{T\+C\+K\+\_\+\+G\+P\+I\+O\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{main_8h_a1730ffe1e560465665eb47d9264826f9}{Error\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function is executed in case of error occurrence. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\+: Header for \mbox{\hyperlink{main_8c}{main.\+c}} file. This file contains the common defines of the application. 

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2019 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{main_8h_a5aff6ddf7fe557e53b048115ad322aa0}\label{main_8h_a5aff6ddf7fe557e53b048115ad322aa0}} 
\index{main.h@{main.h}!LD2\_GPIO\_Port@{LD2\_GPIO\_Port}}
\index{LD2\_GPIO\_Port@{LD2\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD2\_GPIO\_Port}{LD2\_GPIO\_Port}}
{\footnotesize\ttfamily \#define L\+D2\+\_\+\+G\+P\+I\+O\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}}

\mbox{\Hypertarget{main_8h_af17a94dd613cff35c699b06c7c6a2820}\label{main_8h_af17a94dd613cff35c699b06c7c6a2820}} 
\index{main.h@{main.h}!LD2\_Pin@{LD2\_Pin}}
\index{LD2\_Pin@{LD2\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD2\_Pin}{LD2\_Pin}}
{\footnotesize\ttfamily \#define L\+D2\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins_ga01cc9ed93f6fd12fd3403362779aaa18}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+5}}}

\mbox{\Hypertarget{main_8h_ab4040fc0814cb90cb009a9bd71bdcd0e}\label{main_8h_ab4040fc0814cb90cb009a9bd71bdcd0e}} 
\index{main.h@{main.h}!RCC\_OSC32\_IN\_GPIO\_Port@{RCC\_OSC32\_IN\_GPIO\_Port}}
\index{RCC\_OSC32\_IN\_GPIO\_Port@{RCC\_OSC32\_IN\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{RCC\_OSC32\_IN\_GPIO\_Port}{RCC\_OSC32\_IN\_GPIO\_Port}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+O\+S\+C32\+\_\+\+I\+N\+\_\+\+G\+P\+I\+O\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{G\+P\+I\+OC}}}

\mbox{\Hypertarget{main_8h_ab999182f429cec112dad333e0fd314c1}\label{main_8h_ab999182f429cec112dad333e0fd314c1}} 
\index{main.h@{main.h}!RCC\_OSC32\_IN\_Pin@{RCC\_OSC32\_IN\_Pin}}
\index{RCC\_OSC32\_IN\_Pin@{RCC\_OSC32\_IN\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{RCC\_OSC32\_IN\_Pin}{RCC\_OSC32\_IN\_Pin}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+O\+S\+C32\+\_\+\+I\+N\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins_ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+14}}}

\mbox{\Hypertarget{main_8h_ad8aaea8c9e31f7ee24dbfdeb7e4e3e0f}\label{main_8h_ad8aaea8c9e31f7ee24dbfdeb7e4e3e0f}} 
\index{main.h@{main.h}!RCC\_OSC32\_OUT\_GPIO\_Port@{RCC\_OSC32\_OUT\_GPIO\_Port}}
\index{RCC\_OSC32\_OUT\_GPIO\_Port@{RCC\_OSC32\_OUT\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{RCC\_OSC32\_OUT\_GPIO\_Port}{RCC\_OSC32\_OUT\_GPIO\_Port}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+O\+S\+C32\+\_\+\+O\+U\+T\+\_\+\+G\+P\+I\+O\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{G\+P\+I\+OC}}}

\mbox{\Hypertarget{main_8h_a9e7fe9ef57ddf8384a723ad6e78757e7}\label{main_8h_a9e7fe9ef57ddf8384a723ad6e78757e7}} 
\index{main.h@{main.h}!RCC\_OSC32\_OUT\_Pin@{RCC\_OSC32\_OUT\_Pin}}
\index{RCC\_OSC32\_OUT\_Pin@{RCC\_OSC32\_OUT\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{RCC\_OSC32\_OUT\_Pin}{RCC\_OSC32\_OUT\_Pin}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+O\+S\+C32\+\_\+\+O\+U\+T\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins_ga77be5756e80bcdf18e1aa39b35d1d640}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+15}}}

\mbox{\Hypertarget{main_8h_aae0f98b3d421f3c32ae40703187ef7b5}\label{main_8h_aae0f98b3d421f3c32ae40703187ef7b5}} 
\index{main.h@{main.h}!RCC\_OSC\_IN\_GPIO\_Port@{RCC\_OSC\_IN\_GPIO\_Port}}
\index{RCC\_OSC\_IN\_GPIO\_Port@{RCC\_OSC\_IN\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{RCC\_OSC\_IN\_GPIO\_Port}{RCC\_OSC\_IN\_GPIO\_Port}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+O\+S\+C\+\_\+\+I\+N\+\_\+\+G\+P\+I\+O\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{G\+P\+I\+OF}}}

\mbox{\Hypertarget{main_8h_ac04cdbb08548f9048be4e7780bbec9a2}\label{main_8h_ac04cdbb08548f9048be4e7780bbec9a2}} 
\index{main.h@{main.h}!RCC\_OSC\_IN\_Pin@{RCC\_OSC\_IN\_Pin}}
\index{RCC\_OSC\_IN\_Pin@{RCC\_OSC\_IN\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{RCC\_OSC\_IN\_Pin}{RCC\_OSC\_IN\_Pin}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+O\+S\+C\+\_\+\+I\+N\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins_ga176efbf43a259b7bb0a85a47401505be}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+0}}}

\mbox{\Hypertarget{main_8h_ac2e29ced7784a839391d70ef3e38905a}\label{main_8h_ac2e29ced7784a839391d70ef3e38905a}} 
\index{main.h@{main.h}!RCC\_OSC\_OUT\_GPIO\_Port@{RCC\_OSC\_OUT\_GPIO\_Port}}
\index{RCC\_OSC\_OUT\_GPIO\_Port@{RCC\_OSC\_OUT\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{RCC\_OSC\_OUT\_GPIO\_Port}{RCC\_OSC\_OUT\_GPIO\_Port}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+O\+S\+C\+\_\+\+O\+U\+T\+\_\+\+G\+P\+I\+O\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{G\+P\+I\+OF}}}

\mbox{\Hypertarget{main_8h_a63b9327ee5f4c52fc612140e61d5b294}\label{main_8h_a63b9327ee5f4c52fc612140e61d5b294}} 
\index{main.h@{main.h}!RCC\_OSC\_OUT\_Pin@{RCC\_OSC\_OUT\_Pin}}
\index{RCC\_OSC\_OUT\_Pin@{RCC\_OSC\_OUT\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{RCC\_OSC\_OUT\_Pin}{RCC\_OSC\_OUT\_Pin}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+O\+S\+C\+\_\+\+O\+U\+T\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins_ga6c35af4e75c3cb57bb650feaa7a136b5}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+1}}}

\mbox{\Hypertarget{main_8h_a1541f23b870848a43f0274857badd175}\label{main_8h_a1541f23b870848a43f0274857badd175}} 
\index{main.h@{main.h}!TCK\_GPIO\_Port@{TCK\_GPIO\_Port}}
\index{TCK\_GPIO\_Port@{TCK\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TCK\_GPIO\_Port}{TCK\_GPIO\_Port}}
{\footnotesize\ttfamily \#define T\+C\+K\+\_\+\+G\+P\+I\+O\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}}

\mbox{\Hypertarget{main_8h_a9e21d9bed16b0275ff16a864ffb2ab6e}\label{main_8h_a9e21d9bed16b0275ff16a864ffb2ab6e}} 
\index{main.h@{main.h}!TCK\_Pin@{TCK\_Pin}}
\index{TCK\_Pin@{TCK\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TCK\_Pin}{TCK\_Pin}}
{\footnotesize\ttfamily \#define T\+C\+K\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins_ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+14}}}

\mbox{\Hypertarget{main_8h_affce477a22cc940d3962932cb33ec422}\label{main_8h_affce477a22cc940d3962932cb33ec422}} 
\index{main.h@{main.h}!TMS\_GPIO\_Port@{TMS\_GPIO\_Port}}
\index{TMS\_GPIO\_Port@{TMS\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TMS\_GPIO\_Port}{TMS\_GPIO\_Port}}
{\footnotesize\ttfamily \#define T\+M\+S\+\_\+\+G\+P\+I\+O\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}}

\mbox{\Hypertarget{main_8h_af2c8a7a0746106e52f6f415b8921c21b}\label{main_8h_af2c8a7a0746106e52f6f415b8921c21b}} 
\index{main.h@{main.h}!TMS\_Pin@{TMS\_Pin}}
\index{TMS\_Pin@{TMS\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TMS\_Pin}{TMS\_Pin}}
{\footnotesize\ttfamily \#define T\+M\+S\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins_ga173023dced8f9692ade0f1176558ef70}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+13}}}

\mbox{\Hypertarget{main_8h_aae451289f2eda1c04e3bf6d6120b6c0b}\label{main_8h_aae451289f2eda1c04e3bf6d6120b6c0b}} 
\index{main.h@{main.h}!USART\_RX\_GPIO\_Port@{USART\_RX\_GPIO\_Port}}
\index{USART\_RX\_GPIO\_Port@{USART\_RX\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{USART\_RX\_GPIO\_Port}{USART\_RX\_GPIO\_Port}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T\+\_\+\+R\+X\+\_\+\+G\+P\+I\+O\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}}

\mbox{\Hypertarget{main_8h_ac93b92f1334823df872908c845c71afc}\label{main_8h_ac93b92f1334823df872908c845c71afc}} 
\index{main.h@{main.h}!USART\_RX\_Pin@{USART\_RX\_Pin}}
\index{USART\_RX\_Pin@{USART\_RX\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{USART\_RX\_Pin}{USART\_RX\_Pin}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T\+\_\+\+R\+X\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins_gadcaf899c018a0dde572b5af783565c62}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+3}}}

\mbox{\Hypertarget{main_8h_a79a3e098f5d738c55a12e4272b7b2f84}\label{main_8h_a79a3e098f5d738c55a12e4272b7b2f84}} 
\index{main.h@{main.h}!USART\_TX\_GPIO\_Port@{USART\_TX\_GPIO\_Port}}
\index{USART\_TX\_GPIO\_Port@{USART\_TX\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{USART\_TX\_GPIO\_Port}{USART\_TX\_GPIO\_Port}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T\+\_\+\+T\+X\+\_\+\+G\+P\+I\+O\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}}

\mbox{\Hypertarget{main_8h_a5644600bf1ed996688dd87dc3f88526c}\label{main_8h_a5644600bf1ed996688dd87dc3f88526c}} 
\index{main.h@{main.h}!USART\_TX\_Pin@{USART\_TX\_Pin}}
\index{USART\_TX\_Pin@{USART\_TX\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{USART\_TX\_Pin}{USART\_TX\_Pin}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T\+\_\+\+T\+X\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins_ga6eee38b797a7268f04357dfa2759efd2}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+2}}}



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{main_8h_a1730ffe1e560465665eb47d9264826f9}\label{main_8h_a1730ffe1e560465665eb47d9264826f9}} 
\index{main.h@{main.h}!Error\_Handler@{Error\_Handler}}
\index{Error\_Handler@{Error\_Handler}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{Error\_Handler()}{Error\_Handler()}}
{\footnotesize\ttfamily void Error\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function is executed in case of error occurrence. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
