<div align="center">
<h1> ğŸ° Advanced Vending Machine Controller - Comprehensive Dual FSM Implementation
</div>

<div align="center">
  
  <img src="https://img.shields.io/badge/Verilog-HDL-blue?style=for-the-badge&logo=v&logoColor=white" alt="Verilog"/>
  <img src="https://img.shields.io/badge/Digital-Logic-green?style=for-the-badge&logo=electronjs&logoColor=white" alt="Digital Logic"/>
  <img src="https://img.shields.io/badge/FSM-Design-orange?style=for-the-badge&logo=statamic&logoColor=white" alt="FSM"/>
  <img src="https://img.shields.io/badge/RTL-Synthesis-red?style=for-the-badge&logo=integromat&logoColor=white" alt="RTL"/>
  <img src="https://img.shields.io/badge/Artix--7-FPGA-purple?style=for-the-badge" alt="FPGA"/>
  
  <h3>A comprehensive comparative study of Mealy and Moore FSM architectures through synthesizable RTL implementation of a multi-item vending machine controller with state-track design methodology</h3>
  
  [Overview](#ğŸ“‹-project-overview) â€¢ [Specifications](#ğŸ”§-key-specifications) â€¢ [Architecture](#ğŸ—ƒï¸-architecture-design) â€¢ [State Machines](#ğŸ”„-state-machine-design) â€¢ [Performance](#âš¡-performance-analysis) â€¢ [Usage](#ğŸš€-usage-guide)

  <img src="https://user-images.githubusercontent.com/74038190/212284100-561aa473-3905-4a80-b561-0d28506553ee.gif" width="900">
</div>

---

## ğŸ“– Table of Contents

- [Project Overview](#ğŸ“‹-project-overview)
- [Key Specifications](#ğŸ”§-key-specifications)
- [Features](#âœ¨-key-features)
- [Architecture Design](#ğŸ—ƒï¸-architecture-design)
- [State Machine Design](#ğŸ”„-state-machine-design)
- [Performance Analysis](#âš¡-performance-analysis)
- [Verification & Testing](#ğŸ§ª-verification--testing)
- [Usage Guide](#ğŸš€-usage-guide)
- [Design Insights](#ğŸ’¡-design-insights)
- [Repository Structure](#ğŸ“-repository-structure)
- [Author](#ğŸ‘¨â€ğŸ’»-author)

---

## ğŸ“‹ Project Overview

This project presents a **comprehensive comparative implementation** of Mealy and Moore Finite State Machines through a real-world application: a vending machine controller. The design employs a **state-track architectural methodology** where independent state sequences handle different item prices, enabling realistic multi-cycle change dispensing using only actual coin denominations.

**Research Focus:**
- Quantitative comparison of Mealy vs Moore FSM performance
- State-track architecture as a scalable design pattern
- Real-world constraints: actual coin denominations, transaction cancellation, multi-item support
- FPGA implementation validation with measured timing and power metrics

**Key Achievement:**
Both implementations successfully synthesized and implemented on Artix-7 FPGA with **79-81.5 MHz maximum operating frequencies**, demonstrating that design choice between Mealy and Moore architectures involves nuanced trade-offs beyond simple state count comparisons.

---

## ğŸ”§ Key Specifications

| Parameter | Mealy FSM | Moore FSM | Notes |
|-----------|-----------|-----------|-------|
| **Item Prices** | 15Â¢, 20Â¢, 25Â¢ | 15Â¢, 20Â¢, 25Â¢ | Three distinct items |
| **Accepted Coins** | 5Â¢ (Nickel), 10Â¢ (Dime) | 5Â¢ (Nickel), 10Â¢ (Dime) | Standard US denominations |
| **Total States** | **16 states** | **28 states** | 1.75Ã— more states in Moore |
| **State Encoding** | 4 bits | 5 bits | 1 additional bit required |
| **Max Frequency** | **79.05 MHz** | **81.50 MHz** | Moore 3.1% faster |
| **Setup Slack (WNS)** | +0.077 ns | +0.030 ns | Both timing-safe |
| **Hold Slack (WHS)** | +0.086 ns | +0.086 ns | Both hold-safe |
| **Power Consumption** | **72 mW** | **73 mW** | Mealy 1.4% lower |
| **Slice LUTs** | **24** | **28** | Mealy 14.3% fewer |
| **Slice Registers** | **5** | **5** | Same (state FFs differ) |
| **F7 Muxes** | 4 | 1 | Mealy uses more muxes |
| **F8 Muxes** | 2 | 0 | Mealy only |
| **Bonded IOBs** | 10 | 10 | Same I/O |
| **BUFGCTRL** | 1 | 1 | Same clocking |
| **Output Latency** | Immediate (combinational) | +1 cycle (registered) | Mealy responds faster |
| **Output Stability** | Combinational (may glitch) | Registered (glitch-free) | Moore more stable |
| **Architecture Style** | State-Track | State-Track | Scalable design pattern |
| **Reset Type** | Active-Low Async | Active-Low Async | Immediate initialization |
| **HDL Standard** | Verilog-2001 | Verilog-2001 | Industry standard |

---

## âœ¨ Key Features

**Dual FSM Implementation:**
- Complete Mealy and Moore versions with identical functionality
- Direct performance comparison under identical conditions
- Educational value: demonstrates fundamental FSM design principles

**State-Track Architecture:**
- Independent state sequences for each item price (15Â¢, 20Â¢, 25Â¢)
- Each track maintains its own multi-cycle change states (no state sharing between tracks)
- Scalable design: adding new items requires only new tracks
- Clear separation of concerns improves maintainability and debugging

**Realistic Operation:**
- Multi-cycle change dispensing using only actual denominations (5Â¢, 10Â¢)
- No abstract coins: 15Â¢ refund = 10Â¢ â†’ 5Â¢ sequence over 2 cycles
- 20Â¢ refund = 10Â¢ â†’ 10Â¢ sequence over 2 cycles
- Transaction cancellation with complete refund at any state

**Production-Ready Design:**
- Strict two-process FSM methodology
- Complete case coverage with default assignments
- Zero latch inference verified through synthesis
- Timing closure with positive slack margins

**Comprehensive Verification:**
- Unified testbench validates both implementations
- 17 test scenarios covering all item combinations
- Simulation duration: 2125 ns covering all test cases
- Waveform analysis confirms correct multi-cycle behavior

---

## ğŸ—ƒï¸ Architecture Design

### State-Track Methodology (Mealy FSM)

The **state-track architecture** branches into independent tracks for each item price. In Mealy FSM, **outputs are combinational** and generated immediately based on current state + inputs.
```
                             S_IDLE
                     (Item Selection Point)
                               |
         +---------------------+---------------------+
         |                     |                     |
     Select 15Â¢            Select 20Â¢            Select 25Â¢
         |                     |                     |
         v                     v                     v
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚    15Â¢ TRACK    â”‚  â”‚     20Â¢ TRACK     â”‚  â”‚     25Â¢ TRACK     â”‚
â”‚    (3 states)   â”‚  â”‚     (5 states)    â”‚  â”‚     (7 states)    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚    S_0C_15C     â”‚  â”‚     S_0C_20C      â”‚  â”‚     S_0C_25C      â”‚
â”‚        â†“        â”‚  â”‚         â†“         â”‚  â”‚         â†“         â”‚
â”‚    S_5C_15C     â”‚  â”‚     S_5C_20C      â”‚  â”‚     S_5C_25C      â”‚
â”‚        â†“        â”‚  â”‚         â†“         â”‚  â”‚         â†“         â”‚
â”‚    S_10C_15C    â”‚  â”‚     S_10C_20C     â”‚  â”‚     S_10C_25C     â”‚
â”‚                 â”‚  â”‚         â†“         â”‚  â”‚         â†“         â”‚
â”‚                 â”‚  â”‚     S_15C_20C     â”‚  â”‚     S_15C_25C     â”‚
â”‚                 â”‚  â”‚         â†“         â”‚  â”‚         â†“         â”‚
â”‚                 â”‚  â”‚ S_CHANGE_15C_20C* â”‚  â”‚     S_20C_25C     â”‚
â”‚                 â”‚  â”‚                   â”‚  â”‚         â†“         â”‚
â”‚                 â”‚  â”‚                   â”‚  â”‚ S_CHANGE_15C_25C* â”‚
â”‚                 â”‚  â”‚                   â”‚  â”‚         â†“         â”‚
â”‚                 â”‚  â”‚                   â”‚  â”‚ S_CHANGE_20C_25C* â”‚
â”‚                 â”‚  â”‚                   â”‚  â”‚                   â”‚
â”‚                 â”‚  â”‚   *Multi-cycle    â”‚  â”‚   *Multi-cycle    â”‚
â”‚                 â”‚  â”‚   refund state    â”‚  â”‚   refund state    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         |                     |                      |
         +---------------------+----------------------+
                               |
                   All tracks return to S_IDLE
```

### State-Track Methodology (Moore FSM)

The **state-track architecture** branches into independent tracks for each item price. In Moore FSM, **outputs depend only on state** and require dedicated output states.
```
                                   S_IDLE
                           (Item Selection Point)
                                     |
           +-------------------------+------------------------+
           |                         |                        |
       Select 15Â¢                Select 20Â¢               Select 25Â¢
           |                         |                        |
           v                         v                        v
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚      15Â¢ TRACK       â”‚  â”‚      20Â¢ TRACK       â”‚  â”‚     25Â¢ TRACK        â”‚
â”‚      (3 states)      â”‚  â”‚      (5 states)      â”‚  â”‚     (7 states)       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚      S_0C_15C        â”‚  â”‚      S_0C_20C        â”‚  â”‚      S_0C_25C        â”‚
â”‚          â†“           â”‚  â”‚          â†“           â”‚  â”‚          â†“           â”‚
â”‚      S_5C_15C        â”‚  â”‚      S_5C_20C        â”‚  â”‚      S_5C_25C        â”‚
â”‚          â†“           â”‚  â”‚          â†“           â”‚  â”‚          â†“           â”‚
â”‚      S_10C_15C       â”‚  â”‚      S_10C_20C       â”‚  â”‚      S_10C_25C       â”‚
â”‚          â†“           â”‚  â”‚          â†“           â”‚  â”‚          â†“           â”‚
â”‚      S_15C_15C       â”‚  â”‚      S_15C_20C       â”‚  â”‚      S_15C_25C       â”‚
â”‚          â†“           â”‚  â”‚          â†“           â”‚  â”‚          â†“           â”‚
â”‚   S_CHANGE_5C_15C    â”‚  â”‚      S_20C_20C       â”‚  â”‚      S_20C_25C       â”‚
â”‚          â†“           â”‚  â”‚          â†“           â”‚  â”‚          â†“           â”‚  
â”‚   S_CHANGE_10C_15C   â”‚  â”‚   S_CHANGE_5C_20C    â”‚  â”‚      S_25C_25C       â”‚
â”‚          â†“           â”‚  â”‚          â†“           â”‚  â”‚          â†“           â”‚
â”‚ S_CHANGE_5C_VEND_15C â”‚  â”‚   S_CHANGE_10C_20C   â”‚  â”‚   S_CHANGE_5C_25C    â”‚
â”‚                      â”‚  â”‚          â†“           â”‚  â”‚          â†“           â”‚
â”‚                      â”‚  â”‚   S_CHANGE_15C_20C   â”‚  â”‚   S_CHANGE_10C_25C   â”‚
â”‚                      â”‚  â”‚          â†“           â”‚  â”‚          â†“           â”‚
â”‚                      â”‚  â”‚ S_CHANGE_5C_VEND_20C â”‚  â”‚   S_CHANGE_15C_25C   â”‚
â”‚                      â”‚  â”‚                      â”‚  â”‚          â†“           â”‚
â”‚                      â”‚  â”‚                      â”‚  â”‚   S_CHANGE_20C_25C   â”‚
â”‚                      â”‚  â”‚                      â”‚  â”‚          â†“           â”‚
â”‚                      â”‚  â”‚                      â”‚  â”‚ S_CHANGE_5C_VEND_25C â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           |                          |                        |
           +--------------------------+------------------------+
                                      |
                         All tracks return to S_IDLE
```

**Track Characteristics:**
- **Isolation:** Each track operates independently with its own multi-cycle change states
- **Money Accumulation:** Tracks maintain accumulated coins specific to selected item
- **Exit Conditions:** Vend (sufficient money) or Cancel (refund and return to IDLE)

### Module Interfaces

Both FSMs share identical interfaces for direct comparison:

```verilog
module vending_machine_mealy/moore(
    // Clock and Reset
    input  wire       clk,          // System clock
    input  wire       rst,          // Active-low asynchronous reset
    
    // User Inputs
    input  wire       nickel,       // 5Â¢ coin insertion pulse
    input  wire       dime,         // 10Â¢ coin insertion pulse
    input  wire       cancel,       // Transaction cancellation
    input  wire [1:0] item_select,  // 01=15Â¢, 10=20Â¢, 11=25Â¢
    
    // Outputs
    output reg        vend,         // Item dispense signal
    output reg        change_5C,    // 5Â¢ coin return
    output reg        change_10C    // 10Â¢ coin return
);
```

**Timing Protocol:**
- All inputs sampled on rising edge of `clk`
- **Mealy outputs:** Change combinationally in same cycle when inputs change state transitions
- **Moore outputs:** Change only after state register updates (next cycle after inputs cause transition)
- Multi-cycle operations: Change outputs remain active across multiple clock cycles
- Reset: active-low; immediately returns FSM to S_IDLE

**Key Difference - Output Timing:**

| FSM Type | Output Behavior | Latency |
|----------|----------------|---------|
| **Mealy** | Outputs depend on current state + inputs; change combinationally when inputs arrive | **0 additional cycles** - immediate response to input changes |
| **Moore** | Outputs depend only on current state; change only after state register clocked | **+1 cycle** - must wait for state update before output changes |

---

## ğŸ”„ State Machine Design

### Mealy FSM (16 States)

**State Breakdown:**

| State Category | Count | State Names | Encodings |
|---------------|-------|-------------|-----------|
| **Idle** | 1 | `S_IDLE` | `4'b0000` |
| **15Â¢ Track** | 3 | `S_0C_15C`, `S_5C_15C`, `S_10C_15C` | `4'b0001`, `4'b0010`, `4'b0011` |
| **20Â¢ Track** | 5 | `S_0C_20C`, `S_5C_20C`, `S_10C_20C`, `S_15C_20C`, `S_CHANGE_15C_20C` | `4'b0100`-`4'b0111`, `4'b1000` |
| **25Â¢ Track** | 7 | `S_0C_25C`, `S_5C_25C`, `S_10C_25C`, `S_15C_25C`, `S_20C_25C`, `S_CHANGE_15C_25C`, `S_CHANGE_20C_25C` | `4'b1001`-`4'b1101`, `4'b1110`, `4'b1111` |
| **Total** | **16** | | **4-bit encoding** |


### Mealy FSM State Transition Diagram

```mermaid
stateDiagram-v2
    direction LR
    
    [*] --> IDLE: reset
    
    note right of IDLE
        Outputs depend on
        state + inputs
    end note
    
    IDLE --> 0C_15: item_select=01
    IDLE --> 0C_20: item_select=10
    IDLE --> 0C_25: item_select=11
    
    state "15Â¢ Track" as track15 {
        0C_15 --> 5C_15: nickel
        0C_15 --> 10C_15: dime
        5C_15 --> 10C_15: nickel
        5C_15 --> IDLE: dime/vend=1
        10C_15 --> IDLE: nickel/vend=1
        10C_15 --> IDLE: dime/vend=1,chg5=1
        
        0C_15 --> IDLE: cancel
        5C_15 --> IDLE: cancel/chg5=1
        10C_15 --> IDLE: cancel/chg10=1
    }
    
    state "20Â¢ Track" as track20 {
        0C_20 --> 5C_20: nickel
        0C_20 --> 10C_20: dime
        5C_20 --> 10C_20: nickel
        5C_20 --> 15C_20: dime
        10C_20 --> 15C_20: nickel
        10C_20 --> IDLE: dime/vend=1
        15C_20 --> IDLE: nickel/vend=1
        15C_20 --> IDLE: dime/vend=1,chg5=1
        15C_20 --> CHG15_20: cancel
        
        0C_20 --> IDLE: cancel
        5C_20 --> IDLE: cancel/chg5=1
        10C_20 --> IDLE: cancel/chg10=1
    }
    
    state "25Â¢ Track" as track25 {
        0C_25 --> 5C_25: nickel
        0C_25 --> 10C_25: dime
        5C_25 --> 10C_25: nickel
        5C_25 --> 15C_25: dime
        10C_25 --> 15C_25: nickel
        10C_25 --> 20C_25: dime
        15C_25 --> 20C_25: nickel
        15C_25 --> IDLE: dime/vend=1
        15C_25 --> CHG15_25: cancel
        20C_25 --> IDLE: nickel/vend=1
        20C_25 --> IDLE: dime/vend=1,chg5=1
        20C_25 --> CHG20_25: cancel
        
        0C_25 --> IDLE: cancel
        5C_25 --> IDLE: cancel/chg5=1
        10C_25 --> IDLE: cancel/chg10=1
    }
    
    CHG15_20 --> CHG15_20: !coin_done/chg10=1
    CHG15_20 --> IDLE: coin_done/chg5=1
    
    CHG15_25 --> CHG15_25: !coin_done/chg10=1
    CHG15_25 --> IDLE: coin_done/chg5=1
    
    CHG20_25 --> CHG20_25: !coin_done/chg10=1
    CHG20_25 --> IDLE: coin_done/chg10=1
```

### Moore FSM (28 States)

**State Breakdown:**

| State Category | Count | State Names | Encodings |
|---------------|-------|-------------|-----------|
| **Idle** | 1 | `S_IDLE` | `5'b00000` |
| **15Â¢ Track** | 7 | `S_0C_15C`, `S_5C_15C`, `S_10C_15C`, `S_15C_15C`, `S_CHANGE_5C_15C`, `S_CHANGE_10C_15C`, `S_CHANGE_5C_VEND_15C` | `5'b00001`-`5'b00111` |
| **20Â¢ Track** | 9 | `S_0C_20C`, `S_5C_20C`, `S_10C_20C`, `S_15C_20C`, `S_20C_20C`, `S_CHANGE_5C_20C`, `S_CHANGE_10C_20C`, `S_CHANGE_15C_20C`, `S_CHANGE_5C_VEND_20C` | `5'b01000`-`5'b10000` |
| **25Â¢ Track** | 11 | `S_0C_25C`, `S_5C_25C`, `S_10C_25C`, `S_15C_25C`, `S_20C_25C`, `S_25C_25C`, `S_CHANGE_5C_25C`, `S_CHANGE_10C_25C`, `S_CHANGE_15C_25C`, `S_CHANGE_20C_25C`, `S_CHANGE_5C_VEND_25C` | `5'b10001`-`5'b11011` |
| **Total** | **28** | | **5-bit encoding** |

### Moore FSM State Transition Diagram

```mermaid
stateDiagram-v2
    direction LR
    
    [*] --> IDLE: reset
    
    note right of IDLE
        Outputs depend
        only on state
    end note
    
    IDLE --> 0C_15: item_select=01
    IDLE --> 0C_20: item_select=10
    IDLE --> 0C_25: item_select=11
    
    state "15Â¢ Track" as track15 {
        0C_15 --> 5C_15: nickel
        0C_15 --> 10C_15: dime
        5C_15 --> 10C_15: nickel
        5C_15 --> VEND15: dime
        10C_15 --> VEND15: nickel
        10C_15 --> VEND15_CHG5: dime
        
        VEND15 --> IDLE
        VEND15_CHG5 --> IDLE
        
        0C_15 --> IDLE: cancel
        5C_15 --> CHG5_15: cancel
        10C_15 --> CHG10_15: cancel
        
        CHG5_15 --> IDLE
        CHG10_15 --> IDLE
    }
    
    state "20Â¢ Track" as track20 {
        0C_20 --> 5C_20: nickel
        0C_20 --> 10C_20: dime
        5C_20 --> 10C_20: nickel
        5C_20 --> 15C_20: dime
        10C_20 --> 15C_20: nickel
        10C_20 --> VEND20: dime
        15C_20 --> VEND20: nickel
        15C_20 --> VEND20_CHG5: dime
        
        VEND20 --> IDLE
        VEND20_CHG5 --> IDLE
        
        0C_20 --> IDLE: cancel
        5C_20 --> CHG5_20: cancel
        10C_20 --> CHG10_20: cancel
        15C_20 --> CHG15_20: cancel
        
        CHG5_20 --> IDLE
        CHG10_20 --> IDLE
        CHG15_20 --> CHG5_20
    }
    
    state "25Â¢ Track" as track25 {
        0C_25 --> 5C_25: nickel
        0C_25 --> 10C_25: dime
        5C_25 --> 10C_25: nickel
        5C_25 --> 15C_25: dime
        10C_25 --> 15C_25: nickel
        10C_25 --> 20C_25: dime
        15C_25 --> 20C_25: nickel
        15C_25 --> VEND25: dime
        20C_25 --> VEND25: nickel
        20C_25 --> VEND25_CHG5: dime
        
        VEND25 --> IDLE
        VEND25_CHG5 --> IDLE
        
        0C_25 --> IDLE: cancel
        5C_25 --> CHG5_25: cancel
        10C_25 --> CHG10_25: cancel
        15C_25 --> CHG15_25: cancel
        20C_25 --> CHG20_25: cancel
        
        CHG5_25 --> IDLE
        CHG10_25 --> IDLE
        CHG15_25 --> CHG5_25
        CHG20_25 --> CHG10_25
    }
```

---

## âš¡ Performance Analysis

### Timing Performance

**Achieved Maximum Frequencies:**

| FSM Type | Clock Period | Max Frequency | Setup Slack (WNS) | Hold Slack (WHS) | Status |
|----------|--------------|---------------|-------------------|------------------|--------|
| **Mealy** | **12.66 ns** | **79.05 MHz** | +0.077 ns | +0.086 ns | âœ… Met |
| **Moore** | **12.27 ns** | **81.50 MHz** | +0.030 ns | +0.086 ns | âœ… Met |

**Key Findings:**

1. **Moore is 3.1% Faster:** Despite having 75% more states, Moore FSM achieved higher maximum frequency
   - **Why?** Simpler combinational logic paths in Moore (outputs depend only on state, not inputs)
   - **Critical Path:** Mealy has longer combinational paths from inputs through state decode to outputs

2. **Both Meet Timing:** Positive slack margins confirm both designs are timing-safe
   - Mealy: Comfortable margin (+0.077ns setup, +0.086ns hold)
   - Moore: Tighter setup but still safe (+0.030ns setup, +0.086ns hold)

### Power Consumption

**Measured Power (Post-Implementation):**

| FSM Type | Total Power | Dynamic | Device Static | Junction Temp |
|----------|-------------|---------|---------------|---------------|
| **Mealy** | **72 mW** | 1 mW (2%) | 70 mW (98%) | 25.4Â°C |
| **Moore** | **73 mW** | 3 mW (4%) | 70 mW (96%) | 25.4Â°C |

**Key Findings:**

1. **Mealy Consumes 1.4% Less Power:** 72mW vs 73mW
2. **Static Power Dominates:** 96-98% of total power is leakage
3. **Dynamic Power Difference:** Mealy uses 67% less dynamic power (1mW vs 3mW)

### Comparative Metrics Table

| Metric | Mealy FSM | Moore FSM | Difference | Winner |
|--------|-----------|-----------|------------|--------|
| **Architecture** |
| Total States | 16 | 28 | +75% | Mealy âœ“ |
| State Encoding | 4 bits | 5 bits | +1 bit | Mealy âœ“ |
| **Timing** |
| Max Frequency | 79.05 MHz | 81.50 MHz | +3.1% | Moore âœ“ |
| Setup Slack | +0.077 ns | +0.030 ns | -0.047 ns | Mealy âœ“ |
| Hold Slack | +0.086 ns | +0.086 ns | Same | Tie |
| **Resources** |
| Slice LUTs | **24** | **28** | +16.7% | Mealy âœ“ |
| Slice Registers | **5** | **5** | Same | Tie |
| F7 Muxes | 4 | 1 | -75% | Moore âœ“ |
| F8 Muxes | 2 | 0 | -100% | Moore âœ“ |
| Bonded IOBs | 10 | 10 | Same | Tie |
| BUFGCTRL | 1 | 1 | Same | Tie |
| **Power** |
| Total Power | 72 mW | 73 mW | +1.4% | Mealy âœ“ |
| Dynamic Power | 1 mW | 3 mW | +200% | Mealy âœ“ |
| **Functional** |
| Output Response | Immediate (combinational) | +1 cycle (registered) | Faster | Mealy âœ“ |
| Output Stability | May glitch | Glitch-free | More stable | Moore âœ“ |

**Scorecard:**
- **Mealy Advantages:** 8 metrics (resources, power, response time, state count, setup slack)
- **Moore Advantages:** 4 metrics (frequency, output stability, fewer complex muxes)
- **Tied:** 4 metrics

---

## ğŸ§ª Verification & Testing

### Comprehensive Test Scenarios

**17 Test Cases** covering all functional requirements:

| Category | Tests | Coverage |
|----------|-------|----------|
| 15Â¢ Item Tests | 4 | Exact payment (3 ways) + overpayment |
| 20Â¢ Item Tests | 3 | Exact payment (2 ways) + overpayment |
| 25Â¢ Item Tests | 3 | Exact payment (2 ways) + overpayment |
| Simple Cancels | 3 | Cancel with 0Â¢, 5Â¢, 10Â¢ |
| Multi-Cycle Cancels | 2 | Cancel with 15Â¢, 20Â¢ (sequences) |
| Edge Cases | 2 | No selection, mid-transaction change |
| **Total** | **17** | Full functional coverage |

### Simulation Results

**Test Execution:**
- **Total Simulation Time:** 2125 ns (2.125 Î¼s)
- **All Tests Passed:** âœ… 17/17 for both Mealy and Moore
- **Waveform Coverage:** Complete verification captured in simulation screenshots

**Sample Output from Terminal:**

```
=== Vending Machine Test Started ===

Test 1: 15c Item - Nickel + Dime = Exact Amount
Time=85000 | State=0010 | vend=1 change_5C=0 change_10C=0
  >>> Item dispensed (exact amount)

Test 14: Select 25c Item, Insert Dime + Nickel, then Cancel
Time=1665000 | State=1110 | vend=0 change_5C=0 change_10C=1
  >>> 10c returned (cancelled)
Time=1675000 | State=1110 | vend=0 change_5C=1 change_10C=0
  >>> 5c returned (cancelled)

=== All Tests Completed ===
```

**Multi-Cycle Verification:**
- Test 14: 15Â¢ refund correctly dispensed as 10Â¢ (cycle 1) â†’ 5Â¢ (cycle 2)
- Test 15: 20Â¢ refund correctly dispensed as 10Â¢ (cycle 1) â†’ 10Â¢ (cycle 2)

---

## ğŸš€ Usage Guide

### Prerequisites

**Software Tools:**
- **Icarus Verilog + GTKWave** (open-source simulation and waveform viewing)
- **Xilinx Vivado** (synthesis, implementation, and FPGA programming)

### Clone Repository
```bash
git clone https://github.com/AyushVerma17/advanced-vending-machine-rtl.git
# make sure you are in the directory: advanced-vending-mahcine-rtl
```

### Using Icarus Verilog

**Testing Mealy FSM:**
```bash
# Compile
iverilog -o vend_mealy vending_machine_mealy.v vending_machine_tb.v

# Run
vvp vend_mealy

# View waveforms
gtkwave vending_machine.vcd &
```

**Testing Moore FSM:**
```bash
# Edit vending_machine_tb.v line ~18 to instantiate moore instead of mealy
# Compile
iverilog -o vend_moore vending_machine_moore.v vending_machine_tb.v

# Run
vvp vend_moore

# View waveform
gtkwave vending_machine.vcd &
```

### Using Vivado

**Create Project:**
```tcl
# ğŸ“ Create project
create_project -> advanced_vending_machine -> RTL Project
Parts -> Artix-7 -> xc7a35tcpg236-1

# â• Add sources (choose Mealy OR Moore)
Add Sources -> Add or create design sources -> vending_machine_mealy.v (or moore)
Add Sources -> Add or create simulation sources -> vending_machine_tb.v
# (Edit testbench to instantiate melay or moore module)
Add Sources -> Add or create constraints -> constraints.xdc
```

**Clock constraint**
```tcl
# ğŸ“ Add timing constraints to constraints.xdc:
# Clock creation
create_clock -period 12.66 [get_ports clk]

# Input delays
set_input_delay -clock [get_clocks clk] 2.0 [get_ports {nickel dime cancel rst}]
set_input_delay -clock [get_clocks clk] 2.0 [get_ports item_select[*]]

# Output delays  
set_output_delay -clock [get_clocks clk] 2.0 [get_ports {vend change_5C change_10C}]

```

**Run Synthesis & Implementation:**
```tcl

# ğŸ‘ï¸ RTL Analysis
RTL ANALYSIS -> Open Elaborated Design  

# â–¶ï¸ Run simulation
SIMULATION -> Run Simulation -> Run Behavioral Simulation

# ğŸ”§ Complete FPGA Implementation Flow
SYNTHESIS -> Run Synthesis
IMPLEMENTATION -> Run Implementation

# ğŸ“Š Generate reports
Reports -> Timing Summary, Utilization, Power Analysis
Layout -> Device -> View implementation details

```
---

## ğŸ’¡ Design Insights

### Application-Specific Recommendations

| Application Domain | Recommendation | Primary Reason |
|-------------------|----------------|----------------|
| **Real-time control** | Mealy | Immediate response (0 cycles) |
| **Safety-critical** | Moore | Glitch-free registered outputs |
| **High-speed protocols** | Mealy | Faster response time |
| **Pipeline designs** | Moore | Higher max frequency |
| **Resource-limited** | Mealy | 14% fewer LUTs |
| **Power-sensitive** | Mealy | 67% less dynamic power |
| **Easy debugging** | Moore | Clear state-output relationship |
| **General purpose** | Moore | More stable, slightly faster |

---

## ğŸ“ Repository Structure

```
advanced-vending-machine-rtl/
â”‚
â”œâ”€â”€ ğŸ“„ vending_machine_mealy.v           # Mealy FSM (16 states, 4-bit)
â”œâ”€â”€ ğŸ“„ vending_machine_moore.v           # Moore FSM (28 states, 5-bit)
â”œâ”€â”€ ğŸ“„ vending_machine_tb.v              # Unified testbench (17 tests)
â”‚
â”œâ”€â”€ ğŸ“„ constraints.sdc                   # SDC timing constraints
â”‚
â”œâ”€â”€ ğŸ“Š Simulation Results/
â”‚   â”œâ”€â”€ Behavioral_Simulation_1.png     # Waveform part 1
â”‚   â””â”€â”€ Behavioral_Simulation_2.png     # Waveform part 2 
â”‚
â”œâ”€â”€ Mealy_Implementation/
â”‚   â”œâ”€â”€ Utilization_Report.png      # 24 LUTs, 5 FFs
â”‚   â”œâ”€â”€ Power_Summary.png           # 72mW power
â”‚   â”œâ”€â”€ Timing_Summary.png          # 79.05MHz
â”‚   â”œâ”€â”€ RTL_Schematic.pdf           # RTL view
â”‚   â””â”€â”€ Synthesized_Schematic.pdf   # Gate-level view
â”‚   
â”œâ”€â”€ Moore_Implementation/
â”‚   â”œâ”€â”€ Utilization_Report.png      # 28 LUTs, 5 FFs
â”‚   â”œâ”€â”€ Power_Summary.png           # 73mW power
â”‚   â”œâ”€â”€ Timing_Summary.png          # 81.5MHz
â”‚   â”œâ”€â”€ RTL_Schematic.pdf           # RTL view
â”‚   â””â”€â”€ Synthesized_Schematic.pdf   # Gate-level view
â”‚
â”œâ”€â”€ README.md                       # This file
â”‚
â””â”€â”€ ğŸ“œ LICENSE                      # MIT License
```

---

## ğŸ‘¨â€ğŸ’» Author

**Ayush Verma**  
B.Tech ECE, VIT Vellore, Tamil Nadu, India  
Email: ayushverma.ayuv@gmail.com

<a href="https://github.com/AyushVerma17">
  <img src="https://img.shields.io/badge/GitHub-100000?style=for-the-badge&logo=github&logoColor=white" alt="GitHub"/>
</a>
<a href="https://www.linkedin.com/in/ayushverma/?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=ios_app">
  <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn"/>
</a>

---

<div align="center">

### ğŸŒŸ Found this project useful? Give it a star!

*Designed with passion for digital design excellence*

</div>