19:42:28 INFO  : Registering command handlers for Vitis TCF services
19:42:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\ZJYJY\Product\ZU28DR\cpri_slave_0_ex\vitis_project\temp_xsdb_launch_script.tcl
19:42:30 INFO  : Platform repository initialization has completed.
19:42:30 INFO  : XSCT server has started successfully.
19:42:30 INFO  : Successfully done setting XSCT server connection channel  
19:42:30 INFO  : plnx-install-location is set to ''
19:42:30 INFO  : Successfully done query RDI_DATADIR 
19:42:30 INFO  : Successfully done setting workspace for the tool. 
19:43:37 INFO  : Result from executing command 'getProjects': design_top
19:43:37 INFO  : Result from executing command 'getPlatforms': 
19:43:37 WARN  : An unexpected exception occurred in the module 'platform project logging'
19:43:37 INFO  : Platform 'design_top' is added to custom repositories.
19:43:46 INFO  : Platform 'design_top' is added to custom repositories.
19:45:22 INFO  : Result from executing command 'getProjects': design_top
19:45:22 INFO  : Result from executing command 'getPlatforms': design_top|D:/ZJYJY/Product/ZU28DR/cpri_slave_0_ex/vitis_project/design_top/export/design_top/design_top.xpfm
19:47:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\ZJYJY\Product\ZU28DR\cpri_slave_0_ex\vitis_project\temp_xsdb_launch_script.tcl
19:47:21 INFO  : XSCT server has started successfully.
19:47:21 INFO  : Successfully done setting XSCT server connection channel  
19:47:21 INFO  : plnx-install-location is set to ''
19:47:21 INFO  : Successfully done setting workspace for the tool. 
19:47:24 INFO  : Platform repository initialization has completed.
19:47:24 INFO  : Successfully done query RDI_DATADIR 
19:47:24 INFO  : Registering command handlers for Vitis TCF services
19:47:53 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
19:47:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_ex/vitis_project/design_top/export/design_top/hw/design_top.xsa is already opened

19:48:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:12 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
19:48:12 INFO  : 'jtag frequency' command is executed.
19:48:12 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:48:12 INFO  : Context for 'APU' is selected.
19:48:13 INFO  : System reset is completed.
19:48:16 INFO  : 'after 3000' command is executed.
19:48:17 INFO  : Context for 'RPU' is selected.
19:48:17 INFO  : Split mode is enabled for R5#1
19:48:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
19:48:37 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_ex/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
19:48:37 INFO  : Context for 'APU' is selected.
19:48:37 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_ex/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
19:48:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:37 INFO  : Context for 'APU' is selected.
19:48:37 INFO  : Boot mode is read from the target.
19:48:37 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:48:37 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
19:48:38 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_ex/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
19:48:38 INFO  : 'set bp_48_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:48:39 INFO  : 'con -block -timeout 60' command is executed.
19:48:39 INFO  : 'bpremove $bp_48_38_fsbl_bp' command is executed.
19:48:39 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:48:39 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
19:48:39 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_ex/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
19:48:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_ex/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_ex/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_ex/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_48_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_38_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_ex/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:39 INFO  : Context for processor 'psu_cortexr5_0' is selected.
19:48:39 INFO  : 'con' command is executed.
19:48:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

19:48:39 INFO  : Disconnected from the channel tcfchan#2.
20:01:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:16 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
20:01:16 INFO  : 'jtag frequency' command is executed.
20:01:16 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:01:16 INFO  : Context for 'APU' is selected.
20:01:17 INFO  : System reset is completed.
20:01:20 INFO  : 'after 3000' command is executed.
20:01:20 INFO  : Context for 'RPU' is selected.
20:01:20 INFO  : Split mode is enabled for R5#1
20:01:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
20:01:39 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_ex/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
20:01:39 INFO  : Context for 'APU' is selected.
20:01:48 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_ex/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
20:01:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:48 INFO  : Context for 'APU' is selected.
20:01:48 INFO  : Boot mode is read from the target.
20:01:48 INFO  : Context for processor 'psu_cortexr5_0' is selected.
20:01:48 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
20:01:48 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_ex/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
20:01:48 INFO  : 'set bp_1_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:01:49 INFO  : 'con -block -timeout 60' command is executed.
20:01:49 INFO  : 'bpremove $bp_1_48_fsbl_bp' command is executed.
20:01:49 INFO  : Context for processor 'psu_cortexr5_0' is selected.
20:01:50 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
20:01:50 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_ex/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
20:01:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_ex/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_ex/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_ex/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_1_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_48_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_ex/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:50 INFO  : Context for processor 'psu_cortexr5_0' is selected.
20:01:50 INFO  : 'con' command is executed.
20:01:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

20:01:50 INFO  : Disconnected from the channel tcfchan#3.
09:12:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\ZJYJY\Product\ZU28DR\cpri_slave_0_zu28\vitis_project\temp_xsdb_launch_script.tcl
09:12:52 INFO  : XSCT server has started successfully.
09:12:52 INFO  : Successfully done setting XSCT server connection channel  
09:12:52 INFO  : plnx-install-location is set to ''
09:12:52 INFO  : Successfully done setting workspace for the tool. 
09:12:54 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


09:12:54 INFO  : Platform repository initialization has completed.
09:12:54 INFO  : Successfully done query RDI_DATADIR 
09:12:55 INFO  : Registering command handlers for Vitis TCF services
09:12:59 ERROR : Invalid hardware specification '${sdxTcfLaunchFile:project=hello_r5;fileType=hw;}' in launch configuration 'Debugger_hello_r5-GDB'.
09:13:24 ERROR : Invalid hardware specification '${sdxTcfLaunchFile:project=hello_r5;fileType=hw;}' in launch configuration 'Debugger_hello_r5-GDB'.
09:13:49 ERROR : Invalid hardware specification '${sdxTcfLaunchFile:project=hello_r5;fileType=hw;}' in launch configuration 'Debugger_hello_r5-GDB'.
09:13:54 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
09:13:54 ERROR : Failed to get platform details for the project 'hello_r5'. Cannot sync application flags.
09:15:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:15:22 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
09:15:22 INFO  : 'jtag frequency' command is executed.
09:15:22 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:15:23 INFO  : Context for 'APU' is selected.
09:15:24 INFO  : System reset is completed.
09:15:27 INFO  : 'after 3000' command is executed.
09:15:27 INFO  : Context for 'RPU' is selected.
09:15:27 INFO  : Split mode is enabled for R5#1
09:15:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
09:15:47 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
09:15:48 INFO  : Context for 'APU' is selected.
09:15:48 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
09:15:48 INFO  : 'configparams force-mem-access 1' command is executed.
09:15:48 INFO  : Context for 'APU' is selected.
09:15:48 INFO  : Boot mode is read from the target.
09:15:48 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:15:48 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:15:48 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
09:15:48 INFO  : 'set bp_15_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:15:49 INFO  : 'con -block -timeout 60' command is executed.
09:15:49 INFO  : 'bpremove $bp_15_48_fsbl_bp' command is executed.
09:15:49 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:15:49 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:15:49 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
09:15:49 INFO  : 'configparams force-mem-access 0' command is executed.
09:15:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_15_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_48_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

09:15:49 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:15:50 INFO  : 'con' command is executed.
09:15:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:15:50 INFO  : Disconnected from the channel tcfchan#1.
09:16:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:16:29 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
09:16:29 INFO  : 'jtag frequency' command is executed.
09:16:29 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:16:29 INFO  : Context for 'APU' is selected.
09:16:30 INFO  : System reset is completed.
09:16:33 INFO  : 'after 3000' command is executed.
09:16:33 INFO  : Context for 'RPU' is selected.
09:16:33 INFO  : Split mode is enabled for R5#1
09:16:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
09:16:54 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
09:16:54 INFO  : Context for 'APU' is selected.
09:16:58 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
09:16:58 INFO  : 'configparams force-mem-access 1' command is executed.
09:16:58 INFO  : Context for 'APU' is selected.
09:16:58 INFO  : Boot mode is read from the target.
09:16:58 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:16:58 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:16:59 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
09:16:59 INFO  : 'set bp_16_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:17:00 INFO  : 'con -block -timeout 60' command is executed.
09:17:00 INFO  : 'bpremove $bp_16_59_fsbl_bp' command is executed.
09:17:00 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:17:00 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:17:00 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
09:17:00 INFO  : 'configparams force-mem-access 0' command is executed.
09:17:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_16_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_59_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

09:17:00 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:17:00 INFO  : 'con' command is executed.
09:17:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:17:00 INFO  : Disconnected from the channel tcfchan#2.
09:17:41 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
09:18:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa is already opened

09:18:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:18:29 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
09:18:29 INFO  : 'jtag frequency' command is executed.
09:18:29 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:18:29 INFO  : Context for 'APU' is selected.
09:18:30 INFO  : System reset is completed.
09:18:33 INFO  : 'after 3000' command is executed.
09:18:33 INFO  : Context for 'RPU' is selected.
09:18:33 INFO  : Split mode is enabled for R5#1
09:18:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
09:18:53 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
09:18:53 INFO  : Context for 'APU' is selected.
09:18:54 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
09:18:54 INFO  : 'configparams force-mem-access 1' command is executed.
09:18:54 INFO  : Context for 'APU' is selected.
09:18:54 INFO  : Boot mode is read from the target.
09:18:54 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:18:54 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:18:54 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
09:18:54 INFO  : 'set bp_18_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:18:55 INFO  : 'con -block -timeout 60' command is executed.
09:18:55 INFO  : 'bpremove $bp_18_54_fsbl_bp' command is executed.
09:18:55 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:18:55 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:18:55 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
09:18:55 INFO  : 'configparams force-mem-access 0' command is executed.
09:18:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_18_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_54_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

09:18:55 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:18:55 INFO  : 'con' command is executed.
09:18:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:18:55 INFO  : Disconnected from the channel tcfchan#4.
10:04:57 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
10:05:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa is already opened

10:28:42 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
10:28:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa is already opened

10:29:28 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
10:29:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa is already opened

10:32:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:32:22 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:55:05 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
10:55:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa is already opened

10:55:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:15 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
10:55:15 INFO  : 'jtag frequency' command is executed.
10:55:15 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:55:15 INFO  : Context for 'APU' is selected.
10:55:16 INFO  : System reset is completed.
10:55:19 INFO  : 'after 3000' command is executed.
10:55:19 INFO  : Context for 'RPU' is selected.
10:55:19 INFO  : Split mode is enabled for R5#1
10:55:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
10:55:39 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
10:55:39 INFO  : Context for 'APU' is selected.
10:55:39 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
10:55:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:39 INFO  : Context for 'APU' is selected.
10:55:39 INFO  : Boot mode is read from the target.
10:55:39 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:55:39 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
10:55:40 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
10:55:40 INFO  : 'set bp_55_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:55:41 INFO  : 'con -block -timeout 60' command is executed.
10:55:41 INFO  : 'bpremove $bp_55_40_fsbl_bp' command is executed.
10:55:41 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:55:41 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
10:55:41 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
10:55:41 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_55_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_40_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:41 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:55:41 INFO  : 'con' command is executed.
10:55:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

10:55:41 INFO  : Disconnected from the channel tcfchan#8.
11:04:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:05 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
11:04:05 INFO  : 'jtag frequency' command is executed.
11:04:05 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:04:05 INFO  : Context for 'APU' is selected.
11:04:06 INFO  : System reset is completed.
11:04:09 INFO  : 'after 3000' command is executed.
11:04:09 INFO  : Context for 'RPU' is selected.
11:04:09 INFO  : Split mode is enabled for R5#1
11:04:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
11:04:29 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
11:04:29 INFO  : Context for 'APU' is selected.
11:04:35 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
11:04:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:35 INFO  : Context for 'APU' is selected.
11:04:35 INFO  : Boot mode is read from the target.
11:04:35 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:04:35 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:04:36 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
11:04:36 INFO  : 'set bp_4_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:04:37 INFO  : 'con -block -timeout 60' command is executed.
11:04:37 INFO  : 'bpremove $bp_4_36_fsbl_bp' command is executed.
11:04:37 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:04:37 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:04:37 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
11:04:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_4_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_36_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:37 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:04:37 INFO  : 'con' command is executed.
11:04:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:04:37 INFO  : Disconnected from the channel tcfchan#10.
11:18:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:52 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
11:18:52 INFO  : 'jtag frequency' command is executed.
11:18:52 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:18:52 INFO  : Context for 'APU' is selected.
11:18:53 INFO  : System reset is completed.
11:18:56 INFO  : 'after 3000' command is executed.
11:18:56 INFO  : Context for 'RPU' is selected.
11:18:56 INFO  : Split mode is enabled for R5#1
11:18:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
11:19:15 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
11:19:15 INFO  : Context for 'APU' is selected.
11:19:24 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
11:19:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:24 INFO  : Context for 'APU' is selected.
11:19:24 INFO  : Boot mode is read from the target.
11:19:24 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:19:24 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:19:24 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
11:19:24 INFO  : 'set bp_19_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:19:25 INFO  : 'con -block -timeout 60' command is executed.
11:19:25 INFO  : 'bpremove $bp_19_24_fsbl_bp' command is executed.
11:19:25 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:19:25 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:19:25 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
11:19:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_19_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_24_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:19:25 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:19:25 INFO  : 'con' command is executed.
11:19:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:19:25 INFO  : Disconnected from the channel tcfchan#11.
11:24:35 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
11:24:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa is already opened

11:24:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:52 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
11:24:52 INFO  : 'jtag frequency' command is executed.
11:24:52 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:24:52 INFO  : Context for 'APU' is selected.
11:24:53 INFO  : System reset is completed.
11:24:56 INFO  : 'after 3000' command is executed.
11:24:56 INFO  : Context for 'RPU' is selected.
11:24:56 INFO  : Split mode is enabled for R5#1
11:24:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
11:25:16 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
11:25:16 INFO  : Context for 'APU' is selected.
11:25:17 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
11:25:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:17 INFO  : Context for 'APU' is selected.
11:25:17 INFO  : Boot mode is read from the target.
11:25:17 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:25:17 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:25:17 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
11:25:17 INFO  : 'set bp_25_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:25:18 INFO  : 'con -block -timeout 60' command is executed.
11:25:18 INFO  : 'bpremove $bp_25_17_fsbl_bp' command is executed.
11:25:18 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:25:18 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:25:18 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
11:25:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_25_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_17_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:18 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:25:18 INFO  : 'con' command is executed.
11:25:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:25:18 INFO  : Disconnected from the channel tcfchan#13.
11:27:08 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
11:27:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa is already opened

11:27:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:27 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
11:27:27 INFO  : 'jtag frequency' command is executed.
11:27:27 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:27:27 INFO  : Context for 'APU' is selected.
11:27:29 INFO  : System reset is completed.
11:27:32 INFO  : 'after 3000' command is executed.
11:27:32 INFO  : Context for 'RPU' is selected.
11:27:32 INFO  : Split mode is enabled for R5#1
11:27:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
11:27:52 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
11:27:52 INFO  : Context for 'APU' is selected.
11:27:52 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
11:27:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:52 INFO  : Context for 'APU' is selected.
11:27:52 INFO  : Boot mode is read from the target.
11:27:52 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:27:52 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:27:53 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
11:27:53 INFO  : 'set bp_27_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:27:54 INFO  : 'con -block -timeout 60' command is executed.
11:27:54 INFO  : 'bpremove $bp_27_53_fsbl_bp' command is executed.
11:27:54 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:27:54 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:27:54 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
11:27:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_27_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_53_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:54 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:27:54 INFO  : 'con' command is executed.
11:27:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:27:54 INFO  : Disconnected from the channel tcfchan#15.
13:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:24 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
13:32:24 INFO  : 'jtag frequency' command is executed.
13:32:24 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:32:24 INFO  : Context for 'APU' is selected.
13:32:25 INFO  : System reset is completed.
13:32:28 INFO  : 'after 3000' command is executed.
13:32:28 INFO  : Context for 'RPU' is selected.
13:32:28 INFO  : Split mode is enabled for R5#1
13:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
13:32:48 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
13:32:48 INFO  : Context for 'APU' is selected.
13:32:56 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
13:32:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:56 INFO  : Context for 'APU' is selected.
13:32:56 INFO  : Boot mode is read from the target.
13:32:56 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:32:56 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:32:56 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
13:32:56 INFO  : 'set bp_32_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:32:57 INFO  : 'con -block -timeout 60' command is executed.
13:32:57 INFO  : 'bpremove $bp_32_56_fsbl_bp' command is executed.
13:32:57 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:32:57 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:32:58 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
13:32:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_32_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_56_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:58 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:32:58 INFO  : 'con' command is executed.
13:32:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

13:32:58 INFO  : Disconnected from the channel tcfchan#16.
14:39:18 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
14:39:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa is already opened

14:39:43 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
14:39:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa is already opened

14:42:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\ZJYJY\Product\ZU28DR\cpri_slave_0_zu28\vitis_project\temp_xsdb_launch_script.tcl
14:42:15 INFO  : XSCT server has started successfully.
14:42:15 INFO  : plnx-install-location is set to ''
14:42:15 INFO  : Successfully done setting XSCT server connection channel  
14:42:15 INFO  : Successfully done setting workspace for the tool. 
14:42:18 INFO  : Platform repository initialization has completed.
14:42:18 INFO  : Successfully done query RDI_DATADIR 
14:42:18 INFO  : Registering command handlers for Vitis TCF services
14:42:27 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
14:42:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa is already opened

14:42:56 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
14:42:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa is already opened

14:43:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:10 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
14:43:10 INFO  : 'jtag frequency' command is executed.
14:43:10 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:43:10 INFO  : Context for 'APU' is selected.
14:43:11 INFO  : System reset is completed.
14:43:14 INFO  : 'after 3000' command is executed.
14:43:14 INFO  : Context for 'RPU' is selected.
14:43:14 INFO  : Split mode is enabled for R5#1
14:43:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
14:43:34 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
14:43:35 INFO  : Context for 'APU' is selected.
14:43:35 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
14:43:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:35 INFO  : Context for 'APU' is selected.
14:43:35 INFO  : Boot mode is read from the target.
14:43:35 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:43:35 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:43:35 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
14:43:35 INFO  : 'set bp_43_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:43:36 INFO  : 'con -block -timeout 60' command is executed.
14:43:36 INFO  : 'bpremove $bp_43_35_fsbl_bp' command is executed.
14:43:36 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:43:36 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:43:37 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
14:43:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_43_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_35_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:37 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:43:37 INFO  : 'con' command is executed.
14:43:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:43:37 INFO  : Disconnected from the channel tcfchan#3.
17:24:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:25 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
17:24:25 INFO  : 'jtag frequency' command is executed.
17:24:25 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:24:25 INFO  : Context for 'APU' is selected.
17:24:26 INFO  : System reset is completed.
17:24:29 INFO  : 'after 3000' command is executed.
17:24:29 INFO  : Context for 'RPU' is selected.
17:24:29 INFO  : Split mode is enabled for R5#1
17:24:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
17:24:49 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
17:24:49 INFO  : Context for 'APU' is selected.
17:25:01 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
17:25:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:01 INFO  : Context for 'APU' is selected.
17:25:01 INFO  : Boot mode is read from the target.
17:25:01 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:25:01 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
17:25:01 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
17:25:01 INFO  : 'set bp_25_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:25:02 INFO  : 'con -block -timeout 60' command is executed.
17:25:02 INFO  : 'bpremove $bp_25_1_fsbl_bp' command is executed.
17:25:02 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:25:02 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
17:25:02 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
17:25:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_25_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_1_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:02 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:25:02 INFO  : 'con' command is executed.
17:25:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

17:25:02 INFO  : Disconnected from the channel tcfchan#4.
17:28:20 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
17:28:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa is already opened

17:28:37 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
17:28:43 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
17:28:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa is already opened

17:33:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:30 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
17:33:30 INFO  : 'jtag frequency' command is executed.
17:33:30 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:33:30 INFO  : Context for 'APU' is selected.
17:33:31 INFO  : System reset is completed.
17:33:34 INFO  : 'after 3000' command is executed.
17:33:34 INFO  : Context for 'RPU' is selected.
17:33:34 INFO  : Split mode is enabled for R5#1
17:33:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
17:33:53 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
17:33:53 INFO  : Context for 'APU' is selected.
17:33:54 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
17:33:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:54 INFO  : Context for 'APU' is selected.
17:33:54 INFO  : Boot mode is read from the target.
17:33:54 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:33:54 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
17:33:54 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
17:33:54 INFO  : 'set bp_33_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:33:55 INFO  : 'con -block -timeout 60' command is executed.
17:33:55 INFO  : 'bpremove $bp_33_54_fsbl_bp' command is executed.
17:33:55 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:33:55 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
17:33:55 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
17:33:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_33_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_54_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:56 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:33:56 INFO  : 'con' command is executed.
17:33:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

17:33:56 INFO  : Disconnected from the channel tcfchan#7.
17:40:46 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
17:40:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa is already opened

17:41:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:18 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
17:41:18 INFO  : 'jtag frequency' command is executed.
17:41:18 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:41:18 INFO  : Context for 'APU' is selected.
17:41:19 INFO  : System reset is completed.
17:41:22 INFO  : 'after 3000' command is executed.
17:41:22 INFO  : Context for 'RPU' is selected.
17:41:22 INFO  : Split mode is enabled for R5#1
17:41:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
17:41:42 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
17:41:42 INFO  : Context for 'APU' is selected.
17:41:43 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
17:41:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:43 INFO  : Context for 'APU' is selected.
17:41:43 INFO  : Boot mode is read from the target.
17:41:43 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:41:43 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
17:41:43 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
17:41:43 INFO  : 'set bp_41_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:41:44 INFO  : 'con -block -timeout 60' command is executed.
17:41:44 INFO  : 'bpremove $bp_41_43_fsbl_bp' command is executed.
17:41:44 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:41:44 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
17:41:44 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
17:41:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_41_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_43_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:44 INFO  : Context for processor 'psu_cortexr5_0' is selected.
17:41:44 INFO  : 'con' command is executed.
17:41:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

17:41:44 INFO  : Disconnected from the channel tcfchan#9.
18:20:17 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
18:20:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa is already opened

18:20:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:42 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
18:20:42 INFO  : 'jtag frequency' command is executed.
18:20:42 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:20:42 INFO  : Context for 'APU' is selected.
18:20:43 INFO  : System reset is completed.
18:20:46 INFO  : 'after 3000' command is executed.
18:20:46 INFO  : Context for 'RPU' is selected.
18:20:46 INFO  : Split mode is enabled for R5#1
18:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
18:21:06 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
18:21:06 INFO  : Context for 'APU' is selected.
18:21:07 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
18:21:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:07 INFO  : Context for 'APU' is selected.
18:21:07 INFO  : Boot mode is read from the target.
18:21:07 INFO  : Context for processor 'psu_cortexr5_0' is selected.
18:21:07 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
18:21:07 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
18:21:07 INFO  : 'set bp_21_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:21:08 INFO  : 'con -block -timeout 60' command is executed.
18:21:08 INFO  : 'bpremove $bp_21_7_fsbl_bp' command is executed.
18:21:08 INFO  : Context for processor 'psu_cortexr5_0' is selected.
18:21:08 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
18:21:08 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
18:21:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_21_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_7_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:08 INFO  : Context for processor 'psu_cortexr5_0' is selected.
18:21:08 INFO  : 'con' command is executed.
18:21:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

18:21:08 INFO  : Disconnected from the channel tcfchan#11.
15:19:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\ZJYJY\Product\ZU28DR\cpri_slave_0_zu28\vitis_project\temp_xsdb_launch_script.tcl
15:19:57 INFO  : XSCT server has started successfully.
15:19:58 INFO  : plnx-install-location is set to ''
15:19:58 INFO  : Successfully done setting XSCT server connection channel  
15:19:58 INFO  : Successfully done setting workspace for the tool. 
15:20:00 INFO  : Platform repository initialization has completed.
15:20:01 INFO  : Successfully done query RDI_DATADIR 
15:20:01 INFO  : Registering command handlers for Vitis TCF services
15:20:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:24 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
15:20:24 INFO  : 'jtag frequency' command is executed.
15:20:24 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:20:24 INFO  : Context for 'APU' is selected.
15:20:25 INFO  : System reset is completed.
15:20:28 INFO  : 'after 3000' command is executed.
15:20:29 INFO  : Context for 'RPU' is selected.
15:20:29 INFO  : Split mode is enabled for R5#1
15:20:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
15:20:49 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
15:20:49 INFO  : Context for 'APU' is selected.
15:20:49 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
15:20:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:49 INFO  : Context for 'APU' is selected.
15:20:49 INFO  : Boot mode is read from the target.
15:20:49 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:20:49 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:20:50 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
15:20:50 INFO  : 'set bp_20_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:20:51 INFO  : 'con -block -timeout 60' command is executed.
15:20:51 INFO  : 'bpremove $bp_20_50_fsbl_bp' command is executed.
15:20:51 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:20:51 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
15:20:51 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
15:20:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_20_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_50_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:51 INFO  : Context for processor 'psu_cortexr5_0' is selected.
15:20:51 INFO  : 'con' command is executed.
15:20:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

15:20:51 INFO  : Disconnected from the channel tcfchan#1.
09:43:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\ZJYJY\Product\ZU28DR\cpri_slave_0_zu28\vitis_project\temp_xsdb_launch_script.tcl
09:43:32 INFO  : XSCT server has started successfully.
09:43:32 INFO  : Successfully done setting XSCT server connection channel  
09:43:32 INFO  : plnx-install-location is set to ''
09:43:32 INFO  : Successfully done setting workspace for the tool. 
09:43:34 INFO  : Platform repository initialization has completed.
09:43:34 INFO  : Successfully done query RDI_DATADIR 
09:43:35 INFO  : Registering command handlers for Vitis TCF services
09:44:23 INFO  : Result from executing command 'getProjects': design_top
09:44:23 INFO  : Result from executing command 'getPlatforms': design_top|D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/design_top.xpfm
09:44:24 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
09:44:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:48 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
09:44:48 INFO  : 'jtag frequency' command is executed.
09:44:48 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:44:48 INFO  : Context for 'APU' is selected.
09:44:50 INFO  : System reset is completed.
09:44:53 INFO  : 'after 3000' command is executed.
09:44:53 INFO  : Context for 'RPU' is selected.
09:44:53 INFO  : Split mode is enabled for R5#1
09:44:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
09:45:13 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
09:45:13 INFO  : Context for 'APU' is selected.
09:45:14 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
09:45:14 INFO  : 'configparams force-mem-access 1' command is executed.
09:45:14 INFO  : Context for 'APU' is selected.
09:45:14 INFO  : Boot mode is read from the target.
09:45:14 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:45:14 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:45:14 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
09:45:14 INFO  : 'set bp_45_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:45:15 INFO  : 'con -block -timeout 60' command is executed.
09:45:15 INFO  : 'bpremove $bp_45_14_fsbl_bp' command is executed.
09:45:15 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:45:15 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:45:15 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
09:45:15 INFO  : 'configparams force-mem-access 0' command is executed.
09:45:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_45_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_14_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

09:45:15 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:45:15 INFO  : 'con' command is executed.
09:45:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:45:15 INFO  : Disconnected from the channel tcfchan#3.
09:46:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:24 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
09:46:24 INFO  : 'jtag frequency' command is executed.
09:46:24 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:46:24 INFO  : Context for 'APU' is selected.
09:46:25 INFO  : System reset is completed.
09:46:28 INFO  : 'after 3000' command is executed.
09:46:28 INFO  : Context for 'RPU' is selected.
09:46:28 INFO  : Split mode is enabled for R5#1
09:46:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
09:46:47 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
09:46:47 INFO  : Context for 'APU' is selected.
09:46:47 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
09:46:47 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:47 INFO  : Context for 'APU' is selected.
09:46:47 INFO  : Boot mode is read from the target.
09:46:47 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:46:47 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:46:48 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
09:46:48 INFO  : 'set bp_46_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:46:49 INFO  : 'con -block -timeout 60' command is executed.
09:46:49 INFO  : 'bpremove $bp_46_48_fsbl_bp' command is executed.
09:46:49 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:46:49 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:46:49 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
09:46:49 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_46_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_48_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:49 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:46:49 INFO  : 'con' command is executed.
09:46:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:46:49 INFO  : Disconnected from the channel tcfchan#4.
09:48:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:10 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
09:48:10 INFO  : 'jtag frequency' command is executed.
09:48:10 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:48:10 INFO  : Context for 'APU' is selected.
09:48:11 INFO  : System reset is completed.
09:48:14 INFO  : 'after 3000' command is executed.
09:48:14 INFO  : Context for 'RPU' is selected.
09:48:14 INFO  : Split mode is enabled for R5#1
09:48:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
09:48:35 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
09:48:35 INFO  : Context for 'APU' is selected.
09:48:35 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
09:48:35 INFO  : 'configparams force-mem-access 1' command is executed.
09:48:35 INFO  : Context for 'APU' is selected.
09:48:35 INFO  : Boot mode is read from the target.
09:48:35 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:48:35 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:48:35 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
09:48:35 INFO  : 'set bp_48_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:48:36 INFO  : 'con -block -timeout 60' command is executed.
09:48:36 INFO  : 'bpremove $bp_48_35_fsbl_bp' command is executed.
09:48:36 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:48:36 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:48:36 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
09:48:36 INFO  : 'configparams force-mem-access 0' command is executed.
09:48:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_48_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_35_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

09:48:36 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:48:36 INFO  : 'con' command is executed.
09:48:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:48:36 INFO  : Disconnected from the channel tcfchan#5.
09:49:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:41 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
09:49:41 INFO  : 'jtag frequency' command is executed.
09:49:41 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:49:41 INFO  : Context for 'APU' is selected.
09:49:42 INFO  : System reset is completed.
09:49:45 INFO  : 'after 3000' command is executed.
09:49:45 INFO  : Context for 'RPU' is selected.
09:49:45 INFO  : Split mode is enabled for R5#1
09:49:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
09:50:05 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
09:50:05 INFO  : Context for 'APU' is selected.
09:50:05 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
09:50:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:50:06 INFO  : Context for 'APU' is selected.
09:50:06 INFO  : Boot mode is read from the target.
09:50:06 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:50:06 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:50:06 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
09:50:06 INFO  : 'set bp_50_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:50:07 INFO  : 'con -block -timeout 60' command is executed.
09:50:07 INFO  : 'bpremove $bp_50_6_fsbl_bp' command is executed.
09:50:07 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:50:07 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:50:07 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
09:50:07 INFO  : 'configparams force-mem-access 0' command is executed.
09:50:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_50_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_6_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

09:50:07 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:50:07 INFO  : 'con' command is executed.
09:50:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:50:07 INFO  : Disconnected from the channel tcfchan#6.
09:50:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:27 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
09:50:27 INFO  : 'jtag frequency' command is executed.
09:50:27 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:50:27 INFO  : Context for 'APU' is selected.
09:50:28 INFO  : System reset is completed.
09:50:31 INFO  : 'after 3000' command is executed.
09:50:31 INFO  : Context for 'RPU' is selected.
09:50:31 INFO  : Split mode is enabled for R5#1
09:50:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
09:50:51 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
09:50:51 INFO  : Context for 'APU' is selected.
09:50:51 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
09:50:51 INFO  : 'configparams force-mem-access 1' command is executed.
09:50:51 INFO  : Context for 'APU' is selected.
09:50:51 INFO  : Boot mode is read from the target.
09:50:51 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:50:51 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:50:52 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
09:50:52 INFO  : 'set bp_50_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:50:53 INFO  : 'con -block -timeout 60' command is executed.
09:50:53 INFO  : 'bpremove $bp_50_52_fsbl_bp' command is executed.
09:50:53 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:50:53 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:50:53 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
09:50:53 INFO  : 'configparams force-mem-access 0' command is executed.
09:50:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_50_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_52_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

09:50:53 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:50:53 INFO  : 'con' command is executed.
09:50:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:50:53 INFO  : Disconnected from the channel tcfchan#7.
09:54:37 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
09:55:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:13 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
09:55:13 INFO  : 'jtag frequency' command is executed.
09:55:13 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:55:13 INFO  : Context for 'APU' is selected.
09:55:14 INFO  : System reset is completed.
09:55:17 INFO  : 'after 3000' command is executed.
09:55:17 INFO  : Context for 'RPU' is selected.
09:55:17 INFO  : Split mode is enabled for R5#1
09:55:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
09:55:37 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
09:55:37 INFO  : Context for 'APU' is selected.
09:55:37 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
09:55:37 INFO  : 'configparams force-mem-access 1' command is executed.
09:55:38 INFO  : Context for 'APU' is selected.
09:55:38 INFO  : Boot mode is read from the target.
09:55:38 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:55:38 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:55:38 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
09:55:38 INFO  : 'set bp_55_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:55:39 INFO  : 'con -block -timeout 60' command is executed.
09:55:39 INFO  : 'bpremove $bp_55_38_fsbl_bp' command is executed.
09:55:39 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:55:39 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
09:55:39 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
09:55:39 INFO  : 'configparams force-mem-access 0' command is executed.
09:55:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_55_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_38_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

09:55:39 INFO  : Context for processor 'psu_cortexr5_0' is selected.
09:55:39 INFO  : 'con' command is executed.
09:55:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

09:55:39 INFO  : Disconnected from the channel tcfchan#9.
10:56:20 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
11:06:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:13 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
11:06:13 INFO  : 'jtag frequency' command is executed.
11:06:13 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:06:13 INFO  : Context for 'APU' is selected.
11:06:14 INFO  : System reset is completed.
11:06:17 INFO  : 'after 3000' command is executed.
11:06:17 INFO  : Context for 'RPU' is selected.
11:06:17 INFO  : Split mode is enabled for R5#1
11:06:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
11:06:38 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
11:06:38 INFO  : Context for 'APU' is selected.
11:06:38 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
11:06:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:38 INFO  : Context for 'APU' is selected.
11:06:38 INFO  : Boot mode is read from the target.
11:06:38 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:06:38 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:06:38 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
11:06:38 INFO  : 'set bp_6_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:06:39 INFO  : 'con -block -timeout 60' command is executed.
11:06:39 INFO  : 'bpremove $bp_6_38_fsbl_bp' command is executed.
11:06:39 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:06:39 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
11:06:39 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
11:06:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_6_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_38_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:39 INFO  : Context for processor 'psu_cortexr5_0' is selected.
11:06:39 INFO  : 'con' command is executed.
11:06:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

11:06:39 INFO  : Disconnected from the channel tcfchan#11.
11:46:50 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
11:47:12 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
11:47:32 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
11:47:44 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
11:47:47 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
11:48:08 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
11:48:18 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
11:48:24 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
11:48:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\ZJYJY\Product\ZU28DR\cpri_slave_0_zu28\vitis_project\temp_xsdb_launch_script.tcl
11:49:00 INFO  : XSCT server has started successfully.
11:49:00 INFO  : Successfully done setting XSCT server connection channel  
11:49:00 INFO  : plnx-install-location is set to ''
11:49:00 INFO  : Successfully done setting workspace for the tool. 
11:49:04 INFO  : Platform repository initialization has completed.
11:49:04 INFO  : Registering command handlers for Vitis TCF services
11:49:04 INFO  : Successfully done query RDI_DATADIR 
12:36:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\ZJYJY\Product\ZU28DR\cpri_slave_0_zu28\vitis_project\temp_xsdb_launch_script.tcl
12:36:47 INFO  : XSCT server has started successfully.
12:36:47 INFO  : Successfully done setting XSCT server connection channel  
12:36:47 INFO  : plnx-install-location is set to ''
12:36:47 INFO  : Successfully done setting workspace for the tool. 
12:36:50 INFO  : Platform repository initialization has completed.
12:36:50 INFO  : Successfully done query RDI_DATADIR 
12:36:50 INFO  : Registering command handlers for Vitis TCF services
12:38:15 INFO  : Result from executing command 'getProjects': design_top
12:38:15 INFO  : Result from executing command 'getPlatforms': design_top|D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/design_top.xpfm
12:38:16 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
13:36:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:17 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
13:36:17 INFO  : 'jtag frequency' command is executed.
13:36:17 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:36:17 INFO  : Context for 'APU' is selected.
13:36:19 INFO  : System reset is completed.
13:36:22 INFO  : 'after 3000' command is executed.
13:36:22 INFO  : Context for 'RPU' is selected.
13:36:22 INFO  : Split mode is enabled for R5#1
13:36:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
13:36:42 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
13:36:42 INFO  : Context for 'APU' is selected.
13:36:42 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
13:36:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:42 INFO  : Context for 'APU' is selected.
13:36:42 INFO  : Boot mode is read from the target.
13:36:42 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:36:42 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:36:43 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
13:36:43 INFO  : 'set bp_36_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:36:44 INFO  : 'con -block -timeout 60' command is executed.
13:36:44 INFO  : 'bpremove $bp_36_43_fsbl_bp' command is executed.
13:36:44 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:36:44 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
13:36:44 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
13:36:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_36_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_43_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:44 INFO  : Context for processor 'psu_cortexr5_0' is selected.
13:36:44 INFO  : 'con' command is executed.
13:36:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

13:36:44 INFO  : Disconnected from the channel tcfchan#3.
14:09:36 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
14:09:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:50 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 47049A' is selected.
14:09:50 INFO  : 'jtag frequency' command is executed.
14:09:50 INFO  : Sourcing of 'D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:09:50 INFO  : Context for 'APU' is selected.
14:09:51 INFO  : System reset is completed.
14:09:54 INFO  : 'after 3000' command is executed.
14:09:54 INFO  : Context for 'RPU' is selected.
14:09:54 INFO  : Split mode is enabled for R5#1
14:09:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}' command is executed.
14:10:15 INFO  : Device configured successfully with "D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit"
14:10:15 INFO  : Context for 'APU' is selected.
14:10:15 INFO  : Hardware design and registers information is loaded from 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa'.
14:10:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:15 INFO  : Context for 'APU' is selected.
14:10:15 INFO  : Boot mode is read from the target.
14:10:15 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:10:15 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:10:15 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf' is downloaded to processor 'psu_cortexr5_0'.
14:10:15 INFO  : 'set bp_10_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:10:16 INFO  : 'con -block -timeout 60' command is executed.
14:10:16 INFO  : 'bpremove $bp_10_15_fsbl_bp' command is executed.
14:10:16 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:10:16 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
14:10:16 INFO  : The application 'D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf' is downloaded to processor 'psu_cortexr5_0'.
14:10:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 47049A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-47049A-147e0093-0"}
fpga -file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/_ide/bitstream/design_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/sw/design_top/boot/fsbl.elf
set bp_10_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_15_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/hello_r5/Debug/hello_r5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:16 INFO  : Context for processor 'psu_cortexr5_0' is selected.
14:10:16 INFO  : 'con' command is executed.
14:10:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

14:10:16 INFO  : Disconnected from the channel tcfchan#5.
15:22:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\ZJYJY\Product\ZU28DR\cpri_slave_0_zu28\vitis_project\temp_xsdb_launch_script.tcl
15:22:24 INFO  : XSCT server has started successfully.
15:22:24 INFO  : plnx-install-location is set to ''
15:22:24 INFO  : Successfully done setting XSCT server connection channel  
15:22:24 INFO  : Successfully done setting workspace for the tool. 
15:22:26 INFO  : Platform repository initialization has completed.
15:22:27 INFO  : Successfully done query RDI_DATADIR 
15:22:27 INFO  : Registering command handlers for Vitis TCF services
19:55:05 INFO  : Checking for BSP changes to sync application flags for project 'hello_r5'...
19:55:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/ZJYJY/Product/ZU28DR/cpri_slave_0_zu28/vitis_project/design_top/export/design_top/hw/design_top.xsa is already opened

