
task0.elf:	file format ELF64-aarch64-little


Disassembly of section .text:

0000000000000028 start:
      28: fd 7b bf a9                  	stp	x29, x30, [sp, #-16]!
      2c: 00 00 00 b0                  	adrp	x0, #4096
      30: fd 03 00 91                  	mov	x29, sp
      34: 00 e0 20 91                  	add	x0, x0, #2104
      38: 52 02 00 94                  	bl	#2376 <uart_puts>
      3c: 00 00 00 d0                  	adrp	x0, #8192
      40: 01 00 00 b0                  	adrp	x1, #4096
      44: 00 00 00 91                  	add	x0, x0, #0
      48: 21 00 08 91                  	add	x1, x1, #512
      4c: 28 03 00 94                  	bl	#3232 <task_zero_bss>
      50: 08 00 00 b0                  	adrp	x8, #4096
      54: 08 01 00 91                  	add	x8, x8, #0
      58: 08 c0 18 d5                  	msr	VBAR_EL1, x8
      5c: fd 7b c1 a8                  	ldp	x29, x30, [sp], #16
      60: c0 03 5f d6                  	ret

0000000000000064 reset:
      64: 00 00 00 b0                  	adrp	x0, #4096
      68: 00 b4 21 91                  	add	x0, x0, #2157
      6c: 45 02 00 14                  	b	#2324 <uart_puts>

0000000000000070 main:
      70: 00 00 00 b0                  	adrp	x0, #4096
      74: 00 48 24 91                  	add	x0, x0, #2322
      78: 42 02 00 14                  	b	#2312 <uart_puts>

000000000000007c current_el0_irq:
      7c: c0 03 5f d6                  	ret

0000000000000080 current_el0_fiq:
      80: c0 03 5f d6                  	ret

0000000000000084 current_elx_irq:
      84: c0 03 5f d6                  	ret

0000000000000088 current_elx_fiq:
      88: c0 03 5f d6                  	ret

000000000000008c lower_aarch64_irq:
      8c: c0 03 5f d6                  	ret

0000000000000090 lower_aarch64_fiq:
      90: c0 03 5f d6                  	ret

0000000000000094 lower_aarch32_irq:
      94: c0 03 5f d6                  	ret

0000000000000098 lower_aarch32_fiq:
      98: c0 03 5f d6                  	ret

000000000000009c current_el0_synchronous:
      9c: c0 03 5f d6                  	ret

00000000000000a0 current_el0_serror:
      a0: c0 03 5f d6                  	ret

00000000000000a4 current_elx_synchronous:
      a4: c0 03 5f d6                  	ret

00000000000000a8 current_elx_serror:
      a8: c0 03 5f d6                  	ret

00000000000000ac lower_aarch64_synchronous:
      ac: c0 03 5f d6                  	ret

00000000000000b0 lower_aarch64_serror:
      b0: c0 03 5f d6                  	ret

00000000000000b4 lower_aarch32_synchronous:
      b4: c0 03 5f d6                  	ret

00000000000000b8 lower_aarch32_serror:
      b8: c0 03 5f d6                  	ret

00000000000000bc mmu_print_range:
      bc: f7 0f 1c f8                  	str	x23, [sp, #-64]!
      c0: f6 57 01 a9                  	stp	x22, x21, [sp, #16]
      c4: f5 03 00 aa                  	mov	x21, x0
      c8: f4 4f 02 a9                  	stp	x20, x19, [sp, #32]
      cc: f3 03 02 aa                  	mov	x19, x2
      d0: fd 7b 03 a9                  	stp	x29, x30, [sp, #48]
      d4: fd c3 00 91                  	add	x29, sp, #48
      d8: f4 03 01 aa                  	mov	x20, x1
      dc: 57 04 00 d1                  	sub	x23, x2, #1
      e0: 84 02 00 94                  	bl	#2576 <uart_u64hex>
      e4: 16 00 00 b0                  	adrp	x22, #4096
      e8: d6 ba 20 91                  	add	x22, x22, #2094
      ec: e0 03 16 aa                  	mov	x0, x22
      f0: 24 02 00 94                  	bl	#2192 <uart_puts>
      f4: e0 03 14 aa                  	mov	x0, x20
      f8: 7e 02 00 94                  	bl	#2552 <uart_u64hex>
      fc: 00 00 00 b0                  	adrp	x0, #4096
     100: 00 e0 25 91                  	add	x0, x0, #2424
     104: 1f 02 00 94                  	bl	#2172 <uart_puts>
     108: e8 02 15 8b                  	add	x8, x23, x21
     10c: 00 09 d3 9a                  	udiv	x0, x8, x19
     110: 78 02 00 94                  	bl	#2528 <uart_u64hex>
     114: e0 03 16 aa                  	mov	x0, x22
     118: 1a 02 00 94                  	bl	#2152 <uart_puts>
     11c: e8 02 14 8b                  	add	x8, x23, x20
     120: 00 09 d3 9a                  	udiv	x0, x8, x19
     124: 73 02 00 94                  	bl	#2508 <uart_u64hex>
     128: fd 7b 43 a9                  	ldp	x29, x30, [sp, #48]
     12c: 00 00 00 b0                  	adrp	x0, #4096
     130: f4 4f 42 a9                  	ldp	x20, x19, [sp, #32]
     134: 00 d8 20 91                  	add	x0, x0, #2102
     138: f6 57 41 a9                  	ldp	x22, x21, [sp, #16]
     13c: f7 07 44 f8                  	ldr	x23, [sp], #64
     140: 10 02 00 14                  	b	#2112 <uart_puts>

0000000000000144 mmu_enable_level_3_table_rw_blks:
     144: 48 00 01 8b                  	add	x8, x2, x1
     148: 1f 01 01 eb                  	cmp	x8, x1
     14c: 09 04 00 54                  	b.ls	#128 <mmu_enable_level_3_table_rw_blks+0x88>
     150: e9 e0 80 d2                  	mov	x9, #1799
     154: 0a 00 00 f0                  	adrp	x10, #12288
     158: 09 04 e0 f2                  	movk	x9, #32, lsl #48
     15c: 4a 01 00 91                  	add	x10, x10, #0
     160: 5f 08 00 f1                  	cmp	x2, #2
     164: 62 00 00 54                  	b.hs	#12 <mmu_enable_level_3_table_rw_blks+0x2c>
     168: eb 03 01 aa                  	mov	x11, x1
     16c: 10 00 00 14                  	b	#64 <mmu_enable_level_3_table_rw_blks+0x68>
     170: 4e 31 00 8b                  	add	x14, x10, x0, lsl #12
     174: 4c f8 7f 92                  	and	x12, x2, #0xfffffffffffffffe
     178: ce 0d 01 8b                  	add	x14, x14, x1, lsl #3
     17c: 8b 01 01 8b                  	add	x11, x12, x1
     180: 2d 31 01 8b                  	add	x13, x9, x1, lsl #12
     184: ce 21 00 91                  	add	x14, x14, #8
     188: ef 03 0c aa                  	mov	x15, x12
     18c: b0 05 40 91                  	add	x16, x13, #1, lsl #12
     190: ef 09 00 f1                  	subs	x15, x15, #2
     194: cd c1 3f a9                  	stp	x13, x16, [x14, #-8]
     198: ad 09 40 91                  	add	x13, x13, #2, lsl #12
     19c: ce 41 00 91                  	add	x14, x14, #16
     1a0: 61 ff ff 54                  	b.ne	#-20 <mmu_enable_level_3_table_rw_blks+0x48>
     1a4: 9f 01 02 eb                  	cmp	x12, x2
     1a8: 20 01 00 54                  	b.eq	#36 <mmu_enable_level_3_table_rw_blks+0x88>
     1ac: 4a 31 00 8b                  	add	x10, x10, x0, lsl #12
     1b0: 08 01 0b cb                  	sub	x8, x8, x11
     1b4: 29 31 0b 8b                  	add	x9, x9, x11, lsl #12
     1b8: 4a 0d 0b 8b                  	add	x10, x10, x11, lsl #3
     1bc: 49 85 00 f8                  	str	x9, [x10], #8
     1c0: 08 05 00 f1                  	subs	x8, x8, #1
     1c4: 29 05 40 91                  	add	x9, x9, #1, lsl #12
     1c8: a1 ff ff 54                  	b.ne	#-12 <mmu_enable_level_3_table_rw_blks+0x78>
     1cc: c0 03 5f d6                  	ret

00000000000001d0 mmu_enable_level_3_table_rox_blks:
     1d0: 49 00 01 8b                  	add	x9, x2, x1
     1d4: 3f 01 01 eb                  	cmp	x9, x1
     1d8: 09 04 00 54                  	b.ls	#128 <mmu_enable_level_3_table_rox_blks+0x88>
     1dc: 08 00 00 f0                  	adrp	x8, #12288
     1e0: 5f 08 00 f1                  	cmp	x2, #2
     1e4: 08 01 00 91                  	add	x8, x8, #0
     1e8: 62 00 00 54                  	b.hs	#12 <mmu_enable_level_3_table_rox_blks+0x24>
     1ec: ea 03 01 aa                  	mov	x10, x1
     1f0: 11 00 00 14                  	b	#68 <mmu_enable_level_3_table_rox_blks+0x64>
     1f4: 0d 31 00 8b                  	add	x13, x8, x0, lsl #12
     1f8: 4b f8 7f 92                  	and	x11, x2, #0xfffffffffffffffe
     1fc: ec f0 82 52                  	mov	w12, #6023
     200: ad 0d 01 8b                  	add	x13, x13, x1, lsl #3
     204: 6a 01 01 8b                  	add	x10, x11, x1
     208: 8c 31 01 8b                  	add	x12, x12, x1, lsl #12
     20c: ad 21 00 91                  	add	x13, x13, #8
     210: ee 03 0b aa                  	mov	x14, x11
     214: 8f 05 40 d1                  	sub	x15, x12, #1, lsl #12
     218: ce 09 00 f1                  	subs	x14, x14, #2
     21c: af b1 3f a9                  	stp	x15, x12, [x13, #-8]
     220: 8c 09 40 91                  	add	x12, x12, #2, lsl #12
     224: ad 41 00 91                  	add	x13, x13, #16
     228: 61 ff ff 54                  	b.ne	#-20 <mmu_enable_level_3_table_rox_blks+0x44>
     22c: 7f 01 02 eb                  	cmp	x11, x2
     230: 40 01 00 54                  	b.eq	#40 <mmu_enable_level_3_table_rox_blks+0x88>
     234: 0b 31 00 8b                  	add	x11, x8, x0, lsl #12
     238: 29 01 0a cb                  	sub	x9, x9, x10
     23c: e8 f0 80 52                  	mov	w8, #1927
     240: 6b 0d 0a 8b                  	add	x11, x11, x10, lsl #3
     244: 48 cd 74 b3                  	bfi	x8, x10, #12, #52
     248: 68 85 00 f8                  	str	x8, [x11], #8
     24c: 29 05 00 f1                  	subs	x9, x9, #1
     250: 08 05 40 91                  	add	x8, x8, #1, lsl #12
     254: a1 ff ff 54                  	b.ne	#-12 <mmu_enable_level_3_table_rox_blks+0x78>
     258: c0 03 5f d6                  	ret

000000000000025c mmu_enable_level_3_table:
     25c: fc 6f ba a9                  	stp	x28, x27, [sp, #-96]!
     260: f4 4f 04 a9                  	stp	x20, x19, [sp, #64]
     264: f3 03 00 aa                  	mov	x19, x0
     268: 00 00 00 b0                  	adrp	x0, #4096
     26c: 28 fc 3f 91                  	add	x8, x1, #4095
     270: 00 2c 23 91                  	add	x0, x0, #2251
     274: 1c fd 4c d3                  	lsr	x28, x8, #12
     278: 48 fc 3f 91                  	add	x8, x2, #4095
     27c: fa 67 01 a9                  	stp	x26, x25, [sp, #16]
     280: f8 5f 02 a9                  	stp	x24, x23, [sp, #32]
     284: f4 03 02 aa                  	mov	x20, x2
     288: f6 57 03 a9                  	stp	x22, x21, [sp, #48]
     28c: f5 03 01 aa                  	mov	x21, x1
     290: fd 7b 05 a9                  	stp	x29, x30, [sp, #80]
     294: fd 43 01 91                  	add	x29, sp, #80
     298: f6 03 1c aa                  	mov	x22, x28
     29c: 1a fd 4c d3                  	lsr	x26, x8, #12
     2a0: b8 01 00 94                  	bl	#1760 <uart_puts>
     2a4: 19 00 00 f0                  	adrp	x25, #12288
     2a8: 39 03 00 91                  	add	x25, x25, #0
     2ac: bc 06 00 b4                  	cbz	x28, #212 <mmu_enable_level_3_table+0x124>
     2b0: 00 00 00 b0                  	adrp	x0, #4096
     2b4: f8 e0 80 d2                  	mov	x24, #1799
     2b8: 00 a0 20 91                  	add	x0, x0, #2088
     2bc: 18 04 e0 f2                  	movk	x24, #32, lsl #48
     2c0: b0 01 00 94                  	bl	#1728 <uart_puts>
     2c4: e0 03 1f aa                  	mov	x0, xzr
     2c8: 0a 02 00 94                  	bl	#2088 <uart_u64hex>
     2cc: 17 00 00 b0                  	adrp	x23, #4096
     2d0: f7 ba 20 91                  	add	x23, x23, #2094
     2d4: e0 03 17 aa                  	mov	x0, x23
     2d8: aa 01 00 94                  	bl	#1704 <uart_puts>
     2dc: e0 03 15 aa                  	mov	x0, x21
     2e0: 04 02 00 94                  	bl	#2064 <uart_u64hex>
     2e4: 00 00 00 b0                  	adrp	x0, #4096
     2e8: 00 e0 25 91                  	add	x0, x0, #2424
     2ec: a5 01 00 94                  	bl	#1684 <uart_puts>
     2f0: e0 03 1f aa                  	mov	x0, xzr
     2f4: ff 01 00 94                  	bl	#2044 <uart_u64hex>
     2f8: e0 03 17 aa                  	mov	x0, x23
     2fc: a1 01 00 94                  	bl	#1668 <uart_puts>
     300: e0 03 16 aa                  	mov	x0, x22
     304: fb 01 00 94                  	bl	#2028 <uart_u64hex>
     308: 00 00 00 b0                  	adrp	x0, #4096
     30c: 00 d8 20 91                  	add	x0, x0, #2102
     310: 9c 01 00 94                  	bl	#1648 <uart_puts>
     314: 00 00 00 b0                  	adrp	x0, #4096
     318: 00 f8 23 91                  	add	x0, x0, #2302
     31c: 99 01 00 94                  	bl	#1636 <uart_puts>
     320: e8 03 1f aa                  	mov	x8, xzr
     324: 9f 07 00 f1                  	cmp	x28, #1
     328: c0 01 00 54                  	b.eq	#56 <mmu_enable_level_3_table+0x104>
     32c: 88 cb 7f 92                  	and	x8, x28, #0xffffffffffffe
     330: 29 33 13 8b                  	add	x9, x25, x19, lsl #12
     334: 29 21 00 91                  	add	x9, x9, #8
     338: 0a 07 40 91                  	add	x10, x24, #1, lsl #12
     33c: eb 03 08 aa                  	mov	x11, x8
     340: 4c 05 40 d1                  	sub	x12, x10, #1, lsl #12
     344: 6b 09 00 f1                  	subs	x11, x11, #2
     348: 2c a9 3f a9                  	stp	x12, x10, [x9, #-8]
     34c: 4a 09 40 91                  	add	x10, x10, #2, lsl #12
     350: 29 41 00 91                  	add	x9, x9, #16
     354: 61 ff ff 54                  	b.ne	#-20 <mmu_enable_level_3_table+0xe4>
     358: 9f 03 08 eb                  	cmp	x28, x8
     35c: 20 01 00 54                  	b.eq	#36 <mmu_enable_level_3_table+0x124>
     360: 2a 33 13 8b                  	add	x10, x25, x19, lsl #12
     364: 89 03 08 cb                  	sub	x9, x28, x8
     368: 4a 0d 08 8b                  	add	x10, x10, x8, lsl #3
     36c: 08 33 08 8b                  	add	x8, x24, x8, lsl #12
     370: 48 85 00 f8                  	str	x8, [x10], #8
     374: 29 05 00 f1                  	subs	x9, x9, #1
     378: 08 05 40 91                  	add	x8, x8, #1, lsl #12
     37c: a1 ff ff 54                  	b.ne	#-12 <mmu_enable_level_3_table+0x114>
     380: 5b 03 1c 8b                  	add	x27, x26, x28
     384: 1a 07 00 b4                  	cbz	x26, #224 <mmu_enable_level_3_table+0x208>
     388: 00 00 00 b0                  	adrp	x0, #4096
     38c: 00 c0 20 91                  	add	x0, x0, #2096
     390: 7c 01 00 94                  	bl	#1520 <uart_puts>
     394: e0 03 15 aa                  	mov	x0, x21
     398: 97 02 15 8b                  	add	x23, x20, x21
     39c: d5 01 00 94                  	bl	#1876 <uart_u64hex>
     3a0: 18 00 00 b0                  	adrp	x24, #4096
     3a4: 18 bb 20 91                  	add	x24, x24, #2094
     3a8: e0 03 18 aa                  	mov	x0, x24
     3ac: 75 01 00 94                  	bl	#1492 <uart_puts>
     3b0: e0 03 17 aa                  	mov	x0, x23
     3b4: cf 01 00 94                  	bl	#1852 <uart_u64hex>
     3b8: 00 00 00 b0                  	adrp	x0, #4096
     3bc: 00 e0 25 91                  	add	x0, x0, #2424
     3c0: 70 01 00 94                  	bl	#1472 <uart_puts>
     3c4: e0 03 16 aa                  	mov	x0, x22
     3c8: ca 01 00 94                  	bl	#1832 <uart_u64hex>
     3cc: e0 03 18 aa                  	mov	x0, x24
     3d0: 6c 01 00 94                  	bl	#1456 <uart_puts>
     3d4: e8 fe 3f 91                  	add	x8, x23, #4095
     3d8: 00 fd 4c d3                  	lsr	x0, x8, #12
     3dc: c5 01 00 94                  	bl	#1812 <uart_u64hex>
     3e0: 00 00 00 b0                  	adrp	x0, #4096
     3e4: 00 d8 20 91                  	add	x0, x0, #2102
     3e8: 66 01 00 94                  	bl	#1432 <uart_puts>
     3ec: 00 00 00 b0                  	adrp	x0, #4096
     3f0: 00 f8 23 91                  	add	x0, x0, #2302
     3f4: 63 01 00 94                  	bl	#1420 <uart_puts>
     3f8: 5f 07 00 f1                  	cmp	x26, #1
     3fc: 20 02 00 54                  	b.eq	#68 <mmu_enable_level_3_table+0x1e4>
     400: 2a 33 13 8b                  	add	x10, x25, x19, lsl #12
     404: 48 cb 7f 92                  	and	x8, x26, #0xffffffffffffe
     408: e9 f0 82 52                  	mov	w9, #6023
     40c: 4a 0d 1c 8b                  	add	x10, x10, x28, lsl #3
     410: 96 03 08 8b                  	add	x22, x28, x8
     414: 29 31 1c 8b                  	add	x9, x9, x28, lsl #12
     418: 4a 21 00 91                  	add	x10, x10, #8
     41c: eb 03 08 aa                  	mov	x11, x8
     420: 2c 05 40 d1                  	sub	x12, x9, #1, lsl #12
     424: 6b 09 00 f1                  	subs	x11, x11, #2
     428: 4c a5 3f a9                  	stp	x12, x9, [x10, #-8]
     42c: 29 09 40 91                  	add	x9, x9, #2, lsl #12
     430: 4a 41 00 91                  	add	x10, x10, #16
     434: 61 ff ff 54                  	b.ne	#-20 <mmu_enable_level_3_table+0x1c4>
     438: 5f 03 08 eb                  	cmp	x26, x8
     43c: 40 01 00 54                  	b.eq	#40 <mmu_enable_level_3_table+0x208>
     440: 29 33 13 8b                  	add	x9, x25, x19, lsl #12
     444: 68 03 16 cb                  	sub	x8, x27, x22
     448: 29 0d 16 8b                  	add	x9, x9, x22, lsl #3
     44c: ea f0 80 52                  	mov	w10, #1927
     450: ca ce 74 b3                  	bfi	x10, x22, #12, #52
     454: 2a 85 00 f8                  	str	x10, [x9], #8
     458: 08 05 00 f1                  	subs	x8, x8, #1
     45c: 4a 05 40 91                  	add	x10, x10, #1, lsl #12
     460: a1 ff ff 54                  	b.ne	#-12 <mmu_enable_level_3_table+0x1f8>
     464: 7f 03 08 f1                  	cmp	x27, #512
     468: 80 07 00 54                  	b.eq	#240 <mmu_enable_level_3_table+0x2fc>
     46c: 00 00 00 b0                  	adrp	x0, #4096
     470: 00 a0 20 91                  	add	x0, x0, #2088
     474: 43 01 00 94                  	bl	#1292 <uart_puts>
     478: 94 02 15 8b                  	add	x20, x20, x21
     47c: e0 03 14 aa                  	mov	x0, x20
     480: 9c 01 00 94                  	bl	#1648 <uart_u64hex>
     484: 15 00 00 b0                  	adrp	x21, #4096
     488: b5 ba 20 91                  	add	x21, x21, #2094
     48c: e0 03 15 aa                  	mov	x0, x21
     490: 3c 01 00 94                  	bl	#1264 <uart_puts>
     494: 00 04 a0 52                  	mov	w0, #2097152
     498: 96 01 00 94                  	bl	#1624 <uart_u64hex>
     49c: 00 00 00 b0                  	adrp	x0, #4096
     4a0: 00 e0 25 91                  	add	x0, x0, #2424
     4a4: 37 01 00 94                  	bl	#1244 <uart_puts>
     4a8: 88 fe 3f 91                  	add	x8, x20, #4095
     4ac: 00 fd 4c d3                  	lsr	x0, x8, #12
     4b0: 90 01 00 94                  	bl	#1600 <uart_u64hex>
     4b4: e0 03 15 aa                  	mov	x0, x21
     4b8: 32 01 00 94                  	bl	#1224 <uart_puts>
     4bc: 00 40 80 52                  	mov	w0, #512
     4c0: 8c 01 00 94                  	bl	#1584 <uart_u64hex>
     4c4: 00 00 00 b0                  	adrp	x0, #4096
     4c8: 00 d8 20 91                  	add	x0, x0, #2102
     4cc: 2d 01 00 94                  	bl	#1204 <uart_puts>
     4d0: 00 00 00 b0                  	adrp	x0, #4096
     4d4: 00 f8 23 91                  	add	x0, x0, #2302
     4d8: 2a 01 00 94                  	bl	#1192 <uart_puts>
     4dc: 7f ff 07 f1                  	cmp	x27, #511
     4e0: c8 03 00 54                  	b.hi	#120 <mmu_enable_level_3_table+0x2fc>
     4e4: e9 e0 80 d2                  	mov	x9, #1799
     4e8: 08 40 80 52                  	mov	w8, #512
     4ec: 09 04 e0 f2                  	movk	x9, #32, lsl #48
     4f0: 0a 01 1b cb                  	sub	x10, x8, x27
     4f4: e8 03 1b aa                  	mov	x8, x27
     4f8: 5f 09 00 f1                  	cmp	x10, #2
     4fc: 03 02 00 54                  	b.lo	#64 <mmu_enable_level_3_table+0x2e0>
     500: 2d 33 13 8b                  	add	x13, x25, x19, lsl #12
     504: 4b f9 7f 92                  	and	x11, x10, #0xfffffffffffffffe
     508: ad 0d 1b 8b                  	add	x13, x13, x27, lsl #3
     50c: 68 03 0b 8b                  	add	x8, x27, x11
     510: 2c 31 1b 8b                  	add	x12, x9, x27, lsl #12
     514: ad 21 00 91                  	add	x13, x13, #8
     518: ee 03 0b aa                  	mov	x14, x11
     51c: 8f 05 40 91                  	add	x15, x12, #1, lsl #12
     520: ce 09 00 f1                  	subs	x14, x14, #2
     524: ac bd 3f a9                  	stp	x12, x15, [x13, #-8]
     528: 8c 09 40 91                  	add	x12, x12, #2, lsl #12
     52c: ad 41 00 91                  	add	x13, x13, #16
     530: 61 ff ff 54                  	b.ne	#-20 <mmu_enable_level_3_table+0x2c0>
     534: 5f 01 0b eb                  	cmp	x10, x11
     538: 00 01 00 54                  	b.eq	#32 <mmu_enable_level_3_table+0x2fc>
     53c: 2a 33 13 8b                  	add	x10, x25, x19, lsl #12
     540: 29 31 08 8b                  	add	x9, x9, x8, lsl #12
     544: 49 79 28 f8                  	str	x9, [x10, x8, lsl #3]
     548: 08 05 00 91                  	add	x8, x8, #1
     54c: 29 05 40 91                  	add	x9, x9, #1, lsl #12
     550: 1f 01 08 f1                  	cmp	x8, #512
     554: 81 ff ff 54                  	b.ne	#-16 <mmu_enable_level_3_table+0x2e8>
     558: fd 7b 45 a9                  	ldp	x29, x30, [sp, #80]
     55c: f4 4f 44 a9                  	ldp	x20, x19, [sp, #64]
     560: f6 57 43 a9                  	ldp	x22, x21, [sp, #48]
     564: f8 5f 42 a9                  	ldp	x24, x23, [sp, #32]
     568: fa 67 41 a9                  	ldp	x26, x25, [sp, #16]
     56c: fc 6f c6 a8                  	ldp	x28, x27, [sp], #96
     570: c0 03 5f d6                  	ret

0000000000000574 mmu_enable_level_2_table:
     574: f9 0f 1b f8                  	str	x25, [sp, #-80]!
     578: f8 5f 01 a9                  	stp	x24, x23, [sp, #16]
     57c: 17 f8 7f d3                  	lsl	x23, x0, #1
     580: f4 4f 03 a9                  	stp	x20, x19, [sp, #48]
     584: f3 03 00 aa                  	mov	x19, x0
     588: 00 00 00 b0                  	adrp	x0, #4096
     58c: f6 57 02 a9                  	stp	x22, x21, [sp, #32]
     590: 00 8c 22 91                  	add	x0, x0, #2211
     594: fd 7b 04 a9                  	stp	x29, x30, [sp, #64]
     598: fd 03 01 91                  	add	x29, sp, #64
     59c: f4 03 01 aa                  	mov	x20, x1
     5a0: f8 00 00 94                  	bl	#992 <uart_puts>
     5a4: 00 00 00 b0                  	adrp	x0, #4096
     5a8: 00 a0 20 91                  	add	x0, x0, #2088
     5ac: f5 00 00 94                  	bl	#980 <uart_puts>
     5b0: e0 03 1f aa                  	mov	x0, xzr
     5b4: 4f 01 00 94                  	bl	#1340 <uart_u64hex>
     5b8: 15 00 00 b0                  	adrp	x21, #4096
     5bc: b5 ba 20 91                  	add	x21, x21, #2094
     5c0: e0 03 15 aa                  	mov	x0, x21
     5c4: ef 00 00 94                  	bl	#956 <uart_puts>
     5c8: 00 04 a0 52                  	mov	w0, #2097152
     5cc: 49 01 00 94                  	bl	#1316 <uart_u64hex>
     5d0: 00 00 00 b0                  	adrp	x0, #4096
     5d4: 00 e0 25 91                  	add	x0, x0, #2424
     5d8: ea 00 00 94                  	bl	#936 <uart_puts>
     5dc: e0 03 1f aa                  	mov	x0, xzr
     5e0: 44 01 00 94                  	bl	#1296 <uart_u64hex>
     5e4: e0 03 15 aa                  	mov	x0, x21
     5e8: e6 00 00 94                  	bl	#920 <uart_puts>
     5ec: 20 00 80 52                  	mov	w0, #1
     5f0: 40 01 00 94                  	bl	#1280 <uart_u64hex>
     5f4: 00 00 00 b0                  	adrp	x0, #4096
     5f8: 00 d8 20 91                  	add	x0, x0, #2102
     5fc: e1 00 00 94                  	bl	#900 <uart_puts>
     600: 00 00 00 b0                  	adrp	x0, #4096
     604: 00 f8 23 91                  	add	x0, x0, #2302
     608: de 00 00 94                  	bl	#888 <uart_puts>
     60c: 08 00 00 f0                  	adrp	x8, #12288
     610: 16 00 00 d0                  	adrp	x22, #8192
     614: 08 01 00 91                  	add	x8, x8, #0
     618: d6 02 00 91                  	add	x22, x22, #0
     61c: 08 31 13 8b                  	add	x8, x8, x19, lsl #12
     620: 60 a6 6a d3                  	lsl	x0, x19, #22
     624: 18 05 40 b2                  	orr	x24, x8, #0x3
     628: b4 04 00 b4                  	cbz	x20, #148 <mmu_enable_level_2_table+0x148>
     62c: a8 e0 80 52                  	mov	w8, #1797
     630: 09 04 e0 d2                  	mov	x9, #9007199254740992
     634: 08 00 08 aa                  	orr	x8, x0, x8
     638: f9 02 40 b2                  	orr	x25, x23, #0x1
     63c: 08 01 09 8b                  	add	x8, x8, x9
     640: 33 ab 6b d3                  	lsl	x19, x25, #21
     644: 9f 06 00 f1                  	cmp	x20, #1
     648: c8 7a 37 f8                  	str	x8, [x22, x23, lsl #3]
     64c: e1 06 00 54                  	b.ne	#220 <mmu_enable_level_2_table+0x1b4>
     650: e0 03 13 aa                  	mov	x0, x19
     654: 74 02 48 91                  	add	x20, x19, #512, lsl #12
     658: 26 01 00 94                  	bl	#1176 <uart_u64hex>
     65c: 15 00 00 b0                  	adrp	x21, #4096
     660: b5 ba 20 91                  	add	x21, x21, #2094
     664: e0 03 15 aa                  	mov	x0, x21
     668: c6 00 00 94                  	bl	#792 <uart_puts>
     66c: e0 03 14 aa                  	mov	x0, x20
     670: 20 01 00 94                  	bl	#1152 <uart_u64hex>
     674: 00 00 00 b0                  	adrp	x0, #4096
     678: 00 e0 25 91                  	add	x0, x0, #2424
     67c: c1 00 00 94                  	bl	#772 <uart_puts>
     680: 20 ab 40 92                  	and	x0, x25, #0x7ffffffffff
     684: 1b 01 00 94                  	bl	#1132 <uart_u64hex>
     688: e0 03 15 aa                  	mov	x0, x21
     68c: bd 00 00 94                  	bl	#756 <uart_puts>
     690: 08 f8 bf 12                  	mov	w8, #4194303
     694: 68 02 08 8b                  	add	x8, x19, x8
     698: 00 fd 55 d3                  	lsr	x0, x8, #21
     69c: 15 01 00 94                  	bl	#1108 <uart_u64hex>
     6a0: 00 00 00 b0                  	adrp	x0, #4096
     6a4: 00 d8 20 91                  	add	x0, x0, #2102
     6a8: b6 00 00 94                  	bl	#728 <uart_puts>
     6ac: 00 00 00 b0                  	adrp	x0, #4096
     6b0: 00 00 24 91                  	add	x0, x0, #2304
     6b4: b3 00 00 94                  	bl	#716 <uart_puts>
     6b8: 20 00 00 14                  	b	#128 <mmu_enable_level_2_table+0x1c4>
     6bc: 14 00 6b b2                  	orr	x20, x0, #0x200000
     6c0: 0c 01 00 94                  	bl	#1072 <uart_u64hex>
     6c4: 15 00 00 b0                  	adrp	x21, #4096
     6c8: b5 ba 20 91                  	add	x21, x21, #2094
     6cc: e0 03 15 aa                  	mov	x0, x21
     6d0: ac 00 00 94                  	bl	#688 <uart_puts>
     6d4: e0 03 14 aa                  	mov	x0, x20
     6d8: 06 01 00 94                  	bl	#1048 <uart_u64hex>
     6dc: 00 00 00 b0                  	adrp	x0, #4096
     6e0: 00 e0 25 91                  	add	x0, x0, #2424
     6e4: a7 00 00 94                  	bl	#668 <uart_puts>
     6e8: e0 a6 7f 92                  	and	x0, x23, #0x7fffffffffe
     6ec: 01 01 00 94                  	bl	#1028 <uart_u64hex>
     6f0: e0 03 15 aa                  	mov	x0, x21
     6f4: a3 00 00 94                  	bl	#652 <uart_puts>
     6f8: 20 00 80 52                  	mov	w0, #1
     6fc: 60 a6 7f b3                  	bfi	x0, x19, #1, #42
     700: fc 00 00 94                  	bl	#1008 <uart_u64hex>
     704: 00 00 00 b0                  	adrp	x0, #4096
     708: 00 d8 20 91                  	add	x0, x0, #2102
     70c: 9d 00 00 94                  	bl	#628 <uart_puts>
     710: 00 00 00 b0                  	adrp	x0, #4096
     714: 00 00 24 91                  	add	x0, x0, #2304
     718: 9a 00 00 94                  	bl	#616 <uart_puts>
     71c: f9 02 40 b2                  	orr	x25, x23, #0x1
     720: d8 7a 37 f8                  	str	x24, [x22, x23, lsl #3]
     724: 33 ab 6b d3                  	lsl	x19, x25, #21
     728: a8 e0 80 52                  	mov	w8, #1797
     72c: 09 04 e0 d2                  	mov	x9, #9007199254740992
     730: 68 02 08 aa                  	orr	x8, x19, x8
     734: 18 01 09 8b                  	add	x24, x8, x9
     738: d8 7a 39 f8                  	str	x24, [x22, x25, lsl #3]
     73c: fd 7b 44 a9                  	ldp	x29, x30, [sp, #64]
     740: f4 4f 43 a9                  	ldp	x20, x19, [sp, #48]
     744: f6 57 42 a9                  	ldp	x22, x21, [sp, #32]
     748: f8 5f 41 a9                  	ldp	x24, x23, [sp, #16]
     74c: f9 07 45 f8                  	ldr	x25, [sp], #80
     750: c0 03 5f d6                  	ret

0000000000000754 mmu_enable:
     754: f5 0f 1d f8                  	str	x21, [sp, #-48]!
     758: f4 4f 01 a9                  	stp	x20, x19, [sp, #16]
     75c: 88 e0 9f 52                  	mov	w8, #65284
     760: fd 7b 02 a9                  	stp	x29, x30, [sp, #32]
     764: fd 83 00 91                  	add	x29, sp, #32
     768: 08 a2 18 d5                  	msr	MAIR_EL1, x8
     76c: c1 01 00 b4                  	cbz	x1, #56 <mmu_enable+0x50>
     770: f3 03 01 aa                  	mov	x19, x1
     774: f4 03 1f aa                  	mov	x20, xzr
     778: 15 20 00 91                  	add	x21, x0, #8
     77c: e0 03 14 aa                  	mov	x0, x20
     780: 21 00 80 52                  	mov	w1, #1
     784: 7c ff ff 97                  	bl	#-528 <mmu_enable_level_2_table>
     788: a1 8a 7f a9                  	ldp	x1, x2, [x21, #-8]
     78c: e0 03 14 aa                  	mov	x0, x20
     790: b3 fe ff 97                  	bl	#-1332 <mmu_enable_level_3_table>
     794: 94 06 00 91                  	add	x20, x20, #1
     798: b5 42 00 91                  	add	x21, x21, #16
     79c: 7f 02 14 eb                  	cmp	x19, x20
     7a0: e1 fe ff 54                  	b.ne	#-36 <mmu_enable+0x28>
     7a4: 00 00 00 b0                  	adrp	x0, #4096
     7a8: 00 10 25 91                  	add	x0, x0, #2372
     7ac: 75 00 00 94                  	bl	#468 <uart_puts>
     7b0: 00 e0 a7 52                  	mov	w0, #1056964608
     7b4: cf 00 00 94                  	bl	#828 <uart_u64hex>
     7b8: 13 00 00 b0                  	adrp	x19, #4096
     7bc: 73 ba 20 91                  	add	x19, x19, #2094
     7c0: e0 03 13 aa                  	mov	x0, x19
     7c4: 6f 00 00 94                  	bl	#444 <uart_puts>
     7c8: 00 00 a8 52                  	mov	w0, #1073741824
     7cc: c9 00 00 94                  	bl	#804 <uart_u64hex>
     7d0: 00 00 00 b0                  	adrp	x0, #4096
     7d4: 00 e0 25 91                  	add	x0, x0, #2424
     7d8: 6a 00 00 94                  	bl	#424 <uart_puts>
     7dc: 00 3f 80 52                  	mov	w0, #504
     7e0: c4 00 00 94                  	bl	#784 <uart_u64hex>
     7e4: e0 03 13 aa                  	mov	x0, x19
     7e8: 66 00 00 94                  	bl	#408 <uart_puts>
     7ec: 00 40 80 52                  	mov	w0, #512
     7f0: c0 00 00 94                  	bl	#768 <uart_u64hex>
     7f4: 00 00 00 b0                  	adrp	x0, #4096
     7f8: 00 d8 20 91                  	add	x0, x0, #2102
     7fc: 61 00 00 94                  	bl	#388 <uart_puts>
     800: 00 00 00 b0                  	adrp	x0, #4096
     804: 00 f8 23 91                  	add	x0, x0, #2302
     808: 5e 00 00 94                  	bl	#376 <uart_puts>
     80c: 29 c0 80 d2                  	mov	x9, #1537
     810: 08 00 00 d0                  	adrp	x8, #8192
     814: 09 e0 a7 f2                  	movk	x9, #16128, lsl #16
     818: 08 01 3f 91                  	add	x8, x8, #4032
     81c: 09 04 e0 f2                  	movk	x9, #32, lsl #48
     820: 0b 14 a0 52                  	mov	w11, #10485760
     824: 2a 01 6b b2                  	orr	x10, x9, #0x200000
     828: 2c 01 6a b2                  	orr	x12, x9, #0x400000
     82c: 2d 05 6b b2                  	orr	x13, x9, #0x600000
     830: 2b 01 0b aa                  	orr	x11, x9, x11
     834: fd 7b 42 a9                  	ldp	x29, x30, [sp, #32]
     838: f4 4f 41 a9                  	ldp	x20, x19, [sp, #16]
     83c: 09 29 00 a9                  	stp	x9, x10, [x8]
     840: 2a 01 69 b2                  	orr	x10, x9, #0x800000
     844: 0c 35 01 a9                  	stp	x12, x13, [x8, #16]
     848: 2c 05 6a b2                  	orr	x12, x9, #0xc00000
     84c: 29 09 6b b2                  	orr	x9, x9, #0xe00000
     850: 0a 2d 02 a9                  	stp	x10, x11, [x8, #32]
     854: 0c 25 03 a9                  	stp	x12, x9, [x8, #48]
     858: f5 07 43 f8                  	ldr	x21, [sp], #48
     85c: c0 03 5f d6                  	ret

0000000000000860 uart_init:
     860: ff c3 02 d1                  	sub	sp, sp, #176
     864: 48 00 90 d2                  	mov	x8, #32770
     868: 09 20 81 52                  	mov	w9, #2304
     86c: 68 00 a0 f2                  	movk	x8, #3, lsl #16
     870: 0a 01 80 d2                  	mov	x10, #8
     874: f3 4b 00 f9                  	str	x19, [sp, #144]
     878: 88 01 c0 f2                  	movk	x8, #12, lsl #32
     87c: 93 04 80 52                  	mov	w19, #36
     880: a9 07 a0 72                  	movk	w9, #61, lsl #16
     884: 4a 00 c0 f2                  	movk	x10, #2, lsl #32
     888: e0 03 00 91                  	mov	x0, sp
     88c: 01 01 80 52                  	mov	w1, #8
     890: fd 7b 0a a9                  	stp	x29, x30, [sp, #160]
     894: fd 83 02 91                  	add	x29, sp, #160
     898: f3 23 00 a9                  	stp	x19, x8, [sp]
     89c: ea 27 01 a9                  	stp	x10, x9, [sp, #16]
     8a0: ff 23 00 b9                  	str	wzr, [sp, #32]
     8a4: bf 3f 03 d5                  	dmb	sy
     8a8: be 00 00 94                  	bl	#760 <mbox_call>
     8ac: 1f 04 00 31                  	cmn	w0, #1
     8b0: c0 04 00 54                  	b.eq	#152 <uart_init+0xe8>
     8b4: 08 13 80 52                  	mov	w8, #152
     8b8: 08 e4 a7 72                  	movk	w8, #16160, lsl #16
     8bc: 09 c1 5f b8                  	ldur	w9, [x8, #-4]
     8c0: 0a c1 56 b8                  	ldur	w10, [x8, #-148]
     8c4: 2b 75 1e 12                  	and	w11, w9, #0xfffffffc
     8c8: c9 12 80 52                  	mov	w9, #150
     8cc: 6a 16 14 33                  	bfi	w10, w19, #12, #6
     8d0: 0a c1 16 b8                  	stur	w10, [x8, #-148]
     8d4: 0b c1 1f b8                  	stur	w11, [x8, #-4]
     8d8: 29 05 00 71                  	subs	w9, w9, #1
     8dc: 1f 20 03 d5                  	nop
     8e0: c1 ff ff 54                  	b.ne	#-8 <uart_init+0x78>
     8e4: 09 01 40 b9                  	ldr	w9, [x8]
     8e8: 2a 05 12 32                  	orr	w10, w9, #0xc000
     8ec: c9 12 80 52                  	mov	w9, #150
     8f0: 0a 01 00 b9                  	str	w10, [x8]
     8f4: 29 05 00 71                  	subs	w9, w9, #1
     8f8: 1f 20 03 d5                  	nop
     8fc: c1 ff ff 54                  	b.ne	#-8 <uart_init+0x94>
     900: 89 04 82 52                  	mov	w9, #4132
     904: 1f 01 00 b9                  	str	wzr, [x8]
     908: 09 e4 a7 72                  	movk	w9, #16160, lsl #16
     90c: 4a 00 80 52                  	mov	w10, #2
     910: 6c 01 80 52                  	mov	w12, #11
     914: e0 03 1f 2a                  	mov	w0, wzr
     918: 28 21 40 b9                  	ldr	w8, [x9, #32]
     91c: 2b b5 40 29                  	ldp	w11, w13, [x9, #4]
     920: 2e 0d 40 b9                  	ldr	w14, [x9, #12]
     924: 2a 01 00 79                  	strh	w10, [x9]
     928: 2a 60 80 52                  	mov	w10, #769
     92c: 08 51 15 12                  	and	w8, w8, #0xfffff800
     930: 8b 11 00 33                  	bfxil	w11, w12, #0, #5
     934: ac 05 1b 32                  	orr	w12, w13, #0x60
     938: ca 01 0a 2a                  	orr	w10, w14, w10
     93c: 28 21 00 b9                  	str	w8, [x9, #32]
     940: 2b b1 00 29                  	stp	w11, w12, [x9, #4]
     944: 2a 0d 00 b9                  	str	w10, [x9, #12]
     948: fd 7b 4a a9                  	ldp	x29, x30, [sp, #160]
     94c: f3 4b 40 f9                  	ldr	x19, [sp, #144]
     950: ff c3 02 91                  	add	sp, sp, #176
     954: c0 03 5f d6                  	ret

0000000000000958 uart_send:
     958: 08 03 82 52                  	mov	w8, #4120
     95c: 08 e4 a7 72                  	movk	w8, #16160, lsl #16
     960: 09 01 40 39                  	ldrb	w9, [x8]
     964: 89 00 28 36                  	tbz	w9, #5, #16 <uart_send+0x1c>
     968: 1f 20 03 d5                  	nop
     96c: 09 01 40 39                  	ldrb	w9, [x8]
     970: c9 ff 2f 37                  	tbnz	w9, #5, #-8 <uart_send+0x10>
     974: 09 1c 00 12                  	and	w9, w0, #0xff
     978: 09 81 1e b8                  	stur	w9, [x8, #-24]
     97c: c0 03 5f d6                  	ret

0000000000000980 uart_puts:
     980: 08 03 82 52                  	mov	w8, #4120
     984: a9 01 80 52                  	mov	w9, #13
     988: 08 e4 a7 72                  	movk	w8, #16160, lsl #16
     98c: 03 00 00 14                  	b	#12 <uart_puts+0x18>
     990: 00 04 00 91                  	add	x0, x0, #1
     994: 0a 81 1e b8                  	stur	w10, [x8, #-24]
     998: 0a 00 40 39                  	ldrb	w10, [x0]
     99c: 5f 29 00 71                  	cmp	w10, #10
     9a0: c0 00 00 54                  	b.eq	#24 <uart_puts+0x38>
     9a4: ca 01 00 34                  	cbz	w10, #56 <uart_puts+0x5c>
     9a8: 0b 01 40 b9                  	ldr	w11, [x8]
     9ac: 0b 01 28 37                  	tbnz	w11, #5, #32 <uart_puts+0x4c>
     9b0: f8 ff ff 17                  	b	#-32 <uart_puts+0x10>
     9b4: 1f 20 03 d5                  	nop
     9b8: 0b 01 40 b9                  	ldr	w11, [x8]
     9bc: cb ff 2f 37                  	tbnz	w11, #5, #-8 <uart_puts+0x34>
     9c0: 09 81 1e b8                  	stur	w9, [x8, #-24]
     9c4: 0a 00 40 39                  	ldrb	w10, [x0]
     9c8: 4b fe 2f 36                  	tbz	w11, #5, #-56 <uart_puts+0x10>
     9cc: 1f 20 03 d5                  	nop
     9d0: 0b 01 40 39                  	ldrb	w11, [x8]
     9d4: cb ff 2f 37                  	tbnz	w11, #5, #-8 <uart_puts+0x4c>
     9d8: ee ff ff 17                  	b	#-72 <uart_puts+0x10>
     9dc: c0 03 5f d6                  	ret

00000000000009e0 uart_nputs:
     9e0: 81 03 00 34                  	cbz	w1, #112 <uart_nputs+0x70>
     9e4: 09 03 82 52                  	mov	w9, #4120
     9e8: e8 03 1f 2a                  	mov	w8, wzr
     9ec: 09 e4 a7 72                  	movk	w9, #16160, lsl #16
     9f0: aa 01 80 52                  	mov	w10, #13
     9f4: 06 00 00 14                  	b	#24 <uart_nputs+0x2c>
     9f8: 00 04 00 91                  	add	x0, x0, #1
     9fc: 08 05 00 11                  	add	w8, w8, #1
     a00: 1f 01 01 6b                  	cmp	w8, w1
     a04: 2b 81 1e b8                  	stur	w11, [x9, #-24]
     a08: 40 02 00 54                  	b.eq	#72 <uart_nputs+0x70>
     a0c: 0b 00 40 39                  	ldrb	w11, [x0]
     a10: 7f 29 00 71                  	cmp	w11, #10
     a14: c0 00 00 54                  	b.eq	#24 <uart_nputs+0x4c>
     a18: cb 01 00 34                  	cbz	w11, #56 <uart_nputs+0x70>
     a1c: 2c 01 40 b9                  	ldr	w12, [x9]
     a20: 0c 01 28 37                  	tbnz	w12, #5, #32 <uart_nputs+0x60>
     a24: f5 ff ff 17                  	b	#-44 <uart_nputs+0x18>
     a28: 1f 20 03 d5                  	nop
     a2c: 2c 01 40 b9                  	ldr	w12, [x9]
     a30: cc ff 2f 37                  	tbnz	w12, #5, #-8 <uart_nputs+0x48>
     a34: 2a 81 1e b8                  	stur	w10, [x9, #-24]
     a38: 0b 00 40 39                  	ldrb	w11, [x0]
     a3c: ec fd 2f 36                  	tbz	w12, #5, #-68 <uart_nputs+0x18>
     a40: 1f 20 03 d5                  	nop
     a44: 2c 01 40 39                  	ldrb	w12, [x9]
     a48: cc ff 2f 37                  	tbnz	w12, #5, #-8 <uart_nputs+0x60>
     a4c: eb ff ff 17                  	b	#-84 <uart_nputs+0x18>
     a50: c0 03 5f d6                  	ret

0000000000000a54 uart_tohex:
     a54: e8 03 00 2a                  	mov	w8, w0
     a58: 09 00 00 b0                  	adrp	x9, #4096
     a5c: 08 0d 40 92                  	and	x8, x8, #0xf
     a60: 29 f1 25 91                  	add	x9, x9, #2428
     a64: 00 06 80 52                  	mov	w0, #48
     a68: 8a 00 00 10                  	adr	x10, #16
     a6c: 2b 69 68 38                  	ldrb	w11, [x9, x8]
     a70: 4a 09 0b 8b                  	add	x10, x10, x11, lsl #2
     a74: 40 01 1f d6                  	br	x10
     a78: 20 06 80 52                  	mov	w0, #49
     a7c: c0 03 5f d6                  	ret
     a80: 40 06 80 52                  	mov	w0, #50
     a84: c0 03 5f d6                  	ret
     a88: 60 06 80 52                  	mov	w0, #51
     a8c: c0 03 5f d6                  	ret
     a90: 80 06 80 52                  	mov	w0, #52
     a94: c0 03 5f d6                  	ret
     a98: a0 06 80 52                  	mov	w0, #53
     a9c: c0 03 5f d6                  	ret
     aa0: c0 06 80 52                  	mov	w0, #54
     aa4: c0 03 5f d6                  	ret
     aa8: e0 06 80 52                  	mov	w0, #55
     aac: c0 03 5f d6                  	ret
     ab0: 00 07 80 52                  	mov	w0, #56
     ab4: c0 03 5f d6                  	ret
     ab8: 20 07 80 52                  	mov	w0, #57
     abc: c0 03 5f d6                  	ret
     ac0: 20 08 80 52                  	mov	w0, #65
     ac4: c0 03 5f d6                  	ret
     ac8: 40 08 80 52                  	mov	w0, #66
     acc: c0 03 5f d6                  	ret
     ad0: 60 08 80 52                  	mov	w0, #67
     ad4: c0 03 5f d6                  	ret
     ad8: 80 08 80 52                  	mov	w0, #68
     adc: c0 03 5f d6                  	ret
     ae0: a0 08 80 52                  	mov	w0, #69
     ae4: c0 03 5f d6                  	ret
     ae8: c0 08 80 52                  	mov	w0, #70
     aec: c0 03 5f d6                  	ret

0000000000000af0 uart_u64hex:
     af0: 08 03 82 52                  	mov	w8, #4120
     af4: 0a 00 00 b0                  	adrp	x10, #4096
     af8: 08 e4 a7 72                  	movk	w8, #16160, lsl #16
     afc: a9 01 80 52                  	mov	w9, #13
     b00: 4a 81 22 91                  	add	x10, x10, #2208
     b04: 03 00 00 14                  	b	#12 <uart_u64hex+0x20>
     b08: 4a 05 00 91                  	add	x10, x10, #1
     b0c: 0b 81 1e b8                  	stur	w11, [x8, #-24]
     b10: 4b 01 40 39                  	ldrb	w11, [x10]
     b14: 7f 29 00 71                  	cmp	w11, #10
     b18: c0 00 00 54                  	b.eq	#24 <uart_u64hex+0x40>
     b1c: cb 01 00 34                  	cbz	w11, #56 <uart_u64hex+0x64>
     b20: 0c 01 40 b9                  	ldr	w12, [x8]
     b24: 0c 01 28 37                  	tbnz	w12, #5, #32 <uart_u64hex+0x54>
     b28: f8 ff ff 17                  	b	#-32 <uart_u64hex+0x18>
     b2c: 1f 20 03 d5                  	nop
     b30: 0c 01 40 b9                  	ldr	w12, [x8]
     b34: cc ff 2f 37                  	tbnz	w12, #5, #-8 <uart_u64hex+0x3c>
     b38: 09 81 1e b8                  	stur	w9, [x8, #-24]
     b3c: 4b 01 40 39                  	ldrb	w11, [x10]
     b40: 4c fe 2f 36                  	tbz	w12, #5, #-56 <uart_u64hex+0x18>
     b44: 1f 20 03 d5                  	nop
     b48: 0c 01 40 39                  	ldrb	w12, [x8]
     b4c: cc ff 2f 37                  	tbnz	w12, #5, #-8 <uart_u64hex+0x54>
     b50: ee ff ff 17                  	b	#-72 <uart_u64hex+0x18>
     b54: 09 00 00 b0                  	adrp	x9, #4096
     b58: ec 01 80 52                  	mov	w12, #15
     b5c: 29 31 26 91                  	add	x9, x9, #2444
     b60: 04 00 00 14                  	b	#16 <uart_u64hex+0x80>
     b64: 4c 05 00 d1                  	sub	x12, x10, #1
     b68: 0b 81 1e b8                  	stur	w11, [x8, #-24]
     b6c: 8a 01 00 b4                  	cbz	x10, #48 <uart_u64hex+0xac>
     b70: 8b f5 7e d3                  	lsl	x11, x12, #2
     b74: ea 03 0c aa                  	mov	x10, x12
     b78: 0c 01 40 39                  	ldrb	w12, [x8]
     b7c: 0b 24 cb 9a                  	lsr	x11, x0, x11
     b80: 6b 0d 40 92                  	and	x11, x11, #0xf
     b84: 2b 79 6b b8                  	ldr	w11, [x9, x11, lsl #2]
     b88: ec fe 2f 36                  	tbz	w12, #5, #-36 <uart_u64hex+0x74>
     b8c: 1f 20 03 d5                  	nop
     b90: 0c 01 40 39                  	ldrb	w12, [x8]
     b94: cc ff 2f 37                  	tbnz	w12, #5, #-8 <uart_u64hex+0x9c>
     b98: f3 ff ff 17                  	b	#-52 <uart_u64hex+0x74>
     b9c: c0 03 5f d6                  	ret

0000000000000ba0 mbox_call:
     ba0: 08 13 97 52                  	mov	w8, #47256
     ba4: 08 e0 a7 72                  	movk	w8, #16128, lsl #16
     ba8: 09 01 40 b9                  	ldr	w9, [x8]
     bac: 89 00 f8 36                  	tbz	w9, #31, #16 <mbox_call+0x1c>
     bb0: 1f 20 03 d5                  	nop
     bb4: 09 01 40 b9                  	ldr	w9, [x8]
     bb8: c9 ff ff 37                  	tbnz	w9, #31, #-8 <mbox_call+0x10>
     bbc: ec 03 00 2a                  	mov	w12, w0
     bc0: ea 07 01 32                  	mov	w10, #-2147483647
     bc4: 0b 00 b0 52                  	mov	w11, #-2147483648
     bc8: 2c 0c 00 33                  	bfxil	w12, w1, #0, #4
     bcc: 0c 09 00 b9                  	str	w12, [x8, #8]
     bd0: 89 00 f0 36                  	tbz	w9, #30, #16 <mbox_call+0x40>
     bd4: 1f 20 03 d5                  	nop
     bd8: 09 01 40 b9                  	ldr	w9, [x8]
     bdc: c9 ff f7 37                  	tbnz	w9, #30, #-8 <mbox_call+0x34>
     be0: 0c 81 5e b8                  	ldur	w12, [x8, #-24]
     be4: 8d 0d 00 12                  	and	w13, w12, #0xf
     be8: 8c 6d 1c 12                  	and	w12, w12, #0xfffffff0
     bec: bf 01 01 6b                  	cmp	w13, w1
     bf0: 80 01 40 7a                  	ccmp	w12, w0, #0, eq
     bf4: e1 fe ff 54                  	b.ne	#-36 <mbox_call+0x30>
     bf8: 0c 04 40 b9                  	ldr	w12, [x0, #4]
     bfc: 9f 01 0a 6b                  	cmp	w12, w10
     c00: a0 00 00 54                  	b.eq	#20 <mbox_call+0x74>
     c04: 9f 01 0b 6b                  	cmp	w12, w11
     c08: 41 fe ff 54                  	b.ne	#-56 <mbox_call+0x30>
     c0c: e0 03 1f 2a                  	mov	w0, wzr
     c10: c0 03 5f d6                  	ret
     c14: 00 00 80 12                  	mov	w0, #-1
     c18: c0 03 5f d6                  	ret

0000000000000c1c task_save_context:
     c1c: df 43 03 d5                  	msr	DAIFSet, #3
     c20: ff 03 04 d1                  	sub	sp, sp, #256
     c24: e0 07 00 a9                  	stp	x0, x1, [sp]
     c28: e2 0f 01 a9                  	stp	x2, x3, [sp, #16]
     c2c: e4 17 02 a9                  	stp	x4, x5, [sp, #32]
     c30: e6 1f 03 a9                  	stp	x6, x7, [sp, #48]
     c34: e8 27 04 a9                  	stp	x8, x9, [sp, #64]
     c38: ea 2f 05 a9                  	stp	x10, x11, [sp, #80]
     c3c: ec 37 06 a9                  	stp	x12, x13, [sp, #96]
     c40: ee 3f 07 a9                  	stp	x14, x15, [sp, #112]
     c44: f0 47 08 a9                  	stp	x16, x17, [sp, #128]
     c48: f2 4f 09 a9                  	stp	x18, x19, [sp, #144]
     c4c: f4 57 0a a9                  	stp	x20, x21, [sp, #160]
     c50: f6 5f 0b a9                  	stp	x22, x23, [sp, #176]
     c54: f8 67 0c a9                  	stp	x24, x25, [sp, #192]
     c58: fa 6f 0d a9                  	stp	x26, x27, [sp, #208]
     c5c: fc 77 0e a9                  	stp	x28, x29, [sp, #224]
     c60: 20 40 38 d5                  	mrs	x0, ELR_EL1
     c64: e0 7b 0f a9                  	stp	x0, x30, [sp, #240]

0000000000000c68 task_restore_context:
     c68: e0 7b 4f a9                  	ldp	x0, x30, [sp, #240]
     c6c: 20 40 18 d5                  	msr	ELR_EL1, x0
     c70: e0 07 40 a9                  	ldp	x0, x1, [sp]
     c74: e2 0f 41 a9                  	ldp	x2, x3, [sp, #16]
     c78: e4 17 42 a9                  	ldp	x4, x5, [sp, #32]
     c7c: e6 1f 43 a9                  	ldp	x6, x7, [sp, #48]
     c80: e8 27 44 a9                  	ldp	x8, x9, [sp, #64]
     c84: ea 2f 45 a9                  	ldp	x10, x11, [sp, #80]
     c88: ec 37 46 a9                  	ldp	x12, x13, [sp, #96]
     c8c: ee 3f 47 a9                  	ldp	x14, x15, [sp, #112]
     c90: f0 47 48 a9                  	ldp	x16, x17, [sp, #128]
     c94: f2 4f 49 a9                  	ldp	x18, x19, [sp, #144]
     c98: f4 57 4a a9                  	ldp	x20, x21, [sp, #160]
     c9c: f6 5f 4b a9                  	ldp	x22, x23, [sp, #176]
     ca0: f8 67 4c a9                  	ldp	x24, x25, [sp, #192]
     ca4: fa 6f 4d a9                  	ldp	x26, x27, [sp, #208]
     ca8: fc 77 4e a9                  	ldp	x28, x29, [sp, #224]
     cac: ff 03 04 91                  	add	sp, sp, #256
     cb0: ff 43 03 d5                  	msr	DAIFClr, #3

0000000000000cb4 task_save:
     cb4: f4 4f be a9                  	stp	x20, x19, [sp, #-32]!
     cb8: fd 7b 01 a9                  	stp	x29, x30, [sp, #16]
     cbc: fd 43 00 91                  	add	x29, sp, #16
     cc0: f3 03 00 aa                  	mov	x19, x0
     cc4: 08 04 40 f9                  	ldr	x8, [x0, #8]
     cc8: f4 03 00 91                  	mov	x20, sp
     ccc: 1f 01 00 91                  	mov	sp, x8
     cd0: d3 ff ff 97                  	bl	#-180 <task_save_context>
     cd4: e8 03 00 91                  	mov	x8, sp
     cd8: 9f 02 00 91                  	mov	sp, x20
     cdc: 68 06 00 f9                  	str	x8, [x19, #8]
     ce0: fd 7b 41 a9                  	ldp	x29, x30, [sp, #16]
     ce4: f4 4f c2 a8                  	ldp	x20, x19, [sp], #32
     ce8: c0 03 5f d6                  	ret

0000000000000cec task_zero_bss:
     cec: 61 02 00 b4                  	cbz	x1, #76 <task_zero_bss+0x4c>
     cf0: 3f 04 00 f1                  	cmp	x1, #1
     cf4: 61 00 00 54                  	b.ne	#12 <task_zero_bss+0x14>
     cf8: e8 03 1f aa                  	mov	x8, xzr
     cfc: 0a 00 00 14                  	b	#40 <task_zero_bss+0x38>
     d00: 28 f8 7f 92                  	and	x8, x1, #0xfffffffffffffffe
     d04: 09 04 00 91                  	add	x9, x0, #1
     d08: ea 03 08 aa                  	mov	x10, x8
     d0c: 3f f1 1f 78                  	sturh	wzr, [x9, #-1]
     d10: 29 09 00 91                  	add	x9, x9, #2
     d14: 4a 09 00 f1                  	subs	x10, x10, #2
     d18: a1 ff ff 54                  	b.ne	#-12 <task_zero_bss+0x20>
     d1c: 1f 01 01 eb                  	cmp	x8, x1
     d20: c0 00 00 54                  	b.eq	#24 <task_zero_bss+0x4c>
     d24: 09 00 08 8b                  	add	x9, x0, x8
     d28: 28 00 08 cb                  	sub	x8, x1, x8
     d2c: 08 05 00 f1                  	subs	x8, x8, #1
     d30: 3f 15 00 38                  	strb	wzr, [x9], #1
     d34: c1 ff ff 54                  	b.ne	#-8 <task_zero_bss+0x40>
     d38: c0 03 5f d6                  	ret

Disassembly of section .vectors:

0000000000001000 __exception_vectors_start:
    1000: df 43 03 d5                  	msr	DAIFSet, #3
    1004: ff 03 04 d1                  	sub	sp, sp, #256
    1008: e0 07 00 a9                  	stp	x0, x1, [sp]
    100c: e2 0f 01 a9                  	stp	x2, x3, [sp, #16]
    1010: e4 17 02 a9                  	stp	x4, x5, [sp, #32]
    1014: e6 1f 03 a9                  	stp	x6, x7, [sp, #48]
    1018: e8 27 04 a9                  	stp	x8, x9, [sp, #64]
    101c: ea 2f 05 a9                  	stp	x10, x11, [sp, #80]
    1020: ec 37 06 a9                  	stp	x12, x13, [sp, #96]
    1024: ee 3f 07 a9                  	stp	x14, x15, [sp, #112]
    1028: f0 47 08 a9                  	stp	x16, x17, [sp, #128]
    102c: f2 4f 09 a9                  	stp	x18, x19, [sp, #144]
    1030: f4 57 0a a9                  	stp	x20, x21, [sp, #160]
    1034: f6 5f 0b a9                  	stp	x22, x23, [sp, #176]
    1038: f8 67 0c a9                  	stp	x24, x25, [sp, #192]
    103c: fa 6f 0d a9                  	stp	x26, x27, [sp, #208]
    1040: fc 77 0e a9                  	stp	x28, x29, [sp, #224]
    1044: 20 40 38 d5                  	mrs	x0, ELR_EL1
    1048: e0 7b 0f a9                  	stp	x0, x30, [sp, #240]
    104c: e0 03 00 91                  	mov	x0, sp
    1050: 13 fc ff 97                  	bl	#-4020 <current_el0_synchronous>
    1054: e1 01 00 14                  	b	#1924 <__restore_context>
		...
    1080: df 43 03 d5                  	msr	DAIFSet, #3
    1084: ff 03 04 d1                  	sub	sp, sp, #256
    1088: e0 07 00 a9                  	stp	x0, x1, [sp]
    108c: e2 0f 01 a9                  	stp	x2, x3, [sp, #16]
    1090: e4 17 02 a9                  	stp	x4, x5, [sp, #32]
    1094: e6 1f 03 a9                  	stp	x6, x7, [sp, #48]
    1098: e8 27 04 a9                  	stp	x8, x9, [sp, #64]
    109c: ea 2f 05 a9                  	stp	x10, x11, [sp, #80]
    10a0: ec 37 06 a9                  	stp	x12, x13, [sp, #96]
    10a4: ee 3f 07 a9                  	stp	x14, x15, [sp, #112]
    10a8: f0 47 08 a9                  	stp	x16, x17, [sp, #128]
    10ac: f2 4f 09 a9                  	stp	x18, x19, [sp, #144]
    10b0: f4 57 0a a9                  	stp	x20, x21, [sp, #160]
    10b4: f6 5f 0b a9                  	stp	x22, x23, [sp, #176]
    10b8: f8 67 0c a9                  	stp	x24, x25, [sp, #192]
    10bc: fa 6f 0d a9                  	stp	x26, x27, [sp, #208]
    10c0: fc 77 0e a9                  	stp	x28, x29, [sp, #224]
    10c4: 20 40 38 d5                  	mrs	x0, ELR_EL1
    10c8: e0 7b 0f a9                  	stp	x0, x30, [sp, #240]
    10cc: e0 03 00 91                  	mov	x0, sp
    10d0: eb fb ff 97                  	bl	#-4180 <current_el0_irq>
    10d4: c1 01 00 14                  	b	#1796 <__restore_context>
		...
    1100: df 43 03 d5                  	msr	DAIFSet, #3
    1104: ff 03 04 d1                  	sub	sp, sp, #256
    1108: e0 07 00 a9                  	stp	x0, x1, [sp]
    110c: e2 0f 01 a9                  	stp	x2, x3, [sp, #16]
    1110: e4 17 02 a9                  	stp	x4, x5, [sp, #32]
    1114: e6 1f 03 a9                  	stp	x6, x7, [sp, #48]
    1118: e8 27 04 a9                  	stp	x8, x9, [sp, #64]
    111c: ea 2f 05 a9                  	stp	x10, x11, [sp, #80]
    1120: ec 37 06 a9                  	stp	x12, x13, [sp, #96]
    1124: ee 3f 07 a9                  	stp	x14, x15, [sp, #112]
    1128: f0 47 08 a9                  	stp	x16, x17, [sp, #128]
    112c: f2 4f 09 a9                  	stp	x18, x19, [sp, #144]
    1130: f4 57 0a a9                  	stp	x20, x21, [sp, #160]
    1134: f6 5f 0b a9                  	stp	x22, x23, [sp, #176]
    1138: f8 67 0c a9                  	stp	x24, x25, [sp, #192]
    113c: fa 6f 0d a9                  	stp	x26, x27, [sp, #208]
    1140: fc 77 0e a9                  	stp	x28, x29, [sp, #224]
    1144: 20 40 38 d5                  	mrs	x0, ELR_EL1
    1148: e0 7b 0f a9                  	stp	x0, x30, [sp, #240]
    114c: e0 03 00 91                  	mov	x0, sp
    1150: cc fb ff 97                  	bl	#-4304 <current_el0_fiq>
    1154: a1 01 00 14                  	b	#1668 <__restore_context>
		...
    1180: df 43 03 d5                  	msr	DAIFSet, #3
    1184: ff 03 04 d1                  	sub	sp, sp, #256
    1188: e0 07 00 a9                  	stp	x0, x1, [sp]
    118c: e2 0f 01 a9                  	stp	x2, x3, [sp, #16]
    1190: e4 17 02 a9                  	stp	x4, x5, [sp, #32]
    1194: e6 1f 03 a9                  	stp	x6, x7, [sp, #48]
    1198: e8 27 04 a9                  	stp	x8, x9, [sp, #64]
    119c: ea 2f 05 a9                  	stp	x10, x11, [sp, #80]
    11a0: ec 37 06 a9                  	stp	x12, x13, [sp, #96]
    11a4: ee 3f 07 a9                  	stp	x14, x15, [sp, #112]
    11a8: f0 47 08 a9                  	stp	x16, x17, [sp, #128]
    11ac: f2 4f 09 a9                  	stp	x18, x19, [sp, #144]
    11b0: f4 57 0a a9                  	stp	x20, x21, [sp, #160]
    11b4: f6 5f 0b a9                  	stp	x22, x23, [sp, #176]
    11b8: f8 67 0c a9                  	stp	x24, x25, [sp, #192]
    11bc: fa 6f 0d a9                  	stp	x26, x27, [sp, #208]
    11c0: fc 77 0e a9                  	stp	x28, x29, [sp, #224]
    11c4: 20 40 38 d5                  	mrs	x0, ELR_EL1
    11c8: e0 7b 0f a9                  	stp	x0, x30, [sp, #240]
    11cc: e0 03 00 91                  	mov	x0, sp
    11d0: b4 fb ff 97                  	bl	#-4400 <current_el0_serror>
    11d4: 81 01 00 14                  	b	#1540 <__restore_context>
		...
    1200: df 43 03 d5                  	msr	DAIFSet, #3
    1204: ff 03 04 d1                  	sub	sp, sp, #256
    1208: e0 07 00 a9                  	stp	x0, x1, [sp]
    120c: e2 0f 01 a9                  	stp	x2, x3, [sp, #16]
    1210: e4 17 02 a9                  	stp	x4, x5, [sp, #32]
    1214: e6 1f 03 a9                  	stp	x6, x7, [sp, #48]
    1218: e8 27 04 a9                  	stp	x8, x9, [sp, #64]
    121c: ea 2f 05 a9                  	stp	x10, x11, [sp, #80]
    1220: ec 37 06 a9                  	stp	x12, x13, [sp, #96]
    1224: ee 3f 07 a9                  	stp	x14, x15, [sp, #112]
    1228: f0 47 08 a9                  	stp	x16, x17, [sp, #128]
    122c: f2 4f 09 a9                  	stp	x18, x19, [sp, #144]
    1230: f4 57 0a a9                  	stp	x20, x21, [sp, #160]
    1234: f6 5f 0b a9                  	stp	x22, x23, [sp, #176]
    1238: f8 67 0c a9                  	stp	x24, x25, [sp, #192]
    123c: fa 6f 0d a9                  	stp	x26, x27, [sp, #208]
    1240: fc 77 0e a9                  	stp	x28, x29, [sp, #224]
    1244: 20 40 38 d5                  	mrs	x0, ELR_EL1
    1248: e0 7b 0f a9                  	stp	x0, x30, [sp, #240]
    124c: e0 03 00 91                  	mov	x0, sp
    1250: 95 fb ff 97                  	bl	#-4524 <current_elx_synchronous>
    1254: 61 01 00 14                  	b	#1412 <__restore_context>
		...
    1280: df 43 03 d5                  	msr	DAIFSet, #3
    1284: ff 03 04 d1                  	sub	sp, sp, #256
    1288: e0 07 00 a9                  	stp	x0, x1, [sp]
    128c: e2 0f 01 a9                  	stp	x2, x3, [sp, #16]
    1290: e4 17 02 a9                  	stp	x4, x5, [sp, #32]
    1294: e6 1f 03 a9                  	stp	x6, x7, [sp, #48]
    1298: e8 27 04 a9                  	stp	x8, x9, [sp, #64]
    129c: ea 2f 05 a9                  	stp	x10, x11, [sp, #80]
    12a0: ec 37 06 a9                  	stp	x12, x13, [sp, #96]
    12a4: ee 3f 07 a9                  	stp	x14, x15, [sp, #112]
    12a8: f0 47 08 a9                  	stp	x16, x17, [sp, #128]
    12ac: f2 4f 09 a9                  	stp	x18, x19, [sp, #144]
    12b0: f4 57 0a a9                  	stp	x20, x21, [sp, #160]
    12b4: f6 5f 0b a9                  	stp	x22, x23, [sp, #176]
    12b8: f8 67 0c a9                  	stp	x24, x25, [sp, #192]
    12bc: fa 6f 0d a9                  	stp	x26, x27, [sp, #208]
    12c0: fc 77 0e a9                  	stp	x28, x29, [sp, #224]
    12c4: 20 40 38 d5                  	mrs	x0, ELR_EL1
    12c8: e0 7b 0f a9                  	stp	x0, x30, [sp, #240]
    12cc: e0 03 00 91                  	mov	x0, sp
    12d0: 6d fb ff 97                  	bl	#-4684 <current_elx_irq>
    12d4: 41 01 00 14                  	b	#1284 <__restore_context>
		...
    1300: df 43 03 d5                  	msr	DAIFSet, #3
    1304: ff 03 04 d1                  	sub	sp, sp, #256
    1308: e0 07 00 a9                  	stp	x0, x1, [sp]
    130c: e2 0f 01 a9                  	stp	x2, x3, [sp, #16]
    1310: e4 17 02 a9                  	stp	x4, x5, [sp, #32]
    1314: e6 1f 03 a9                  	stp	x6, x7, [sp, #48]
    1318: e8 27 04 a9                  	stp	x8, x9, [sp, #64]
    131c: ea 2f 05 a9                  	stp	x10, x11, [sp, #80]
    1320: ec 37 06 a9                  	stp	x12, x13, [sp, #96]
    1324: ee 3f 07 a9                  	stp	x14, x15, [sp, #112]
    1328: f0 47 08 a9                  	stp	x16, x17, [sp, #128]
    132c: f2 4f 09 a9                  	stp	x18, x19, [sp, #144]
    1330: f4 57 0a a9                  	stp	x20, x21, [sp, #160]
    1334: f6 5f 0b a9                  	stp	x22, x23, [sp, #176]
    1338: f8 67 0c a9                  	stp	x24, x25, [sp, #192]
    133c: fa 6f 0d a9                  	stp	x26, x27, [sp, #208]
    1340: fc 77 0e a9                  	stp	x28, x29, [sp, #224]
    1344: 20 40 38 d5                  	mrs	x0, ELR_EL1
    1348: e0 7b 0f a9                  	stp	x0, x30, [sp, #240]
    134c: e0 03 00 91                  	mov	x0, sp
    1350: 4e fb ff 97                  	bl	#-4808 <current_elx_fiq>
    1354: 21 01 00 14                  	b	#1156 <__restore_context>
		...
    1380: df 43 03 d5                  	msr	DAIFSet, #3
    1384: ff 03 04 d1                  	sub	sp, sp, #256
    1388: e0 07 00 a9                  	stp	x0, x1, [sp]
    138c: e2 0f 01 a9                  	stp	x2, x3, [sp, #16]
    1390: e4 17 02 a9                  	stp	x4, x5, [sp, #32]
    1394: e6 1f 03 a9                  	stp	x6, x7, [sp, #48]
    1398: e8 27 04 a9                  	stp	x8, x9, [sp, #64]
    139c: ea 2f 05 a9                  	stp	x10, x11, [sp, #80]
    13a0: ec 37 06 a9                  	stp	x12, x13, [sp, #96]
    13a4: ee 3f 07 a9                  	stp	x14, x15, [sp, #112]
    13a8: f0 47 08 a9                  	stp	x16, x17, [sp, #128]
    13ac: f2 4f 09 a9                  	stp	x18, x19, [sp, #144]
    13b0: f4 57 0a a9                  	stp	x20, x21, [sp, #160]
    13b4: f6 5f 0b a9                  	stp	x22, x23, [sp, #176]
    13b8: f8 67 0c a9                  	stp	x24, x25, [sp, #192]
    13bc: fa 6f 0d a9                  	stp	x26, x27, [sp, #208]
    13c0: fc 77 0e a9                  	stp	x28, x29, [sp, #224]
    13c4: 20 40 38 d5                  	mrs	x0, ELR_EL1
    13c8: e0 7b 0f a9                  	stp	x0, x30, [sp, #240]
    13cc: e0 03 00 91                  	mov	x0, sp
    13d0: 36 fb ff 97                  	bl	#-4904 <current_elx_serror>
    13d4: 01 01 00 14                  	b	#1028 <__restore_context>
		...
    1400: df 43 03 d5                  	msr	DAIFSet, #3
    1404: ff 03 04 d1                  	sub	sp, sp, #256
    1408: e0 07 00 a9                  	stp	x0, x1, [sp]
    140c: e2 0f 01 a9                  	stp	x2, x3, [sp, #16]
    1410: e4 17 02 a9                  	stp	x4, x5, [sp, #32]
    1414: e6 1f 03 a9                  	stp	x6, x7, [sp, #48]
    1418: e8 27 04 a9                  	stp	x8, x9, [sp, #64]
    141c: ea 2f 05 a9                  	stp	x10, x11, [sp, #80]
    1420: ec 37 06 a9                  	stp	x12, x13, [sp, #96]
    1424: ee 3f 07 a9                  	stp	x14, x15, [sp, #112]
    1428: f0 47 08 a9                  	stp	x16, x17, [sp, #128]
    142c: f2 4f 09 a9                  	stp	x18, x19, [sp, #144]
    1430: f4 57 0a a9                  	stp	x20, x21, [sp, #160]
    1434: f6 5f 0b a9                  	stp	x22, x23, [sp, #176]
    1438: f8 67 0c a9                  	stp	x24, x25, [sp, #192]
    143c: fa 6f 0d a9                  	stp	x26, x27, [sp, #208]
    1440: fc 77 0e a9                  	stp	x28, x29, [sp, #224]
    1444: 20 40 38 d5                  	mrs	x0, ELR_EL1
    1448: e0 7b 0f a9                  	stp	x0, x30, [sp, #240]
    144c: e0 03 00 91                  	mov	x0, sp
    1450: 17 fb ff 97                  	bl	#-5028 <lower_aarch64_synchronous>
    1454: e1 00 00 14                  	b	#900 <__restore_context>
		...
    1480: df 43 03 d5                  	msr	DAIFSet, #3
    1484: ff 03 04 d1                  	sub	sp, sp, #256
    1488: e0 07 00 a9                  	stp	x0, x1, [sp]
    148c: e2 0f 01 a9                  	stp	x2, x3, [sp, #16]
    1490: e4 17 02 a9                  	stp	x4, x5, [sp, #32]
    1494: e6 1f 03 a9                  	stp	x6, x7, [sp, #48]
    1498: e8 27 04 a9                  	stp	x8, x9, [sp, #64]
    149c: ea 2f 05 a9                  	stp	x10, x11, [sp, #80]
    14a0: ec 37 06 a9                  	stp	x12, x13, [sp, #96]
    14a4: ee 3f 07 a9                  	stp	x14, x15, [sp, #112]
    14a8: f0 47 08 a9                  	stp	x16, x17, [sp, #128]
    14ac: f2 4f 09 a9                  	stp	x18, x19, [sp, #144]
    14b0: f4 57 0a a9                  	stp	x20, x21, [sp, #160]
    14b4: f6 5f 0b a9                  	stp	x22, x23, [sp, #176]
    14b8: f8 67 0c a9                  	stp	x24, x25, [sp, #192]
    14bc: fa 6f 0d a9                  	stp	x26, x27, [sp, #208]
    14c0: fc 77 0e a9                  	stp	x28, x29, [sp, #224]
    14c4: 20 40 38 d5                  	mrs	x0, ELR_EL1
    14c8: e0 7b 0f a9                  	stp	x0, x30, [sp, #240]
    14cc: e0 03 00 91                  	mov	x0, sp
    14d0: ef fa ff 97                  	bl	#-5188 <lower_aarch64_irq>
    14d4: c1 00 00 14                  	b	#772 <__restore_context>
		...
    1500: df 43 03 d5                  	msr	DAIFSet, #3
    1504: ff 03 04 d1                  	sub	sp, sp, #256
    1508: e0 07 00 a9                  	stp	x0, x1, [sp]
    150c: e2 0f 01 a9                  	stp	x2, x3, [sp, #16]
    1510: e4 17 02 a9                  	stp	x4, x5, [sp, #32]
    1514: e6 1f 03 a9                  	stp	x6, x7, [sp, #48]
    1518: e8 27 04 a9                  	stp	x8, x9, [sp, #64]
    151c: ea 2f 05 a9                  	stp	x10, x11, [sp, #80]
    1520: ec 37 06 a9                  	stp	x12, x13, [sp, #96]
    1524: ee 3f 07 a9                  	stp	x14, x15, [sp, #112]
    1528: f0 47 08 a9                  	stp	x16, x17, [sp, #128]
    152c: f2 4f 09 a9                  	stp	x18, x19, [sp, #144]
    1530: f4 57 0a a9                  	stp	x20, x21, [sp, #160]
    1534: f6 5f 0b a9                  	stp	x22, x23, [sp, #176]
    1538: f8 67 0c a9                  	stp	x24, x25, [sp, #192]
    153c: fa 6f 0d a9                  	stp	x26, x27, [sp, #208]
    1540: fc 77 0e a9                  	stp	x28, x29, [sp, #224]
    1544: 20 40 38 d5                  	mrs	x0, ELR_EL1
    1548: e0 7b 0f a9                  	stp	x0, x30, [sp, #240]
    154c: e0 03 00 91                  	mov	x0, sp
    1550: d0 fa ff 97                  	bl	#-5312 <lower_aarch64_fiq>
    1554: a1 00 00 14                  	b	#644 <__restore_context>
		...
    1580: df 43 03 d5                  	msr	DAIFSet, #3
    1584: ff 03 04 d1                  	sub	sp, sp, #256
    1588: e0 07 00 a9                  	stp	x0, x1, [sp]
    158c: e2 0f 01 a9                  	stp	x2, x3, [sp, #16]
    1590: e4 17 02 a9                  	stp	x4, x5, [sp, #32]
    1594: e6 1f 03 a9                  	stp	x6, x7, [sp, #48]
    1598: e8 27 04 a9                  	stp	x8, x9, [sp, #64]
    159c: ea 2f 05 a9                  	stp	x10, x11, [sp, #80]
    15a0: ec 37 06 a9                  	stp	x12, x13, [sp, #96]
    15a4: ee 3f 07 a9                  	stp	x14, x15, [sp, #112]
    15a8: f0 47 08 a9                  	stp	x16, x17, [sp, #128]
    15ac: f2 4f 09 a9                  	stp	x18, x19, [sp, #144]
    15b0: f4 57 0a a9                  	stp	x20, x21, [sp, #160]
    15b4: f6 5f 0b a9                  	stp	x22, x23, [sp, #176]
    15b8: f8 67 0c a9                  	stp	x24, x25, [sp, #192]
    15bc: fa 6f 0d a9                  	stp	x26, x27, [sp, #208]
    15c0: fc 77 0e a9                  	stp	x28, x29, [sp, #224]
    15c4: 20 40 38 d5                  	mrs	x0, ELR_EL1
    15c8: e0 7b 0f a9                  	stp	x0, x30, [sp, #240]
    15cc: e0 03 00 91                  	mov	x0, sp
    15d0: b8 fa ff 97                  	bl	#-5408 <lower_aarch64_serror>
    15d4: 81 00 00 14                  	b	#516 <__restore_context>
		...
    1600: df 43 03 d5                  	msr	DAIFSet, #3
    1604: ff 03 04 d1                  	sub	sp, sp, #256
    1608: e0 07 00 a9                  	stp	x0, x1, [sp]
    160c: e2 0f 01 a9                  	stp	x2, x3, [sp, #16]
    1610: e4 17 02 a9                  	stp	x4, x5, [sp, #32]
    1614: e6 1f 03 a9                  	stp	x6, x7, [sp, #48]
    1618: e8 27 04 a9                  	stp	x8, x9, [sp, #64]
    161c: ea 2f 05 a9                  	stp	x10, x11, [sp, #80]
    1620: ec 37 06 a9                  	stp	x12, x13, [sp, #96]
    1624: ee 3f 07 a9                  	stp	x14, x15, [sp, #112]
    1628: f0 47 08 a9                  	stp	x16, x17, [sp, #128]
    162c: f2 4f 09 a9                  	stp	x18, x19, [sp, #144]
    1630: f4 57 0a a9                  	stp	x20, x21, [sp, #160]
    1634: f6 5f 0b a9                  	stp	x22, x23, [sp, #176]
    1638: f8 67 0c a9                  	stp	x24, x25, [sp, #192]
    163c: fa 6f 0d a9                  	stp	x26, x27, [sp, #208]
    1640: fc 77 0e a9                  	stp	x28, x29, [sp, #224]
    1644: 20 40 38 d5                  	mrs	x0, ELR_EL1
    1648: e0 7b 0f a9                  	stp	x0, x30, [sp, #240]
    164c: e0 03 00 91                  	mov	x0, sp
    1650: 99 fa ff 97                  	bl	#-5532 <lower_aarch32_synchronous>
    1654: 61 00 00 14                  	b	#388 <__restore_context>
		...
    1680: df 43 03 d5                  	msr	DAIFSet, #3
    1684: ff 03 04 d1                  	sub	sp, sp, #256
    1688: e0 07 00 a9                  	stp	x0, x1, [sp]
    168c: e2 0f 01 a9                  	stp	x2, x3, [sp, #16]
    1690: e4 17 02 a9                  	stp	x4, x5, [sp, #32]
    1694: e6 1f 03 a9                  	stp	x6, x7, [sp, #48]
    1698: e8 27 04 a9                  	stp	x8, x9, [sp, #64]
    169c: ea 2f 05 a9                  	stp	x10, x11, [sp, #80]
    16a0: ec 37 06 a9                  	stp	x12, x13, [sp, #96]
    16a4: ee 3f 07 a9                  	stp	x14, x15, [sp, #112]
    16a8: f0 47 08 a9                  	stp	x16, x17, [sp, #128]
    16ac: f2 4f 09 a9                  	stp	x18, x19, [sp, #144]
    16b0: f4 57 0a a9                  	stp	x20, x21, [sp, #160]
    16b4: f6 5f 0b a9                  	stp	x22, x23, [sp, #176]
    16b8: f8 67 0c a9                  	stp	x24, x25, [sp, #192]
    16bc: fa 6f 0d a9                  	stp	x26, x27, [sp, #208]
    16c0: fc 77 0e a9                  	stp	x28, x29, [sp, #224]
    16c4: 20 40 38 d5                  	mrs	x0, ELR_EL1
    16c8: e0 7b 0f a9                  	stp	x0, x30, [sp, #240]
    16cc: e0 03 00 91                  	mov	x0, sp
    16d0: 71 fa ff 97                  	bl	#-5692 <lower_aarch32_irq>
    16d4: 41 00 00 14                  	b	#260 <__restore_context>
		...
    1700: df 43 03 d5                  	msr	DAIFSet, #3
    1704: ff 03 04 d1                  	sub	sp, sp, #256
    1708: e0 07 00 a9                  	stp	x0, x1, [sp]
    170c: e2 0f 01 a9                  	stp	x2, x3, [sp, #16]
    1710: e4 17 02 a9                  	stp	x4, x5, [sp, #32]
    1714: e6 1f 03 a9                  	stp	x6, x7, [sp, #48]
    1718: e8 27 04 a9                  	stp	x8, x9, [sp, #64]
    171c: ea 2f 05 a9                  	stp	x10, x11, [sp, #80]
    1720: ec 37 06 a9                  	stp	x12, x13, [sp, #96]
    1724: ee 3f 07 a9                  	stp	x14, x15, [sp, #112]
    1728: f0 47 08 a9                  	stp	x16, x17, [sp, #128]
    172c: f2 4f 09 a9                  	stp	x18, x19, [sp, #144]
    1730: f4 57 0a a9                  	stp	x20, x21, [sp, #160]
    1734: f6 5f 0b a9                  	stp	x22, x23, [sp, #176]
    1738: f8 67 0c a9                  	stp	x24, x25, [sp, #192]
    173c: fa 6f 0d a9                  	stp	x26, x27, [sp, #208]
    1740: fc 77 0e a9                  	stp	x28, x29, [sp, #224]
    1744: 20 40 38 d5                  	mrs	x0, ELR_EL1
    1748: e0 7b 0f a9                  	stp	x0, x30, [sp, #240]
    174c: e0 03 00 91                  	mov	x0, sp
    1750: 52 fa ff 97                  	bl	#-5816 <lower_aarch32_fiq>
    1754: 21 00 00 14                  	b	#132 <__restore_context>
		...
    1780: df 43 03 d5                  	msr	DAIFSet, #3
    1784: ff 03 04 d1                  	sub	sp, sp, #256
    1788: e0 07 00 a9                  	stp	x0, x1, [sp]
    178c: e2 0f 01 a9                  	stp	x2, x3, [sp, #16]
    1790: e4 17 02 a9                  	stp	x4, x5, [sp, #32]
    1794: e6 1f 03 a9                  	stp	x6, x7, [sp, #48]
    1798: e8 27 04 a9                  	stp	x8, x9, [sp, #64]
    179c: ea 2f 05 a9                  	stp	x10, x11, [sp, #80]
    17a0: ec 37 06 a9                  	stp	x12, x13, [sp, #96]
    17a4: ee 3f 07 a9                  	stp	x14, x15, [sp, #112]
    17a8: f0 47 08 a9                  	stp	x16, x17, [sp, #128]
    17ac: f2 4f 09 a9                  	stp	x18, x19, [sp, #144]
    17b0: f4 57 0a a9                  	stp	x20, x21, [sp, #160]
    17b4: f6 5f 0b a9                  	stp	x22, x23, [sp, #176]
    17b8: f8 67 0c a9                  	stp	x24, x25, [sp, #192]
    17bc: fa 6f 0d a9                  	stp	x26, x27, [sp, #208]
    17c0: fc 77 0e a9                  	stp	x28, x29, [sp, #224]
    17c4: 20 40 38 d5                  	mrs	x0, ELR_EL1
    17c8: e0 7b 0f a9                  	stp	x0, x30, [sp, #240]
    17cc: e0 03 00 91                  	mov	x0, sp
    17d0: 3a fa ff 97                  	bl	#-5912 <lower_aarch32_serror>
    17d4: 01 00 00 14                  	b	#4 <__restore_context>

00000000000017d8 __restore_context:
    17d8: e0 7b 4f a9                  	ldp	x0, x30, [sp, #240]
    17dc: 20 40 18 d5                  	msr	ELR_EL1, x0
    17e0: e0 07 40 a9                  	ldp	x0, x1, [sp]
    17e4: e2 0f 41 a9                  	ldp	x2, x3, [sp, #16]
    17e8: e4 17 42 a9                  	ldp	x4, x5, [sp, #32]
    17ec: e6 1f 43 a9                  	ldp	x6, x7, [sp, #48]
    17f0: e8 27 44 a9                  	ldp	x8, x9, [sp, #64]
    17f4: ea 2f 45 a9                  	ldp	x10, x11, [sp, #80]
    17f8: ec 37 46 a9                  	ldp	x12, x13, [sp, #96]
    17fc: ee 3f 47 a9                  	ldp	x14, x15, [sp, #112]
    1800: f0 47 48 a9                  	ldp	x16, x17, [sp, #128]
    1804: f2 4f 49 a9                  	ldp	x18, x19, [sp, #144]
    1808: f4 57 4a a9                  	ldp	x20, x21, [sp, #160]
    180c: f6 5f 4b a9                  	ldp	x22, x23, [sp, #176]
    1810: f8 67 4c a9                  	ldp	x24, x25, [sp, #192]
    1814: fa 6f 4d a9                  	ldp	x26, x27, [sp, #208]
    1818: fc 77 4e a9                  	ldp	x28, x29, [sp, #224]
    181c: ff 03 04 91                  	add	sp, sp, #256
    1820: ff 43 03 d5                  	msr	DAIFClr, #3
    1824: e0 03 9f d6                  	eret
