ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM5_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM5_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM5_Init:
  28              	.LFB222:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  30:Core/Src/tim.c **** 
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 2


  31:Core/Src/tim.c **** /* TIM1 init function */
  32:Core/Src/tim.c **** void MX_TIM1_Init(void)
  33:Core/Src/tim.c **** {
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  47:Core/Src/tim.c ****   htim1.Instance = TIM1;
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  50:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  54:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  59:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
  68:Core/Src/tim.c ****   {
  69:Core/Src/tim.c ****     Error_Handler();
  70:Core/Src/tim.c ****   }
  71:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  72:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  73:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****     Error_Handler();
  76:Core/Src/tim.c ****   }
  77:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  78:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  79:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  80:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  81:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  82:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  83:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  84:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  85:Core/Src/tim.c ****   {
  86:Core/Src/tim.c ****     Error_Handler();
  87:Core/Src/tim.c ****   }
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 3


  88:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  89:Core/Src/tim.c ****   {
  90:Core/Src/tim.c ****     Error_Handler();
  91:Core/Src/tim.c ****   }
  92:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
  93:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  94:Core/Src/tim.c ****   {
  95:Core/Src/tim.c ****     Error_Handler();
  96:Core/Src/tim.c ****   }
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 104:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 105:Core/Src/tim.c ****   {
 106:Core/Src/tim.c ****     Error_Handler();
 107:Core/Src/tim.c ****   }
 108:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 111:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c **** }
 114:Core/Src/tim.c **** /* TIM3 init function */
 115:Core/Src/tim.c **** void MX_TIM3_Init(void)
 116:Core/Src/tim.c **** {
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 123:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 128:Core/Src/tim.c ****   htim3.Instance = TIM3;
 129:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 130:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 131:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 132:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 133:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 134:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 135:Core/Src/tim.c ****   {
 136:Core/Src/tim.c ****     Error_Handler();
 137:Core/Src/tim.c ****   }
 138:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 139:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 140:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 141:Core/Src/tim.c ****   {
 142:Core/Src/tim.c ****     Error_Handler();
 143:Core/Src/tim.c ****   }
 144:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 4


 145:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 146:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 147:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 148:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 149:Core/Src/tim.c ****   {
 150:Core/Src/tim.c ****     Error_Handler();
 151:Core/Src/tim.c ****   }
 152:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 153:Core/Src/tim.c ****   {
 154:Core/Src/tim.c ****     Error_Handler();
 155:Core/Src/tim.c ****   }
 156:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 157:Core/Src/tim.c ****   {
 158:Core/Src/tim.c ****     Error_Handler();
 159:Core/Src/tim.c ****   }
 160:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 161:Core/Src/tim.c ****   {
 162:Core/Src/tim.c ****     Error_Handler();
 163:Core/Src/tim.c ****   }
 164:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 165:Core/Src/tim.c **** 
 166:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 167:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 168:Core/Src/tim.c **** 
 169:Core/Src/tim.c **** }
 170:Core/Src/tim.c **** /* TIM5 init function */
 171:Core/Src/tim.c **** void MX_TIM5_Init(void)
 172:Core/Src/tim.c **** {
  29              		.loc 1 172 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 87B0     		sub	sp, sp, #28
  37              		.cfi_def_cfa_offset 32
 173:Core/Src/tim.c **** 
 174:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 175:Core/Src/tim.c **** 
 176:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
 177:Core/Src/tim.c **** 
 178:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 178 3 view .LVU1
  39              		.loc 1 178 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
 179:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 179 3 is_stmt 1 view .LVU3
  46              		.loc 1 179 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
 180:Core/Src/tim.c **** 
 181:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 5


 182:Core/Src/tim.c **** 
 183:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 184:Core/Src/tim.c ****   htim5.Instance = TIM5;
  49              		.loc 1 184 3 is_stmt 1 view .LVU5
  50              		.loc 1 184 18 is_stmt 0 view .LVU6
  51 0012 1448     		ldr	r0, .L9
  52 0014 144A     		ldr	r2, .L9+4
  53 0016 0260     		str	r2, [r0]
 185:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
  54              		.loc 1 185 3 is_stmt 1 view .LVU7
  55              		.loc 1 185 24 is_stmt 0 view .LVU8
  56 0018 4360     		str	r3, [r0, #4]
 186:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  57              		.loc 1 186 3 is_stmt 1 view .LVU9
  58              		.loc 1 186 26 is_stmt 0 view .LVU10
  59 001a 8360     		str	r3, [r0, #8]
 187:Core/Src/tim.c ****   htim5.Init.Period = 4294967295;
  60              		.loc 1 187 3 is_stmt 1 view .LVU11
  61              		.loc 1 187 21 is_stmt 0 view .LVU12
  62 001c 4FF0FF32 		mov	r2, #-1
  63 0020 C260     		str	r2, [r0, #12]
 188:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  64              		.loc 1 188 3 is_stmt 1 view .LVU13
  65              		.loc 1 188 28 is_stmt 0 view .LVU14
  66 0022 0361     		str	r3, [r0, #16]
 189:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  67              		.loc 1 189 3 is_stmt 1 view .LVU15
  68              		.loc 1 189 32 is_stmt 0 view .LVU16
  69 0024 8361     		str	r3, [r0, #24]
 190:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
  70              		.loc 1 190 3 is_stmt 1 view .LVU17
  71              		.loc 1 190 7 is_stmt 0 view .LVU18
  72 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
  73              	.LVL0:
  74              		.loc 1 190 6 discriminator 1 view .LVU19
  75 002a 90B9     		cbnz	r0, .L6
  76              	.L2:
 191:Core/Src/tim.c ****   {
 192:Core/Src/tim.c ****     Error_Handler();
 193:Core/Src/tim.c ****   }
 194:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  77              		.loc 1 194 3 is_stmt 1 view .LVU20
  78              		.loc 1 194 34 is_stmt 0 view .LVU21
  79 002c 4FF48053 		mov	r3, #4096
  80 0030 0293     		str	r3, [sp, #8]
 195:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
  81              		.loc 1 195 3 is_stmt 1 view .LVU22
  82              		.loc 1 195 7 is_stmt 0 view .LVU23
  83 0032 02A9     		add	r1, sp, #8
  84 0034 0B48     		ldr	r0, .L9
  85 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  86              	.LVL1:
  87              		.loc 1 195 6 discriminator 1 view .LVU24
  88 003a 68B9     		cbnz	r0, .L7
  89              	.L3:
 196:Core/Src/tim.c ****   {
 197:Core/Src/tim.c ****     Error_Handler();
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 6


 198:Core/Src/tim.c ****   }
 199:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  90              		.loc 1 199 3 is_stmt 1 view .LVU25
  91              		.loc 1 199 37 is_stmt 0 view .LVU26
  92 003c 0023     		movs	r3, #0
  93 003e 0093     		str	r3, [sp]
 200:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  94              		.loc 1 200 3 is_stmt 1 view .LVU27
  95              		.loc 1 200 33 is_stmt 0 view .LVU28
  96 0040 0193     		str	r3, [sp, #4]
 201:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
  97              		.loc 1 201 3 is_stmt 1 view .LVU29
  98              		.loc 1 201 7 is_stmt 0 view .LVU30
  99 0042 6946     		mov	r1, sp
 100 0044 0748     		ldr	r0, .L9
 101 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 102              	.LVL2:
 103              		.loc 1 201 6 discriminator 1 view .LVU31
 104 004a 40B9     		cbnz	r0, .L8
 105              	.L1:
 202:Core/Src/tim.c ****   {
 203:Core/Src/tim.c ****     Error_Handler();
 204:Core/Src/tim.c ****   }
 205:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 206:Core/Src/tim.c **** 
 207:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 208:Core/Src/tim.c **** 
 209:Core/Src/tim.c **** }
 106              		.loc 1 209 1 view .LVU32
 107 004c 07B0     		add	sp, sp, #28
 108              		.cfi_remember_state
 109              		.cfi_def_cfa_offset 4
 110              		@ sp needed
 111 004e 5DF804FB 		ldr	pc, [sp], #4
 112              	.L6:
 113              		.cfi_restore_state
 192:Core/Src/tim.c ****   }
 114              		.loc 1 192 5 is_stmt 1 view .LVU33
 115 0052 FFF7FEFF 		bl	Error_Handler
 116              	.LVL3:
 117 0056 E9E7     		b	.L2
 118              	.L7:
 197:Core/Src/tim.c ****   }
 119              		.loc 1 197 5 view .LVU34
 120 0058 FFF7FEFF 		bl	Error_Handler
 121              	.LVL4:
 122 005c EEE7     		b	.L3
 123              	.L8:
 203:Core/Src/tim.c ****   }
 124              		.loc 1 203 5 view .LVU35
 125 005e FFF7FEFF 		bl	Error_Handler
 126              	.LVL5:
 127              		.loc 1 209 1 is_stmt 0 view .LVU36
 128 0062 F3E7     		b	.L1
 129              	.L10:
 130              		.align	2
 131              	.L9:
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 7


 132 0064 00000000 		.word	htim5
 133 0068 000C0040 		.word	1073744896
 134              		.cfi_endproc
 135              	.LFE222:
 137              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 138              		.align	1
 139              		.global	HAL_TIM_Base_MspInit
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 144              	HAL_TIM_Base_MspInit:
 145              	.LVL6:
 146              	.LFB223:
 210:Core/Src/tim.c **** 
 211:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 212:Core/Src/tim.c **** {
 147              		.loc 1 212 1 is_stmt 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 8
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		.loc 1 212 1 is_stmt 0 view .LVU38
 152 0000 00B5     		push	{lr}
 153              		.cfi_def_cfa_offset 4
 154              		.cfi_offset 14, -4
 155 0002 83B0     		sub	sp, sp, #12
 156              		.cfi_def_cfa_offset 16
 213:Core/Src/tim.c **** 
 214:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 157              		.loc 1 214 3 is_stmt 1 view .LVU39
 158              		.loc 1 214 20 is_stmt 0 view .LVU40
 159 0004 0368     		ldr	r3, [r0]
 160              		.loc 1 214 5 view .LVU41
 161 0006 154A     		ldr	r2, .L17
 162 0008 9342     		cmp	r3, r2
 163 000a 05D0     		beq	.L15
 215:Core/Src/tim.c ****   {
 216:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 217:Core/Src/tim.c **** 
 218:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 219:Core/Src/tim.c ****     /* TIM1 clock enable */
 220:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 221:Core/Src/tim.c **** 
 222:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 223:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 15, 0);
 224:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 225:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 226:Core/Src/tim.c **** 
 227:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 228:Core/Src/tim.c ****   }
 229:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 164              		.loc 1 229 8 is_stmt 1 view .LVU42
 165              		.loc 1 229 10 is_stmt 0 view .LVU43
 166 000c 144A     		ldr	r2, .L17+4
 167 000e 9342     		cmp	r3, r2
 168 0010 16D0     		beq	.L16
 169              	.LVL7:
 170              	.L11:
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 8


 230:Core/Src/tim.c ****   {
 231:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 232:Core/Src/tim.c **** 
 233:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 234:Core/Src/tim.c ****     /* TIM5 clock enable */
 235:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 237:Core/Src/tim.c **** 
 238:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 239:Core/Src/tim.c ****   }
 240:Core/Src/tim.c **** }
 171              		.loc 1 240 1 view .LVU44
 172 0012 03B0     		add	sp, sp, #12
 173              		.cfi_remember_state
 174              		.cfi_def_cfa_offset 4
 175              		@ sp needed
 176 0014 5DF804FB 		ldr	pc, [sp], #4
 177              	.LVL8:
 178              	.L15:
 179              		.cfi_restore_state
 220:Core/Src/tim.c **** 
 180              		.loc 1 220 5 is_stmt 1 view .LVU45
 181              	.LBB2:
 220:Core/Src/tim.c **** 
 182              		.loc 1 220 5 view .LVU46
 183 0018 0022     		movs	r2, #0
 184 001a 0092     		str	r2, [sp]
 220:Core/Src/tim.c **** 
 185              		.loc 1 220 5 view .LVU47
 186 001c 114B     		ldr	r3, .L17+8
 187 001e 596C     		ldr	r1, [r3, #68]
 188 0020 41F00101 		orr	r1, r1, #1
 189 0024 5964     		str	r1, [r3, #68]
 220:Core/Src/tim.c **** 
 190              		.loc 1 220 5 view .LVU48
 191 0026 5B6C     		ldr	r3, [r3, #68]
 192 0028 03F00103 		and	r3, r3, #1
 193 002c 0093     		str	r3, [sp]
 220:Core/Src/tim.c **** 
 194              		.loc 1 220 5 view .LVU49
 195 002e 009B     		ldr	r3, [sp]
 196              	.LBE2:
 220:Core/Src/tim.c **** 
 197              		.loc 1 220 5 view .LVU50
 223:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 198              		.loc 1 223 5 view .LVU51
 199 0030 0F21     		movs	r1, #15
 200 0032 1A20     		movs	r0, #26
 201              	.LVL9:
 223:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 202              		.loc 1 223 5 is_stmt 0 view .LVU52
 203 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 204              	.LVL10:
 224:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 205              		.loc 1 224 5 is_stmt 1 view .LVU53
 206 0038 1A20     		movs	r0, #26
 207 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 9


 208              	.LVL11:
 209 003e E8E7     		b	.L11
 210              	.LVL12:
 211              	.L16:
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 212              		.loc 1 235 5 view .LVU54
 213              	.LBB3:
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 214              		.loc 1 235 5 view .LVU55
 215 0040 0023     		movs	r3, #0
 216 0042 0193     		str	r3, [sp, #4]
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 217              		.loc 1 235 5 view .LVU56
 218 0044 074B     		ldr	r3, .L17+8
 219 0046 1A6C     		ldr	r2, [r3, #64]
 220 0048 42F00802 		orr	r2, r2, #8
 221 004c 1A64     		str	r2, [r3, #64]
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 222              		.loc 1 235 5 view .LVU57
 223 004e 1B6C     		ldr	r3, [r3, #64]
 224 0050 03F00803 		and	r3, r3, #8
 225 0054 0193     		str	r3, [sp, #4]
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 226              		.loc 1 235 5 view .LVU58
 227 0056 019B     		ldr	r3, [sp, #4]
 228              	.LBE3:
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 229              		.loc 1 235 5 discriminator 1 view .LVU59
 230              		.loc 1 240 1 is_stmt 0 view .LVU60
 231 0058 DBE7     		b	.L11
 232              	.L18:
 233 005a 00BF     		.align	2
 234              	.L17:
 235 005c 00000140 		.word	1073807360
 236 0060 000C0040 		.word	1073744896
 237 0064 00380240 		.word	1073887232
 238              		.cfi_endproc
 239              	.LFE223:
 241              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 242              		.align	1
 243              		.global	HAL_TIM_PWM_MspInit
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 248              	HAL_TIM_PWM_MspInit:
 249              	.LVL13:
 250              	.LFB224:
 241:Core/Src/tim.c **** 
 242:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 243:Core/Src/tim.c **** {
 251              		.loc 1 243 1 is_stmt 1 view -0
 252              		.cfi_startproc
 253              		@ args = 0, pretend = 0, frame = 8
 254              		@ frame_needed = 0, uses_anonymous_args = 0
 255              		@ link register save eliminated.
 244:Core/Src/tim.c **** 
 245:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 10


 256              		.loc 1 245 3 view .LVU62
 257              		.loc 1 245 19 is_stmt 0 view .LVU63
 258 0000 0268     		ldr	r2, [r0]
 259              		.loc 1 245 5 view .LVU64
 260 0002 094B     		ldr	r3, .L26
 261 0004 9A42     		cmp	r2, r3
 262 0006 00D0     		beq	.L25
 263 0008 7047     		bx	lr
 264              	.L25:
 243:Core/Src/tim.c **** 
 265              		.loc 1 243 1 view .LVU65
 266 000a 82B0     		sub	sp, sp, #8
 267              		.cfi_def_cfa_offset 8
 246:Core/Src/tim.c ****   {
 247:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 248:Core/Src/tim.c **** 
 249:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 250:Core/Src/tim.c ****     /* TIM3 clock enable */
 251:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 268              		.loc 1 251 5 is_stmt 1 view .LVU66
 269              	.LBB4:
 270              		.loc 1 251 5 view .LVU67
 271 000c 0023     		movs	r3, #0
 272 000e 0193     		str	r3, [sp, #4]
 273              		.loc 1 251 5 view .LVU68
 274 0010 064B     		ldr	r3, .L26+4
 275 0012 1A6C     		ldr	r2, [r3, #64]
 276 0014 42F00202 		orr	r2, r2, #2
 277 0018 1A64     		str	r2, [r3, #64]
 278              		.loc 1 251 5 view .LVU69
 279 001a 1B6C     		ldr	r3, [r3, #64]
 280 001c 03F00203 		and	r3, r3, #2
 281 0020 0193     		str	r3, [sp, #4]
 282              		.loc 1 251 5 view .LVU70
 283 0022 019B     		ldr	r3, [sp, #4]
 284              	.LBE4:
 285              		.loc 1 251 5 discriminator 1 view .LVU71
 252:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 253:Core/Src/tim.c **** 
 254:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 255:Core/Src/tim.c ****   }
 256:Core/Src/tim.c **** }
 286              		.loc 1 256 1 is_stmt 0 view .LVU72
 287 0024 02B0     		add	sp, sp, #8
 288              		.cfi_def_cfa_offset 0
 289              		@ sp needed
 290 0026 7047     		bx	lr
 291              	.L27:
 292              		.align	2
 293              	.L26:
 294 0028 00040040 		.word	1073742848
 295 002c 00380240 		.word	1073887232
 296              		.cfi_endproc
 297              	.LFE224:
 299              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 300              		.align	1
 301              		.global	HAL_TIM_MspPostInit
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 11


 302              		.syntax unified
 303              		.thumb
 304              		.thumb_func
 306              	HAL_TIM_MspPostInit:
 307              	.LVL14:
 308              	.LFB225:
 257:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 258:Core/Src/tim.c **** {
 309              		.loc 1 258 1 is_stmt 1 view -0
 310              		.cfi_startproc
 311              		@ args = 0, pretend = 0, frame = 32
 312              		@ frame_needed = 0, uses_anonymous_args = 0
 313              		.loc 1 258 1 is_stmt 0 view .LVU74
 314 0000 00B5     		push	{lr}
 315              		.cfi_def_cfa_offset 4
 316              		.cfi_offset 14, -4
 317 0002 89B0     		sub	sp, sp, #36
 318              		.cfi_def_cfa_offset 40
 259:Core/Src/tim.c **** 
 260:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 319              		.loc 1 260 3 is_stmt 1 view .LVU75
 320              		.loc 1 260 20 is_stmt 0 view .LVU76
 321 0004 0023     		movs	r3, #0
 322 0006 0393     		str	r3, [sp, #12]
 323 0008 0493     		str	r3, [sp, #16]
 324 000a 0593     		str	r3, [sp, #20]
 325 000c 0693     		str	r3, [sp, #24]
 326 000e 0793     		str	r3, [sp, #28]
 261:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 327              		.loc 1 261 3 is_stmt 1 view .LVU77
 328              		.loc 1 261 15 is_stmt 0 view .LVU78
 329 0010 0368     		ldr	r3, [r0]
 330              		.loc 1 261 5 view .LVU79
 331 0012 1C4A     		ldr	r2, .L34
 332 0014 9342     		cmp	r3, r2
 333 0016 05D0     		beq	.L32
 262:Core/Src/tim.c ****   {
 263:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 264:Core/Src/tim.c **** 
 265:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 266:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 267:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 268:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 269:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 270:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 271:Core/Src/tim.c ****     */
 272:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_OUT1_PIN_Pin|PWM_OUT2_PIN_Pin|PWM_OUT3_PIN_Pin;
 273:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 274:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 275:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 276:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 277:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 278:Core/Src/tim.c **** 
 279:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 280:Core/Src/tim.c **** 
 281:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 282:Core/Src/tim.c ****   }
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 12


 283:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 334              		.loc 1 283 8 is_stmt 1 view .LVU80
 335              		.loc 1 283 10 is_stmt 0 view .LVU81
 336 0018 1B4A     		ldr	r2, .L34+4
 337 001a 9342     		cmp	r3, r2
 338 001c 1AD0     		beq	.L33
 339              	.LVL15:
 340              	.L28:
 284:Core/Src/tim.c ****   {
 285:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 286:Core/Src/tim.c **** 
 287:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 288:Core/Src/tim.c **** 
 289:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 290:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 291:Core/Src/tim.c ****     PC6     ------> TIM3_CH1
 292:Core/Src/tim.c ****     PC7     ------> TIM3_CH2
 293:Core/Src/tim.c ****     PC8     ------> TIM3_CH3
 294:Core/Src/tim.c ****     PC9     ------> TIM3_CH4
 295:Core/Src/tim.c ****     */
 296:Core/Src/tim.c ****     GPIO_InitStruct.Pin = ETB1_MOTOR1_Pin|ETB1_MOTOR2_Pin|ETB2_MOTOR1_Pin|ETB2_MOTOR2_Pin;
 297:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 298:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 299:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 300:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 301:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 302:Core/Src/tim.c **** 
 303:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 304:Core/Src/tim.c **** 
 305:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 306:Core/Src/tim.c ****   }
 307:Core/Src/tim.c **** 
 308:Core/Src/tim.c **** }
 341              		.loc 1 308 1 view .LVU82
 342 001e 09B0     		add	sp, sp, #36
 343              		.cfi_remember_state
 344              		.cfi_def_cfa_offset 4
 345              		@ sp needed
 346 0020 5DF804FB 		ldr	pc, [sp], #4
 347              	.LVL16:
 348              	.L32:
 349              		.cfi_restore_state
 266:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 350              		.loc 1 266 5 is_stmt 1 view .LVU83
 351              	.LBB5:
 266:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 352              		.loc 1 266 5 view .LVU84
 353 0024 0023     		movs	r3, #0
 354 0026 0193     		str	r3, [sp, #4]
 266:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 355              		.loc 1 266 5 view .LVU85
 356 0028 184B     		ldr	r3, .L34+8
 357 002a 1A6B     		ldr	r2, [r3, #48]
 358 002c 42F00102 		orr	r2, r2, #1
 359 0030 1A63     		str	r2, [r3, #48]
 266:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 360              		.loc 1 266 5 view .LVU86
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 13


 361 0032 1B6B     		ldr	r3, [r3, #48]
 362 0034 03F00103 		and	r3, r3, #1
 363 0038 0193     		str	r3, [sp, #4]
 266:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 364              		.loc 1 266 5 view .LVU87
 365 003a 019B     		ldr	r3, [sp, #4]
 366              	.LBE5:
 266:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 367              		.loc 1 266 5 view .LVU88
 272:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 368              		.loc 1 272 5 view .LVU89
 272:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 369              		.loc 1 272 25 is_stmt 0 view .LVU90
 370 003c 4FF4E063 		mov	r3, #1792
 371 0040 0393     		str	r3, [sp, #12]
 273:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 372              		.loc 1 273 5 is_stmt 1 view .LVU91
 273:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 373              		.loc 1 273 26 is_stmt 0 view .LVU92
 374 0042 0223     		movs	r3, #2
 375 0044 0493     		str	r3, [sp, #16]
 274:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 376              		.loc 1 274 5 is_stmt 1 view .LVU93
 275:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 377              		.loc 1 275 5 view .LVU94
 276:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 378              		.loc 1 276 5 view .LVU95
 276:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 379              		.loc 1 276 31 is_stmt 0 view .LVU96
 380 0046 0123     		movs	r3, #1
 381 0048 0793     		str	r3, [sp, #28]
 277:Core/Src/tim.c **** 
 382              		.loc 1 277 5 is_stmt 1 view .LVU97
 383 004a 03A9     		add	r1, sp, #12
 384 004c 1048     		ldr	r0, .L34+12
 385              	.LVL17:
 277:Core/Src/tim.c **** 
 386              		.loc 1 277 5 is_stmt 0 view .LVU98
 387 004e FFF7FEFF 		bl	HAL_GPIO_Init
 388              	.LVL18:
 389 0052 E4E7     		b	.L28
 390              	.LVL19:
 391              	.L33:
 289:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 392              		.loc 1 289 5 is_stmt 1 view .LVU99
 393              	.LBB6:
 289:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 394              		.loc 1 289 5 view .LVU100
 395 0054 0023     		movs	r3, #0
 396 0056 0293     		str	r3, [sp, #8]
 289:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 397              		.loc 1 289 5 view .LVU101
 398 0058 0C4B     		ldr	r3, .L34+8
 399 005a 1A6B     		ldr	r2, [r3, #48]
 400 005c 42F00402 		orr	r2, r2, #4
 401 0060 1A63     		str	r2, [r3, #48]
 289:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 14


 402              		.loc 1 289 5 view .LVU102
 403 0062 1B6B     		ldr	r3, [r3, #48]
 404 0064 03F00403 		and	r3, r3, #4
 405 0068 0293     		str	r3, [sp, #8]
 289:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 406              		.loc 1 289 5 view .LVU103
 407 006a 029B     		ldr	r3, [sp, #8]
 408              	.LBE6:
 289:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 409              		.loc 1 289 5 view .LVU104
 296:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 410              		.loc 1 296 5 view .LVU105
 296:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 411              		.loc 1 296 25 is_stmt 0 view .LVU106
 412 006c 4FF47073 		mov	r3, #960
 413 0070 0393     		str	r3, [sp, #12]
 297:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 414              		.loc 1 297 5 is_stmt 1 view .LVU107
 297:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 415              		.loc 1 297 26 is_stmt 0 view .LVU108
 416 0072 0223     		movs	r3, #2
 417 0074 0493     		str	r3, [sp, #16]
 298:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 418              		.loc 1 298 5 is_stmt 1 view .LVU109
 299:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 419              		.loc 1 299 5 view .LVU110
 300:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 420              		.loc 1 300 5 view .LVU111
 300:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 421              		.loc 1 300 31 is_stmt 0 view .LVU112
 422 0076 0793     		str	r3, [sp, #28]
 301:Core/Src/tim.c **** 
 423              		.loc 1 301 5 is_stmt 1 view .LVU113
 424 0078 03A9     		add	r1, sp, #12
 425 007a 0648     		ldr	r0, .L34+16
 426              	.LVL20:
 301:Core/Src/tim.c **** 
 427              		.loc 1 301 5 is_stmt 0 view .LVU114
 428 007c FFF7FEFF 		bl	HAL_GPIO_Init
 429              	.LVL21:
 430              		.loc 1 308 1 view .LVU115
 431 0080 CDE7     		b	.L28
 432              	.L35:
 433 0082 00BF     		.align	2
 434              	.L34:
 435 0084 00000140 		.word	1073807360
 436 0088 00040040 		.word	1073742848
 437 008c 00380240 		.word	1073887232
 438 0090 00000240 		.word	1073872896
 439 0094 00080240 		.word	1073874944
 440              		.cfi_endproc
 441              	.LFE225:
 443              		.section	.text.MX_TIM1_Init,"ax",%progbits
 444              		.align	1
 445              		.global	MX_TIM1_Init
 446              		.syntax unified
 447              		.thumb
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 15


 448              		.thumb_func
 450              	MX_TIM1_Init:
 451              	.LFB220:
  33:Core/Src/tim.c **** 
 452              		.loc 1 33 1 is_stmt 1 view -0
 453              		.cfi_startproc
 454              		@ args = 0, pretend = 0, frame = 88
 455              		@ frame_needed = 0, uses_anonymous_args = 0
 456 0000 10B5     		push	{r4, lr}
 457              		.cfi_def_cfa_offset 8
 458              		.cfi_offset 4, -8
 459              		.cfi_offset 14, -4
 460 0002 96B0     		sub	sp, sp, #88
 461              		.cfi_def_cfa_offset 96
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 462              		.loc 1 39 3 view .LVU117
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 463              		.loc 1 39 26 is_stmt 0 view .LVU118
 464 0004 0024     		movs	r4, #0
 465 0006 1294     		str	r4, [sp, #72]
 466 0008 1394     		str	r4, [sp, #76]
 467 000a 1494     		str	r4, [sp, #80]
 468 000c 1594     		str	r4, [sp, #84]
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 469              		.loc 1 40 3 is_stmt 1 view .LVU119
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 470              		.loc 1 40 27 is_stmt 0 view .LVU120
 471 000e 1094     		str	r4, [sp, #64]
 472 0010 1194     		str	r4, [sp, #68]
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 473              		.loc 1 41 3 is_stmt 1 view .LVU121
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 474              		.loc 1 41 22 is_stmt 0 view .LVU122
 475 0012 0994     		str	r4, [sp, #36]
 476 0014 0A94     		str	r4, [sp, #40]
 477 0016 0B94     		str	r4, [sp, #44]
 478 0018 0C94     		str	r4, [sp, #48]
 479 001a 0D94     		str	r4, [sp, #52]
 480 001c 0E94     		str	r4, [sp, #56]
 481 001e 0F94     		str	r4, [sp, #60]
  42:Core/Src/tim.c **** 
 482              		.loc 1 42 3 is_stmt 1 view .LVU123
  42:Core/Src/tim.c **** 
 483              		.loc 1 42 34 is_stmt 0 view .LVU124
 484 0020 2022     		movs	r2, #32
 485 0022 2146     		mov	r1, r4
 486 0024 01A8     		add	r0, sp, #4
 487 0026 FFF7FEFF 		bl	memset
 488              	.LVL22:
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 489              		.loc 1 47 3 is_stmt 1 view .LVU125
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 490              		.loc 1 47 18 is_stmt 0 view .LVU126
 491 002a 3B48     		ldr	r0, .L56
 492 002c 3B4B     		ldr	r3, .L56+4
 493 002e 0360     		str	r3, [r0]
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 16


 494              		.loc 1 48 3 is_stmt 1 view .LVU127
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 495              		.loc 1 48 24 is_stmt 0 view .LVU128
 496 0030 4460     		str	r4, [r0, #4]
  49:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 497              		.loc 1 49 3 is_stmt 1 view .LVU129
  49:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 498              		.loc 1 49 26 is_stmt 0 view .LVU130
 499 0032 8460     		str	r4, [r0, #8]
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 500              		.loc 1 50 3 is_stmt 1 view .LVU131
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 501              		.loc 1 50 21 is_stmt 0 view .LVU132
 502 0034 4FF6FF73 		movw	r3, #65535
 503 0038 C360     		str	r3, [r0, #12]
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 504              		.loc 1 51 3 is_stmt 1 view .LVU133
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 505              		.loc 1 51 28 is_stmt 0 view .LVU134
 506 003a 0461     		str	r4, [r0, #16]
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 507              		.loc 1 52 3 is_stmt 1 view .LVU135
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 508              		.loc 1 52 32 is_stmt 0 view .LVU136
 509 003c 4461     		str	r4, [r0, #20]
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 510              		.loc 1 53 3 is_stmt 1 view .LVU137
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 511              		.loc 1 53 32 is_stmt 0 view .LVU138
 512 003e 8461     		str	r4, [r0, #24]
  54:Core/Src/tim.c ****   {
 513              		.loc 1 54 3 is_stmt 1 view .LVU139
  54:Core/Src/tim.c ****   {
 514              		.loc 1 54 7 is_stmt 0 view .LVU140
 515 0040 FFF7FEFF 		bl	HAL_TIM_Base_Init
 516              	.LVL23:
  54:Core/Src/tim.c ****   {
 517              		.loc 1 54 6 discriminator 1 view .LVU141
 518 0044 0028     		cmp	r0, #0
 519 0046 4CD1     		bne	.L47
 520              	.L37:
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 521              		.loc 1 58 3 is_stmt 1 view .LVU142
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 522              		.loc 1 58 34 is_stmt 0 view .LVU143
 523 0048 4FF48053 		mov	r3, #4096
 524 004c 1293     		str	r3, [sp, #72]
  59:Core/Src/tim.c ****   {
 525              		.loc 1 59 3 is_stmt 1 view .LVU144
  59:Core/Src/tim.c ****   {
 526              		.loc 1 59 7 is_stmt 0 view .LVU145
 527 004e 12A9     		add	r1, sp, #72
 528 0050 3148     		ldr	r0, .L56
 529 0052 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 530              	.LVL24:
  59:Core/Src/tim.c ****   {
 531              		.loc 1 59 6 discriminator 1 view .LVU146
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 17


 532 0056 0028     		cmp	r0, #0
 533 0058 46D1     		bne	.L48
 534              	.L38:
  63:Core/Src/tim.c ****   {
 535              		.loc 1 63 3 is_stmt 1 view .LVU147
  63:Core/Src/tim.c ****   {
 536              		.loc 1 63 7 is_stmt 0 view .LVU148
 537 005a 2F48     		ldr	r0, .L56
 538 005c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 539              	.LVL25:
  63:Core/Src/tim.c ****   {
 540              		.loc 1 63 6 discriminator 1 view .LVU149
 541 0060 0028     		cmp	r0, #0
 542 0062 44D1     		bne	.L49
 543              	.L39:
  67:Core/Src/tim.c ****   {
 544              		.loc 1 67 3 is_stmt 1 view .LVU150
  67:Core/Src/tim.c ****   {
 545              		.loc 1 67 7 is_stmt 0 view .LVU151
 546 0064 2C48     		ldr	r0, .L56
 547 0066 FFF7FEFF 		bl	HAL_TIM_OC_Init
 548              	.LVL26:
  67:Core/Src/tim.c ****   {
 549              		.loc 1 67 6 discriminator 1 view .LVU152
 550 006a 0028     		cmp	r0, #0
 551 006c 42D1     		bne	.L50
 552              	.L40:
  71:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 553              		.loc 1 71 3 is_stmt 1 view .LVU153
  71:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 554              		.loc 1 71 37 is_stmt 0 view .LVU154
 555 006e 0023     		movs	r3, #0
 556 0070 1093     		str	r3, [sp, #64]
  72:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 557              		.loc 1 72 3 is_stmt 1 view .LVU155
  72:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 558              		.loc 1 72 33 is_stmt 0 view .LVU156
 559 0072 1193     		str	r3, [sp, #68]
  73:Core/Src/tim.c ****   {
 560              		.loc 1 73 3 is_stmt 1 view .LVU157
  73:Core/Src/tim.c ****   {
 561              		.loc 1 73 7 is_stmt 0 view .LVU158
 562 0074 10A9     		add	r1, sp, #64
 563 0076 2848     		ldr	r0, .L56
 564 0078 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 565              	.LVL27:
  73:Core/Src/tim.c ****   {
 566              		.loc 1 73 6 discriminator 1 view .LVU159
 567 007c 0028     		cmp	r0, #0
 568 007e 3CD1     		bne	.L51
 569              	.L41:
  77:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 570              		.loc 1 77 3 is_stmt 1 view .LVU160
  77:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 571              		.loc 1 77 20 is_stmt 0 view .LVU161
 572 0080 6023     		movs	r3, #96
 573 0082 0993     		str	r3, [sp, #36]
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 18


  78:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 574              		.loc 1 78 3 is_stmt 1 view .LVU162
  78:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 575              		.loc 1 78 19 is_stmt 0 view .LVU163
 576 0084 0022     		movs	r2, #0
 577 0086 0A92     		str	r2, [sp, #40]
  79:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 578              		.loc 1 79 3 is_stmt 1 view .LVU164
  79:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 579              		.loc 1 79 24 is_stmt 0 view .LVU165
 580 0088 0B92     		str	r2, [sp, #44]
  80:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 581              		.loc 1 80 3 is_stmt 1 view .LVU166
  80:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 582              		.loc 1 80 25 is_stmt 0 view .LVU167
 583 008a 0C92     		str	r2, [sp, #48]
  81:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 584              		.loc 1 81 3 is_stmt 1 view .LVU168
  81:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 585              		.loc 1 81 24 is_stmt 0 view .LVU169
 586 008c 0D92     		str	r2, [sp, #52]
  82:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 587              		.loc 1 82 3 is_stmt 1 view .LVU170
  82:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 588              		.loc 1 82 25 is_stmt 0 view .LVU171
 589 008e 0E92     		str	r2, [sp, #56]
  83:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 590              		.loc 1 83 3 is_stmt 1 view .LVU172
  83:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 591              		.loc 1 83 26 is_stmt 0 view .LVU173
 592 0090 0F92     		str	r2, [sp, #60]
  84:Core/Src/tim.c ****   {
 593              		.loc 1 84 3 is_stmt 1 view .LVU174
  84:Core/Src/tim.c ****   {
 594              		.loc 1 84 7 is_stmt 0 view .LVU175
 595 0092 09A9     		add	r1, sp, #36
 596 0094 2048     		ldr	r0, .L56
 597 0096 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 598              	.LVL28:
  84:Core/Src/tim.c ****   {
 599              		.loc 1 84 6 discriminator 1 view .LVU176
 600 009a 0028     		cmp	r0, #0
 601 009c 30D1     		bne	.L52
 602              	.L42:
  88:Core/Src/tim.c ****   {
 603              		.loc 1 88 3 is_stmt 1 view .LVU177
  88:Core/Src/tim.c ****   {
 604              		.loc 1 88 7 is_stmt 0 view .LVU178
 605 009e 0422     		movs	r2, #4
 606 00a0 09A9     		add	r1, sp, #36
 607 00a2 1D48     		ldr	r0, .L56
 608 00a4 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 609              	.LVL29:
  88:Core/Src/tim.c ****   {
 610              		.loc 1 88 6 discriminator 1 view .LVU179
 611 00a8 68BB     		cbnz	r0, .L53
 612              	.L43:
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 19


  92:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 613              		.loc 1 92 3 is_stmt 1 view .LVU180
  92:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 614              		.loc 1 92 20 is_stmt 0 view .LVU181
 615 00aa 0023     		movs	r3, #0
 616 00ac 0993     		str	r3, [sp, #36]
  93:Core/Src/tim.c ****   {
 617              		.loc 1 93 3 is_stmt 1 view .LVU182
  93:Core/Src/tim.c ****   {
 618              		.loc 1 93 7 is_stmt 0 view .LVU183
 619 00ae 0822     		movs	r2, #8
 620 00b0 09A9     		add	r1, sp, #36
 621 00b2 1948     		ldr	r0, .L56
 622 00b4 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 623              	.LVL30:
  93:Core/Src/tim.c ****   {
 624              		.loc 1 93 6 discriminator 1 view .LVU184
 625 00b8 40BB     		cbnz	r0, .L54
 626              	.L44:
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 627              		.loc 1 97 3 is_stmt 1 view .LVU185
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 628              		.loc 1 97 40 is_stmt 0 view .LVU186
 629 00ba 0023     		movs	r3, #0
 630 00bc 0193     		str	r3, [sp, #4]
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 631              		.loc 1 98 3 is_stmt 1 view .LVU187
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 632              		.loc 1 98 41 is_stmt 0 view .LVU188
 633 00be 0293     		str	r3, [sp, #8]
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 634              		.loc 1 99 3 is_stmt 1 view .LVU189
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 635              		.loc 1 99 34 is_stmt 0 view .LVU190
 636 00c0 0393     		str	r3, [sp, #12]
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 637              		.loc 1 100 3 is_stmt 1 view .LVU191
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 638              		.loc 1 100 33 is_stmt 0 view .LVU192
 639 00c2 0493     		str	r3, [sp, #16]
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 640              		.loc 1 101 3 is_stmt 1 view .LVU193
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 641              		.loc 1 101 35 is_stmt 0 view .LVU194
 642 00c4 0593     		str	r3, [sp, #20]
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 643              		.loc 1 102 3 is_stmt 1 view .LVU195
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 644              		.loc 1 102 38 is_stmt 0 view .LVU196
 645 00c6 4FF40052 		mov	r2, #8192
 646 00ca 0692     		str	r2, [sp, #24]
 103:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 647              		.loc 1 103 3 is_stmt 1 view .LVU197
 103:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 648              		.loc 1 103 40 is_stmt 0 view .LVU198
 649 00cc 0893     		str	r3, [sp, #32]
 104:Core/Src/tim.c ****   {
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 20


 650              		.loc 1 104 3 is_stmt 1 view .LVU199
 104:Core/Src/tim.c ****   {
 651              		.loc 1 104 7 is_stmt 0 view .LVU200
 652 00ce 01A9     		add	r1, sp, #4
 653 00d0 1148     		ldr	r0, .L56
 654 00d2 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 655              	.LVL31:
 104:Core/Src/tim.c ****   {
 656              		.loc 1 104 6 discriminator 1 view .LVU201
 657 00d6 E0B9     		cbnz	r0, .L55
 658              	.L45:
 111:Core/Src/tim.c **** 
 659              		.loc 1 111 3 is_stmt 1 view .LVU202
 660 00d8 0F48     		ldr	r0, .L56
 661 00da FFF7FEFF 		bl	HAL_TIM_MspPostInit
 662              	.LVL32:
 113:Core/Src/tim.c **** /* TIM3 init function */
 663              		.loc 1 113 1 is_stmt 0 view .LVU203
 664 00de 16B0     		add	sp, sp, #88
 665              		.cfi_remember_state
 666              		.cfi_def_cfa_offset 8
 667              		@ sp needed
 668 00e0 10BD     		pop	{r4, pc}
 669              	.L47:
 670              		.cfi_restore_state
  56:Core/Src/tim.c ****   }
 671              		.loc 1 56 5 is_stmt 1 view .LVU204
 672 00e2 FFF7FEFF 		bl	Error_Handler
 673              	.LVL33:
 674 00e6 AFE7     		b	.L37
 675              	.L48:
  61:Core/Src/tim.c ****   }
 676              		.loc 1 61 5 view .LVU205
 677 00e8 FFF7FEFF 		bl	Error_Handler
 678              	.LVL34:
 679 00ec B5E7     		b	.L38
 680              	.L49:
  65:Core/Src/tim.c ****   }
 681              		.loc 1 65 5 view .LVU206
 682 00ee FFF7FEFF 		bl	Error_Handler
 683              	.LVL35:
 684 00f2 B7E7     		b	.L39
 685              	.L50:
  69:Core/Src/tim.c ****   }
 686              		.loc 1 69 5 view .LVU207
 687 00f4 FFF7FEFF 		bl	Error_Handler
 688              	.LVL36:
 689 00f8 B9E7     		b	.L40
 690              	.L51:
  75:Core/Src/tim.c ****   }
 691              		.loc 1 75 5 view .LVU208
 692 00fa FFF7FEFF 		bl	Error_Handler
 693              	.LVL37:
 694 00fe BFE7     		b	.L41
 695              	.L52:
  86:Core/Src/tim.c ****   }
 696              		.loc 1 86 5 view .LVU209
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 21


 697 0100 FFF7FEFF 		bl	Error_Handler
 698              	.LVL38:
 699 0104 CBE7     		b	.L42
 700              	.L53:
  90:Core/Src/tim.c ****   }
 701              		.loc 1 90 5 view .LVU210
 702 0106 FFF7FEFF 		bl	Error_Handler
 703              	.LVL39:
 704 010a CEE7     		b	.L43
 705              	.L54:
  95:Core/Src/tim.c ****   }
 706              		.loc 1 95 5 view .LVU211
 707 010c FFF7FEFF 		bl	Error_Handler
 708              	.LVL40:
 709 0110 D3E7     		b	.L44
 710              	.L55:
 106:Core/Src/tim.c ****   }
 711              		.loc 1 106 5 view .LVU212
 712 0112 FFF7FEFF 		bl	Error_Handler
 713              	.LVL41:
 714 0116 DFE7     		b	.L45
 715              	.L57:
 716              		.align	2
 717              	.L56:
 718 0118 00000000 		.word	htim1
 719 011c 00000140 		.word	1073807360
 720              		.cfi_endproc
 721              	.LFE220:
 723              		.section	.text.MX_TIM3_Init,"ax",%progbits
 724              		.align	1
 725              		.global	MX_TIM3_Init
 726              		.syntax unified
 727              		.thumb
 728              		.thumb_func
 730              	MX_TIM3_Init:
 731              	.LFB221:
 116:Core/Src/tim.c **** 
 732              		.loc 1 116 1 view -0
 733              		.cfi_startproc
 734              		@ args = 0, pretend = 0, frame = 40
 735              		@ frame_needed = 0, uses_anonymous_args = 0
 736 0000 00B5     		push	{lr}
 737              		.cfi_def_cfa_offset 4
 738              		.cfi_offset 14, -4
 739 0002 8BB0     		sub	sp, sp, #44
 740              		.cfi_def_cfa_offset 48
 122:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 741              		.loc 1 122 3 view .LVU214
 122:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 742              		.loc 1 122 27 is_stmt 0 view .LVU215
 743 0004 0023     		movs	r3, #0
 744 0006 0893     		str	r3, [sp, #32]
 745 0008 0993     		str	r3, [sp, #36]
 123:Core/Src/tim.c **** 
 746              		.loc 1 123 3 is_stmt 1 view .LVU216
 123:Core/Src/tim.c **** 
 747              		.loc 1 123 22 is_stmt 0 view .LVU217
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 22


 748 000a 0193     		str	r3, [sp, #4]
 749 000c 0293     		str	r3, [sp, #8]
 750 000e 0393     		str	r3, [sp, #12]
 751 0010 0493     		str	r3, [sp, #16]
 752 0012 0593     		str	r3, [sp, #20]
 753 0014 0693     		str	r3, [sp, #24]
 754 0016 0793     		str	r3, [sp, #28]
 128:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 755              		.loc 1 128 3 is_stmt 1 view .LVU218
 128:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 756              		.loc 1 128 18 is_stmt 0 view .LVU219
 757 0018 2548     		ldr	r0, .L72
 758 001a 264A     		ldr	r2, .L72+4
 759 001c 0260     		str	r2, [r0]
 129:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 760              		.loc 1 129 3 is_stmt 1 view .LVU220
 129:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 761              		.loc 1 129 24 is_stmt 0 view .LVU221
 762 001e 4360     		str	r3, [r0, #4]
 130:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 763              		.loc 1 130 3 is_stmt 1 view .LVU222
 130:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 764              		.loc 1 130 26 is_stmt 0 view .LVU223
 765 0020 8360     		str	r3, [r0, #8]
 131:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 766              		.loc 1 131 3 is_stmt 1 view .LVU224
 131:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 767              		.loc 1 131 21 is_stmt 0 view .LVU225
 768 0022 4FF6FF72 		movw	r2, #65535
 769 0026 C260     		str	r2, [r0, #12]
 132:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 770              		.loc 1 132 3 is_stmt 1 view .LVU226
 132:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 771              		.loc 1 132 28 is_stmt 0 view .LVU227
 772 0028 0361     		str	r3, [r0, #16]
 133:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 773              		.loc 1 133 3 is_stmt 1 view .LVU228
 133:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 774              		.loc 1 133 32 is_stmt 0 view .LVU229
 775 002a 8361     		str	r3, [r0, #24]
 134:Core/Src/tim.c ****   {
 776              		.loc 1 134 3 is_stmt 1 view .LVU230
 134:Core/Src/tim.c ****   {
 777              		.loc 1 134 7 is_stmt 0 view .LVU231
 778 002c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 779              	.LVL42:
 134:Core/Src/tim.c ****   {
 780              		.loc 1 134 6 discriminator 1 view .LVU232
 781 0030 58BB     		cbnz	r0, .L66
 782              	.L59:
 138:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 783              		.loc 1 138 3 is_stmt 1 view .LVU233
 138:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 784              		.loc 1 138 37 is_stmt 0 view .LVU234
 785 0032 0023     		movs	r3, #0
 786 0034 0893     		str	r3, [sp, #32]
 139:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 23


 787              		.loc 1 139 3 is_stmt 1 view .LVU235
 139:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 788              		.loc 1 139 33 is_stmt 0 view .LVU236
 789 0036 0993     		str	r3, [sp, #36]
 140:Core/Src/tim.c ****   {
 790              		.loc 1 140 3 is_stmt 1 view .LVU237
 140:Core/Src/tim.c ****   {
 791              		.loc 1 140 7 is_stmt 0 view .LVU238
 792 0038 08A9     		add	r1, sp, #32
 793 003a 1D48     		ldr	r0, .L72
 794 003c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 795              	.LVL43:
 140:Core/Src/tim.c ****   {
 796              		.loc 1 140 6 discriminator 1 view .LVU239
 797 0040 30BB     		cbnz	r0, .L67
 798              	.L60:
 144:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 799              		.loc 1 144 3 is_stmt 1 view .LVU240
 144:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 800              		.loc 1 144 20 is_stmt 0 view .LVU241
 801 0042 6023     		movs	r3, #96
 802 0044 0193     		str	r3, [sp, #4]
 145:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 803              		.loc 1 145 3 is_stmt 1 view .LVU242
 145:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 804              		.loc 1 145 19 is_stmt 0 view .LVU243
 805 0046 0022     		movs	r2, #0
 806 0048 0292     		str	r2, [sp, #8]
 146:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 807              		.loc 1 146 3 is_stmt 1 view .LVU244
 146:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 808              		.loc 1 146 24 is_stmt 0 view .LVU245
 809 004a 0392     		str	r2, [sp, #12]
 147:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 810              		.loc 1 147 3 is_stmt 1 view .LVU246
 147:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 811              		.loc 1 147 24 is_stmt 0 view .LVU247
 812 004c 0592     		str	r2, [sp, #20]
 148:Core/Src/tim.c ****   {
 813              		.loc 1 148 3 is_stmt 1 view .LVU248
 148:Core/Src/tim.c ****   {
 814              		.loc 1 148 7 is_stmt 0 view .LVU249
 815 004e 01A9     		add	r1, sp, #4
 816 0050 1748     		ldr	r0, .L72
 817 0052 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 818              	.LVL44:
 148:Core/Src/tim.c ****   {
 819              		.loc 1 148 6 discriminator 1 view .LVU250
 820 0056 F0B9     		cbnz	r0, .L68
 821              	.L61:
 152:Core/Src/tim.c ****   {
 822              		.loc 1 152 3 is_stmt 1 view .LVU251
 152:Core/Src/tim.c ****   {
 823              		.loc 1 152 7 is_stmt 0 view .LVU252
 824 0058 0422     		movs	r2, #4
 825 005a 0DEB0201 		add	r1, sp, r2
 826 005e 1448     		ldr	r0, .L72
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 24


 827 0060 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 828              	.LVL45:
 152:Core/Src/tim.c ****   {
 829              		.loc 1 152 6 discriminator 1 view .LVU253
 830 0064 D0B9     		cbnz	r0, .L69
 831              	.L62:
 156:Core/Src/tim.c ****   {
 832              		.loc 1 156 3 is_stmt 1 view .LVU254
 156:Core/Src/tim.c ****   {
 833              		.loc 1 156 7 is_stmt 0 view .LVU255
 834 0066 0822     		movs	r2, #8
 835 0068 01A9     		add	r1, sp, #4
 836 006a 1148     		ldr	r0, .L72
 837 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 838              	.LVL46:
 156:Core/Src/tim.c ****   {
 839              		.loc 1 156 6 discriminator 1 view .LVU256
 840 0070 B8B9     		cbnz	r0, .L70
 841              	.L63:
 160:Core/Src/tim.c ****   {
 842              		.loc 1 160 3 is_stmt 1 view .LVU257
 160:Core/Src/tim.c ****   {
 843              		.loc 1 160 7 is_stmt 0 view .LVU258
 844 0072 0C22     		movs	r2, #12
 845 0074 01A9     		add	r1, sp, #4
 846 0076 0E48     		ldr	r0, .L72
 847 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 848              	.LVL47:
 160:Core/Src/tim.c ****   {
 849              		.loc 1 160 6 discriminator 1 view .LVU259
 850 007c A0B9     		cbnz	r0, .L71
 851              	.L64:
 167:Core/Src/tim.c **** 
 852              		.loc 1 167 3 is_stmt 1 view .LVU260
 853 007e 0C48     		ldr	r0, .L72
 854 0080 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 855              	.LVL48:
 169:Core/Src/tim.c **** /* TIM5 init function */
 856              		.loc 1 169 1 is_stmt 0 view .LVU261
 857 0084 0BB0     		add	sp, sp, #44
 858              		.cfi_remember_state
 859              		.cfi_def_cfa_offset 4
 860              		@ sp needed
 861 0086 5DF804FB 		ldr	pc, [sp], #4
 862              	.L66:
 863              		.cfi_restore_state
 136:Core/Src/tim.c ****   }
 864              		.loc 1 136 5 is_stmt 1 view .LVU262
 865 008a FFF7FEFF 		bl	Error_Handler
 866              	.LVL49:
 867 008e D0E7     		b	.L59
 868              	.L67:
 142:Core/Src/tim.c ****   }
 869              		.loc 1 142 5 view .LVU263
 870 0090 FFF7FEFF 		bl	Error_Handler
 871              	.LVL50:
 872 0094 D5E7     		b	.L60
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 25


 873              	.L68:
 150:Core/Src/tim.c ****   }
 874              		.loc 1 150 5 view .LVU264
 875 0096 FFF7FEFF 		bl	Error_Handler
 876              	.LVL51:
 877 009a DDE7     		b	.L61
 878              	.L69:
 154:Core/Src/tim.c ****   }
 879              		.loc 1 154 5 view .LVU265
 880 009c FFF7FEFF 		bl	Error_Handler
 881              	.LVL52:
 882 00a0 E1E7     		b	.L62
 883              	.L70:
 158:Core/Src/tim.c ****   }
 884              		.loc 1 158 5 view .LVU266
 885 00a2 FFF7FEFF 		bl	Error_Handler
 886              	.LVL53:
 887 00a6 E4E7     		b	.L63
 888              	.L71:
 162:Core/Src/tim.c ****   }
 889              		.loc 1 162 5 view .LVU267
 890 00a8 FFF7FEFF 		bl	Error_Handler
 891              	.LVL54:
 892 00ac E7E7     		b	.L64
 893              	.L73:
 894 00ae 00BF     		.align	2
 895              	.L72:
 896 00b0 00000000 		.word	htim3
 897 00b4 00040040 		.word	1073742848
 898              		.cfi_endproc
 899              	.LFE221:
 901              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 902              		.align	1
 903              		.global	HAL_TIM_Base_MspDeInit
 904              		.syntax unified
 905              		.thumb
 906              		.thumb_func
 908              	HAL_TIM_Base_MspDeInit:
 909              	.LVL55:
 910              	.LFB226:
 309:Core/Src/tim.c **** 
 310:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 311:Core/Src/tim.c **** {
 911              		.loc 1 311 1 view -0
 912              		.cfi_startproc
 913              		@ args = 0, pretend = 0, frame = 0
 914              		@ frame_needed = 0, uses_anonymous_args = 0
 915              		.loc 1 311 1 is_stmt 0 view .LVU269
 916 0000 08B5     		push	{r3, lr}
 917              		.cfi_def_cfa_offset 8
 918              		.cfi_offset 3, -8
 919              		.cfi_offset 14, -4
 312:Core/Src/tim.c **** 
 313:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 920              		.loc 1 313 3 is_stmt 1 view .LVU270
 921              		.loc 1 313 20 is_stmt 0 view .LVU271
 922 0002 0368     		ldr	r3, [r0]
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 26


 923              		.loc 1 313 5 view .LVU272
 924 0004 0B4A     		ldr	r2, .L80
 925 0006 9342     		cmp	r3, r2
 926 0008 03D0     		beq	.L78
 314:Core/Src/tim.c ****   {
 315:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 316:Core/Src/tim.c **** 
 317:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 318:Core/Src/tim.c ****     /* Peripheral clock disable */
 319:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 320:Core/Src/tim.c **** 
 321:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 322:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 323:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 324:Core/Src/tim.c **** 
 325:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 326:Core/Src/tim.c ****   }
 327:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 927              		.loc 1 327 8 is_stmt 1 view .LVU273
 928              		.loc 1 327 10 is_stmt 0 view .LVU274
 929 000a 0B4A     		ldr	r2, .L80+4
 930 000c 9342     		cmp	r3, r2
 931 000e 0AD0     		beq	.L79
 932              	.LVL56:
 933              	.L74:
 328:Core/Src/tim.c ****   {
 329:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 330:Core/Src/tim.c **** 
 331:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 332:Core/Src/tim.c ****     /* Peripheral clock disable */
 333:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 334:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 335:Core/Src/tim.c **** 
 336:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 337:Core/Src/tim.c ****   }
 338:Core/Src/tim.c **** }
 934              		.loc 1 338 1 view .LVU275
 935 0010 08BD     		pop	{r3, pc}
 936              	.LVL57:
 937              	.L78:
 319:Core/Src/tim.c **** 
 938              		.loc 1 319 5 is_stmt 1 view .LVU276
 939 0012 02F59C32 		add	r2, r2, #79872
 940 0016 536C     		ldr	r3, [r2, #68]
 941 0018 23F00103 		bic	r3, r3, #1
 942 001c 5364     		str	r3, [r2, #68]
 322:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 943              		.loc 1 322 5 view .LVU277
 944 001e 1A20     		movs	r0, #26
 945              	.LVL58:
 322:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 946              		.loc 1 322 5 is_stmt 0 view .LVU278
 947 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 948              	.LVL59:
 949 0024 F4E7     		b	.L74
 950              	.LVL60:
 951              	.L79:
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 27


 333:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 952              		.loc 1 333 5 is_stmt 1 view .LVU279
 953 0026 02F50B32 		add	r2, r2, #142336
 954 002a 136C     		ldr	r3, [r2, #64]
 955 002c 23F00803 		bic	r3, r3, #8
 956 0030 1364     		str	r3, [r2, #64]
 957              		.loc 1 338 1 is_stmt 0 view .LVU280
 958 0032 EDE7     		b	.L74
 959              	.L81:
 960              		.align	2
 961              	.L80:
 962 0034 00000140 		.word	1073807360
 963 0038 000C0040 		.word	1073744896
 964              		.cfi_endproc
 965              	.LFE226:
 967              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 968              		.align	1
 969              		.global	HAL_TIM_PWM_MspDeInit
 970              		.syntax unified
 971              		.thumb
 972              		.thumb_func
 974              	HAL_TIM_PWM_MspDeInit:
 975              	.LVL61:
 976              	.LFB227:
 339:Core/Src/tim.c **** 
 340:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 341:Core/Src/tim.c **** {
 977              		.loc 1 341 1 is_stmt 1 view -0
 978              		.cfi_startproc
 979              		@ args = 0, pretend = 0, frame = 0
 980              		@ frame_needed = 0, uses_anonymous_args = 0
 981              		@ link register save eliminated.
 342:Core/Src/tim.c **** 
 343:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
 982              		.loc 1 343 3 view .LVU282
 983              		.loc 1 343 19 is_stmt 0 view .LVU283
 984 0000 0268     		ldr	r2, [r0]
 985              		.loc 1 343 5 view .LVU284
 986 0002 054B     		ldr	r3, .L85
 987 0004 9A42     		cmp	r2, r3
 988 0006 00D0     		beq	.L84
 989              	.L82:
 344:Core/Src/tim.c ****   {
 345:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 346:Core/Src/tim.c **** 
 347:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 348:Core/Src/tim.c ****     /* Peripheral clock disable */
 349:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 350:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 351:Core/Src/tim.c **** 
 352:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 353:Core/Src/tim.c ****   }
 354:Core/Src/tim.c **** }
 990              		.loc 1 354 1 view .LVU285
 991 0008 7047     		bx	lr
 992              	.L84:
 349:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 28


 993              		.loc 1 349 5 is_stmt 1 view .LVU286
 994 000a 044A     		ldr	r2, .L85+4
 995 000c 136C     		ldr	r3, [r2, #64]
 996 000e 23F00203 		bic	r3, r3, #2
 997 0012 1364     		str	r3, [r2, #64]
 998              		.loc 1 354 1 is_stmt 0 view .LVU287
 999 0014 F8E7     		b	.L82
 1000              	.L86:
 1001 0016 00BF     		.align	2
 1002              	.L85:
 1003 0018 00040040 		.word	1073742848
 1004 001c 00380240 		.word	1073887232
 1005              		.cfi_endproc
 1006              	.LFE227:
 1008              		.global	htim5
 1009              		.section	.bss.htim5,"aw",%nobits
 1010              		.align	2
 1013              	htim5:
 1014 0000 00000000 		.space	72
 1014      00000000 
 1014      00000000 
 1014      00000000 
 1014      00000000 
 1015              		.global	htim3
 1016              		.section	.bss.htim3,"aw",%nobits
 1017              		.align	2
 1020              	htim3:
 1021 0000 00000000 		.space	72
 1021      00000000 
 1021      00000000 
 1021      00000000 
 1021      00000000 
 1022              		.global	htim1
 1023              		.section	.bss.htim1,"aw",%nobits
 1024              		.align	2
 1027              	htim1:
 1028 0000 00000000 		.space	72
 1028      00000000 
 1028      00000000 
 1028      00000000 
 1028      00000000 
 1029              		.text
 1030              	.Letext0:
 1031              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 1032              		.file 3 "C:/Users/alireza/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-
 1033              		.file 4 "C:/Users/alireza/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-
 1034              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1035              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1036              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1037              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1038              		.file 9 "Core/Inc/tim.h"
 1039              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1040              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1041              		.file 12 "Core/Inc/main.h"
 1042              		.file 13 "<built-in>"
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s 			page 29


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:21     .text.MX_TIM5_Init:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:27     .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:132    .text.MX_TIM5_Init:00000064 $d
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:1013   .bss.htim5:00000000 htim5
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:138    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:144    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:235    .text.HAL_TIM_Base_MspInit:0000005c $d
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:242    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:248    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:294    .text.HAL_TIM_PWM_MspInit:00000028 $d
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:300    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:306    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:435    .text.HAL_TIM_MspPostInit:00000084 $d
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:444    .text.MX_TIM1_Init:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:450    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:718    .text.MX_TIM1_Init:00000118 $d
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:1027   .bss.htim1:00000000 htim1
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:724    .text.MX_TIM3_Init:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:730    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:896    .text.MX_TIM3_Init:000000b0 $d
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:1020   .bss.htim3:00000000 htim3
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:902    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:908    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:962    .text.HAL_TIM_Base_MspDeInit:00000034 $d
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:968    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:974    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:1003   .text.HAL_TIM_PWM_MspDeInit:00000018 $d
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:1010   .bss.htim5:00000000 $d
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:1017   .bss.htim3:00000000 $d
C:\Users\alireza\AppData\Local\Temp\ccU5MFPK.s:1024   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_PWM_Init
HAL_TIM_OC_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_OC_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
