
---------- Begin Simulation Statistics ----------
final_tick                               1969732528101                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 459141                       # Simulator instruction rate (inst/s)
host_mem_usage                               10918076                       # Number of bytes of host memory used
host_op_rate                                   792321                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4023.44                       # Real time elapsed on the host
host_tick_rate                              489564552                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1847326434                       # Number of instructions simulated
sim_ops                                    3187852248                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.969733                       # Number of seconds simulated
sim_ticks                                1969732528101                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5915112697                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5915112697                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                         19630103                       # Number of branches fetched
system.cpu1.committedInsts                  847326433                       # Number of instructions committed
system.cpu1.committedOps                   1287849196                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  217652288                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        10925                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   63698066                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        15336                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1322405390                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                         3048                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5915112697                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5915112697                       # Number of busy cycles
system.cpu1.num_cc_register_reads            98615090                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           61700344                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     15079547                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses            1099479186                       # Number of float alu accesses
system.cpu1.num_fp_insts                   1099479186                       # number of float instructions
system.cpu1.num_fp_register_reads          1881553417                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes         1042861725                       # number of times the floating registers were written
system.cpu1.num_func_calls                    2805145                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses            431223297                       # Number of integer alu accesses
system.cpu1.num_int_insts                   431223297                       # number of integer instructions
system.cpu1.num_int_register_reads         1083137221                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         159377629                       # number of times the integer registers were written
system.cpu1.num_load_insts                  217625000                       # Number of load instructions
system.cpu1.num_mem_refs                    281306674                       # number of memory refs
system.cpu1.num_store_insts                  63681674                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass              1785886      0.14%      0.14% # Class of executed instruction
system.cpu1.op_class::IntAlu                413387126     32.10%     32.24% # Class of executed instruction
system.cpu1.op_class::IntMult                 1191006      0.09%     32.33% # Class of executed instruction
system.cpu1.op_class::IntDiv                    11322      0.00%     32.33% # Class of executed instruction
system.cpu1.op_class::FloatAdd              137951635     10.71%     43.04% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     43.04% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     43.04% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     43.04% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     43.04% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     43.04% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     43.04% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     43.04% # Class of executed instruction
system.cpu1.op_class::SimdAdd                  168556      0.01%     43.06% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     43.06% # Class of executed instruction
system.cpu1.op_class::SimdAlu                48219959      3.74%     46.80% # Class of executed instruction
system.cpu1.op_class::SimdCmp                    3014      0.00%     46.80% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  329628      0.03%     46.83% # Class of executed instruction
system.cpu1.op_class::SimdMisc                3028263      0.24%     47.06% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     47.06% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     47.06% # Class of executed instruction
system.cpu1.op_class::SimdShift                  5055      0.00%     47.06% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     47.06% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     47.06% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     47.06% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd          183788819     14.27%     61.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  2      0.00%     61.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt            8944980      0.69%     62.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv            4848764      0.38%     62.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     62.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult         202027297     15.69%     78.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     78.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt            851210      0.07%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::MemRead                29620702      2.30%     80.46% # Class of executed instruction
system.cpu1.op_class::MemWrite                9801749      0.76%     81.22% # Class of executed instruction
system.cpu1.op_class::FloatMemRead          188004298     14.60%     95.82% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite          53879925      4.18%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1287849196                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  313                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8296240                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16855549                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     85128850                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2375                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    170258641                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2375                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7599494                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       936823                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7359417                       # Transaction distribution
system.membus.trans_dist::ReadExReq            959815                       # Transaction distribution
system.membus.trans_dist::ReadExResp           959815                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7599494                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25414858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25414858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25414858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    607752448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    607752448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               607752448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8559309                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8559309    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8559309                       # Request fanout histogram
system.membus.reqLayer4.occupancy         28053274327                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        45788794509                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38518443                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38518443                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38518443                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38518443                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 85029.675497                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 85029.675497                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 85029.675497                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 85029.675497                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     38216745                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38216745                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     38216745                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38216745                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 84363.675497                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 84363.675497                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 84363.675497                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 84363.675497                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38518443                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38518443                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 85029.675497                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 85029.675497                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     38216745                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38216745                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 84363.675497                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 84363.675497                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.549448                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            84249                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.549448                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801854                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801854                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 712626793533                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 712626793533                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 712626793533                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 712626793533                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 56996.368600                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56996.368600                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 56996.368600                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56996.368600                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2119                       # number of writebacks
system.cpu0.dcache.writebacks::total             2119                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 704299781547                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 704299781547                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 704299781547                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 704299781547                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 56330.368600                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56330.368600                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 56330.368600                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56330.368600                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 712581191847                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 712581191847                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 56997.640194                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56997.640194                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 704254898475                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 704254898475                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 56331.640194                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56331.640194                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     45601686                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     45601686                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42262.915663                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42262.915663                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     44883072                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     44883072                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41596.915663                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41596.915663                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           167166                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1322330731                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1322330731                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1322330731                       # number of overall hits
system.cpu1.icache.overall_hits::total     1322330731                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        74659                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         74659                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        74659                       # number of overall misses
system.cpu1.icache.overall_misses::total        74659                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1517751063                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1517751063                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1517751063                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1517751063                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1322405390                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1322405390                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1322405390                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1322405390                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000056                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000056                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20329.110529                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20329.110529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20329.110529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20329.110529                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        74147                       # number of writebacks
system.cpu1.icache.writebacks::total            74147                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        74659                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        74659                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        74659                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        74659                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1468028169                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1468028169                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1468028169                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1468028169                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19663.110529                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19663.110529                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19663.110529                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19663.110529                       # average overall mshr miss latency
system.cpu1.icache.replacements                 74147                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1322330731                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1322330731                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        74659                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        74659                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1517751063                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1517751063                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1322405390                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1322405390                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20329.110529                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20329.110529                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        74659                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        74659                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1468028169                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1468028169                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19663.110529                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19663.110529                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.985796                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1322405390                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            74659                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         17712.605178                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            89244                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.985796                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10579317779                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10579317779                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    208798696                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       208798696                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    208798696                       # number of overall hits
system.cpu1.dcache.overall_hits::total      208798696                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     72551658                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      72551658                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     72551658                       # number of overall misses
system.cpu1.dcache.overall_misses::total     72551658                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 948574832310                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 948574832310                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 948574832310                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 948574832310                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    281350354                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    281350354                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    281350354                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    281350354                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.257869                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.257869                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.257869                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.257869                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 13074.474912                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 13074.474912                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 13074.474912                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 13074.474912                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     55732290                       # number of writebacks
system.cpu1.dcache.writebacks::total         55732290                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     72551658                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     72551658                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     72551658                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     72551658                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 900255428082                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 900255428082                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 900255428082                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 900255428082                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.257869                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.257869                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.257869                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.257869                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 12408.474912                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12408.474912                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 12408.474912                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12408.474912                       # average overall mshr miss latency
system.cpu1.dcache.replacements              72551650                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    164185237                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      164185237                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     53467051                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     53467051                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 653639064309                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 653639064309                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    217652288                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    217652288                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.245654                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.245654                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 12225.081655                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 12225.081655                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     53467051                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     53467051                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 618030008343                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 618030008343                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.245654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.245654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 11559.081655                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11559.081655                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     44613459                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      44613459                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     19084607                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     19084607                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 294935768001                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 294935768001                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     63698066                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     63698066                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.299610                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.299610                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 15454.117971                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15454.117971                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     19084607                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     19084607                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 282225419739                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 282225419739                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.299610                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.299610                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 14788.117971                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14788.117971                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          281350354                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         72551658                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.877931                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           172161                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2323354490                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2323354490                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5018372                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               65758                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            71486351                       # number of demand (read+write) hits
system.l2.demand_hits::total                 76570482                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5018372                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              65758                       # number of overall hits
system.l2.overall_hits::.cpu1.data           71486351                       # number of overall hits
system.l2.overall_hits::total                76570482                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7484649                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8901                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1065307                       # number of demand (read+write) misses
system.l2.demand_misses::total                8559309                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7484649                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8901                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1065307                       # number of overall misses
system.l2.overall_misses::total               8559309                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37748880                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 643169878641                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    756688554                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  90254795526                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     734219111601                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37748880                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 643169878641                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    756688554                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  90254795526                       # number of overall miss cycles
system.l2.overall_miss_latency::total    734219111601                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           74659                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        72551658                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             85129791                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          74659                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       72551658                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            85129791                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.997792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.598627                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.119222                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.014683                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.100544                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.997792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.598627                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.119222                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.014683                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.100544                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83515.221239                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85931.869169                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85011.633974                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84721.864708                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85780.185246                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83515.221239                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85931.869169                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85011.633974                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84721.864708                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85780.185246                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              936823                       # number of writebacks
system.l2.writebacks::total                    936823                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7484649                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1065307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8559309                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7484649                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1065307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8559309                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34663828                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 592079516292                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    695921802                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  82982944997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 675793046919                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34663828                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 592079516292                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    695921802                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  82982944997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 675793046919                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.598627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.119222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.014683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.100544                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.598627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.119222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.014683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.100544                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76689.884956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79105.849358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78184.676104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77895.803742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78954.159374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76689.884956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79105.849358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78184.676104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77895.803742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78954.159374                       # average overall mshr miss latency
system.l2.replacements                        8298340                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     55734409                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         55734409                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     55734409                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     55734409                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        74187                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            74187                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        74187                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        74187                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          275                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           275                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         18125229                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              18125871                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            437                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         959378                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              959815                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     37008954                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81354746484                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   81391755438                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     19084607                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          19085686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.405005                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.050270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.050290                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84688.681922                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84799.470578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84799.420136                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          437                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       959378                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         959815                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     34025592                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74805978432                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  74840004024                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.405005                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.050270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.050290                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77861.766590                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77973.414475                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77973.363642                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         65758                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              65759                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8901                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37748880                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    756688554                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    794437434                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        74659                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          75112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.997792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.119222                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.124521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83515.221239                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85011.633974                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84939.317224                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8901                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34663828                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    695921802                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    730585630                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.119222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.124521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76689.884956                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78184.676104                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78112.437721                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5017730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     53361122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          58378852                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      7484212                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       105929                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7590141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 643132869687                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   8900049042                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 652032918729                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     53467051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      65968993                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.598644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.001981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.115056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85931.941758                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84019.003691                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85905.244544                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      7484212                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       105929                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7590141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 592045490700                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   8176966565                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 600222457265                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.598644                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.001981                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.115056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79105.922000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77192.898687                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79079.223596                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259127.254106                       # Cycle average of tags in use
system.l2.tags.total_refs                   170258366                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8560484                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.888871                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.184892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       21.719087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    227396.533402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      320.821234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    31353.995489                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.495685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.068346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.564853                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          383                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3720                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        34360                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       223645                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.571429                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4775802432                       # Number of tag accesses
system.l2.tags.data_accesses               4775802432                       # Number of data accesses
system.l2.tags.repl_invalid                    262144                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                8298340                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     479017536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        569664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      68179648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          547795776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       569664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        598592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59956672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59956672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7484649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1065307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8559309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       936823                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             936823                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            14686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        243189128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           289209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         34613658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             278106681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        14686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       289209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           303895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       30438992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             30438992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       30438992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           14686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       243189128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          289209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        34613658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            308545673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    936822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   7484649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1064004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003982749614                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        52553                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        52553                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18550214                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             884858                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8559309                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     936823                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8559309                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   936823                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1303                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            267814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            267388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            267141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            267487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            267336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            267070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            267386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            267570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            267705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            267852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           267868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           267841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           267651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           267388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           267386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           267156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           267430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           267562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           267392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           267823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           267265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           267760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           266840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           267447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           267341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           267055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           267153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           267227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           267712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           266799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           267301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           267860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             29451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             29239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            29294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            29300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            29301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            29302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            29263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            29214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            29264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            29279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            29225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            29240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            29270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            29218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            29320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            29257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            29239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            29280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            29185                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 180358195699                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28515275992                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            330054836651                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21074.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38566.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8559309                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               936823                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8272745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  285252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  47612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  48009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  52541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  52586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  52573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  52590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  52566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  52578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  52577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  52582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  52583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  52578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  52630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  52555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  52553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  52553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  52553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  52553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9494770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      9494770    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9494770                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        52553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     162.842159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    143.791286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1151.397214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        52552    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-270335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         52553                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        52553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.825129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.815317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.573475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4562      8.68%      8.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              354      0.67%      9.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            47349     90.10%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              288      0.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         52553                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              547712384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   83392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59952896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               547795776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59956672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       278.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        30.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    278.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     30.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1969732396233                       # Total gap between requests
system.mem_ctrls.avgGap                     207424.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    479017536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       569664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     68096256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59952896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14686.257949900031                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 243189128.049693197012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 289208.809761195094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 34571321.247180163860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 30437074.650841046125                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7484649                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8901                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1065307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       936823                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16322498                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 289876447930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    335166177                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  39826900046                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 106948072527456                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36111.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38729.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37654.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37385.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 114160383.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         7400991858.622179                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         13065597165.785812                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        11734045951.425858                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       1104408579.790799                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     170984019637.859863                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106784165711.419678                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     569201679307.514282                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       880274908212.434082                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        446.900732                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1680429598517                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  88546150000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 200756779584                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         7404924604.893980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         13072539975.550446                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        11739729245.198410                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1105470154.990798                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     170984019637.859863                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     106810065181.485641                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     569183799470.294678                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       880300548270.277832                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        446.913749                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1680358454683                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  88546150000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 200827923418                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1969732528101                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          66044105                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     56671232                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        74187                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        36681771                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         19085686                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        19085686                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         75112                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     65968993                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       223465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    217654966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             255388432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800328960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9523584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8210172672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9020056768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8298340                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59956672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         93428131                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000025                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005042                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               93425756    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2375      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           93428131                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        93864652389                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       72479644182                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          74586665                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12522032747                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            453211                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
