---
tags: 計算機組織
aliase: 
created: 2023-03-28 14:45
modified: 星期二 28日 三月 2023 14:45:41
---

# 2. Language of the Computer
***

## Instruction Set 指令集
>[!success]+ 定義
><font style="color: orange;">指令集</font>: 存放指令的地方
>

*Different computers* have different instruction sets
Like: Intel(ARM)、AMD(X86)

>[!info]+ 相關名詞
>**ISA**: Instruction set Architecture
>用以描述指令集的操作行為

---

## MIPS
>[!SUCCESS]+ 定義
>MIPS（Microprocessor without Interlocked Pipeline Stages)，是一種採取精簡指令集（RISC）的指令集架構（ISA）

由美國MIPS電腦系統公司開發，現為美普思科技。MIPS廣泛被使用在許多電子產品、網路裝置、個人娛樂裝置與商業裝置上。最早的MIPS架構是32位元，最新的版本已經變成64位元。商業市場主要競爭對手為**ARM**與**RISC-V**

在一些大學和技術學校中電腦架構的課程上，學生們通常會學習MIPS架構。這個架構極大地影響了後來的精簡指令集架構，如Alpha。2021年3月，MIPS宣布*MIPS架構的開發已經結束*，因為該公司正在向**RISC-V**過渡

>[!info]+ 相關名詞
>**RISC-V**: 類似於MIPS的ISA, 基於精簡指令集（RISC）

---
## Arithmetic Operations 算術
C code: 
```c linenos
f = (g+h) - (i+j);
```
Compiled MIPS code: 
```python linenos
add t0, g, h # temp t0 = g+h
add t1, i, j # temp t1 = i+j
sub f, t0, t1 # f = t0-t1
```
*只為示例不是真的*

>[!info]+ 相關名詞
>**operand**: 運算元，被運算子處理的元素，通常為數字
>**operator**: 運算子，通常為算數符號，ex:**'+'**
>**instruction format**: 指令集形式

- Design Principle 1: <font style="color: dodgerblue;">Simplicity favours regularity</font>
	- Regularity makes implementation simpler
	- Simplicity enables higher performance at lower cost
		- 規律性: 格式相同、長相類似
		- 簡易性: 保持簡單，避免複雜
			- *便於理解與調適*

>[!question]+
>為什麼提供這種形式的operation: add src, a, b ？為什麼不能是三個數的加法？為什麼不用設計一個陣列類型的加法？

>[!success]+
>如果提供這麼多形式會讓instruction format複雜化，根據設計原則1:簡單通常化，所以只提供最基本的型態

---

## Register Operands 暫存器裡的資料作運算
C code:
```c linenos
f = (g+h) - (i+j)
```
Compiled MIPS code:
```python linenos
add $t0, $s1, $s2
add $t1, $s3, $s4 
sub $s0, $t0, $t1 
```

>[!success]+ MIPS register
>MIPS has 32 $\times$ 32 -bit register file
- frequently(高頻率) accessed
- Numbered 0 to 31
- Assembler names
	- $t0, $t1, ..., $t9 for temporary(暫時) value
	- $s0, $s1, ..., $s7 for saved variables
		- 需要 *lw* 與 *sw*

>32-bit(4byte) data called a **"word"**

- Design Principle 2: <font style="color: dodgerblue;">Smaller is faster</font>

>[!question]+
>為什麼data operation時的source都是從rigister來的而不是memory？

>[!success]+
>因為比較快，符合Design Principle 2

---

## Memory Operands 主記憶體裡的資料作運算
C code: h in $s2, base address of A in $s3
```c linenos
A[12] = h + A[8]
```
Compiled MIPS code: index 8 requires offset of 32
```python linenos
lw $t0, 32(\$s3) # load word
add $t0, $s2, $t0 
sw $t0, 48(\$s3)
```
- 4 bytes per word
- 32、48: offset $s3: base register

>[!success]+ Memory
>Main memory used for composite data: Arrays, structures, dynamic data

Arithmetic:
- Load value from memory into register: *lw*
- Store result from register to memory: *sw*

Addressed:
- byte addressed (8-bit)
- aligned in memory(內存對齊): Address must be a multiple of 4
- MIPS is Big Endian
	- Access <mark style="background: #FFB86CA6;">0x2a4d77fe</mark>, what's difference between them?

>[!col]+
>![[CO_Adress]]
>Big Endian
>
>Big Endian
>[0] = 2a (Lsb)
>[1] = 4d
>[2] = 77
>[3] = fe (Msb)
>
>Little Endian
>[0] = fe (Lsb)
>[1] = 77
>[2] = 4d
>[3] = 2a (Msb)

>Big endian、Little endian: 兩種資料排序方式，用來表示多個位元組（byte）組成的資料在記憶體中的儲存方式

>[!info]+ 相關名詞
>**Big endian**: 資料的高位元組(MSB)存儲在記憶體的低位址(address)中，而資料的低位元組(LSB)存儲在高位址中
>**Little endian**:低位元組存儲在記憶體的低位址中，而高位元組存儲在高位址中
>**MSB**(most significant byte): 高位元組(二進制最高位組8bit)
>**LSB**(least significant byte): 低位元組

x86 系列的 CPU 使用的是 Little endian，而 PowerPC 和 SPARC 等系統則使用的是 Big endian。對於一些需要在不同平台上移植的程式，需要注意資料的儲存方式，否則可能會導致資料解讀錯誤。

---
### Registers vs. Memory

| Register                      | Memory                                 |
|:------------------------------|:---------------------------------------|
| faster                        | slower                                 |
| don't need to load/store data | More instructions to be excuted(lw sw) |  

- Compiler must use registers for variables as much as possible
	- Only spill to memory for less frequently used variables
	- Register optimization is important
> 少用memory多用register

---
## Immediate Operands
>[!success]+ Immediate
>Constant data specified in an instruction

No *subtract* immediate instruction: use a *negative* constant 
>addi $s2, $s1, -1

- Design Principle 3: <font style="color: dodgerblue;">Make the common case fast</font>
	- Small constants are common
	- Immediate operand avoids a load instruction

---
## The Constant Zero
- MIPS register 0 ($zero) is the constant 0
	- Cannot be *overwritten*
- Useful for common operations
	- E.g., move between registers
	> add $t2, $s1, $zero

>[!question]+
>addi 裡同樣有常數0，為什麼非得要使用register 0 ($zero)

>[!success]+
>1. 固定參考點，$zero可作為加法、減法、邏輯運算和比較指令中的第二個操作數
>2. $zero不可修改，addi情況下，0是可修改的，如果用作操作數，可能會造成影響

---
![[Bit arithmetic#Bit arithmetic]]

---
## Representing Instructions

>[!success]+ 指令
>在計算機中，程序被轉換為一系列*指令*，CPU通過讀取*記憶體中的指令*來執行程序。這些指令按照順序存儲在記憶體中的某個位置。CPU使用程序計數器（Program Counter，PC）來跟踪當前指令的位置，從而確定下一個要執行的指令在記憶體中的位置。

- Instrucctions are encoded in <u>binary</u>: Called machine code
- MIPS instructions: Encoded as 32-bit instruction words

---
## MIPS R-format Instruction
![[MIPS_R_format|800]]
- instruction fields
	- op: operation code (opcode)
	- rs: first source register number
	- rt: second source register number
	- rd: destination source register number
	- shamt: shift amount (00000 for now)
	- funct: function code (extends opcode)
>R-format: R-> register
>其他的instruction format都是由R-format演變而成的

>[!question]+
>當初為什麼要allocate 32個register?如果allocate 34個？

>[!success]+
>32這個數字是權衡之後的結果，設計者認為32個register對於CPU architecture與系統是最好的
>
>34個暫存器讓rs、rt、rd必須各分配6-bit(0~63)，比原來多了3bit，一個指令(word)為32bit，暫存器多的3bit必須從其他地方扣除

- 扣除op、func會讓instruction set(指令種類數目)變少，可能會影響CPU效率
- 增加op、func會讓instruction set(指令種類數目)太臃腫，偏離了simple、regular 這個design principle
- 扣除shamt會讓shift量變少
>所以op 6-bit、func 6-bit已經包含基本需要的指令了，如果增加太多bit，這樣會太複雜

<mark style="background: #FFB86CA6;">R-format Example</mark>:
![[R_format_Example|800]]

***
## MIPS I-format Instructions
![[MIPS_I_format|800]]

- immediate arithmetic and load/store instructions
	- rt:destiination or source (e.g., sw、lw) register number
	- Constant: -2<sup>15</sup> to 2<sup>15</sup> -1
	- Address: offset added to base address in rs

Design Principle 4:<font style="color: dodgerblue;">Good design demands good compromises</font>
- Different formats complicate decoding, but allow 32 bit instructions uniformly(統一)
- keep format as similiar as possible

---
## Logical Operations
- instructions for bitwise manipulation(操縱)
| Operation   | C        | Java         | MIPS      |
|:------------|:---------|:-------------|:----------|
| Shift left  | &lt;&lt; | &lt;&lt;     | sll       |
| Shift right | &gt;&gt; | &gt;&gt;&gt; | srl       |
| Bitwise AND | &amp;    | &amp;        | and, andi |
| Bitwise OR  | \|       | \|           | or, ori   |
| Bitwise NOT | ~        | ~            | nor       |  
- Useful for extracting and inserting groups of bits in a word

---
### Shift Operation
![[MIPS_R_format|800]]
- shamt: how many position to shift
- shift logic
	- sll: Shift left and fill with 0 bits 
		- multiplies by 2<sup>i</sup>
	- srl: Shift right and fill with signed bits (0: if unsigned)
		- divide by 2<sup>i</sup> (unsigned)

---
### AND Operatoins
- Useful to mask(屏蔽) bits in a word
	- select some bits, clear other to 0
- and $t0, $t1, $t2
```bash linenos
$t2: 0011
$t1: 1111
$t0: 0011
```

---
### OR Operatoins
- Useful to include bits in a word
	- Set some bits to 1, leave others unchanged
- or $t0, $t1, $t2
```bash linenos
$t2: 0011
$t1: 1111
$t0: 1111
```

---
### NOT Operations
- Useful to invery bits in word: Change 0 to 1, and 1 to 0
- MIPS has NOR 3-operand instruction
	- a NOR b == NOT (a OR b)

nor $t0, $t1, $zero
```bash linenos
$zero: 0000
$t1:   1111
$t0:   0000
```

>Register 0: always read as zero

---

## Conditional Operations
- Branch to labeled instruction if a condition is true
	- Otherwise, continue sequentially(順序地)
- beq rs, rt, L1
	- if(rs == rt) branch to instruction labeled L1;
- bne rs, rt, L1
	- if(rs != rt) branch to instruction labeled L1;
- j L1
	- unconditional jump to instruction labeled L1;

<mark style="background: #FFB86CA6;">Compiling If Statements</mark>
C code:
```c linenos
if(i == j) f = g+h;
else f = g-h;
```
- f,g, ... in $s0, $s1, ...

Compiled MIPS code:
```python linenos
	bne $s3, $s4, Else
	add $s0, $s1, $s2
	j Exit
Else: sub $s0, $s1, $s2
Exit: ...
```
>Assembler calculates address

---
### Loop
<mark style="background: #FFB86CA6;">Compiling Loop Statements</mark>
C code:
```c linenos
while(save[i] == k) i+=1'
```
- i in $s3, k in $s5, address of save in $s6

Compiled MIPS code:
```python linenos
Loop: sll $t1, $s3, 2    # t1 = i*4 
	  add $t1, $t1, $s6  # &save[i] = &save + i
	  lw  $t0, 0($t1)    # t0 = *(&save[i]) 從暫存器記憶體中
	  bne $t0, $s5, Exit # if(save != $s5:k ) -> branch to Exit
	  addi $s3, $s3, 1   # i = i+1
	  j Loop             # jump to Loop
Exit: ...
```

---
## Basic Blocks
- A basic block is a sequence of instructions with
	- No embedded branches (except at end): branch
	- No branch target (except at beginning): label
- A compiler identifier basic blocks for optimization
>register spilling
- An advanced processor can accelerate execution of basic blocks

## More conditional Operations
- Set result to 1 if condition is true
	- Otherwise, set to 0
- slt rd, rs, rt
	- if (rs<rt) rd=1;else rd=0;
- slti rt, rs, constant
	- if(rs<constant) rt=1; else rt=0;
- Use in combination with beq, bne
	- slt $t0, $s1, $s2 # if(\$s1 < $s2)
	- bne $t0, $zero, L # branch to L

## Branch instruction Design
- Why not blt, bge, etc?
- Hardware for <, ≥, ... slower than =, ≠
	- Combining with branch invloves more work per instruction, requiring a slower clock
	- All instructions penalized
- beq and bne are the common case
- This is a good design compromise

## Signed vs. Unsigned
- Signed comparison: sltm slti
- Unsigned comparison: sltu, sltui
- Example
	- $s0 = 1111 1111 1111 1111 1111 1111 1111 1111
	- $s1 = 0000 0000 0000 0000 0000 0000 0000 0001
	- slt $t0, $s0, $s1 # signed
		- -1 < +1 => $t0 = 1
	- sltu $t0, $s0, $s1 # unsigned
		- +4,294,967,295 > +1 => $t0 = 0

## Procedure Calling
- Steps required
1. Place parameters in registers
2. Transfers control to procudure
3. Acquire storage for procedure
4. Perform procedure's operations
5. Place result in register for caller
6. Return to place of call

## Register Usage
- $a0 - $a3: arguments (reg's 4-7)
- $v0, $v1: result values (reg's 2 and 3)
- $t0 - $t9: temporaries 
	- can be overwritten
	- caller maintain
- $s0 - $s7: saved
	- Must be saved/restored by callee
- $gp: global pointer for static data (reg 28)
- $sp: stack pointer(reg 29)
- $fp: frame pointer(reg 30)
- $ra: return address (reg 31)