# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../function_gen_test.srcs/sources_1/bd/design_1/ip/design_1_sample_generator_0_0/design_1_sample_generator_0_0_sim_netlist.vhdl" \

# Do not sort compile order
nosort
