#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Nov 17 00:07:16 2017
# Process ID: 9356
# Current directory: C:/.Xilinx/CPU/CPU.runs/design_1_InsMemory_0_0_synth_1
# Command line: vivado.exe -log design_1_InsMemory_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_InsMemory_0_0.tcl
# Log file: C:/.Xilinx/CPU/CPU.runs/design_1_InsMemory_0_0_synth_1/design_1_InsMemory_0_0.vds
# Journal file: C:/.Xilinx/CPU/CPU.runs/design_1_InsMemory_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_InsMemory_0_0.tcl -notrace
Command: synth_design -top design_1_InsMemory_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10924 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 337.902 ; gain = 128.047
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_InsMemory_0_0' [c:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/ip/design_1_InsMemory_0_0/synth/design_1_InsMemory_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'InsMemory' [C:/.Xilinx/CPU/CPU.srcs/sources_1/new/InsMemory.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/rom_data.txt' is read successfully [C:/.Xilinx/CPU/CPU.srcs/sources_1/new/InsMemory.v:37]
INFO: [Synth 8-256] done synthesizing module 'InsMemory' (1#1) [C:/.Xilinx/CPU/CPU.srcs/sources_1/new/InsMemory.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_InsMemory_0_0' (2#1) [c:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/ip/design_1_InsMemory_0_0/synth/design_1_InsMemory_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 375.293 ; gain = 165.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 375.293 ; gain = 165.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 375.293 ; gain = 165.438
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-327] inferring latch for variable 'InsDataOut_reg' [C:/.Xilinx/CPU/CPU.srcs/sources_1/new/InsMemory.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 392.402 ; gain = 182.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module InsMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[31]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[30]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[29]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[28]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[27]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[26]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[25]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[24]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[23]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[22]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[21]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[20]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[19]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[18]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[17]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[16]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[15]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[14]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[13]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[12]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[11]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[10]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[9]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[8]
WARNING: [Synth 8-3331] design design_1_InsMemory_0_0 has unconnected port IAddress[7]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 501.219 ; gain = 291.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------+------------+---------------+----------------+
|Module Name            | RTL Object | Depth x Width | Implemented As | 
+-----------------------+------------+---------------+----------------+
|InsMemory              | p_0_out    | 128x8         | LUT            | 
|InsMemory              | p_0_out    | 128x8         | LUT            | 
|InsMemory              | p_0_out    | 128x8         | LUT            | 
|InsMemory              | p_0_out    | 128x8         | LUT            | 
|design_1_InsMemory_0_0 | p_0_out    | 128x8         | LUT            | 
|design_1_InsMemory_0_0 | p_0_out    | 128x8         | LUT            | 
|design_1_InsMemory_0_0 | p_0_out    | 128x8         | LUT            | 
|design_1_InsMemory_0_0 | p_0_out    | 128x8         | LUT            | 
+-----------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 501.219 ; gain = 291.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 501.219 ; gain = 291.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 501.219 ; gain = 291.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 501.219 ; gain = 291.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 501.219 ; gain = 291.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 501.219 ; gain = 291.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 501.219 ; gain = 291.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 501.219 ; gain = 291.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     2|
|2     |LUT3  |    14|
|3     |LUT4  |     3|
|4     |LUT5  |    25|
|5     |LUT6  |    51|
|6     |MUXF7 |     4|
|7     |LD    |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   107|
|2     |  inst   |InsMemory |    29|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 501.219 ; gain = 291.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 501.219 ; gain = 239.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 501.219 ; gain = 291.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 574.574 ; gain = 312.980
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/.Xilinx/CPU/CPU.runs/design_1_InsMemory_0_0_synth_1/design_1_InsMemory_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1035.602 ; gain = 461.027
INFO: [Common 17-1381] The checkpoint 'C:/.Xilinx/CPU/CPU.runs/design_1_InsMemory_0_0_synth_1/design_1_InsMemory_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1035.852 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 00:08:00 2017...
