// Seed: 2137365524
module module_0 (
    id_1#(.id_2((id_3))),
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  inout tri1 id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_29;
  id_30 :
  assert property (@(posedge {1'b0, id_3, id_22}) -1)
  else;
  wire id_31;
  wire id_32;
  ;
  assign id_16 = 1;
endmodule
module module_1 #(
    parameter id_19 = 32'd46
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20
);
  input wire id_20;
  inout wire _id_19;
  input wire id_18;
  inout uwire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_14,
      id_6,
      id_21,
      id_2,
      id_13,
      id_21,
      id_17,
      id_17,
      id_2,
      id_10,
      id_2,
      id_17,
      id_21,
      id_21,
      id_15,
      id_9,
      id_15,
      id_17,
      id_5,
      id_6,
      id_21,
      id_21,
      id_21
  );
  assign id_17#(
      .id_4 (-1),
      .id_13(1 & 1),
      .id_14(1),
      .id_14(1),
      .id_4 (1),
      .id_21(1)
  ) = 1;
  logic ["" : id_19] id_22;
  always id_4[1'd0 : !-1'h0] = 1;
endmodule
