#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Thu Sep  8 12:40:45 2016
# Process ID: 27114
# Current directory: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado
# Command line: vivado
# Log file: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/vivado.log
# Journal file: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.xpr
open_bd_design {/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd}
validate_bd_design -force
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets counter_stream_have_last_hls_0_counter] [get_bd_cells counter_stream_have_last_hls_0]
update_ip_catalog -rebuild
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:counter_stream_have_last_hls:1.0 counter_stream_have_last_hls_0
endgroup
set_property location {2.5 808 141} [get_bd_cells counter_stream_have_last_hls_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M00_AXI] [get_bd_intf_pins counter_stream_have_last_hls_0/s_axi_cpuControl]
connect_bd_intf_net [get_bd_intf_pins counter_stream_have_last_hls_0/counter] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins counter_stream_have_last_hls_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins counter_stream_have_last_hls_0/ap_rst_n] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
assign_bd_address
validate_bd_design
reset_target all [get_files  /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd]
export_ip_user_files -of_objects  [get_files  /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd] -sync -no_script -force -quiet
make_wrapper -files [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd] -top
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.runs/impl_1/testing_stream_have_last_signal_system_wrapper.sysdef /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.sdk/testing_stream_have_last_signal_system_wrapper.hdf

launch_sdk -workspace /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.sdk -hwspec /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.sdk/testing_stream_have_last_signal_system_wrapper.hdf
close_project
create_project project_1 /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1 -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "unusual_s2mm_sys"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_include_mm2s {0}] [get_bd_cells axi_dma_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_S2MM" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
endgroup
set_property  ip_repo_paths  /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_hls/solution1 [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:counter_stream_unusual_s2mm_hls:1.0 counter_stream_unusual_s2mm_hls_0
endgroup
set_property location {1 80 -203} [get_bd_cells counter_stream_unusual_s2mm_hls_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins counter_stream_unusual_s2mm_hls_0/s_axi_cpuControl]
connect_bd_intf_net [get_bd_intf_pins counter_stream_unusual_s2mm_hls_0/counter] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
regenerate_bd_layout
regenerate_bd_layout
startgroup
endgroup
validate_bd_design
generate_target all [get_files  /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/unusual_s2mm_sys.bd]
export_ip_user_files -of_objects [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/unusual_s2mm_sys.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/unusual_s2mm_sys.bd] -directory /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/unusual_s2mm_sys.bd] -top
add_files -norecurse /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/hdl/unusual_s2mm_sys_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[1]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[5]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[11]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[13]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[17]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[21]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[25]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[29]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[2]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[6]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[9]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[14]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[18]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[22]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[26]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[30]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[3]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[7]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[10]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[15]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[19]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[23]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[27]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[31]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[0]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[4]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[8]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[12]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[16]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[20]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[24]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[28]}]]
set_property mark_debug true [get_nets [list unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TLAST]]
set_property mark_debug true [get_nets [list unusual_s2mm_sys_i/counter_TVALID]]
set_property mark_debug true [get_nets [list unusual_s2mm_sys_i/counter_TREADY]]
file mkdir /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/constrs_1/new
close [ open /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/constrs_1/new/debug.xdc w ]
add_files -fileset constrs_1 /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/constrs_1/new/debug.xdc
set_property target_constrs_file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/constrs_1/new/debug.xdc [current_fileset -constrset]
save_constraints -force
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list unusual_s2mm_sys_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[0]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[1]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[2]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[3]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[4]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[5]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[6]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[7]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[8]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[9]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[10]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[11]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[12]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[13]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[14]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[15]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[16]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[17]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[18]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[19]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[20]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[21]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[22]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[23]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[24]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[25]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[26]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[27]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[28]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[29]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[30]} {unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list unusual_s2mm_sys_i/counter_stream_unusual_s2mm_hls_0_counter_TLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list unusual_s2mm_sys_i/counter_TREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list unusual_s2mm_sys_i/counter_TVALID ]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
refresh_design
close_design
file mkdir /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.sdk
file copy -force /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.runs/impl_1/unusual_s2mm_sys_wrapper.sysdef /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.sdk/unusual_s2mm_sys_wrapper.hdf

launch_sdk -workspace /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.sdk -hwspec /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.sdk/unusual_s2mm_sys_wrapper.hdf
open_bd_design {/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/unusual_s2mm_sys.bd}
regenerate_bd_layout
regenerate_bd_layout
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:counter_stream_unusual_s2mm_hls:1.0 [get_ips  unusual_s2mm_sys_counter_stream_unusual_s2mm_hls_0_0]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.runs/impl_1/unusual_s2mm_sys_wrapper.sysdef /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.sdk/unusual_s2mm_sys_wrapper.hdf

launch_sdk -workspace /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.sdk -hwspec /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.sdk/unusual_s2mm_sys_wrapper.hdf
close_project
create_project project_1 /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1 -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "unusual_mm2s_sys"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_0]
endgroup
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_MM2S" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
set_property  ip_repo_paths  /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_hls [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:unusual_mm2s_hls:1.0 unusual_mm2s_hls_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins unusual_mm2s_hls_0/s_axi_cpuControl]
connect_bd_intf_net [get_bd_intf_pins unusual_mm2s_hls_0/output] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
regenerate_bd_layout
validate_bd_design
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins unusual_mm2s_hls_0/input]
create_bd_cell -type ip -vlnv xilinx.com:hls:unusual_mm2s_hls:1.0 unusual_mm2s_hls_1
delete_bd_objs [get_bd_cells unusual_mm2s_hls_1]
set_property NAME input_hls [get_bd_intf_pins input]
set_property NAME inputsss [get_bd_intf_pins input]
validate_bd_design
set_property NAME output_hls [get_bd_intf_pins output]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:unusual_mm2s_hls:1.0 [get_ips  unusual_mm2s_sys_unusual_mm2s_hls_0_0]
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:unusual_mm2s_hls:1.0 [get_ips  unusual_mm2s_sys_unusual_mm2s_hls_0_0]
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
delete_bd_objs [get_bd_intf_nets unusual_mm2s_hls_0_output]
connect_bd_intf_net [get_bd_intf_pins unusual_mm2s_hls_0/output_s] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins unusual_mm2s_hls_0/input_s] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd]
export_ip_user_files -of_objects [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd] -directory /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd] -top
add_files -norecurse /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/hdl/unusual_mm2s_sys_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[2]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[6]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[12]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[14]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[18]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[22]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[26]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[30]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[3]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[7]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[10]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[15]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[19]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[23]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[27]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[31]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[0]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[4]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[8]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[11]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[16]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[20]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[24]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[28]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[1]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[5]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[9]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[13]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[17]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[21]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[25]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[29]}]]
set_property mark_debug true [get_nets [list unusual_mm2s_sys_i/input_s_TVALID]]
set_property mark_debug true [get_nets [list unusual_mm2s_sys_i/output_s_TREADY]]
set_property mark_debug true [get_nets [list unusual_mm2s_sys_i/input_s_TREADY]]
set_property mark_debug true [get_nets [list {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[0]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[4]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[8]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[12]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[16]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[20]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[24]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[28]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[1]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[5]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[11]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[13]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[17]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[21]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[25]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[29]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[2]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[6]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[9]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[14]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[18]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[22]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[26]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[30]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[3]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[7]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[10]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[15]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[19]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[23]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[27]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[31]}]]
set_property mark_debug true [get_nets [list unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TLAST]]
set_property mark_debug true [get_nets [list unusual_mm2s_sys_i/output_s_TVALID]]
file mkdir /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/constrs_1/new
close [ open /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/constrs_1/new/debug.xdc w ]
add_files -fileset constrs_1 /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/constrs_1/new/debug.xdc
set_property target_constrs_file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/constrs_1/new/debug.xdc [current_fileset -constrset]
save_constraints -force
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list unusual_mm2s_sys_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[0]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[1]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[2]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[3]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[4]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[5]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[6]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[7]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[8]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[9]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[10]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[11]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[12]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[13]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[14]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[15]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[16]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[17]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[18]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[19]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[20]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[21]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[22]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[23]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[24]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[25]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[26]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[27]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[28]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[29]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[30]} {unusual_mm2s_sys_i/axi_dma_0_M_AXIS_MM2S_TDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[0]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[1]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[2]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[3]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[4]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[5]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[6]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[7]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[8]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[9]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[10]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[11]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[12]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[13]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[14]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[15]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[16]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[17]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[18]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[19]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[20]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[21]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[22]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[23]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[24]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[25]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[26]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[27]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[28]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[29]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[30]} {unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list unusual_mm2s_sys_i/input_s_TREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list unusual_mm2s_sys_i/input_s_TVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list unusual_mm2s_sys_i/output_s_TREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list unusual_mm2s_sys_i/output_s_TVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list unusual_mm2s_sys_i/unusual_mm2s_hls_0_output_s_TLAST ]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_design
file mkdir /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.sdk
file copy -force /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.runs/impl_1/unusual_mm2s_sys_wrapper.sysdef /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.sdk/unusual_mm2s_sys_wrapper.hdf

launch_sdk -workspace /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.sdk -hwspec /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.sdk/unusual_mm2s_sys_wrapper.hdf
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:unusual_mm2s_hls:1.0 [get_ips  unusual_mm2s_sys_unusual_mm2s_hls_0_0]
report_ip_status -name ip_status 
generate_target all [get_files  /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd]
export_ip_user_files -of_objects [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd] -directory /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.srcs/sources_1/bd/unusual_mm2s_sys/unusual_mm2s_sys.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.runs/impl_1/unusual_mm2s_sys_wrapper.sysdef /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.sdk/unusual_mm2s_sys_wrapper.hdf

launch_sdk -workspace /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.sdk -hwspec /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_mm2s_vivado/project_1/project_1.sdk/unusual_mm2s_sys_wrapper.hdf
