`begin_keywords "1800-2017"
`line 1 "../src/merl_azadi-II_azadi_sram_interfaces_1.0/rtl/sram_fifo.sv" 1
module sram_fifo#(
    parameter int Depth = 9,
    parameter int Width = 128
)(i_clk,i_rst,read_en,write_en,data_in,data_out,addr);
  input logic i_clk,i_rst;
  input logic read_en,write_en;
  input logic [Width-1:0] data_in;
  output logic [Width-1:0] data_out;
  input logic [Depth-1:0] addr;

`line 11 "../src/merl_azadi-II_azadi_sram_interfaces_1.0/rtl/sram_fifo.sv" 0
  reg [Width-1:0] mem_space[Depth-1:0];

`line 13 "../src/merl_azadi-II_azadi_sram_interfaces_1.0/rtl/sram_fifo.sv" 0
  always@(posedge i_clk or posedge i_rst)
    begin
      if(i_rst)
        data_out<=0;

`line 18 "../src/merl_azadi-II_azadi_sram_interfaces_1.0/rtl/sram_fifo.sv" 0
      else if( write_en && !read_en)
        mem_space[addr]<=data_in;

`line 21 "../src/merl_azadi-II_azadi_sram_interfaces_1.0/rtl/sram_fifo.sv" 0
      else if(read_en && !write_en)
       data_out<=data_in;
      else
        data_out<=0;

`line 26 "../src/merl_azadi-II_azadi_sram_interfaces_1.0/rtl/sram_fifo.sv" 0
    end

`line 28 "../src/merl_azadi-II_azadi_sram_interfaces_1.0/rtl/sram_fifo.sv" 0
endmodule
`line 29 "../src/merl_azadi-II_azadi_sram_interfaces_1.0/rtl/sram_fifo.sv" 2
