// Seed: 3897291879
module module_0 (
    input uwire   id_0,
    input supply0 id_1
);
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1,
    output logic id_2
);
  for (id_4 = 1; (1'b0); id_2 = 1) begin : LABEL_0
    final begin : LABEL_0
      if (1)
        @(posedge 1) begin : LABEL_0
          id_1 <= 1'd0;
        end
    end
  end
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.type_3 = 0;
  logic id_5 = id_4;
  logic [7:0] id_6 = id_6[1];
endmodule
