
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 435.730 ; gain = 164.410
Command: link_design -top top -part xc7k325tffg676-2L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg676-2L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 900.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/76925/Desktop/computer_architecture/exp1/Exp1/Exp1/code/constraint.xdc]
Finished Parsing XDC File [C:/Users/76925/Desktop/computer_architecture/exp1/Exp1/Exp1/code/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1057.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1057.094 ; gain = 616.504
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1079.098 ; gain = 22.004

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 2aba5e05b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1680.078 ; gain = 600.980

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 135 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e40982d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.438 . Memory (MB): peak = 2017.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1aa10d5f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.518 . Memory (MB): peak = 2017.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a43e91dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.598 . Memory (MB): peak = 2017.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 1 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a43e91dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.686 . Memory (MB): peak = 2017.930 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12cb47813

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.810 . Memory (MB): peak = 2017.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e5b2aa9f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.835 . Memory (MB): peak = 2017.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               6  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               5  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2017.930 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13f95d316

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.864 . Memory (MB): peak = 2017.930 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 13f95d316

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2115.453 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13f95d316

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2115.453 ; gain = 97.523

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13f95d316

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2115.453 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2115.453 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13f95d316

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2115.453 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2115.453 ; gain = 1058.359
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/76925/Desktop/computer_architecture/exp1/Exp1/Exp1/Exp1.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2115.453 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/76925/Desktop/computer_architecture/exp1/Exp1/Exp1/Exp1.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2115.453 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1009b9aef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2115.453 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2115.453 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c251f374

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2115.453 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 24f6f0560

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2115.453 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 24f6f0560

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2115.453 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 24f6f0560

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2115.453 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 239e0a07a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2115.453 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2b48f680d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2115.453 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2b48f680d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2115.453 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 293d77b3f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2115.453 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 161 LUTNM shape to break, 150 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 19, two critical 142, total 161, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 224 nets or LUTs. Breaked 161 LUTs, combined 63 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net core/reg_EXE_MEM/Q[2]. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2115.453 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2115.453 ; gain = 0.000
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2115.453 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          161  |             63  |                   224  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            7  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          168  |             63  |                   225  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 19cde1dc2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2115.453 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 117e5f523

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2115.453 ; gain = 0.000
Phase 2 Global Placement | Checksum: 117e5f523

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2115.453 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14a57ea32

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2115.453 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 34ee8997

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 2115.453 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 84ab081b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 2115.453 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b96244a2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 2115.453 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 4dec3196

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2115.453 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: b9cf3fe5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2115.453 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: cfc310d8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 2115.453 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 6a2b0a5d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 2115.453 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 6a2b0a5d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 2115.453 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10647d9d1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.424 | TNS=-4.479 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bd74e610

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.407 . Memory (MB): peak = 2115.453 ; gain = 0.000
INFO: [Place 46-33] Processed net rst_all, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net core/reg_EXE_MEM/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1bd74e610

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.811 . Memory (MB): peak = 2115.453 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 10647d9d1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 2115.453 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.425. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: ff485c95

Time (s): cpu = 00:01:25 ; elapsed = 00:01:05 . Memory (MB): peak = 2196.617 ; gain = 81.164

Time (s): cpu = 00:01:25 ; elapsed = 00:01:05 . Memory (MB): peak = 2196.617 ; gain = 81.164
Phase 4.1 Post Commit Optimization | Checksum: ff485c95

Time (s): cpu = 00:01:25 ; elapsed = 00:01:05 . Memory (MB): peak = 2196.617 ; gain = 81.164

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ff485c95

Time (s): cpu = 00:01:25 ; elapsed = 00:01:05 . Memory (MB): peak = 2196.617 ; gain = 81.164

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                8x8|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ff485c95

Time (s): cpu = 00:01:25 ; elapsed = 00:01:05 . Memory (MB): peak = 2196.617 ; gain = 81.164
Phase 4.3 Placer Reporting | Checksum: ff485c95

Time (s): cpu = 00:01:25 ; elapsed = 00:01:05 . Memory (MB): peak = 2196.617 ; gain = 81.164

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2196.617 ; gain = 0.000

Time (s): cpu = 00:01:25 ; elapsed = 00:01:05 . Memory (MB): peak = 2196.617 ; gain = 81.164
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8276e291

Time (s): cpu = 00:01:25 ; elapsed = 00:01:05 . Memory (MB): peak = 2196.617 ; gain = 81.164
Ending Placer Task | Checksum: 750cbb6e

Time (s): cpu = 00:01:25 ; elapsed = 00:01:05 . Memory (MB): peak = 2196.617 ; gain = 81.164
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:06 . Memory (MB): peak = 2196.617 ; gain = 81.164
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2196.617 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2196.617 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.773 . Memory (MB): peak = 2198.855 ; gain = 2.238
INFO: [Common 17-1381] The checkpoint 'C:/Users/76925/Desktop/computer_architecture/exp1/Exp1/Exp1/Exp1.runs/impl_1/top_placed.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 360472ae ConstDB: 0 ShapeSum: 3f0848c0 RouteDB: 0
Post Restoration Checksum: NetGraph: 262cb82a | NumContArr: 3c94e86f | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 7bcbf646

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 2462.629 ; gain = 252.668

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 7bcbf646

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 2462.629 ; gain = 252.668

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 7bcbf646

Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 2462.629 ; gain = 252.668
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 12d48ea92

Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 2468.988 ; gain = 259.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.569  | TNS=0.000  | WHS=-1.069 | THS=-440.902|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00194368 %
  Global Horizontal Routing Utilization  = 0.00145901 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7630
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7629
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 130c13650

Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 2469.289 ; gain = 259.328

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 130c13650

Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 2469.289 ; gain = 259.328
Phase 3 Initial Routing | Checksum: 1eb887df4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:51 . Memory (MB): peak = 2469.289 ; gain = 259.328

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5083
 Number of Nodes with overlaps = 1391
 Number of Nodes with overlaps = 596
 Number of Nodes with overlaps = 250
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.017 | TNS=-22.158| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: c9fec9e7

Time (s): cpu = 00:01:42 ; elapsed = 00:01:22 . Memory (MB): peak = 2469.289 ; gain = 259.328

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 417
 Number of Nodes with overlaps = 665
 Number of Nodes with overlaps = 531
 Number of Nodes with overlaps = 371
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.623 | TNS=-14.429| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d94b5d56

Time (s): cpu = 00:02:21 ; elapsed = 00:01:51 . Memory (MB): peak = 2480.906 ; gain = 270.945

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2383
 Number of Nodes with overlaps = 1047
 Number of Nodes with overlaps = 669
 Number of Nodes with overlaps = 473
 Number of Nodes with overlaps = 322
 Number of Nodes with overlaps = 169
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.515 | TNS=-11.103| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a85741e7

Time (s): cpu = 00:03:31 ; elapsed = 00:02:39 . Memory (MB): peak = 2480.906 ; gain = 270.945

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 597
 Number of Nodes with overlaps = 648
Phase 4.4 Global Iteration 3 | Checksum: 11ad6d3cf

Time (s): cpu = 00:03:42 ; elapsed = 00:02:46 . Memory (MB): peak = 2480.906 ; gain = 270.945
Phase 4 Rip-up And Reroute | Checksum: 11ad6d3cf

Time (s): cpu = 00:03:42 ; elapsed = 00:02:46 . Memory (MB): peak = 2480.906 ; gain = 270.945

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1965628b0

Time (s): cpu = 00:03:44 ; elapsed = 00:02:47 . Memory (MB): peak = 2480.906 ; gain = 270.945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.515 | TNS=-11.103| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1cf8336b1

Time (s): cpu = 00:03:44 ; elapsed = 00:02:47 . Memory (MB): peak = 2480.906 ; gain = 270.945

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cf8336b1

Time (s): cpu = 00:03:44 ; elapsed = 00:02:47 . Memory (MB): peak = 2480.906 ; gain = 270.945
Phase 5 Delay and Skew Optimization | Checksum: 1cf8336b1

Time (s): cpu = 00:03:44 ; elapsed = 00:02:47 . Memory (MB): peak = 2480.906 ; gain = 270.945

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f523a597

Time (s): cpu = 00:03:45 ; elapsed = 00:02:48 . Memory (MB): peak = 2480.906 ; gain = 270.945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.515 | TNS=-10.774| WHS=-0.001 | THS=-0.002 |

Phase 6.1 Hold Fix Iter | Checksum: 2445c6a52

Time (s): cpu = 00:03:45 ; elapsed = 00:02:48 . Memory (MB): peak = 2480.906 ; gain = 270.945
Phase 6 Post Hold Fix | Checksum: 1f4d1ebd6

Time (s): cpu = 00:03:45 ; elapsed = 00:02:48 . Memory (MB): peak = 2480.906 ; gain = 270.945

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.31011 %
  Global Horizontal Routing Utilization  = 1.55584 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X11Y75 -> INT_R_X11Y75
South Dir 1x1 Area, Max Cong = 90.0901%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y60 -> INT_L_X18Y60
   INT_R_X19Y60 -> INT_R_X19Y60
   INT_R_X3Y55 -> INT_R_X3Y55
   INT_L_X4Y55 -> INT_L_X4Y55
East Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y73 -> INT_L_X18Y73
   INT_R_X17Y66 -> INT_R_X17Y66
West Dir 1x1 Area, Max Cong = 98.5294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X17Y78 -> INT_R_X17Y78
   INT_L_X20Y78 -> INT_L_X20Y78
   INT_R_X27Y75 -> INT_R_X27Y75
   INT_L_X24Y74 -> INT_L_X24Y74
   INT_L_X26Y74 -> INT_L_X26Y74

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.714286 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 22c5a5c7e

Time (s): cpu = 00:03:46 ; elapsed = 00:02:48 . Memory (MB): peak = 2480.906 ; gain = 270.945

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22c5a5c7e

Time (s): cpu = 00:03:46 ; elapsed = 00:02:48 . Memory (MB): peak = 2480.906 ; gain = 270.945

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e623f316

Time (s): cpu = 00:03:47 ; elapsed = 00:02:49 . Memory (MB): peak = 2480.906 ; gain = 270.945

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1e712fe4d

Time (s): cpu = 00:03:48 ; elapsed = 00:02:50 . Memory (MB): peak = 2480.906 ; gain = 270.945
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.515 | TNS=-10.774| WHS=0.084  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1e712fe4d

Time (s): cpu = 00:03:48 ; elapsed = 00:02:50 . Memory (MB): peak = 2480.906 ; gain = 270.945
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: ad7ded39

Time (s): cpu = 00:03:48 ; elapsed = 00:02:50 . Memory (MB): peak = 2480.906 ; gain = 270.945

Time (s): cpu = 00:03:48 ; elapsed = 00:02:50 . Memory (MB): peak = 2480.906 ; gain = 270.945

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:51 ; elapsed = 00:02:52 . Memory (MB): peak = 2480.906 ; gain = 282.051
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/76925/Desktop/computer_architecture/exp1/Exp1/Exp1/Exp1.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/76925/Desktop/computer_architecture/exp1/Exp1/Exp1/Exp1.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
111 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.899 . Memory (MB): peak = 2510.430 ; gain = 2.871
INFO: [Common 17-1381] The checkpoint 'C:/Users/76925/Desktop/computer_architecture/exp1/Exp1/Exp1/Exp1.runs/impl_1/top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Oct 10 14:36:26 2023...
