

================================================================
== Vivado HLS Report for 'normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_s'
================================================================
* Date:           Sun May 25 15:18:14 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.013 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4100|     4100| 20.500 us | 20.500 us |  4100|  4100|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- BatchNormLoop  |     4098|     4098|         4|          1|          1|  4096|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 16384, [4 x i8]* @p_str68, [1 x i8]* @p_str35, [1 x i8]* @p_str35, [1 x i8]* @p_str35) nounwind" [firmware/nnet_utils/nnet_batchnorm_stream.h:22]   --->   Operation 15 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_0 = phi i13 [ 0, %0 ], [ %i, %BatchNormLoop ]"   --->   Operation 17 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.09ns)   --->   "%icmp_ln25 = icmp eq i13 %i_0, -4096" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 18 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.67ns)   --->   "%i = add i13 %i_0, 1" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 20 'add' 'i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %2, label %BatchNormLoop" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 22 [1/1] (2.18ns)   --->   "%empty_121 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %data_V_data_0_V, i4* %data_V_data_1_V, i4* %data_V_data_2_V, i4* %data_V_data_3_V)" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 22 'read' 'empty_121' <Predicate = (!icmp_ln25)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1192)   --->   "%tmp_data_0_V = extractvalue { i4, i4, i4, i4 } %empty_121, 0" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 23 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i4, i4, i4, i4 } %empty_121, 1" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 24 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i4, i4, i4, i4 } %empty_121, 2" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 25 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i4, i4, i4, i4 } %empty_121, 3" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 26 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1192)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_data_0_V, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln1192 = sub i6 -12, %shl_ln" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 28 'sub' 'sub_ln1192' <Predicate = (!icmp_ln25)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_data_0_V_38 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %sub_ln1192, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 29 'partselect' 'tmp_data_0_V_38' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i4 %tmp_data_1_V to i3" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 30 'trunc' 'trunc_ln1192' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1192_1 = trunc i4 %tmp_data_2_V to i3" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 31 'trunc' 'trunc_ln1192_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln1192_2 = trunc i4 %tmp_data_3_V to i3" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 32 'trunc' 'trunc_ln1192_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.49>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln1192, i3 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 33 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_data_1_V, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 34 'bitconcatenate' 'shl_ln1118_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i5 %shl_ln1118_4 to i6" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 35 'sext' 'sext_ln1192' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_1 = sub i6 %shl_ln1, %sext_ln1192" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 36 'sub' 'sub_ln1192_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln1192_4 = add i6 -12, %sub_ln1192_1" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 37 'add' 'add_ln1192_4' <Predicate = (!icmp_ln25)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_data_1_V_38 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %add_ln1192_4, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 38 'partselect' 'tmp_data_1_V_38' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln1192_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln1192_1, i3 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 39 'bitconcatenate' 'shl_ln1192_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_data_2_V, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 40 'bitconcatenate' 'shl_ln1118_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i5 %shl_ln1118_5 to i6" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 41 'sext' 'sext_ln1192_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_2 = sub i6 %shl_ln1192_1, %sext_ln1192_4" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 42 'sub' 'sub_ln1192_2' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 43 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln1192_5 = add i6 -20, %sub_ln1192_2" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 43 'add' 'add_ln1192_5' <Predicate = (!icmp_ln25)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_data_2_V_38 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %add_ln1192_5, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 44 'partselect' 'tmp_data_2_V_38' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i4 %tmp_data_3_V to i6" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 45 'sext' 'sext_ln1192_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln1192_2, i3 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 46 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_3 = sub i6 %sext_ln1192_5, %p_shl" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 47 'sub' 'sub_ln1192_3' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln1192_6 = add i6 -28, %sub_ln1192_3" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 48 'add' 'add_ln1192_6' <Predicate = (!icmp_ln25)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_data_3_V_38 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %add_ln1192_6, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 49 'partselect' 'tmp_data_3_V_38' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str69) nounwind" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 50 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str69)" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 51 'specregionbegin' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str35) nounwind" [firmware/nnet_utils/nnet_batchnorm_stream.h:26]   --->   Operation 52 'specpipeline' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %res_V_data_0_V, i4* %res_V_data_1_V, i4* %res_V_data_2_V, i4* %res_V_data_3_V, i4 %tmp_data_0_V_38, i4 %tmp_data_1_V_38, i4 %tmp_data_2_V_38, i4 %tmp_data_3_V_38)" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 53 'write' <Predicate = (!icmp_ln25)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str69, i32 %tmp)" [firmware/nnet_utils/nnet_batchnorm_stream.h:47]   --->   Operation 54 'specregionend' 'empty_122' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 55 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 56 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specresourcelimit_ln22 (specresourcelimit) [ 0000000]
br_ln25                (br               ) [ 0111110]
i_0                    (phi              ) [ 0010000]
icmp_ln25              (icmp             ) [ 0011110]
empty                  (speclooptripcount) [ 0000000]
i                      (add              ) [ 0111110]
br_ln25                (br               ) [ 0000000]
empty_121              (read             ) [ 0000000]
tmp_data_0_V           (extractvalue     ) [ 0000000]
tmp_data_1_V           (extractvalue     ) [ 0010100]
tmp_data_2_V           (extractvalue     ) [ 0010100]
tmp_data_3_V           (extractvalue     ) [ 0010100]
shl_ln                 (bitconcatenate   ) [ 0000000]
sub_ln1192             (sub              ) [ 0000000]
tmp_data_0_V_38        (partselect       ) [ 0010110]
trunc_ln1192           (trunc            ) [ 0010100]
trunc_ln1192_1         (trunc            ) [ 0010100]
trunc_ln1192_2         (trunc            ) [ 0010100]
shl_ln1                (bitconcatenate   ) [ 0000000]
shl_ln1118_4           (bitconcatenate   ) [ 0000000]
sext_ln1192            (sext             ) [ 0000000]
sub_ln1192_1           (sub              ) [ 0000000]
add_ln1192_4           (add              ) [ 0000000]
tmp_data_1_V_38        (partselect       ) [ 0010010]
shl_ln1192_1           (bitconcatenate   ) [ 0000000]
shl_ln1118_5           (bitconcatenate   ) [ 0000000]
sext_ln1192_4          (sext             ) [ 0000000]
sub_ln1192_2           (sub              ) [ 0000000]
add_ln1192_5           (add              ) [ 0000000]
tmp_data_2_V_38        (partselect       ) [ 0010010]
sext_ln1192_5          (sext             ) [ 0000000]
p_shl                  (bitconcatenate   ) [ 0000000]
sub_ln1192_3           (sub              ) [ 0000000]
add_ln1192_6           (add              ) [ 0000000]
tmp_data_3_V_38        (partselect       ) [ 0010010]
specloopname_ln25      (specloopname     ) [ 0000000]
tmp                    (specregionbegin  ) [ 0000000]
specpipeline_ln26      (specpipeline     ) [ 0000000]
write_ln46             (write            ) [ 0000000]
empty_122              (specregionend    ) [ 0000000]
br_ln25                (br               ) [ 0111110]
ret_ln48               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="empty_121_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="0" index="3" bw="4" slack="0"/>
<pin id="89" dir="0" index="4" bw="4" slack="0"/>
<pin id="90" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_121/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln46_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="0" index="3" bw="4" slack="0"/>
<pin id="101" dir="0" index="4" bw="4" slack="0"/>
<pin id="102" dir="0" index="5" bw="4" slack="2"/>
<pin id="103" dir="0" index="6" bw="4" slack="1"/>
<pin id="104" dir="0" index="7" bw="4" slack="1"/>
<pin id="105" dir="0" index="8" bw="4" slack="1"/>
<pin id="106" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/5 "/>
</bind>
</comp>

<comp id="112" class="1005" name="i_0_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="13" slack="1"/>
<pin id="114" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_0_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="13" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln25_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="13" slack="0"/>
<pin id="125" dir="0" index="1" bw="13" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="13" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_data_0_V_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_data_1_V_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_data_2_V_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_data_3_V_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="shl_ln_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="0" index="1" bw="4" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sub_ln1192_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="0"/>
<pin id="161" dir="0" index="1" bw="6" slack="0"/>
<pin id="162" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_data_0_V_38_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="6" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="0" index="3" bw="4" slack="0"/>
<pin id="170" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_0_V_38/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln1192_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln1192_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192_1/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln1192_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192_2/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shl_ln1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="1"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="shl_ln1118_4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="1"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln1192_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sub_ln1192_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="0" index="1" bw="5" slack="0"/>
<pin id="208" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln1192_4_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="0" index="1" bw="6" slack="0"/>
<pin id="214" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_4/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_data_1_V_38_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="0" index="2" bw="3" slack="0"/>
<pin id="221" dir="0" index="3" bw="4" slack="0"/>
<pin id="222" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_1_V_38/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="shl_ln1192_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="0" index="1" bw="3" slack="1"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_1/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="shl_ln1118_5_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="1"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sext_ln1192_4_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sub_ln1192_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="5" slack="0"/>
<pin id="248" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_2/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln1192_5_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="0" index="1" bw="6" slack="0"/>
<pin id="254" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_5/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_data_2_V_38_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="0" index="1" bw="6" slack="0"/>
<pin id="260" dir="0" index="2" bw="3" slack="0"/>
<pin id="261" dir="0" index="3" bw="4" slack="0"/>
<pin id="262" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_2_V_38/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sext_ln1192_5_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="1"/>
<pin id="269" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_shl_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="3" slack="1"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sub_ln1192_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="6" slack="0"/>
<pin id="280" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_3/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln1192_6_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="6" slack="0"/>
<pin id="286" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_6/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_data_3_V_38_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="6" slack="0"/>
<pin id="292" dir="0" index="2" bw="3" slack="0"/>
<pin id="293" dir="0" index="3" bw="4" slack="0"/>
<pin id="294" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_3_V_38/4 "/>
</bind>
</comp>

<comp id="299" class="1005" name="icmp_ln25_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="303" class="1005" name="i_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="13" slack="0"/>
<pin id="305" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_data_1_V_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="1"/>
<pin id="310" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="313" class="1005" name="tmp_data_2_V_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="1"/>
<pin id="315" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_data_3_V_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="1"/>
<pin id="320" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="323" class="1005" name="tmp_data_0_V_38_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="2"/>
<pin id="325" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_38 "/>
</bind>
</comp>

<comp id="328" class="1005" name="trunc_ln1192_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="1"/>
<pin id="330" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192 "/>
</bind>
</comp>

<comp id="333" class="1005" name="trunc_ln1192_1_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="1"/>
<pin id="335" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192_1 "/>
</bind>
</comp>

<comp id="338" class="1005" name="trunc_ln1192_2_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="1"/>
<pin id="340" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192_2 "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_data_1_V_38_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="1"/>
<pin id="345" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_38 "/>
</bind>
</comp>

<comp id="348" class="1005" name="tmp_data_2_V_38_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="1"/>
<pin id="350" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_38 "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp_data_3_V_38_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="1"/>
<pin id="355" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V_38 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="46" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="107"><net_src comp="80" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="116" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="116" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="84" pin="5"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="84" pin="5"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="84" pin="5"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="84" pin="5"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="135" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="151" pin="3"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="159" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="56" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="178"><net_src comp="139" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="143" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="147" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="58" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="60" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="199"><net_src comp="62" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="64" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="187" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="201" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="205" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="54" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="211" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="232"><net_src comp="58" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="60" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="62" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="64" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="244"><net_src comp="234" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="227" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="66" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="245" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="251" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="56" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="275"><net_src comp="58" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="60" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="267" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="68" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="277" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="54" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="283" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="56" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="302"><net_src comp="123" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="129" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="311"><net_src comp="139" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="316"><net_src comp="143" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="321"><net_src comp="147" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="326"><net_src comp="165" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="96" pin=5"/></net>

<net id="331"><net_src comp="175" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="336"><net_src comp="179" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="341"><net_src comp="183" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="346"><net_src comp="217" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="96" pin=6"/></net>

<net id="351"><net_src comp="257" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="96" pin=7"/></net>

<net id="356"><net_src comp="289" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="96" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {5 }
	Port: res_V_data_1_V | {5 }
	Port: res_V_data_2_V | {5 }
	Port: res_V_data_3_V | {5 }
 - Input state : 
	Port: normalize<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config4> : data_V_data_0_V | {3 }
	Port: normalize<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config4> : data_V_data_1_V | {3 }
	Port: normalize<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config4> : data_V_data_2_V | {3 }
	Port: normalize<array<ap_fixed,4u>,array<ap_fixed<4,2,5,3,0>,4u>,config4> : data_V_data_3_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln25 : 1
		i : 1
		br_ln25 : 2
	State 3
		shl_ln : 1
		sub_ln1192 : 2
		tmp_data_0_V_38 : 3
		trunc_ln1192 : 1
		trunc_ln1192_1 : 1
		trunc_ln1192_2 : 1
	State 4
		sext_ln1192 : 1
		sub_ln1192_1 : 2
		add_ln1192_4 : 3
		tmp_data_1_V_38 : 4
		sext_ln1192_4 : 1
		sub_ln1192_2 : 2
		add_ln1192_5 : 3
		tmp_data_2_V_38 : 4
		sub_ln1192_3 : 1
		add_ln1192_6 : 2
		tmp_data_3_V_38 : 3
	State 5
		empty_122 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |        i_fu_129        |    0    |    17   |
|    add   |   add_ln1192_4_fu_211  |    0    |    8    |
|          |   add_ln1192_5_fu_251  |    0    |    8    |
|          |   add_ln1192_6_fu_283  |    0    |    8    |
|----------|------------------------|---------|---------|
|          |    sub_ln1192_fu_159   |    0    |    15   |
|    sub   |   sub_ln1192_1_fu_205  |    0    |    8    |
|          |   sub_ln1192_2_fu_245  |    0    |    8    |
|          |   sub_ln1192_3_fu_277  |    0    |    8    |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln25_fu_123    |    0    |    13   |
|----------|------------------------|---------|---------|
|   read   |  empty_121_read_fu_84  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln46_write_fu_96 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   tmp_data_0_V_fu_135  |    0    |    0    |
|extractvalue|   tmp_data_1_V_fu_139  |    0    |    0    |
|          |   tmp_data_2_V_fu_143  |    0    |    0    |
|          |   tmp_data_3_V_fu_147  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      shl_ln_fu_151     |    0    |    0    |
|          |     shl_ln1_fu_187     |    0    |    0    |
|bitconcatenate|   shl_ln1118_4_fu_194  |    0    |    0    |
|          |   shl_ln1192_1_fu_227  |    0    |    0    |
|          |   shl_ln1118_5_fu_234  |    0    |    0    |
|          |      p_shl_fu_270      |    0    |    0    |
|----------|------------------------|---------|---------|
|          | tmp_data_0_V_38_fu_165 |    0    |    0    |
|partselect| tmp_data_1_V_38_fu_217 |    0    |    0    |
|          | tmp_data_2_V_38_fu_257 |    0    |    0    |
|          | tmp_data_3_V_38_fu_289 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   trunc_ln1192_fu_175  |    0    |    0    |
|   trunc  |  trunc_ln1192_1_fu_179 |    0    |    0    |
|          |  trunc_ln1192_2_fu_183 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   sext_ln1192_fu_201   |    0    |    0    |
|   sext   |  sext_ln1192_4_fu_241  |    0    |    0    |
|          |  sext_ln1192_5_fu_267  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    93   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_0_reg_112      |   13   |
|       i_reg_303       |   13   |
|   icmp_ln25_reg_299   |    1   |
|tmp_data_0_V_38_reg_323|    4   |
|tmp_data_1_V_38_reg_343|    4   |
|  tmp_data_1_V_reg_308 |    4   |
|tmp_data_2_V_38_reg_348|    4   |
|  tmp_data_2_V_reg_313 |    4   |
|tmp_data_3_V_38_reg_353|    4   |
|  tmp_data_3_V_reg_318 |    4   |
| trunc_ln1192_1_reg_333|    3   |
| trunc_ln1192_2_reg_338|    3   |
|  trunc_ln1192_reg_328 |    3   |
+-----------------------+--------+
|         Total         |   64   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   93   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   64   |    -   |
+-----------+--------+--------+
|   Total   |   64   |   93   |
+-----------+--------+--------+
