#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Oct 31 10:57:54 2021
# Process ID: 8956
# Current directory: C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.runs/synth_1
# Command line: vivado.exe -log CONV_SIMD_3X3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CONV_SIMD_3X3.tcl
# Log file: C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.runs/synth_1/CONV_SIMD_3X3.vds
# Journal file: C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CONV_SIMD_3X3.tcl -notrace
Command: synth_design -top CONV_SIMD_3X3 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 411.613 ; gain = 100.383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CONV_SIMD_3X3' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/CONV_SIMD_3X3.vhd:49]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FSM.vhd:36' bound to instance 'CONTROL_UNIT' of component 'FSM' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/CONV_SIMD_3X3.vhd:100]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FSM.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element delay_reg was removed.  [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FSM.vhd:81]
INFO: [Synth 8-4471] merging register 'WEA_MEM_OUT_reg[0:0]' into 'EN_MEM_OUT_reg' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FSM.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element WEA_MEM_OUT_reg was removed.  [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FSM.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'FSM' (1#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FSM.vhd:51]
INFO: [Synth 8-3491] module 'reg_file' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:27' bound to instance 'CONVOLUTORE' of component 'reg_file' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/CONV_SIMD_3X3.vhd:126]
INFO: [Synth 8-638] synthesizing module 'reg_file' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:45]
INFO: [Synth 8-3491] module 'Memory_in' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.runs/synth_1/.Xil/Vivado-8956-Andrea-Desktop/realtime/Memory_in_stub.vhdl:5' bound to instance 'MEM_IN' of component 'Memory_in' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Memory_in' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.runs/synth_1/.Xil/Vivado-8956-Andrea-Desktop/realtime/Memory_in_stub.vhdl:17]
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FIFO.vhd:39' bound to instance 'FIFO1' of component 'FIFO' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:201]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FIFO.vhd:48]
	Parameter depth bound to: 61 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (2#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FIFO.vhd:48]
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FIFO.vhd:39' bound to instance 'FIFO2' of component 'FIFO' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:202]
INFO: [Synth 8-3491] module 'Mux_8' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux_8.vhd:34' bound to instance 'MUX_PADDING_22_MSB' of component 'Mux_8' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:206]
INFO: [Synth 8-638] synthesizing module 'Mux_8' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux_8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Mux_8' (3#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux_8.vhd:40]
INFO: [Synth 8-3491] module 'Mux_8' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux_8.vhd:34' bound to instance 'MUX_PADDING_22_LSB' of component 'Mux_8' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:207]
INFO: [Synth 8-3491] module 'Mux_8' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux_8.vhd:34' bound to instance 'MUX_PADDING_21_MSB' of component 'Mux_8' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:208]
INFO: [Synth 8-3491] module 'Mux_8' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux_8.vhd:34' bound to instance 'MUX_PADDING_21_LSB' of component 'Mux_8' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:209]
INFO: [Synth 8-3491] module 'Mux_8' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux_8.vhd:34' bound to instance 'MUX_PADDING_20_MSB' of component 'Mux_8' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:210]
INFO: [Synth 8-3491] module 'Mux_8' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux_8.vhd:34' bound to instance 'MUX_PADDING_20_LSB' of component 'Mux_8' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:211]
INFO: [Synth 8-3491] module 'Mux_8' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux_8.vhd:34' bound to instance 'MUX_PADDING_12_MSB' of component 'Mux_8' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:212]
INFO: [Synth 8-3491] module 'Mux_8' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux_8.vhd:34' bound to instance 'MUX_PADDING_12_LSB' of component 'Mux_8' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:213]
INFO: [Synth 8-3491] module 'Mux_8' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux_8.vhd:34' bound to instance 'MUX_PADDING_10_MSB' of component 'Mux_8' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:214]
INFO: [Synth 8-3491] module 'Mux_8' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux_8.vhd:34' bound to instance 'MUX_PADDING_10_LSB' of component 'Mux_8' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:215]
INFO: [Synth 8-3491] module 'Mux_8' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux_8.vhd:34' bound to instance 'MUX_PADDING_02_MSB' of component 'Mux_8' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:216]
INFO: [Synth 8-3491] module 'Mux_8' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux_8.vhd:34' bound to instance 'MUX_PADDING_02_LSB' of component 'Mux_8' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:217]
INFO: [Synth 8-3491] module 'Mux_8' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux_8.vhd:34' bound to instance 'MUX_PADDING_01_MSB' of component 'Mux_8' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:218]
INFO: [Synth 8-3491] module 'Mux_8' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux_8.vhd:34' bound to instance 'MUX_PADDING_01_LSB' of component 'Mux_8' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:219]
INFO: [Synth 8-3491] module 'Mux_8' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux_8.vhd:34' bound to instance 'MUX_PADDING_00_MSB' of component 'Mux_8' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:220]
INFO: [Synth 8-3491] module 'Mux_8' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux_8.vhd:34' bound to instance 'MUX_PADDING_00_LSB' of component 'Mux_8' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:221]
INFO: [Synth 8-3491] module 'MuxExt' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MuxExt.vhd:34' bound to instance 'MUX_SIMD_1' of component 'MuxExt' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:225]
INFO: [Synth 8-638] synthesizing module 'MuxExt' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MuxExt.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'MuxExt' (4#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MuxExt.vhd:40]
INFO: [Synth 8-3491] module 'MuxExt' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MuxExt.vhd:34' bound to instance 'MUX_SIMD_2' of component 'MuxExt' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:226]
INFO: [Synth 8-3491] module 'MuxExt' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MuxExt.vhd:34' bound to instance 'MUX_SIMD_3' of component 'MuxExt' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:227]
INFO: [Synth 8-3491] module 'MuxExt' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MuxExt.vhd:34' bound to instance 'MUX_SIMD_4' of component 'MuxExt' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:228]
INFO: [Synth 8-3491] module 'MuxExt' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MuxExt.vhd:34' bound to instance 'MUX_SIMD_5' of component 'MuxExt' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:229]
INFO: [Synth 8-3491] module 'MuxExt' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MuxExt.vhd:34' bound to instance 'MUX_SIMD_6' of component 'MuxExt' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:230]
INFO: [Synth 8-3491] module 'MULT_SIMD3X3' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:28' bound to instance 'PIXEL22' of component 'MULT_SIMD3x3' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:243]
INFO: [Synth 8-638] synthesizing module 'MULT_SIMD3X3' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:38]
INFO: [Synth 8-3491] module 'Mux9' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MUX9.vhd:55' bound to instance 'mux9_bit' of component 'MUX9' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:125]
INFO: [Synth 8-638] synthesizing module 'Mux9' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MUX9.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Mux9' (5#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MUX9.vhd:61]
INFO: [Synth 8-3491] module 'Mux20' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux20.vhd:75' bound to instance 'mux20_bit_1' of component 'MUX20' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Mux20' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux20.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'Mux20' (6#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux20.vhd:81]
INFO: [Synth 8-3491] module 'Mux20' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux20.vhd:75' bound to instance 'mux20_bit_2' of component 'MUX20' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:131]
INFO: [Synth 8-3491] module 'Mux20' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux20.vhd:75' bound to instance 'mux20_bit_3' of component 'MUX20' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:134]
INFO: [Synth 8-3491] module 'Mux20' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux20.vhd:75' bound to instance 'mux20_bit_4' of component 'MUX20' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:137]
INFO: [Synth 8-3491] module 'mux1' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux1.vhd:34' bound to instance 'MUX_1' of component 'MUX1' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:142]
INFO: [Synth 8-638] synthesizing module 'mux1' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux1' (7#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux1.vhd:40]
INFO: [Synth 8-3491] module 'RCA_24' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:27' bound to instance 'adder1' of component 'RCA_24' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:145]
INFO: [Synth 8-638] synthesizing module 'RCA_24' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:33]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA0' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'FA' (8#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:39]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA31' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'RCA_24' (9#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:33]
INFO: [Synth 8-3491] module 'RCA_24' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:27' bound to instance 'adder2' of component 'RCA_24' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:147]
INFO: [Synth 8-3491] module 'RCA_24' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:27' bound to instance 'adder3' of component 'RCA_24' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:149]
INFO: [Synth 8-3491] module 'RCA_24' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:27' bound to instance 'adder4' of component 'RCA_24' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:153]
INFO: [Synth 8-3491] module 'RCA_24' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:27' bound to instance 'adder5' of component 'RCA_24' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:156]
INFO: [Synth 8-3491] module 'RCA_24' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:27' bound to instance 'adder6' of component 'RCA_24' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:158]
INFO: [Synth 8-3491] module 'RCA_24' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:27' bound to instance 'adder7' of component 'RCA_24' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:160]
INFO: [Synth 8-3491] module 'RCA_24' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/RCA_24.vhd:27' bound to instance 'adder8' of component 'RCA_24' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:162]
WARNING: [Synth 8-6014] Unused sequential element RegSum10_reg was removed.  [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element RegSum5_reg was removed.  [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:207]
WARNING: [Synth 8-6014] Unused sequential element RegSum8_reg was removed.  [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'MULT_SIMD3X3' (10#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:38]
INFO: [Synth 8-3491] module 'MULT_SIMD3X3' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:28' bound to instance 'PIXEL21' of component 'MULT_SIMD3x3' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:244]
INFO: [Synth 8-3491] module 'MULT_SIMD3X3' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:28' bound to instance 'PIXEL20' of component 'MULT_SIMD3x3' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:245]
INFO: [Synth 8-3491] module 'MULT_SIMD3X3' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:28' bound to instance 'PIXEL12' of component 'MULT_SIMD3x3' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:247]
INFO: [Synth 8-3491] module 'MULT_SIMD3X3' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:28' bound to instance 'PIXEL11' of component 'MULT_SIMD3x3' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:248]
INFO: [Synth 8-3491] module 'MULT_SIMD3X3' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:28' bound to instance 'PIXEL10' of component 'MULT_SIMD3x3' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:249]
INFO: [Synth 8-3491] module 'MULT_SIMD3X3' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:28' bound to instance 'PIXEL02' of component 'MULT_SIMD3x3' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:251]
INFO: [Synth 8-3491] module 'MULT_SIMD3X3' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:28' bound to instance 'PIXEL01' of component 'MULT_SIMD3x3' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:252]
INFO: [Synth 8-3491] module 'MULT_SIMD3X3' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MULT_SIMD3X3.vhd:28' bound to instance 'PIXEL00' of component 'MULT_SIMD3x3' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:253]
INFO: [Synth 8-3491] module 'pixel_final_sum' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/pixel_final_sum.vhd:28' bound to instance 'SOMMA_FINALE' of component 'pixel_final_sum' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:256]
INFO: [Synth 8-638] synthesizing module 'pixel_final_sum' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/pixel_final_sum.vhd:40]
INFO: [Synth 8-3491] module 'Mux11' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux11.vhd:17' bound to instance 'MUX_L0' of component 'Mux11' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/pixel_final_sum.vhd:173]
INFO: [Synth 8-638] synthesizing module 'Mux11' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux11.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Mux11' (11#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux11.vhd:24]
INFO: [Synth 8-3491] module 'Mux11' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux11.vhd:17' bound to instance 'MUX_L1' of component 'Mux11' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/pixel_final_sum.vhd:174]
INFO: [Synth 8-3491] module 'Mux11' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux11.vhd:17' bound to instance 'MUX_L2' of component 'Mux11' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/pixel_final_sum.vhd:176]
INFO: [Synth 8-3491] module 'Mux11' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux11.vhd:17' bound to instance 'MUX_L3' of component 'Mux11' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/pixel_final_sum.vhd:177]
INFO: [Synth 8-3491] module 'Mux11' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux11.vhd:17' bound to instance 'MUX_L4' of component 'Mux11' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/pixel_final_sum.vhd:179]
INFO: [Synth 8-3491] module 'Mux11' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux11.vhd:17' bound to instance 'MUX_L5' of component 'Mux11' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/pixel_final_sum.vhd:180]
INFO: [Synth 8-3491] module 'Mux11' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux11.vhd:17' bound to instance 'MUX_L6' of component 'Mux11' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/pixel_final_sum.vhd:182]
INFO: [Synth 8-3491] module 'adder_level_1' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:34' bound to instance 'SUM1_LVL1' of component 'adder_level_1' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/pixel_final_sum.vhd:215]
INFO: [Synth 8-638] synthesizing module 'adder_level_1' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA0' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA12' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:56]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:59]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:59]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:59]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:59]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:59]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:59]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:59]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:59]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:59]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:59]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:59]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_M0' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:65]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA13_M' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:66]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX_M' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:69]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAX_M' of component 'FA' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:69]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'adder_level_1' (12#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Mux12' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux12.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux12' (13#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/Mux12.vhd:41]
INFO: [Synth 8-638] synthesizing module 'adder_level_2' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'adder_level_2' (14#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Mux13' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MUX13.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Mux13' (15#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/MUX13.vhd:40]
INFO: [Synth 8-638] synthesizing module 'adder_level_3' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_lever_3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'adder_level_3' (16#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_lever_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Mux14' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux14.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Mux14' (17#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux14.vhd:40]
INFO: [Synth 8-638] synthesizing module 'adder_level_4' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'adder_level_4' (18#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/adder_level_4.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Mux32' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux32.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Mux32' (19#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/mux32.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'pixel_final_sum' (20#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/pixel_final_sum.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Mem_out' [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.runs/synth_1/.Xil/Vivado-8956-Andrea-Desktop/realtime/Mem_out_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (21#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/reg_file.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'CONV_SIMD_3X3' (22#1) [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/sources_1/new/CONV_SIMD_3X3.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 464.871 ; gain = 153.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 464.871 ; gain = 153.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.runs/synth_1/.Xil/Vivado-8956-Andrea-Desktop/dcp2/Mem_out_in_context.xdc] for cell 'CONVOLUTORE/MEMORY_OUT'
Finished Parsing XDC File [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.runs/synth_1/.Xil/Vivado-8956-Andrea-Desktop/dcp2/Mem_out_in_context.xdc] for cell 'CONVOLUTORE/MEMORY_OUT'
Parsing XDC File [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.runs/synth_1/.Xil/Vivado-8956-Andrea-Desktop/dcp3/Memory_in_in_context.xdc] for cell 'CONVOLUTORE/MEM_IN'
Finished Parsing XDC File [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.runs/synth_1/.Xil/Vivado-8956-Andrea-Desktop/dcp3/Memory_in_in_context.xdc] for cell 'CONVOLUTORE/MEM_IN'
Parsing XDC File [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.srcs/constrs_1/new/constraint.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 839.180 ; gain = 1.816
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'CONVOLUTORE/MEMORY_OUT' at clock pin 'clka' is different from the actual clock period '14.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'CONVOLUTORE/MEM_IN' at clock pin 'clka' is different from the actual clock period '14.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 840.590 ; gain = 529.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 840.590 ; gain = 529.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CONVOLUTORE/MEMORY_OUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CONVOLUTORE/MEM_IN. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 840.590 ; gain = 529.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 840.590 ; gain = 529.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 18    
	   2 Input      1 Bit         XORs := 3900  
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 72    
	               20 Bit    Registers := 36    
	               16 Bit    Registers := 139   
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 8     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 28    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 77    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 36    
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 1964  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 5     
Module FIFO 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 61    
Module Mux_8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MuxExt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Mux9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module Mux20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module mux1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MULT_SIMD3X3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               24 Bit    Registers := 8     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 8     
Module Mux11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Mux12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module Mux13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module Mux14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module Mux32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pixel_final_sum 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 6     
Module reg_file 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o5_reg[19]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o6_reg[19]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o7_reg[19]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o8_reg[19]' (FDRE) to 'MULT_SIMD3X3:/one_reg'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o5_reg[18]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o6_reg[18]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o7_reg[18]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o5_reg[17]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o6_reg[17]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o5_reg[16]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o5_reg[0]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o6_reg[0]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o5_reg[1]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o6_reg[1]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o5_reg[2]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o6_reg[2]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o5_reg[3]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o6_reg[3]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o6_reg[4]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o7_reg[0]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[1]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o8_reg[0]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[1]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o7_reg[1]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[2]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o8_reg[1]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[2]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o7_reg[2]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[3]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o8_reg[2]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[3]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o7_reg[3]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[4]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o8_reg[3]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[4]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o7_reg[4]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[5]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o8_reg[4]' (FDRE) to 'MULT_SIMD3X3:/o7_reg[5]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o7_reg[5]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o8_reg[5]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/o8_reg[6]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum1_reg[23]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum2_reg[23]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum1_reg[22]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum2_reg[22]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum1_reg[21]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum2_reg[21]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum2_reg[0]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum2_reg[1]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum1_reg[10]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum1_reg[11]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum1_reg[12]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum1_reg[13]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum2_reg[13]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum1_reg[14]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum2_reg[14]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum1_reg[15]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum2_reg[15]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum1_reg[16]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum2_reg[16]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum1_reg[17]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum2_reg[17]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum1_reg[18]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum2_reg[18]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum1_reg[19]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum2_reg[19]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum1_reg[20]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum2_reg[20]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum3_reg[0]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[0]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum4_reg[0]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[1]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum3_reg[1]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[1]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum4_reg[1]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[2]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum3_reg[2]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[2]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum4_reg[2]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[3]'
INFO: [Synth 8-3886] merging instance 'MULT_SIMD3X3:/RegSum3_reg[3]' (FDRE) to 'MULT_SIMD3X3:/RegSum4_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULT_SIMD3X3:/\RegSum4_reg[3] )
WARNING: [Synth 8-3332] Sequential element (RegSum6_reg[23]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum6_reg[22]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum6_reg[21]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum6_reg[20]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum6_reg[19]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum6_reg[18]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum6_reg[17]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum6_reg[16]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum6_reg[15]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum6_reg[14]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum7_reg[7]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum7_reg[6]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum7_reg[5]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum7_reg[4]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum7_reg[3]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum7_reg[2]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum7_reg[1]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum7_reg[0]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum3_reg[23]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum3_reg[22]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum3_reg[7]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum3_reg[6]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum3_reg[5]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum3_reg[4]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum4_reg[9]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum4_reg[8]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum4_reg[7]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum4_reg[6]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum4_reg[5]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum4_reg[4]) is unused and will be removed from module MULT_SIMD3X3.
WARNING: [Synth 8-3332] Sequential element (RegSum4_reg[3]) is unused and will be removed from module MULT_SIMD3X3.
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/PIXEL22/nove_bit2_reg[8]' (FDRE) to 'CONVOLUTORE/PIXEL22/zero_reg'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/PIXEL21/nove_bit2_reg[8]' (FDRE) to 'CONVOLUTORE/PIXEL21/zero_reg'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/PIXEL12/nove_bit2_reg[8]' (FDRE) to 'CONVOLUTORE/PIXEL12/zero_reg'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/PIXEL20/nove_bit2_reg[8]' (FDRE) to 'CONVOLUTORE/PIXEL20/zero_reg'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/PIXEL11/nove_bit2_reg[8]' (FDRE) to 'CONVOLUTORE/PIXEL11/zero_reg'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/PIXEL10/nove_bit2_reg[8]' (FDRE) to 'CONVOLUTORE/PIXEL10/zero_reg'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/PIXEL02/nove_bit2_reg[8]' (FDRE) to 'CONVOLUTORE/PIXEL02/zero_reg'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/PIXEL01/nove_bit2_reg[8]' (FDRE) to 'CONVOLUTORE/PIXEL01/zero_reg'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/PIXEL00/nove_bit2_reg[8]' (FDRE) to 'CONVOLUTORE/PIXEL00/zero_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 840.590 ; gain = 529.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 846.527 ; gain = 535.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 870.957 ; gain = 559.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/P10_reg[15]' (FDRE) to 'CONVOLUTORE/PIXEL11/pix_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/P10_reg[14]' (FDRE) to 'CONVOLUTORE/PIXEL11/pix_in_reg[14]'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/P10_reg[7]' (FDRE) to 'CONVOLUTORE/PIXEL11/pix_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/P10_reg[0]' (FDRE) to 'CONVOLUTORE/PIXEL11/pix_in_reg[0]'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/P10_reg[1]' (FDRE) to 'CONVOLUTORE/PIXEL11/pix_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/P10_reg[2]' (FDRE) to 'CONVOLUTORE/PIXEL11/pix_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/P10_reg[3]' (FDRE) to 'CONVOLUTORE/PIXEL11/pix_in_reg[3]'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/P10_reg[4]' (FDRE) to 'CONVOLUTORE/PIXEL11/pix_in_reg[4]'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/P10_reg[6]' (FDRE) to 'CONVOLUTORE/PIXEL11/pix_in_reg[6]'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/P10_reg[5]' (FDRE) to 'CONVOLUTORE/PIXEL11/pix_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/P10_reg[13]' (FDRE) to 'CONVOLUTORE/PIXEL11/pix_in_reg[13]'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/P10_reg[12]' (FDRE) to 'CONVOLUTORE/PIXEL11/pix_in_reg[12]'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/P10_reg[11]' (FDRE) to 'CONVOLUTORE/PIXEL11/pix_in_reg[11]'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/P10_reg[10]' (FDRE) to 'CONVOLUTORE/PIXEL11/pix_in_reg[10]'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/P10_reg[9]' (FDRE) to 'CONVOLUTORE/PIXEL11/pix_in_reg[9]'
INFO: [Synth 8-3886] merging instance 'CONVOLUTORE/P10_reg[8]' (FDRE) to 'CONVOLUTORE/PIXEL11/pix_in_reg[8]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 895.031 ; gain = 583.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 895.031 ; gain = 583.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 895.031 ; gain = 583.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 895.031 ; gain = 583.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 895.031 ; gain = 583.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 895.031 ; gain = 583.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 895.031 ; gain = 583.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|CONV_SIMD_3X3 | CONVOLUTORE/PIXEL22/Pout_reg[1]               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/PIXEL22/Pout_reg[0]               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/PIXEL21/Pout_reg[1]               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/PIXEL21/Pout_reg[0]               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/PIXEL20/Pout_reg[1]               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/PIXEL20/Pout_reg[0]               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/PIXEL12/Pout_reg[1]               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/PIXEL12/Pout_reg[0]               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/PIXEL11/Pout_reg[1]               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/PIXEL11/Pout_reg[0]               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/PIXEL10/Pout_reg[1]               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/PIXEL10/Pout_reg[0]               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/PIXEL02/Pout_reg[1]               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/PIXEL02/Pout_reg[0]               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/PIXEL01/Pout_reg[1]               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/PIXEL01/Pout_reg[0]               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/SOMMA_FINALE/pp8_reg_lvl3_reg[11] | 4      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/SOMMA_FINALE/pp7_reg_lvl3_reg[11] | 4      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/SOMMA_FINALE/pp7_reg_lvl3_reg[2]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/SOMMA_FINALE/pp7_reg_lvl3_reg[1]  | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/SOMMA_FINALE/pp7_reg_lvl3_reg[0]  | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CONV_SIMD_3X3 | CONVOLUTORE/P12_reg[15]                       | 62     | 16    | YES          | NO                 | YES               | 0      | 32      | 
|CONV_SIMD_3X3 | CONVOLUTORE/P02_reg[15]                       | 62     | 16    | YES          | NO                 | YES               | 0      | 32      | 
+--------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Memory_in     |         1|
|2     |Mem_out       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |Mem_out_bbox_1   |     1|
|2     |Memory_in_bbox_0 |     1|
|3     |BUFG             |     1|
|4     |CARRY4           |    10|
|5     |LUT1             |     5|
|6     |LUT2             |   631|
|7     |LUT3             |   639|
|8     |LUT4             |   403|
|9     |LUT5             |   694|
|10    |LUT6             |   354|
|11    |SRL16E           |    40|
|12    |SRLC32E          |    64|
|13    |FDRE             |  2548|
|14    |IBUF             |    40|
|15    |OBUF             |    33|
+------+-----------------+------+

Report Instance Areas: 
+------+------------------+----------------+------+
|      |Instance          |Module          |Cells |
+------+------------------+----------------+------+
|1     |top               |                |  5510|
|2     |  CONTROL_UNIT    |FSM             |   259|
|3     |  CONVOLUTORE     |reg_file        |  5177|
|4     |    FIFO1         |FIFO            |   125|
|5     |    FIFO2         |FIFO_0          |    64|
|6     |    MUX_SIMD_3    |MuxExt          |     8|
|7     |    MUX_SIMD_4    |MuxExt_1        |     8|
|8     |    PIXEL00       |MULT_SIMD3X3    |   420|
|9     |      mux20_bit_1 |Mux20_41        |     8|
|10    |      mux20_bit_2 |Mux20_42        |     8|
|11    |      mux20_bit_3 |Mux20_43        |     8|
|12    |      mux20_bit_4 |Mux20_44        |     8|
|13    |    PIXEL01       |MULT_SIMD3X3_2  |   524|
|14    |      mux20_bit_1 |Mux20_37        |     8|
|15    |      mux20_bit_2 |Mux20_38        |     8|
|16    |      mux20_bit_3 |Mux20_39        |     8|
|17    |      mux20_bit_4 |Mux20_40        |     8|
|18    |    PIXEL02       |MULT_SIMD3X3_3  |   452|
|19    |      mux20_bit_1 |Mux20_33        |     8|
|20    |      mux20_bit_2 |Mux20_34        |     8|
|21    |      mux20_bit_3 |Mux20_35        |     8|
|22    |      mux20_bit_4 |Mux20_36        |     8|
|23    |    PIXEL10       |MULT_SIMD3X3_4  |   452|
|24    |      mux20_bit_1 |Mux20_29        |     8|
|25    |      mux20_bit_2 |Mux20_30        |     8|
|26    |      mux20_bit_3 |Mux20_31        |     8|
|27    |      mux20_bit_4 |Mux20_32        |     8|
|28    |    PIXEL11       |MULT_SIMD3X3_5  |   525|
|29    |      mux20_bit_1 |Mux20_25        |     8|
|30    |      mux20_bit_2 |Mux20_26        |     8|
|31    |      mux20_bit_3 |Mux20_27        |     8|
|32    |      mux20_bit_4 |Mux20_28        |     8|
|33    |    PIXEL12       |MULT_SIMD3X3_6  |   453|
|34    |      mux20_bit_1 |Mux20_21        |     8|
|35    |      mux20_bit_2 |Mux20_22        |     8|
|36    |      mux20_bit_3 |Mux20_23        |     8|
|37    |      mux20_bit_4 |Mux20_24        |     8|
|38    |    PIXEL20       |MULT_SIMD3X3_7  |   488|
|39    |      mux20_bit_1 |Mux20_17        |     8|
|40    |      mux20_bit_2 |Mux20_18        |     8|
|41    |      mux20_bit_3 |Mux20_19        |     8|
|42    |      mux20_bit_4 |Mux20_20        |     8|
|43    |    PIXEL21       |MULT_SIMD3X3_8  |   524|
|44    |      mux20_bit_1 |Mux20_13        |     8|
|45    |      mux20_bit_2 |Mux20_14        |     8|
|46    |      mux20_bit_3 |Mux20_15        |     8|
|47    |      mux20_bit_4 |Mux20_16        |     8|
|48    |    PIXEL22       |MULT_SIMD3X3_9  |   452|
|49    |      mux20_bit_1 |Mux20           |     8|
|50    |      mux20_bit_2 |Mux20_10        |     8|
|51    |      mux20_bit_3 |Mux20_11        |     8|
|52    |      mux20_bit_4 |Mux20_12        |     8|
|53    |    SOMMA_FINALE  |pixel_final_sum |   506|
+------+------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 895.031 ; gain = 583.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 895.031 ; gain = 208.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 895.031 ; gain = 583.801
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
251 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 895.031 ; gain = 595.316
INFO: [Common 17-1381] The checkpoint 'C:/Users/andry/Desktop/Digitale/Vivado/ConvSimd_FINAL/ConvSimd/ConvSimd.runs/synth_1/CONV_SIMD_3X3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CONV_SIMD_3X3_utilization_synth.rpt -pb CONV_SIMD_3X3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 895.031 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Oct 31 10:58:43 2021...
