#! /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/miniconda3/envs/rltf/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/miniconda3/envs/rltf/lib/ivl/system.vpi";
:vpi_module "/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/miniconda3/envs/rltf/lib/ivl/vhdl_sys.vpi";
:vpi_module "/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/miniconda3/envs/rltf/lib/ivl/vhdl_textio.vpi";
:vpi_module "/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/miniconda3/envs/rltf/lib/ivl/v2005_math.vpi";
:vpi_module "/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/miniconda3/envs/rltf/lib/ivl/va_math.vpi";
S_0x56336fee9ce0 .scope module, "tb_adder_64" "tb_adder_64" 2 3;
 .timescale -9 -11;
P_0x56336ff32020 .param/l "period" 1 2 11, +C4<00000000000000000000000000000010>;
v0x56336ffa1950_0 .var "cin", 0 0;
v0x56336ffa1a10_0 .var "clk", 0 0;
v0x56336ffa1ad0_0 .net "cout", 0 0, L_0x56336ffa1ec0;  1 drivers
v0x56336ffa1b70_0 .var "in1", 63 0;
v0x56336ffa1c40_0 .var "in2", 63 0;
v0x56336ffa1d30_0 .net "sum", 63 0, L_0x56336ffa1e00;  1 drivers
E_0x56336fde3960 .event posedge, v0x56336ffa1a10_0;
S_0x56336ff60740 .scope module, "uut" "adder_64" 2 14, 3 5 0, S_0x56336fee9ce0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 64 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 64 "in1";
    .port_info 3 /INPUT 64 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa1e00 .functor BUFZ 64, L_0x56336ffd8f90, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
RS_0x7f7b8fe2d2b8 .resolv tri, L_0x56336ffa2040, L_0x56336ffbdad0;
L_0x56336ffa1ec0 .functor BUFZ 1, RS_0x7f7b8fe2d2b8, C4<0>, C4<0>, C4<0>;
v0x56336ffa12e0_0 .net "cin", 0 0, v0x56336ffa1950_0;  1 drivers
v0x56336ffa13a0_0 .net "cout", 0 0, L_0x56336ffa1ec0;  alias, 1 drivers
v0x56336ffa1460_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2d2b8;  2 drivers
v0x56336ffa1500_0 .net "in1", 63 0, v0x56336ffa1b70_0;  1 drivers
v0x56336ffa15c0_0 .net "in2", 63 0, v0x56336ffa1c40_0;  1 drivers
v0x56336ffa16f0_0 .net "sum", 63 0, L_0x56336ffa1e00;  alias, 1 drivers
v0x56336ffa17d0_0 .net "sum_wire", 63 0, L_0x56336ffd8f90;  1 drivers
L_0x56336ffbd880 .part v0x56336ffa1b70_0, 0, 32;
L_0x56336ffbd970 .part v0x56336ffa1c40_0, 0, 32;
L_0x56336ffd8f90 .concat8 [ 32 32 0 0], L_0x56336ffa1f80, L_0x56336ffbda60;
L_0x56336ffd9120 .part v0x56336ffa1b70_0, 32, 32;
L_0x56336ffd91c0 .part v0x56336ffa1c40_0, 32, 32;
S_0x56336ff68810 .scope module, "adder_32_1" "adder_32" 3 16, 3 25 0, S_0x56336ff60740;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 32 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /INPUT 32 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa1f80 .functor BUFZ 32, L_0x56336ffbd510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x7f7b8fe287b8 .resolv tri, L_0x56336ffa22a0, L_0x56336ffafe10;
L_0x56336ffa2040 .functor BUFZ 1, RS_0x7f7b8fe287b8, C4<0>, C4<0>, C4<0>;
v0x56336fe63260_0 .net "cin", 0 0, v0x56336ffa1950_0;  alias, 1 drivers
v0x56336fe63320_0 .net8 "cout", 0 0, RS_0x7f7b8fe2d2b8;  alias, 2 drivers
v0x56336fe6ba80_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe287b8;  2 drivers
v0x56336fe6bb20_0 .net "in1", 31 0, L_0x56336ffbd880;  1 drivers
v0x56336fe63a30_0 .net "in2", 31 0, L_0x56336ffbd970;  1 drivers
v0x56336fee8c60_0 .net "sum", 31 0, L_0x56336ffa1f80;  1 drivers
v0x56336fee8d40_0 .net "sum_wire", 31 0, L_0x56336ffbd510;  1 drivers
L_0x56336ffafc60 .part L_0x56336ffbd880, 0, 16;
L_0x56336ffafd00 .part L_0x56336ffbd970, 0, 16;
L_0x56336ffbd510 .concat8 [ 16 16 0 0], L_0x56336ffa21e0, L_0x56336ffafda0;
L_0x56336ffbd6a0 .part L_0x56336ffbd880, 16, 16;
L_0x56336ffbd790 .part L_0x56336ffbd970, 16, 16;
S_0x56336ff6c030 .scope module, "adder_16_1" "adder_16" 3 36, 3 45 0, S_0x56336ff68810;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 16 "in1";
    .port_info 3 /INPUT 16 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa21e0 .functor BUFZ 16, L_0x56336ffaf8f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
RS_0x7f7b8fe26238 .resolv tri, L_0x56336ffa2400, L_0x56336ffa9100;
L_0x56336ffa22a0 .functor BUFZ 1, RS_0x7f7b8fe26238, C4<0>, C4<0>, C4<0>;
v0x56336fe73860_0 .net "cin", 0 0, v0x56336ffa1950_0;  alias, 1 drivers
v0x56336fe77810_0 .net8 "cout", 0 0, RS_0x7f7b8fe287b8;  alias, 2 drivers
v0x56336fe778d0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe26238;  2 drivers
v0x56336fe73ff0_0 .net "in1", 15 0, L_0x56336ffafc60;  1 drivers
v0x56336fe740b0_0 .net "in2", 15 0, L_0x56336ffafd00;  1 drivers
v0x56336fe62eb0_0 .net "sum", 15 0, L_0x56336ffa21e0;  1 drivers
v0x56336fe62f90_0 .net "sum_wire", 15 0, L_0x56336ffaf8f0;  1 drivers
L_0x56336ffa8f50 .part L_0x56336ffafc60, 0, 8;
L_0x56336ffa8ff0 .part L_0x56336ffafd00, 0, 8;
L_0x56336ffaf8f0 .concat8 [ 8 8 0 0], L_0x56336ffa2310, L_0x56336ffa9090;
L_0x56336ffafa80 .part L_0x56336ffafc60, 8, 8;
L_0x56336ffafb70 .part L_0x56336ffafd00, 8, 8;
S_0x56336ff68480 .scope module, "adder_8_1" "adder_8" 3 56, 3 65 0, S_0x56336ff6c030;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "in1";
    .port_info 3 /INPUT 8 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa2310 .functor BUFZ 8, L_0x56336ffa8be0, C4<00000000>, C4<00000000>, C4<00000000>;
RS_0x7f7b8fe24f78 .resolv tri, L_0x56336ffa2670, L_0x56336ffa5a50;
L_0x56336ffa2400 .functor BUFZ 1, RS_0x7f7b8fe24f78, C4<0>, C4<0>, C4<0>;
v0x56336fe8b4f0_0 .net "cin", 0 0, v0x56336ffa1950_0;  alias, 1 drivers
v0x56336fe8b5b0_0 .net8 "cout", 0 0, RS_0x7f7b8fe26238;  alias, 2 drivers
v0x56336fe8b000_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe24f78;  2 drivers
v0x56336fe8b0a0_0 .net "in1", 7 0, L_0x56336ffa8f50;  1 drivers
v0x56336fe89380_0 .net "in2", 7 0, L_0x56336ffa8ff0;  1 drivers
v0x56336fe89440_0 .net "sum", 7 0, L_0x56336ffa2310;  1 drivers
v0x56336fe85f10_0 .net "sum_wire", 7 0, L_0x56336ffa8be0;  1 drivers
L_0x56336ffa58a0 .part L_0x56336ffa8f50, 0, 4;
L_0x56336ffa5940 .part L_0x56336ffa8ff0, 0, 4;
L_0x56336ffa8be0 .concat8 [ 4 4 0 0], L_0x56336ffa2580, L_0x56336ffa59e0;
L_0x56336ffa8d70 .part L_0x56336ffa8f50, 4, 4;
L_0x56336ffa8e60 .part L_0x56336ffa8ff0, 4, 4;
S_0x56336ff603b0 .scope module, "adder_4_1" "adder_4" 3 76, 3 85 0, S_0x56336ff68480;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa2580 .functor BUFZ 4, L_0x56336ffa5530, C4<0000>, C4<0000>, C4<0000>;
RS_0x7f7b8fe24618 .resolv tri, L_0x56336ffa27d0, L_0x56336ffa3f50;
L_0x56336ffa2670 .functor BUFZ 1, RS_0x7f7b8fe24618, C4<0>, C4<0>, C4<0>;
v0x56336fed4560_0 .net "cin", 0 0, v0x56336ffa1950_0;  alias, 1 drivers
v0x56336fed10f0_0 .net8 "cout", 0 0, RS_0x7f7b8fe24f78;  alias, 2 drivers
v0x56336fed11b0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe24618;  2 drivers
v0x56336fecba30_0 .net "in1", 3 0, L_0x56336ffa58a0;  1 drivers
v0x56336fecb470_0 .net "in2", 3 0, L_0x56336ffa5940;  1 drivers
v0x56336fecedd0_0 .net "sum", 3 0, L_0x56336ffa2580;  1 drivers
v0x56336fece8e0_0 .net "sum_wire", 3 0, L_0x56336ffa5530;  1 drivers
L_0x56336ffa3da0 .part L_0x56336ffa58a0, 0, 2;
L_0x56336ffa3e40 .part L_0x56336ffa5940, 0, 2;
L_0x56336ffa5530 .concat8 [ 2 2 0 0], L_0x56336ffa26e0, L_0x56336ffa3ee0;
L_0x56336ffa56c0 .part L_0x56336ffa58a0, 2, 2;
L_0x56336ffa57b0 .part L_0x56336ffa5940, 2, 2;
S_0x56336ff4f9c0 .scope module, "adder_2_1" "adder_2" 3 96, 3 105 0, S_0x56336ff603b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa26e0 .functor BUFZ 2, L_0x56336ffa3ad0, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe24138 .resolv tri, L_0x56336ffa2930, L_0x56336ffa3330;
L_0x56336ffa27d0 .functor BUFZ 1, RS_0x7f7b8fe24138, C4<0>, C4<0>, C4<0>;
v0x56336fef4590_0 .net "cin", 0 0, v0x56336ffa1950_0;  alias, 1 drivers
v0x56336fef4650_0 .net8 "cout", 0 0, RS_0x7f7b8fe24618;  alias, 2 drivers
v0x56336feeee40_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe24138;  2 drivers
v0x56336feeeee0_0 .net "in1", 1 0, L_0x56336ffa3da0;  1 drivers
v0x56336feee910_0 .net "in2", 1 0, L_0x56336ffa3e40;  1 drivers
v0x56336fef2270_0 .net "sum", 1 0, L_0x56336ffa26e0;  1 drivers
v0x56336fef1d80_0 .net "sum_wire", 1 0, L_0x56336ffa3ad0;  1 drivers
L_0x56336ffa3180 .part L_0x56336ffa3da0, 0, 1;
L_0x56336ffa3220 .part L_0x56336ffa3e40, 0, 1;
L_0x56336ffa3ad0 .concat8 [ 1 1 0 0], L_0x56336ffa2840, L_0x56336ffa32c0;
L_0x56336ffa3c60 .part L_0x56336ffa3da0, 1, 1;
L_0x56336ffa3d00 .part L_0x56336ffa3e40, 1, 1;
S_0x56336ff2dd90 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff4f9c0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa2840 .functor BUFZ 1, L_0x56336ffa2ad0, C4<0>, C4<0>, C4<0>;
L_0x56336ffa2930 .functor BUFZ 1, L_0x56336ffa3020, C4<0>, C4<0>, C4<0>;
L_0x56336ffa29d0 .functor XOR 1, L_0x56336ffa3180, L_0x56336ffa3220, C4<0>, C4<0>;
L_0x56336ffa2ad0 .functor XOR 1, L_0x56336ffa29d0, v0x56336ffa1950_0, C4<0>, C4<0>;
L_0x56336ffa2cd0 .functor AND 1, L_0x56336ffa3180, L_0x56336ffa3220, C4<1>, C4<1>;
L_0x56336ffa2de0 .functor AND 1, L_0x56336ffa3180, v0x56336ffa1950_0, C4<1>, C4<1>;
L_0x56336ffa2e50 .functor OR 1, L_0x56336ffa2cd0, L_0x56336ffa2de0, C4<0>, C4<0>;
L_0x56336ffa2f60 .functor AND 1, L_0x56336ffa3220, v0x56336ffa1950_0, C4<1>, C4<1>;
L_0x56336ffa3020 .functor OR 1, L_0x56336ffa2e50, L_0x56336ffa2f60, C4<0>, C4<0>;
v0x56336fe67fe0_0 .net *"_ivl_10", 0 0, L_0x56336ffa2de0;  1 drivers
v0x56336ff5e210_0 .net *"_ivl_12", 0 0, L_0x56336ffa2e50;  1 drivers
v0x56336ff5e6e0_0 .net *"_ivl_14", 0 0, L_0x56336ffa2f60;  1 drivers
v0x56336ff66b30_0 .net *"_ivl_4", 0 0, L_0x56336ffa29d0;  1 drivers
v0x56336ff6e430_0 .net *"_ivl_8", 0 0, L_0x56336ffa2cd0;  1 drivers
v0x56336ff6e900_0 .net "cin", 0 0, v0x56336ffa1950_0;  alias, 1 drivers
v0x56336ff6ec70_0 .net8 "cout", 0 0, RS_0x7f7b8fe24138;  alias, 2 drivers
v0x56336fe64320_0 .net "cout_wire", 0 0, L_0x56336ffa3020;  1 drivers
v0x56336ff04830_0 .net "in1", 0 0, L_0x56336ffa3180;  1 drivers
v0x56336feff060_0 .net "in2", 0 0, L_0x56336ffa3220;  1 drivers
v0x56336fefeb30_0 .net "sum", 0 0, L_0x56336ffa2840;  1 drivers
v0x56336ff02490_0 .net "sum_wire", 0 0, L_0x56336ffa2ad0;  1 drivers
S_0x56336ff64730 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff4f9c0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa32c0 .functor BUFZ 1, L_0x56336ffa3470, C4<0>, C4<0>, C4<0>;
L_0x56336ffa3330 .functor BUFZ 1, L_0x56336ffa3970, C4<0>, C4<0>, C4<0>;
L_0x56336ffa33a0 .functor XOR 1, L_0x56336ffa3c60, L_0x56336ffa3d00, C4<0>, C4<0>;
L_0x56336ffa3470 .functor XOR 1, L_0x56336ffa33a0, RS_0x7f7b8fe24138, C4<0>, C4<0>;
L_0x56336ffa3510 .functor AND 1, L_0x56336ffa3c60, L_0x56336ffa3d00, C4<1>, C4<1>;
L_0x56336ffa3620 .functor AND 1, L_0x56336ffa3c60, RS_0x7f7b8fe24138, C4<1>, C4<1>;
L_0x56336ffa37a0 .functor OR 1, L_0x56336ffa3510, L_0x56336ffa3620, C4<0>, C4<0>;
L_0x56336ffa38b0 .functor AND 1, L_0x56336ffa3d00, RS_0x7f7b8fe24138, C4<1>, C4<1>;
L_0x56336ffa3970 .functor OR 1, L_0x56336ffa37a0, L_0x56336ffa38b0, C4<0>, C4<0>;
v0x56336ff01fa0_0 .net *"_ivl_10", 0 0, L_0x56336ffa3620;  1 drivers
v0x56336ff00320_0 .net *"_ivl_12", 0 0, L_0x56336ffa37a0;  1 drivers
v0x56336fefceb0_0 .net *"_ivl_14", 0 0, L_0x56336ffa38b0;  1 drivers
v0x56336fefcf70_0 .net *"_ivl_4", 0 0, L_0x56336ffa33a0;  1 drivers
v0x56336fef2d30_0 .net *"_ivl_8", 0 0, L_0x56336ffa3510;  1 drivers
v0x56336fef6740_0 .net8 "cin", 0 0, RS_0x7f7b8fe24138;  alias, 2 drivers
v0x56336fef67e0_0 .net8 "cout", 0 0, RS_0x7f7b8fe24138;  alias, 2 drivers
v0x56336fef6210_0 .net "cout_wire", 0 0, L_0x56336ffa3970;  1 drivers
v0x56336fef62b0_0 .net "in1", 0 0, L_0x56336ffa3c60;  1 drivers
v0x56336fef9c00_0 .net "in2", 0 0, L_0x56336ffa3d00;  1 drivers
v0x56336fef9680_0 .net "sum", 0 0, L_0x56336ffa32c0;  1 drivers
v0x56336fef7a00_0 .net "sum_wire", 0 0, L_0x56336ffa3470;  1 drivers
S_0x56336ff54510 .scope module, "adder_2_2" "adder_2" 3 97, 3 105 0, S_0x56336ff603b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa3ee0 .functor BUFZ 2, L_0x56336ffa51d0, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe248e8 .resolv tri, L_0x56336ffa40c0, L_0x56336ffa4a90;
L_0x56336ffa3f50 .functor BUFZ 1, RS_0x7f7b8fe248e8, C4<0>, C4<0>, C4<0>;
v0x56336fecf890_0 .net8 "cin", 0 0, RS_0x7f7b8fe24618;  alias, 2 drivers
v0x56336fecf950_0 .net8 "cout", 0 0, RS_0x7f7b8fe24618;  alias, 2 drivers
v0x56336fed32a0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe248e8;  2 drivers
v0x56336fed3340_0 .net "in1", 1 0, L_0x56336ffa56c0;  1 drivers
v0x56336fed2d70_0 .net "in2", 1 0, L_0x56336ffa57b0;  1 drivers
v0x56336fed66d0_0 .net "sum", 1 0, L_0x56336ffa3ee0;  1 drivers
v0x56336fed61e0_0 .net "sum_wire", 1 0, L_0x56336ffa51d0;  1 drivers
L_0x56336ffa4850 .part L_0x56336ffa56c0, 0, 1;
L_0x56336ffa48f0 .part L_0x56336ffa57b0, 0, 1;
L_0x56336ffa51d0 .concat8 [ 1 1 0 0], L_0x56336ffa4050, L_0x56336ffa4a20;
L_0x56336ffa5360 .part L_0x56336ffa56c0, 1, 1;
L_0x56336ffa5400 .part L_0x56336ffa57b0, 1, 1;
S_0x56336ff50520 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff54510;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa4050 .functor BUFZ 1, L_0x56336ffa41a0, C4<0>, C4<0>, C4<0>;
L_0x56336ffa40c0 .functor BUFZ 1, L_0x56336ffa46f0, C4<0>, C4<0>, C4<0>;
L_0x56336ffa4130 .functor XOR 1, L_0x56336ffa4850, L_0x56336ffa48f0, C4<0>, C4<0>;
L_0x56336ffa41a0 .functor XOR 1, L_0x56336ffa4130, RS_0x7f7b8fe24618, C4<0>, C4<0>;
L_0x56336ffa43a0 .functor AND 1, L_0x56336ffa4850, L_0x56336ffa48f0, C4<1>, C4<1>;
L_0x56336ffa44b0 .functor AND 1, L_0x56336ffa4850, RS_0x7f7b8fe24618, C4<1>, C4<1>;
L_0x56336ffa4520 .functor OR 1, L_0x56336ffa43a0, L_0x56336ffa44b0, C4<0>, C4<0>;
L_0x56336ffa4630 .functor AND 1, L_0x56336ffa48f0, RS_0x7f7b8fe24618, C4<1>, C4<1>;
L_0x56336ffa46f0 .functor OR 1, L_0x56336ffa4520, L_0x56336ffa4630, C4<0>, C4<0>;
v0x56336fef0100_0 .net *"_ivl_10", 0 0, L_0x56336ffa44b0;  1 drivers
v0x56336feecc90_0 .net *"_ivl_12", 0 0, L_0x56336ffa4520;  1 drivers
v0x56336fea53c0_0 .net *"_ivl_14", 0 0, L_0x56336ffa4630;  1 drivers
v0x56336fea5480_0 .net *"_ivl_4", 0 0, L_0x56336ffa4130;  1 drivers
v0x56336fec6ff0_0 .net *"_ivl_8", 0 0, L_0x56336ffa43a0;  1 drivers
v0x56336fed79e0_0 .net8 "cin", 0 0, RS_0x7f7b8fe24618;  alias, 2 drivers
v0x56336fed7a80_0 .net8 "cout", 0 0, RS_0x7f7b8fe248e8;  alias, 2 drivers
v0x56336fedfab0_0 .net "cout_wire", 0 0, L_0x56336ffa46f0;  1 drivers
v0x56336fedfb50_0 .net "in1", 0 0, L_0x56336ffa4850;  1 drivers
v0x56336fee3570_0 .net "in2", 0 0, L_0x56336ffa48f0;  1 drivers
v0x56336fee2f90_0 .net "sum", 0 0, L_0x56336ffa4050;  1 drivers
v0x56336fee68f0_0 .net "sum_wire", 0 0, L_0x56336ffa41a0;  1 drivers
S_0x56336ff585f0 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff54510;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa4a20 .functor BUFZ 1, L_0x56336ffa4b70, C4<0>, C4<0>, C4<0>;
L_0x56336ffa4a90 .functor BUFZ 1, L_0x56336ffa5070, C4<0>, C4<0>, C4<0>;
L_0x56336ffa4b00 .functor XOR 1, L_0x56336ffa5360, L_0x56336ffa5400, C4<0>, C4<0>;
L_0x56336ffa4b70 .functor XOR 1, L_0x56336ffa4b00, RS_0x7f7b8fe248e8, C4<0>, C4<0>;
L_0x56336ffa4c10 .functor AND 1, L_0x56336ffa5360, L_0x56336ffa5400, C4<1>, C4<1>;
L_0x56336ffa4d20 .functor AND 1, L_0x56336ffa5360, RS_0x7f7b8fe248e8, C4<1>, C4<1>;
L_0x56336ffa4ea0 .functor OR 1, L_0x56336ffa4c10, L_0x56336ffa4d20, C4<0>, C4<0>;
L_0x56336ffa4fb0 .functor AND 1, L_0x56336ffa5400, RS_0x7f7b8fe248e8, C4<1>, C4<1>;
L_0x56336ffa5070 .functor OR 1, L_0x56336ffa4ea0, L_0x56336ffa4fb0, C4<0>, C4<0>;
v0x56336fee6400_0 .net *"_ivl_10", 0 0, L_0x56336ffa4d20;  1 drivers
v0x56336fee4780_0 .net *"_ivl_12", 0 0, L_0x56336ffa4ea0;  1 drivers
v0x56336fee1310_0 .net *"_ivl_14", 0 0, L_0x56336ffa4fb0;  1 drivers
v0x56336fee13d0_0 .net *"_ivl_4", 0 0, L_0x56336ffa4b00;  1 drivers
v0x56336fedbbc0_0 .net *"_ivl_8", 0 0, L_0x56336ffa4c10;  1 drivers
v0x56336fedb690_0 .net8 "cin", 0 0, RS_0x7f7b8fe248e8;  alias, 2 drivers
v0x56336fedb730_0 .net8 "cout", 0 0, RS_0x7f7b8fe248e8;  alias, 2 drivers
v0x56336fedeff0_0 .net "cout_wire", 0 0, L_0x56336ffa5070;  1 drivers
v0x56336fedf090_0 .net "in1", 0 0, L_0x56336ffa5360;  1 drivers
v0x56336fedeb90_0 .net "in2", 0 0, L_0x56336ffa5400;  1 drivers
v0x56336fedce80_0 .net "sum", 0 0, L_0x56336ffa4a20;  1 drivers
v0x56336fed9a10_0 .net "sum_wire", 0 0, L_0x56336ffa4b70;  1 drivers
S_0x56336ff5be10 .scope module, "adder_4_2" "adder_4" 3 77, 3 85 0, S_0x56336ff68480;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa59e0 .functor BUFZ 4, L_0x56336ffa8870, C4<0000>, C4<0000>, C4<0000>;
RS_0x7f7b8fe25728 .resolv tri, L_0x56336ffa5c40, L_0x56336ffa7290;
L_0x56336ffa5a50 .functor BUFZ 1, RS_0x7f7b8fe25728, C4<0>, C4<0>, C4<0>;
v0x56336fe92df0_0 .net8 "cin", 0 0, RS_0x7f7b8fe24f78;  alias, 2 drivers
v0x56336fe92eb0_0 .net8 "cout", 0 0, RS_0x7f7b8fe24f78;  alias, 2 drivers
v0x56336fe92990_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe25728;  2 drivers
v0x56336fe90d10_0 .net "in1", 3 0, L_0x56336ffa8d70;  1 drivers
v0x56336fe8d810_0 .net "in2", 3 0, L_0x56336ffa8e60;  1 drivers
v0x56336fe880c0_0 .net "sum", 3 0, L_0x56336ffa59e0;  1 drivers
v0x56336fe87b90_0 .net "sum_wire", 3 0, L_0x56336ffa8870;  1 drivers
L_0x56336ffa70e0 .part L_0x56336ffa8d70, 0, 2;
L_0x56336ffa7180 .part L_0x56336ffa8e60, 0, 2;
L_0x56336ffa8870 .concat8 [ 2 2 0 0], L_0x56336ffa5bd0, L_0x56336ffa7220;
L_0x56336ffa8a00 .part L_0x56336ffa8d70, 2, 2;
L_0x56336ffa8af0 .part L_0x56336ffa8e60, 2, 2;
S_0x56336ff58260 .scope module, "adder_2_1" "adder_2" 3 96, 3 105 0, S_0x56336ff5be10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa5bd0 .functor BUFZ 2, L_0x56336ffa6d80, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe25248 .resolv tri, L_0x56336ffa5d20, L_0x56336ffa6640;
L_0x56336ffa5c40 .functor BUFZ 1, RS_0x7f7b8fe25248, C4<0>, C4<0>, C4<0>;
v0x56336feb5270_0 .net8 "cin", 0 0, RS_0x7f7b8fe24f78;  alias, 2 drivers
v0x56336feb5330_0 .net8 "cout", 0 0, RS_0x7f7b8fe25728;  alias, 2 drivers
v0x56336feb4d80_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe25248;  2 drivers
v0x56336feb4e20_0 .net "in1", 1 0, L_0x56336ffa70e0;  1 drivers
v0x56336feb3100_0 .net "in2", 1 0, L_0x56336ffa7180;  1 drivers
v0x56336feafc90_0 .net "sum", 1 0, L_0x56336ffa5bd0;  1 drivers
v0x56336feaa540_0 .net "sum_wire", 1 0, L_0x56336ffa6d80;  1 drivers
L_0x56336ffa6370 .part L_0x56336ffa70e0, 0, 1;
L_0x56336ffa64a0 .part L_0x56336ffa7180, 0, 1;
L_0x56336ffa6d80 .concat8 [ 1 1 0 0], L_0x56336ffa5cb0, L_0x56336ffa65d0;
L_0x56336ffa6f10 .part L_0x56336ffa70e0, 1, 1;
L_0x56336ffa6fb0 .part L_0x56336ffa7180, 1, 1;
S_0x56336ff4fd50 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff58260;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa5cb0 .functor BUFZ 1, L_0x56336ffa5e00, C4<0>, C4<0>, C4<0>;
L_0x56336ffa5d20 .functor BUFZ 1, L_0x56336ffa6210, C4<0>, C4<0>, C4<0>;
L_0x56336ffa5d90 .functor XOR 1, L_0x56336ffa6370, L_0x56336ffa64a0, C4<0>, C4<0>;
L_0x56336ffa5e00 .functor XOR 1, L_0x56336ffa5d90, RS_0x7f7b8fe24f78, C4<0>, C4<0>;
L_0x56336ffa5ec0 .functor AND 1, L_0x56336ffa6370, L_0x56336ffa64a0, C4<1>, C4<1>;
L_0x56336ffa5fd0 .functor AND 1, L_0x56336ffa6370, RS_0x7f7b8fe24f78, C4<1>, C4<1>;
L_0x56336ffa6040 .functor OR 1, L_0x56336ffa5ec0, L_0x56336ffa5fd0, C4<0>, C4<0>;
L_0x56336ffa6150 .functor AND 1, L_0x56336ffa64a0, RS_0x7f7b8fe24f78, C4<1>, C4<1>;
L_0x56336ffa6210 .functor OR 1, L_0x56336ffa6040, L_0x56336ffa6150, C4<0>, C4<0>;
v0x56336feccd20_0 .net *"_ivl_10", 0 0, L_0x56336ffa5fd0;  1 drivers
v0x56336fec9810_0 .net *"_ivl_12", 0 0, L_0x56336ffa6040;  1 drivers
v0x56336feb6580_0 .net *"_ivl_14", 0 0, L_0x56336ffa6150;  1 drivers
v0x56336febe650_0 .net *"_ivl_4", 0 0, L_0x56336ffa5d90;  1 drivers
v0x56336fec2060_0 .net *"_ivl_8", 0 0, L_0x56336ffa5ec0;  1 drivers
v0x56336fec1b30_0 .net8 "cin", 0 0, RS_0x7f7b8fe24f78;  alias, 2 drivers
v0x56336fec1bd0_0 .net8 "cout", 0 0, RS_0x7f7b8fe25248;  alias, 2 drivers
v0x56336fec5490_0 .net "cout_wire", 0 0, L_0x56336ffa6210;  1 drivers
v0x56336fec5530_0 .net "in1", 0 0, L_0x56336ffa6370;  1 drivers
v0x56336fec5050_0 .net "in2", 0 0, L_0x56336ffa64a0;  1 drivers
v0x56336fec3320_0 .net "sum", 0 0, L_0x56336ffa5cb0;  1 drivers
v0x56336febfeb0_0 .net "sum_wire", 0 0, L_0x56336ffa5e00;  1 drivers
S_0x56336ff60f10 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff58260;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa65d0 .functor BUFZ 1, L_0x56336ffa6720, C4<0>, C4<0>, C4<0>;
L_0x56336ffa6640 .functor BUFZ 1, L_0x56336ffa6c20, C4<0>, C4<0>, C4<0>;
L_0x56336ffa66b0 .functor XOR 1, L_0x56336ffa6f10, L_0x56336ffa6fb0, C4<0>, C4<0>;
L_0x56336ffa6720 .functor XOR 1, L_0x56336ffa66b0, RS_0x7f7b8fe25248, C4<0>, C4<0>;
L_0x56336ffa67c0 .functor AND 1, L_0x56336ffa6f10, L_0x56336ffa6fb0, C4<1>, C4<1>;
L_0x56336ffa68d0 .functor AND 1, L_0x56336ffa6f10, RS_0x7f7b8fe25248, C4<1>, C4<1>;
L_0x56336ffa6a50 .functor OR 1, L_0x56336ffa67c0, L_0x56336ffa68d0, C4<0>, C4<0>;
L_0x56336ffa6b60 .functor AND 1, L_0x56336ffa6fb0, RS_0x7f7b8fe25248, C4<1>, C4<1>;
L_0x56336ffa6c20 .functor OR 1, L_0x56336ffa6a50, L_0x56336ffa6b60, C4<0>, C4<0>;
v0x56336feba760_0 .net *"_ivl_10", 0 0, L_0x56336ffa68d0;  1 drivers
v0x56336feba230_0 .net *"_ivl_12", 0 0, L_0x56336ffa6a50;  1 drivers
v0x56336febdb90_0 .net *"_ivl_14", 0 0, L_0x56336ffa6b60;  1 drivers
v0x56336febdc50_0 .net *"_ivl_4", 0 0, L_0x56336ffa66b0;  1 drivers
v0x56336febd6a0_0 .net *"_ivl_8", 0 0, L_0x56336ffa67c0;  1 drivers
v0x56336febba20_0 .net8 "cin", 0 0, RS_0x7f7b8fe25248;  alias, 2 drivers
v0x56336febbac0_0 .net8 "cout", 0 0, RS_0x7f7b8fe25248;  alias, 2 drivers
v0x56336feb85b0_0 .net "cout_wire", 0 0, L_0x56336ffa6c20;  1 drivers
v0x56336feb8650_0 .net "in1", 0 0, L_0x56336ffa6f10;  1 drivers
v0x56336feae4c0_0 .net "in2", 0 0, L_0x56336ffa6fb0;  1 drivers
v0x56336feb1e40_0 .net "sum", 0 0, L_0x56336ffa65d0;  1 drivers
v0x56336feb1910_0 .net "sum_wire", 0 0, L_0x56336ffa6720;  1 drivers
S_0x56336ff50cf0 .scope module, "adder_2_2" "adder_2" 3 97, 3 105 0, S_0x56336ff5be10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa7220 .functor BUFZ 2, L_0x56336ffa8510, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe259f8 .resolv tri, L_0x56336ffa7400, L_0x56336ffa7dd0;
L_0x56336ffa7290 .functor BUFZ 1, RS_0x7f7b8fe259f8, C4<0>, C4<0>, C4<0>;
v0x56336fe995a0_0 .net8 "cin", 0 0, RS_0x7f7b8fe25728;  alias, 2 drivers
v0x56336fe99660_0 .net8 "cout", 0 0, RS_0x7f7b8fe25728;  alias, 2 drivers
v0x56336fe96130_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe259f8;  2 drivers
v0x56336fe961d0_0 .net "in1", 1 0, L_0x56336ffa8a00;  1 drivers
v0x56336fe8bfb0_0 .net "in2", 1 0, L_0x56336ffa8af0;  1 drivers
v0x56336fe8f9c0_0 .net "sum", 1 0, L_0x56336ffa7220;  1 drivers
v0x56336fe8f490_0 .net "sum_wire", 1 0, L_0x56336ffa8510;  1 drivers
L_0x56336ffa7b90 .part L_0x56336ffa8a00, 0, 1;
L_0x56336ffa7c30 .part L_0x56336ffa8af0, 0, 1;
L_0x56336ffa8510 .concat8 [ 1 1 0 0], L_0x56336ffa7390, L_0x56336ffa7d60;
L_0x56336ffa86a0 .part L_0x56336ffa8a00, 1, 1;
L_0x56336ffa8740 .part L_0x56336ffa8af0, 1, 1;
S_0x56336ff432d0 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff50cf0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa7390 .functor BUFZ 1, L_0x56336ffa74e0, C4<0>, C4<0>, C4<0>;
L_0x56336ffa7400 .functor BUFZ 1, L_0x56336ffa7a30, C4<0>, C4<0>, C4<0>;
L_0x56336ffa7470 .functor XOR 1, L_0x56336ffa7b90, L_0x56336ffa7c30, C4<0>, C4<0>;
L_0x56336ffa74e0 .functor XOR 1, L_0x56336ffa7470, RS_0x7f7b8fe25728, C4<0>, C4<0>;
L_0x56336ffa76e0 .functor AND 1, L_0x56336ffa7b90, L_0x56336ffa7c30, C4<1>, C4<1>;
L_0x56336ffa77f0 .functor AND 1, L_0x56336ffa7b90, RS_0x7f7b8fe25728, C4<1>, C4<1>;
L_0x56336ffa7860 .functor OR 1, L_0x56336ffa76e0, L_0x56336ffa77f0, C4<0>, C4<0>;
L_0x56336ffa7970 .functor AND 1, L_0x56336ffa7c30, RS_0x7f7b8fe25728, C4<1>, C4<1>;
L_0x56336ffa7a30 .functor OR 1, L_0x56336ffa7860, L_0x56336ffa7970, C4<0>, C4<0>;
v0x56336feaa060_0 .net *"_ivl_10", 0 0, L_0x56336ffa77f0;  1 drivers
v0x56336fead970_0 .net *"_ivl_12", 0 0, L_0x56336ffa7860;  1 drivers
v0x56336fead480_0 .net *"_ivl_14", 0 0, L_0x56336ffa7970;  1 drivers
v0x56336fead540_0 .net *"_ivl_4", 0 0, L_0x56336ffa7470;  1 drivers
v0x56336feab800_0 .net *"_ivl_8", 0 0, L_0x56336ffa76e0;  1 drivers
v0x56336fea8390_0 .net8 "cin", 0 0, RS_0x7f7b8fe25728;  alias, 2 drivers
v0x56336fea8430_0 .net8 "cout", 0 0, RS_0x7f7b8fe259f8;  alias, 2 drivers
v0x56336fe83710_0 .net "cout_wire", 0 0, L_0x56336ffa7a30;  1 drivers
v0x56336fe837b0_0 .net "in1", 0 0, L_0x56336ffa7b90;  1 drivers
v0x56336fe941b0_0 .net "in2", 0 0, L_0x56336ffa7c30;  1 drivers
v0x56336fe9c1d0_0 .net "sum", 0 0, L_0x56336ffa7390;  1 drivers
v0x56336fe9c290_0 .net "sum_wire", 0 0, L_0x56336ffa74e0;  1 drivers
S_0x56336ff3f2e0 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff50cf0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa7d60 .functor BUFZ 1, L_0x56336ffa7eb0, C4<0>, C4<0>, C4<0>;
L_0x56336ffa7dd0 .functor BUFZ 1, L_0x56336ffa83b0, C4<0>, C4<0>, C4<0>;
L_0x56336ffa7e40 .functor XOR 1, L_0x56336ffa86a0, L_0x56336ffa8740, C4<0>, C4<0>;
L_0x56336ffa7eb0 .functor XOR 1, L_0x56336ffa7e40, RS_0x7f7b8fe259f8, C4<0>, C4<0>;
L_0x56336ffa7f50 .functor AND 1, L_0x56336ffa86a0, L_0x56336ffa8740, C4<1>, C4<1>;
L_0x56336ffa8060 .functor AND 1, L_0x56336ffa86a0, RS_0x7f7b8fe259f8, C4<1>, C4<1>;
L_0x56336ffa81e0 .functor OR 1, L_0x56336ffa7f50, L_0x56336ffa8060, C4<0>, C4<0>;
L_0x56336ffa82f0 .functor AND 1, L_0x56336ffa8740, RS_0x7f7b8fe259f8, C4<1>, C4<1>;
L_0x56336ffa83b0 .functor OR 1, L_0x56336ffa81e0, L_0x56336ffa82f0, C4<0>, C4<0>;
v0x56336fe9f6b0_0 .net *"_ivl_10", 0 0, L_0x56336ffa8060;  1 drivers
v0x56336fea3010_0 .net *"_ivl_12", 0 0, L_0x56336ffa81e0;  1 drivers
v0x56336fea2b20_0 .net *"_ivl_14", 0 0, L_0x56336ffa82f0;  1 drivers
v0x56336fea2be0_0 .net *"_ivl_4", 0 0, L_0x56336ffa7e40;  1 drivers
v0x56336fea0ea0_0 .net *"_ivl_8", 0 0, L_0x56336ffa7f50;  1 drivers
v0x56336fe9da30_0 .net8 "cin", 0 0, RS_0x7f7b8fe259f8;  alias, 2 drivers
v0x56336fe9dad0_0 .net8 "cout", 0 0, RS_0x7f7b8fe259f8;  alias, 2 drivers
v0x56336fe982e0_0 .net "cout_wire", 0 0, L_0x56336ffa83b0;  1 drivers
v0x56336fe98380_0 .net "in1", 0 0, L_0x56336ffa86a0;  1 drivers
v0x56336fe97e40_0 .net "in2", 0 0, L_0x56336ffa8740;  1 drivers
v0x56336fe9b710_0 .net "sum", 0 0, L_0x56336ffa7d60;  1 drivers
v0x56336fe9b220_0 .net "sum_wire", 0 0, L_0x56336ffa7eb0;  1 drivers
S_0x56336ff473b0 .scope module, "adder_8_2" "adder_8" 3 57, 3 65 0, S_0x56336ff6c030;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "in1";
    .port_info 3 /INPUT 8 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa9090 .functor BUFZ 8, L_0x56336ffaf580, C4<00000000>, C4<00000000>, C4<00000000>;
RS_0x7f7b8fe27348 .resolv tri, L_0x56336ffa91e0, L_0x56336ffac440;
L_0x56336ffa9100 .functor BUFZ 1, RS_0x7f7b8fe27348, C4<0>, C4<0>, C4<0>;
v0x56336fe73490_0 .net8 "cin", 0 0, RS_0x7f7b8fe26238;  alias, 2 drivers
v0x56336fe7b560_0 .net8 "cout", 0 0, RS_0x7f7b8fe26238;  alias, 2 drivers
v0x56336fe7b620_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe27348;  2 drivers
v0x56336fe7f110_0 .net "in1", 7 0, L_0x56336ffafa80;  1 drivers
v0x56336fe7f1b0_0 .net "in2", 7 0, L_0x56336ffafb70;  1 drivers
v0x56336fe7b8f0_0 .net "sum", 7 0, L_0x56336ffa9090;  1 drivers
v0x56336fe7b9d0_0 .net "sum_wire", 7 0, L_0x56336ffaf580;  1 drivers
L_0x56336ffac290 .part L_0x56336ffafa80, 0, 4;
L_0x56336ffac330 .part L_0x56336ffafb70, 0, 4;
L_0x56336ffaf580 .concat8 [ 4 4 0 0], L_0x56336ffa9170, L_0x56336ffac3d0;
L_0x56336ffaf710 .part L_0x56336ffafa80, 4, 4;
L_0x56336ffaf800 .part L_0x56336ffafb70, 4, 4;
S_0x56336ff4abd0 .scope module, "adder_4_1" "adder_4" 3 76, 3 85 0, S_0x56336ff473b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa9170 .functor BUFZ 4, L_0x56336ffabf20, C4<0000>, C4<0000>, C4<0000>;
RS_0x7f7b8fe269e8 .resolv tri, L_0x56336ffa92c0, L_0x56336ffaa9a0;
L_0x56336ffa91e0 .functor BUFZ 1, RS_0x7f7b8fe269e8, C4<0>, C4<0>, C4<0>;
v0x56336ff03b70_0 .net8 "cin", 0 0, RS_0x7f7b8fe26238;  alias, 2 drivers
v0x56336fefba00_0 .net8 "cout", 0 0, RS_0x7f7b8fe27348;  alias, 2 drivers
v0x56336fefbac0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe269e8;  2 drivers
v0x56336feffa80_0 .net "in1", 3 0, L_0x56336ffac290;  1 drivers
v0x56336fefc1d0_0 .net "in2", 3 0, L_0x56336ffac330;  1 drivers
v0x56336fefc2b0_0 .net "sum", 3 0, L_0x56336ffa9170;  1 drivers
v0x56336feeb010_0 .net "sum_wire", 3 0, L_0x56336ffabf20;  1 drivers
L_0x56336ffaa7f0 .part L_0x56336ffac290, 0, 2;
L_0x56336ffaa890 .part L_0x56336ffac330, 0, 2;
L_0x56336ffabf20 .concat8 [ 2 2 0 0], L_0x56336ffa9250, L_0x56336ffaa930;
L_0x56336ffac0b0 .part L_0x56336ffac290, 2, 2;
L_0x56336ffac1a0 .part L_0x56336ffac330, 2, 2;
S_0x56336ff47020 .scope module, "adder_2_1" "adder_2" 3 96, 3 105 0, S_0x56336ff4abd0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa9250 .functor BUFZ 2, L_0x56336ffaa490, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe26508 .resolv tri, L_0x56336ffa9430, L_0x56336ffa9d50;
L_0x56336ffa92c0 .functor BUFZ 1, RS_0x7f7b8fe26508, C4<0>, C4<0>, C4<0>;
v0x56336fe66c60_0 .net8 "cin", 0 0, RS_0x7f7b8fe26238;  alias, 2 drivers
v0x56336fe66d20_0 .net8 "cout", 0 0, RS_0x7f7b8fe269e8;  alias, 2 drivers
v0x56336fe66730_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe26508;  2 drivers
v0x56336fe667d0_0 .net "in1", 1 0, L_0x56336ffaa7f0;  1 drivers
v0x56336fe6a090_0 .net "in2", 1 0, L_0x56336ffaa890;  1 drivers
v0x56336fe69ba0_0 .net "sum", 1 0, L_0x56336ffa9250;  1 drivers
v0x56336ff3fab0_0 .net "sum_wire", 1 0, L_0x56336ffaa490;  1 drivers
L_0x56336ffa9a80 .part L_0x56336ffaa7f0, 0, 1;
L_0x56336ffa9bb0 .part L_0x56336ffaa890, 0, 1;
L_0x56336ffaa490 .concat8 [ 1 1 0 0], L_0x56336ffa93c0, L_0x56336ffa9ce0;
L_0x56336ffaa620 .part L_0x56336ffaa7f0, 1, 1;
L_0x56336ffaa6c0 .part L_0x56336ffaa890, 1, 1;
S_0x56336ff3ef50 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff47020;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa93c0 .functor BUFZ 1, L_0x56336ffa9510, C4<0>, C4<0>, C4<0>;
L_0x56336ffa9430 .functor BUFZ 1, L_0x56336ffa9920, C4<0>, C4<0>, C4<0>;
L_0x56336ffa94a0 .functor XOR 1, L_0x56336ffa9a80, L_0x56336ffa9bb0, C4<0>, C4<0>;
L_0x56336ffa9510 .functor XOR 1, L_0x56336ffa94a0, RS_0x7f7b8fe26238, C4<0>, C4<0>;
L_0x56336ffa95d0 .functor AND 1, L_0x56336ffa9a80, L_0x56336ffa9bb0, C4<1>, C4<1>;
L_0x56336ffa96e0 .functor AND 1, L_0x56336ffa9a80, RS_0x7f7b8fe26238, C4<1>, C4<1>;
L_0x56336ffa9750 .functor OR 1, L_0x56336ffa95d0, L_0x56336ffa96e0, C4<0>, C4<0>;
L_0x56336ffa9860 .functor AND 1, L_0x56336ffa9bb0, RS_0x7f7b8fe26238, C4<1>, C4<1>;
L_0x56336ffa9920 .functor OR 1, L_0x56336ffa9750, L_0x56336ffa9860, C4<0>, C4<0>;
v0x56336fe7e780_0 .net *"_ivl_10", 0 0, L_0x56336ffa96e0;  1 drivers
v0x56336fe7e250_0 .net *"_ivl_12", 0 0, L_0x56336ffa9750;  1 drivers
v0x56336fe81bb0_0 .net *"_ivl_14", 0 0, L_0x56336ffa9860;  1 drivers
v0x56336fe816c0_0 .net *"_ivl_4", 0 0, L_0x56336ffa94a0;  1 drivers
v0x56336fe7fa40_0 .net *"_ivl_8", 0 0, L_0x56336ffa95d0;  1 drivers
v0x56336fe7c5d0_0 .net8 "cin", 0 0, RS_0x7f7b8fe26238;  alias, 2 drivers
v0x56336fe7c670_0 .net8 "cout", 0 0, RS_0x7f7b8fe26508;  alias, 2 drivers
v0x56336fe76e80_0 .net "cout_wire", 0 0, L_0x56336ffa9920;  1 drivers
v0x56336fe76f20_0 .net "in1", 0 0, L_0x56336ffa9a80;  1 drivers
v0x56336fe76a00_0 .net "in2", 0 0, L_0x56336ffa9bb0;  1 drivers
v0x56336fe7a2b0_0 .net "sum", 0 0, L_0x56336ffa93c0;  1 drivers
v0x56336fe79dc0_0 .net "sum_wire", 0 0, L_0x56336ffa9510;  1 drivers
S_0x56336ff2e120 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff47020;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffa9ce0 .functor BUFZ 1, L_0x56336ffa9e30, C4<0>, C4<0>, C4<0>;
L_0x56336ffa9d50 .functor BUFZ 1, L_0x56336ffaa330, C4<0>, C4<0>, C4<0>;
L_0x56336ffa9dc0 .functor XOR 1, L_0x56336ffaa620, L_0x56336ffaa6c0, C4<0>, C4<0>;
L_0x56336ffa9e30 .functor XOR 1, L_0x56336ffa9dc0, RS_0x7f7b8fe26508, C4<0>, C4<0>;
L_0x56336ffa9ed0 .functor AND 1, L_0x56336ffaa620, L_0x56336ffaa6c0, C4<1>, C4<1>;
L_0x56336ffa9fe0 .functor AND 1, L_0x56336ffaa620, RS_0x7f7b8fe26508, C4<1>, C4<1>;
L_0x56336ffaa160 .functor OR 1, L_0x56336ffa9ed0, L_0x56336ffa9fe0, C4<0>, C4<0>;
L_0x56336ffaa270 .functor AND 1, L_0x56336ffaa6c0, RS_0x7f7b8fe26508, C4<1>, C4<1>;
L_0x56336ffaa330 .functor OR 1, L_0x56336ffaa160, L_0x56336ffaa270, C4<0>, C4<0>;
v0x56336fe78140_0 .net *"_ivl_10", 0 0, L_0x56336ffa9fe0;  1 drivers
v0x56336fe78200_0 .net *"_ivl_12", 0 0, L_0x56336ffaa160;  1 drivers
v0x56336fe74cd0_0 .net *"_ivl_14", 0 0, L_0x56336ffaa270;  1 drivers
v0x56336fe74d90_0 .net *"_ivl_4", 0 0, L_0x56336ffa9dc0;  1 drivers
v0x56336fe6ab90_0 .net *"_ivl_8", 0 0, L_0x56336ffa9ed0;  1 drivers
v0x56336fe6e580_0 .net8 "cin", 0 0, RS_0x7f7b8fe26508;  alias, 2 drivers
v0x56336fe6e620_0 .net8 "cout", 0 0, RS_0x7f7b8fe26508;  alias, 2 drivers
v0x56336fe6e080_0 .net "cout_wire", 0 0, L_0x56336ffaa330;  1 drivers
v0x56336fe71990_0 .net "in1", 0 0, L_0x56336ffaa620;  1 drivers
v0x56336fe714a0_0 .net "in2", 0 0, L_0x56336ffaa6c0;  1 drivers
v0x56336fe6f820_0 .net "sum", 0 0, L_0x56336ffa9ce0;  1 drivers
v0x56336fe6c3b0_0 .net "sum_wire", 0 0, L_0x56336ffa9e30;  1 drivers
S_0x56336ff2e8f0 .scope module, "adder_2_2" "adder_2" 3 97, 3 105 0, S_0x56336ff4abd0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffaa930 .functor BUFZ 2, L_0x56336ffabbc0, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe26cb8 .resolv tri, L_0x56336ffaab10, L_0x56336ffab4b0;
L_0x56336ffaa9a0 .functor BUFZ 1, RS_0x7f7b8fe26cb8, C4<0>, C4<0>, C4<0>;
v0x56336feea8a0_0 .net8 "cin", 0 0, RS_0x7f7b8fe269e8;  alias, 2 drivers
v0x56336fefb670_0 .net8 "cout", 0 0, RS_0x7f7b8fe269e8;  alias, 2 drivers
v0x56336fefb730_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe26cb8;  2 drivers
v0x56336ff03740_0 .net "in1", 1 0, L_0x56336ffac0b0;  1 drivers
v0x56336ff037e0_0 .net "in2", 1 0, L_0x56336ffac1a0;  1 drivers
v0x56336ff072f0_0 .net "sum", 1 0, L_0x56336ffaa930;  1 drivers
v0x56336ff073d0_0 .net "sum_wire", 1 0, L_0x56336ffabbc0;  1 drivers
L_0x56336ffab270 .part L_0x56336ffac0b0, 0, 1;
L_0x56336ffab310 .part L_0x56336ffac1a0, 0, 1;
L_0x56336ffabbc0 .concat8 [ 1 1 0 0], L_0x56336ffaaaa0, L_0x56336ffab440;
L_0x56336ffabd50 .part L_0x56336ffac0b0, 1, 1;
L_0x56336ffabdf0 .part L_0x56336ffac1a0, 1, 1;
S_0x56336feea070 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff2e8f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffaaaa0 .functor BUFZ 1, L_0x56336ffaabf0, C4<0>, C4<0>, C4<0>;
L_0x56336ffaab10 .functor BUFZ 1, L_0x56336ffab110, C4<0>, C4<0>, C4<0>;
L_0x56336ffaab80 .functor XOR 1, L_0x56336ffab270, L_0x56336ffab310, C4<0>, C4<0>;
L_0x56336ffaabf0 .functor XOR 1, L_0x56336ffaab80, RS_0x7f7b8fe269e8, C4<0>, C4<0>;
L_0x56336ffaadc0 .functor AND 1, L_0x56336ffab270, L_0x56336ffab310, C4<1>, C4<1>;
L_0x56336ffaaed0 .functor AND 1, L_0x56336ffab270, RS_0x7f7b8fe269e8, C4<1>, C4<1>;
L_0x56336ffaaf40 .functor OR 1, L_0x56336ffaadc0, L_0x56336ffaaed0, C4<0>, C4<0>;
L_0x56336ffab050 .functor AND 1, L_0x56336ffab310, RS_0x7f7b8fe269e8, C4<1>, C4<1>;
L_0x56336ffab110 .functor OR 1, L_0x56336ffaaf40, L_0x56336ffab050, C4<0>, C4<0>;
v0x56336ff0c0e0_0 .net *"_ivl_10", 0 0, L_0x56336ffaaed0;  1 drivers
v0x56336ff1cad0_0 .net *"_ivl_12", 0 0, L_0x56336ffaaf40;  1 drivers
v0x56336ff1cbb0_0 .net *"_ivl_14", 0 0, L_0x56336ffab050;  1 drivers
v0x56336ff24ba0_0 .net *"_ivl_4", 0 0, L_0x56336ffaab80;  1 drivers
v0x56336ff24c80_0 .net *"_ivl_8", 0 0, L_0x56336ffaadc0;  1 drivers
v0x56336ff28750_0 .net8 "cin", 0 0, RS_0x7f7b8fe269e8;  alias, 2 drivers
v0x56336ff287f0_0 .net8 "cout", 0 0, RS_0x7f7b8fe26cb8;  alias, 2 drivers
v0x56336ff24f30_0 .net "cout_wire", 0 0, L_0x56336ffab110;  1 drivers
v0x56336ff24ff0_0 .net "in1", 0 0, L_0x56336ffab270;  1 drivers
v0x56336ff1cf30_0 .net "in2", 0 0, L_0x56336ffab310;  1 drivers
v0x56336ff20e50_0 .net "sum", 0 0, L_0x56336ffaaaa0;  1 drivers
v0x56336ff20f30_0 .net "sum_wire", 0 0, L_0x56336ffaabf0;  1 drivers
S_0x56336ff2f890 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff2e8f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffab440 .functor BUFZ 1, L_0x56336ffab590, C4<0>, C4<0>, C4<0>;
L_0x56336ffab4b0 .functor BUFZ 1, L_0x56336ffaba60, C4<0>, C4<0>, C4<0>;
L_0x56336ffab520 .functor XOR 1, L_0x56336ffabd50, L_0x56336ffabdf0, C4<0>, C4<0>;
L_0x56336ffab590 .functor XOR 1, L_0x56336ffab520, RS_0x7f7b8fe26cb8, C4<0>, C4<0>;
L_0x56336ffab600 .functor AND 1, L_0x56336ffabd50, L_0x56336ffabdf0, C4<1>, C4<1>;
L_0x56336ffab710 .functor AND 1, L_0x56336ffabd50, RS_0x7f7b8fe26cb8, C4<1>, C4<1>;
L_0x56336ffab890 .functor OR 1, L_0x56336ffab600, L_0x56336ffab710, C4<0>, C4<0>;
L_0x56336ffab9a0 .functor AND 1, L_0x56336ffabdf0, RS_0x7f7b8fe26cb8, C4<1>, C4<1>;
L_0x56336ffaba60 .functor OR 1, L_0x56336ffab890, L_0x56336ffab9a0, C4<0>, C4<0>;
v0x56336ff0c470_0 .net *"_ivl_10", 0 0, L_0x56336ffab710;  1 drivers
v0x56336ff0c550_0 .net *"_ivl_12", 0 0, L_0x56336ffab890;  1 drivers
v0x56336ff14980_0 .net *"_ivl_14", 0 0, L_0x56336ffab9a0;  1 drivers
v0x56336ff14a70_0 .net *"_ivl_4", 0 0, L_0x56336ffab520;  1 drivers
v0x56336ff18530_0 .net *"_ivl_8", 0 0, L_0x56336ffab600;  1 drivers
v0x56336ff14d10_0 .net8 "cin", 0 0, RS_0x7f7b8fe26cb8;  alias, 2 drivers
v0x56336ff14db0_0 .net8 "cout", 0 0, RS_0x7f7b8fe26cb8;  alias, 2 drivers
v0x56336ff0cc40_0 .net "cout_wire", 0 0, L_0x56336ffaba60;  1 drivers
v0x56336ff0cce0_0 .net "in1", 0 0, L_0x56336ffabd50;  1 drivers
v0x56336ff10d00_0 .net "in2", 0 0, L_0x56336ffabdf0;  1 drivers
v0x56336ff0d410_0 .net "sum", 0 0, L_0x56336ffab440;  1 drivers
v0x56336ff0d4f0_0 .net "sum_wire", 0 0, L_0x56336ffab590;  1 drivers
S_0x56336ff330b0 .scope module, "adder_4_2" "adder_4" 3 77, 3 85 0, S_0x56336ff473b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffac3d0 .functor BUFZ 4, L_0x56336ffaf210, C4<0000>, C4<0000>, C4<0000>;
RS_0x7f7b8fe27af8 .resolv tri, L_0x56336ffac630, L_0x56336ffadc90;
L_0x56336ffac440 .functor BUFZ 1, RS_0x7f7b8fe27af8, C4<0>, C4<0>, C4<0>;
v0x56336fe8cb70_0 .net8 "cin", 0 0, RS_0x7f7b8fe27348;  alias, 2 drivers
v0x56336fe84a60_0 .net8 "cout", 0 0, RS_0x7f7b8fe27348;  alias, 2 drivers
v0x56336fe84b20_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe27af8;  2 drivers
v0x56336fe88ae0_0 .net "in1", 3 0, L_0x56336ffaf710;  1 drivers
v0x56336fe85230_0 .net "in2", 3 0, L_0x56336ffaf800;  1 drivers
v0x56336fe85310_0 .net "sum", 3 0, L_0x56336ffac3d0;  1 drivers
v0x56336fe626e0_0 .net "sum_wire", 3 0, L_0x56336ffaf210;  1 drivers
L_0x56336ffadae0 .part L_0x56336ffaf710, 0, 2;
L_0x56336ffadb80 .part L_0x56336ffaf800, 0, 2;
L_0x56336ffaf210 .concat8 [ 2 2 0 0], L_0x56336ffac5c0, L_0x56336ffadc20;
L_0x56336ffaf3a0 .part L_0x56336ffaf710, 2, 2;
L_0x56336ffaf490 .part L_0x56336ffaf800, 2, 2;
S_0x56336ff2f0c0 .scope module, "adder_2_1" "adder_2" 3 96, 3 105 0, S_0x56336ff330b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffac5c0 .functor BUFZ 2, L_0x56336ffad780, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe27618 .resolv tri, L_0x56336ffac730, L_0x56336ffad070;
L_0x56336ffac630 .functor BUFZ 1, RS_0x7f7b8fe27618, C4<0>, C4<0>, C4<0>;
v0x56336fed0080_0 .net8 "cin", 0 0, RS_0x7f7b8fe27348;  alias, 2 drivers
v0x56336fed3c30_0 .net8 "cout", 0 0, RS_0x7f7b8fe27af8;  alias, 2 drivers
v0x56336fed3cf0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe27618;  2 drivers
v0x56336fed0410_0 .net "in1", 1 0, L_0x56336ffadae0;  1 drivers
v0x56336fed04d0_0 .net "in2", 1 0, L_0x56336ffadb80;  1 drivers
v0x56336fec8340_0 .net "sum", 1 0, L_0x56336ffac5c0;  1 drivers
v0x56336fec8420_0 .net "sum_wire", 1 0, L_0x56336ffad780;  1 drivers
L_0x56336ffacda0 .part L_0x56336ffadae0, 0, 1;
L_0x56336ffaced0 .part L_0x56336ffadb80, 0, 1;
L_0x56336ffad780 .concat8 [ 1 1 0 0], L_0x56336ffac6a0, L_0x56336ffad000;
L_0x56336ffad910 .part L_0x56336ffadae0, 1, 1;
L_0x56336ffad9b0 .part L_0x56336ffadb80, 1, 1;
S_0x56336ff37190 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff2f0c0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffac6a0 .functor BUFZ 1, L_0x56336ffac830, C4<0>, C4<0>, C4<0>;
L_0x56336ffac730 .functor BUFZ 1, L_0x56336ffacc40, C4<0>, C4<0>, C4<0>;
L_0x56336ffac7c0 .functor XOR 1, L_0x56336ffacda0, L_0x56336ffaced0, C4<0>, C4<0>;
L_0x56336ffac830 .functor XOR 1, L_0x56336ffac7c0, RS_0x7f7b8fe27348, C4<0>, C4<0>;
L_0x56336ffac8f0 .functor AND 1, L_0x56336ffacda0, L_0x56336ffaced0, C4<1>, C4<1>;
L_0x56336ffaca00 .functor AND 1, L_0x56336ffacda0, RS_0x7f7b8fe27348, C4<1>, C4<1>;
L_0x56336ffaca70 .functor OR 1, L_0x56336ffac8f0, L_0x56336ffaca00, C4<0>, C4<0>;
L_0x56336ffacb80 .functor AND 1, L_0x56336ffaced0, RS_0x7f7b8fe27348, C4<1>, C4<1>;
L_0x56336ffacc40 .functor OR 1, L_0x56336ffaca70, L_0x56336ffacb80, C4<0>, C4<0>;
v0x56336fef38b0_0 .net *"_ivl_10", 0 0, L_0x56336ffaca00;  1 drivers
v0x56336feeb7e0_0 .net *"_ivl_12", 0 0, L_0x56336ffaca70;  1 drivers
v0x56336feeb8c0_0 .net *"_ivl_14", 0 0, L_0x56336ffacb80;  1 drivers
v0x56336feef7d0_0 .net *"_ivl_4", 0 0, L_0x56336ffac7c0;  1 drivers
v0x56336feef890_0 .net *"_ivl_8", 0 0, L_0x56336ffac8f0;  1 drivers
v0x56336feebfb0_0 .net8 "cin", 0 0, RS_0x7f7b8fe27348;  alias, 2 drivers
v0x56336feec080_0 .net8 "cout", 0 0, RS_0x7f7b8fe27618;  alias, 2 drivers
v0x56336fe61af0_0 .net "cout_wire", 0 0, L_0x56336ffacc40;  1 drivers
v0x56336fe61b90_0 .net "in1", 0 0, L_0x56336ffacda0;  1 drivers
v0x56336fe617f0_0 .net "in2", 0 0, L_0x56336ffaced0;  1 drivers
v0x56336fea5bb0_0 .net "sum", 0 0, L_0x56336ffac6a0;  1 drivers
v0x56336fea5c90_0 .net "sum_wire", 0 0, L_0x56336ffac830;  1 drivers
S_0x56336ff3a9b0 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff2f0c0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffad000 .functor BUFZ 1, L_0x56336ffad150, C4<0>, C4<0>, C4<0>;
L_0x56336ffad070 .functor BUFZ 1, L_0x56336ffad620, C4<0>, C4<0>, C4<0>;
L_0x56336ffad0e0 .functor XOR 1, L_0x56336ffad910, L_0x56336ffad9b0, C4<0>, C4<0>;
L_0x56336ffad150 .functor XOR 1, L_0x56336ffad0e0, RS_0x7f7b8fe27618, C4<0>, C4<0>;
L_0x56336ffad1c0 .functor AND 1, L_0x56336ffad910, L_0x56336ffad9b0, C4<1>, C4<1>;
L_0x56336ffad2d0 .functor AND 1, L_0x56336ffad910, RS_0x7f7b8fe27618, C4<1>, C4<1>;
L_0x56336ffad450 .functor OR 1, L_0x56336ffad1c0, L_0x56336ffad2d0, C4<0>, C4<0>;
L_0x56336ffad560 .functor AND 1, L_0x56336ffad9b0, RS_0x7f7b8fe27618, C4<1>, C4<1>;
L_0x56336ffad620 .functor OR 1, L_0x56336ffad450, L_0x56336ffad560, C4<0>, C4<0>;
v0x56336fed81d0_0 .net *"_ivl_10", 0 0, L_0x56336ffad2d0;  1 drivers
v0x56336fed8290_0 .net *"_ivl_12", 0 0, L_0x56336ffad450;  1 drivers
v0x56336fee02c0_0 .net *"_ivl_14", 0 0, L_0x56336ffad560;  1 drivers
v0x56336fee3e50_0 .net *"_ivl_4", 0 0, L_0x56336ffad0e0;  1 drivers
v0x56336fee3f30_0 .net *"_ivl_8", 0 0, L_0x56336ffad1c0;  1 drivers
v0x56336fee0670_0 .net8 "cin", 0 0, RS_0x7f7b8fe27618;  alias, 2 drivers
v0x56336fee0710_0 .net8 "cout", 0 0, RS_0x7f7b8fe27618;  alias, 2 drivers
v0x56336fed85b0_0 .net "cout_wire", 0 0, L_0x56336ffad620;  1 drivers
v0x56336fed8650_0 .net "in1", 0 0, L_0x56336ffad910;  1 drivers
v0x56336fedc620_0 .net "in2", 0 0, L_0x56336ffad9b0;  1 drivers
v0x56336fed8d50_0 .net "sum", 0 0, L_0x56336ffad000;  1 drivers
v0x56336fec7b70_0 .net "sum_wire", 0 0, L_0x56336ffad150;  1 drivers
S_0x56336ff36e00 .scope module, "adder_2_2" "adder_2" 3 97, 3 105 0, S_0x56336ff330b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffadc20 .functor BUFZ 2, L_0x56336ffaeeb0, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe27dc8 .resolv tri, L_0x56336ffade00, L_0x56336ffae7a0;
L_0x56336ffadc90 .functor BUFZ 1, RS_0x7f7b8fe27dc8, C4<0>, C4<0>, C4<0>;
v0x56336fe95450_0 .net8 "cin", 0 0, RS_0x7f7b8fe27af8;  alias, 2 drivers
v0x56336fe95510_0 .net8 "cout", 0 0, RS_0x7f7b8fe27af8;  alias, 2 drivers
v0x56336fe84290_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe27dc8;  2 drivers
v0x56336fe84330_0 .net "in1", 1 0, L_0x56336ffaf3a0;  1 drivers
v0x56336fe8c7a0_0 .net "in2", 1 0, L_0x56336ffaf490;  1 drivers
v0x56336fe90350_0 .net "sum", 1 0, L_0x56336ffadc20;  1 drivers
v0x56336fe90430_0 .net "sum_wire", 1 0, L_0x56336ffaeeb0;  1 drivers
L_0x56336ffae560 .part L_0x56336ffaf3a0, 0, 1;
L_0x56336ffae600 .part L_0x56336ffaf490, 0, 1;
L_0x56336ffaeeb0 .concat8 [ 1 1 0 0], L_0x56336ffadd90, L_0x56336ffae730;
L_0x56336ffaf040 .part L_0x56336ffaf3a0, 1, 1;
L_0x56336ffaf0e0 .part L_0x56336ffaf490, 1, 1;
S_0x56336fec8b10 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff36e00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffadd90 .functor BUFZ 1, L_0x56336ffadee0, C4<0>, C4<0>, C4<0>;
L_0x56336ffade00 .functor BUFZ 1, L_0x56336ffae400, C4<0>, C4<0>, C4<0>;
L_0x56336ffade70 .functor XOR 1, L_0x56336ffae560, L_0x56336ffae600, C4<0>, C4<0>;
L_0x56336ffadee0 .functor XOR 1, L_0x56336ffade70, RS_0x7f7b8fe27af8, C4<0>, C4<0>;
L_0x56336ffae0b0 .functor AND 1, L_0x56336ffae560, L_0x56336ffae600, C4<1>, C4<1>;
L_0x56336ffae1c0 .functor AND 1, L_0x56336ffae560, RS_0x7f7b8fe27af8, C4<1>, C4<1>;
L_0x56336ffae230 .functor OR 1, L_0x56336ffae0b0, L_0x56336ffae1c0, C4<0>, C4<0>;
L_0x56336ffae340 .functor AND 1, L_0x56336ffae600, RS_0x7f7b8fe27af8, C4<1>, C4<1>;
L_0x56336ffae400 .functor OR 1, L_0x56336ffae230, L_0x56336ffae340, C4<0>, C4<0>;
v0x56336feb7950_0 .net *"_ivl_10", 0 0, L_0x56336ffae1c0;  1 drivers
v0x56336fea6710_0 .net *"_ivl_12", 0 0, L_0x56336ffae230;  1 drivers
v0x56336fea67f0_0 .net *"_ivl_14", 0 0, L_0x56336ffae340;  1 drivers
v0x56336feaec40_0 .net *"_ivl_4", 0 0, L_0x56336ffade70;  1 drivers
v0x56336feb27d0_0 .net *"_ivl_8", 0 0, L_0x56336ffae0b0;  1 drivers
v0x56336feaefb0_0 .net8 "cin", 0 0, RS_0x7f7b8fe27af8;  alias, 2 drivers
v0x56336feaf050_0 .net8 "cout", 0 0, RS_0x7f7b8fe27dc8;  alias, 2 drivers
v0x56336fea6ee0_0 .net "cout_wire", 0 0, L_0x56336ffae400;  1 drivers
v0x56336fea6fa0_0 .net "in1", 0 0, L_0x56336ffae560;  1 drivers
v0x56336feaaed0_0 .net "in2", 0 0, L_0x56336ffae600;  1 drivers
v0x56336feaafb0_0 .net "sum", 0 0, L_0x56336ffadd90;  1 drivers
v0x56336fea76b0_0 .net "sum_wire", 0 0, L_0x56336ffadee0;  1 drivers
S_0x56336febb0f0 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff36e00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffae730 .functor BUFZ 1, L_0x56336ffae880, C4<0>, C4<0>, C4<0>;
L_0x56336ffae7a0 .functor BUFZ 1, L_0x56336ffaed50, C4<0>, C4<0>, C4<0>;
L_0x56336ffae810 .functor XOR 1, L_0x56336ffaf040, L_0x56336ffaf0e0, C4<0>, C4<0>;
L_0x56336ffae880 .functor XOR 1, L_0x56336ffae810, RS_0x7f7b8fe27dc8, C4<0>, C4<0>;
L_0x56336ffae8f0 .functor AND 1, L_0x56336ffaf040, L_0x56336ffaf0e0, C4<1>, C4<1>;
L_0x56336ffaea00 .functor AND 1, L_0x56336ffaf040, RS_0x7f7b8fe27dc8, C4<1>, C4<1>;
L_0x56336ffaeb80 .functor OR 1, L_0x56336ffae8f0, L_0x56336ffaea00, C4<0>, C4<0>;
L_0x56336ffaec90 .functor AND 1, L_0x56336ffaf0e0, RS_0x7f7b8fe27dc8, C4<1>, C4<1>;
L_0x56336ffaed50 .functor OR 1, L_0x56336ffaeb80, L_0x56336ffaec90, C4<0>, C4<0>;
v0x56336fe61f90_0 .net *"_ivl_10", 0 0, L_0x56336ffaea00;  1 drivers
v0x56336fe83f00_0 .net *"_ivl_12", 0 0, L_0x56336ffaeb80;  1 drivers
v0x56336fe83fe0_0 .net *"_ivl_14", 0 0, L_0x56336ffaec90;  1 drivers
v0x56336fe94910_0 .net *"_ivl_4", 0 0, L_0x56336ffae810;  1 drivers
v0x56336fe9c9c0_0 .net *"_ivl_8", 0 0, L_0x56336ffae8f0;  1 drivers
v0x56336fea0570_0 .net8 "cin", 0 0, RS_0x7f7b8fe27dc8;  alias, 2 drivers
v0x56336fea0610_0 .net8 "cout", 0 0, RS_0x7f7b8fe27dc8;  alias, 2 drivers
v0x56336fe9cd50_0 .net "cout_wire", 0 0, L_0x56336ffaed50;  1 drivers
v0x56336fe9cdf0_0 .net "in1", 0 0, L_0x56336ffaf040;  1 drivers
v0x56336fe94c80_0 .net "in2", 0 0, L_0x56336ffaf0e0;  1 drivers
v0x56336fe94d60_0 .net "sum", 0 0, L_0x56336ffae730;  1 drivers
v0x56336fe98c70_0 .net "sum_wire", 0 0, L_0x56336ffae880;  1 drivers
S_0x56336feb7100 .scope module, "adder_16_2" "adder_16" 3 37, 3 45 0, S_0x56336ff68810;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 16 "in1";
    .port_info 3 /INPUT 16 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffafda0 .functor BUFZ 16, L_0x56336ffbd1a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
RS_0x7f7b8fe2ab88 .resolv tri, L_0x56336ffafef0, L_0x56336ffb6910;
L_0x56336ffafe10 .functor BUFZ 1, RS_0x7f7b8fe2ab88, C4<0>, C4<0>, C4<0>;
v0x56336fe62a90_0 .net8 "cin", 0 0, RS_0x7f7b8fe287b8;  alias, 2 drivers
v0x56336fe62b50_0 .net8 "cout", 0 0, RS_0x7f7b8fe287b8;  alias, 2 drivers
v0x56336fe7bca0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2ab88;  2 drivers
v0x56336fe7bd40_0 .net "in1", 15 0, L_0x56336ffbd6a0;  1 drivers
v0x56336fe73bd0_0 .net "in2", 15 0, L_0x56336ffbd790;  1 drivers
v0x56336fe73cb0_0 .net "sum", 15 0, L_0x56336ffafda0;  1 drivers
v0x56336fe743a0_0 .net "sum_wire", 15 0, L_0x56336ffbd1a0;  1 drivers
L_0x56336ffb6760 .part L_0x56336ffbd6a0, 0, 8;
L_0x56336ffb6800 .part L_0x56336ffbd790, 0, 8;
L_0x56336ffbd1a0 .concat8 [ 8 8 0 0], L_0x56336ffafe80, L_0x56336ffb68a0;
L_0x56336ffbd330 .part L_0x56336ffbd6a0, 8, 8;
L_0x56336ffbd420 .part L_0x56336ffbd790, 8, 8;
S_0x56336febf1d0 .scope module, "adder_8_1" "adder_8" 3 56, 3 65 0, S_0x56336feb7100;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "in1";
    .port_info 3 /INPUT 8 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffafe80 .functor BUFZ 8, L_0x56336ffb63f0, C4<00000000>, C4<00000000>, C4<00000000>;
RS_0x7f7b8fe298c8 .resolv tri, L_0x56336ffb00e0, L_0x56336ffb32a0;
L_0x56336ffafef0 .functor BUFZ 1, RS_0x7f7b8fe298c8, C4<0>, C4<0>, C4<0>;
v0x56336fecbdb0_0 .net8 "cin", 0 0, RS_0x7f7b8fe287b8;  alias, 2 drivers
v0x56336fece360_0 .net8 "cout", 0 0, RS_0x7f7b8fe2ab88;  alias, 2 drivers
v0x56336fece420_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe298c8;  2 drivers
v0x56336fecaef0_0 .net "in1", 7 0, L_0x56336ffb6760;  1 drivers
v0x56336fecafb0_0 .net "in2", 7 0, L_0x56336ffb6800;  1 drivers
v0x56336feb5f60_0 .net "sum", 7 0, L_0x56336ffafe80;  1 drivers
v0x56336feb6040_0 .net "sum_wire", 7 0, L_0x56336ffb63f0;  1 drivers
L_0x56336ffb30f0 .part L_0x56336ffb6760, 0, 4;
L_0x56336ffb3190 .part L_0x56336ffb6800, 0, 4;
L_0x56336ffb63f0 .concat8 [ 4 4 0 0], L_0x56336ffb0070, L_0x56336ffb3230;
L_0x56336ffb6580 .part L_0x56336ffb6760, 4, 4;
L_0x56336ffb6670 .part L_0x56336ffb6800, 4, 4;
S_0x56336fec29f0 .scope module, "adder_4_1" "adder_4" 3 76, 3 85 0, S_0x56336febf1d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb0070 .functor BUFZ 4, L_0x56336ffb2d80, C4<0000>, C4<0000>, C4<0000>;
RS_0x7f7b8fe28f68 .resolv tri, L_0x56336ffb01c0, L_0x56336ffb17b0;
L_0x56336ffb00e0 .functor BUFZ 1, RS_0x7f7b8fe28f68, C4<0>, C4<0>, C4<0>;
v0x56336ff0b2d0_0 .net8 "cin", 0 0, RS_0x7f7b8fe287b8;  alias, 2 drivers
v0x56336ff0b390_0 .net8 "cout", 0 0, RS_0x7f7b8fe298c8;  alias, 2 drivers
v0x56336ff2c730_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe28f68;  2 drivers
v0x56336fee9830_0 .net "in1", 3 0, L_0x56336ffb30f0;  1 drivers
v0x56336fee9910_0 .net "in2", 3 0, L_0x56336ffb3190;  1 drivers
v0x56336ff1bcc0_0 .net "sum", 3 0, L_0x56336ffb0070;  1 drivers
v0x56336ff1bd80_0 .net "sum_wire", 3 0, L_0x56336ffb2d80;  1 drivers
L_0x56336ffb1600 .part L_0x56336ffb30f0, 0, 2;
L_0x56336ffb16a0 .part L_0x56336ffb3190, 0, 2;
L_0x56336ffb2d80 .concat8 [ 2 2 0 0], L_0x56336ffb0150, L_0x56336ffb1740;
L_0x56336ffb2f10 .part L_0x56336ffb30f0, 2, 2;
L_0x56336ffb3000 .part L_0x56336ffb3190, 2, 2;
S_0x56336febee40 .scope module, "adder_2_1" "adder_2" 3 96, 3 105 0, S_0x56336fec29f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb0150 .functor BUFZ 2, L_0x56336ffb12a0, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe28a88 .resolv tri, L_0x56336ffb02c0, L_0x56336ffb0be0;
L_0x56336ffb01c0 .functor BUFZ 1, RS_0x7f7b8fe28a88, C4<0>, C4<0>, C4<0>;
v0x56336ff632f0_0 .net8 "cin", 0 0, RS_0x7f7b8fe287b8;  alias, 2 drivers
v0x56336ff63390_0 .net8 "cout", 0 0, RS_0x7f7b8fe28f68;  alias, 2 drivers
v0x56336ff4f510_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe28a88;  2 drivers
v0x56336ff4f5b0_0 .net "in1", 1 0, L_0x56336ffb1600;  1 drivers
v0x56336ff5b890_0 .net "in2", 1 0, L_0x56336ffb16a0;  1 drivers
v0x56336ff5de40_0 .net "sum", 1 0, L_0x56336ffb0150;  1 drivers
v0x56336ff5df20_0 .net "sum_wire", 1 0, L_0x56336ffb12a0;  1 drivers
L_0x56336ffb0910 .part L_0x56336ffb1600, 0, 1;
L_0x56336ffb0a40 .part L_0x56336ffb16a0, 0, 1;
L_0x56336ffb12a0 .concat8 [ 1 1 0 0], L_0x56336ffb0230, L_0x56336ffb0b70;
L_0x56336ffb1430 .part L_0x56336ffb1600, 1, 1;
L_0x56336ffb14d0 .part L_0x56336ffb16a0, 1, 1;
S_0x56336feb6d70 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336febee40;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb0230 .functor BUFZ 1, L_0x56336ffb03a0, C4<0>, C4<0>, C4<0>;
L_0x56336ffb02c0 .functor BUFZ 1, L_0x56336ffb07b0, C4<0>, C4<0>, C4<0>;
L_0x56336ffb0330 .functor XOR 1, L_0x56336ffb0910, L_0x56336ffb0a40, C4<0>, C4<0>;
L_0x56336ffb03a0 .functor XOR 1, L_0x56336ffb0330, RS_0x7f7b8fe287b8, C4<0>, C4<0>;
L_0x56336ffb0460 .functor AND 1, L_0x56336ffb0910, L_0x56336ffb0a40, C4<1>, C4<1>;
L_0x56336ffb0570 .functor AND 1, L_0x56336ffb0910, RS_0x7f7b8fe287b8, C4<1>, C4<1>;
L_0x56336ffb05e0 .functor OR 1, L_0x56336ffb0460, L_0x56336ffb0570, C4<0>, C4<0>;
L_0x56336ffb06f0 .functor AND 1, L_0x56336ffb0a40, RS_0x7f7b8fe287b8, C4<1>, C4<1>;
L_0x56336ffb07b0 .functor OR 1, L_0x56336ffb05e0, L_0x56336ffb06f0, C4<0>, C4<0>;
v0x56336fee8ed0_0 .net *"_ivl_10", 0 0, L_0x56336ffb0570;  1 drivers
v0x56336fee8fd0_0 .net *"_ivl_12", 0 0, L_0x56336ffb05e0;  1 drivers
v0x56336ff710b0_0 .net *"_ivl_14", 0 0, L_0x56336ffb06f0;  1 drivers
v0x56336ff711a0_0 .net *"_ivl_4", 0 0, L_0x56336ffb0330;  1 drivers
v0x56336ff2cf80_0 .net *"_ivl_8", 0 0, L_0x56336ffb0460;  1 drivers
v0x56336ff70860_0 .net8 "cin", 0 0, RS_0x7f7b8fe287b8;  alias, 2 drivers
v0x56336ff70900_0 .net8 "cout", 0 0, RS_0x7f7b8fe28a88;  alias, 2 drivers
v0x56336ff4ebb0_0 .net "cout_wire", 0 0, L_0x56336ffb07b0;  1 drivers
v0x56336ff4ec70_0 .net "in1", 0 0, L_0x56336ffb0910;  1 drivers
v0x56336ff700e0_0 .net "in2", 0 0, L_0x56336ffb0a40;  1 drivers
v0x56336ff5f5a0_0 .net "sum", 0 0, L_0x56336ffb0230;  1 drivers
v0x56336ff5f680_0 .net "sum_wire", 0 0, L_0x56336ffb03a0;  1 drivers
S_0x56336fea5f40 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336febee40;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb0b70 .functor BUFZ 1, L_0x56336ffb0cc0, C4<0>, C4<0>, C4<0>;
L_0x56336ffb0be0 .functor BUFZ 1, L_0x56336ffb1140, C4<0>, C4<0>, C4<0>;
L_0x56336ffb0c50 .functor XOR 1, L_0x56336ffb1430, L_0x56336ffb14d0, C4<0>, C4<0>;
L_0x56336ffb0cc0 .functor XOR 1, L_0x56336ffb0c50, RS_0x7f7b8fe28a88, C4<0>, C4<0>;
L_0x56336ffb0d30 .functor AND 1, L_0x56336ffb1430, L_0x56336ffb14d0, C4<1>, C4<1>;
L_0x56336ffb0e40 .functor AND 1, L_0x56336ffb1430, RS_0x7f7b8fe28a88, C4<1>, C4<1>;
L_0x56336ffb0fc0 .functor OR 1, L_0x56336ffb0d30, L_0x56336ffb0e40, C4<0>, C4<0>;
L_0x56336ffb1080 .functor AND 1, L_0x56336ffb14d0, RS_0x7f7b8fe28a88, C4<1>, C4<1>;
L_0x56336ffb1140 .functor OR 1, L_0x56336ffb0fc0, L_0x56336ffb1080, C4<0>, C4<0>;
v0x56336ff6f860_0 .net *"_ivl_10", 0 0, L_0x56336ffb0e40;  1 drivers
v0x56336ff6bab0_0 .net *"_ivl_12", 0 0, L_0x56336ffb0fc0;  1 drivers
v0x56336ff6bb70_0 .net *"_ivl_14", 0 0, L_0x56336ffb1080;  1 drivers
v0x56336ff6e080_0 .net *"_ivl_4", 0 0, L_0x56336ffb0c50;  1 drivers
v0x56336ff6e160_0 .net *"_ivl_8", 0 0, L_0x56336ffb0d30;  1 drivers
v0x56336ff6ac80_0 .net8 "cin", 0 0, RS_0x7f7b8fe28a88;  alias, 2 drivers
v0x56336ff67fd0_0 .net8 "cout", 0 0, RS_0x7f7b8fe28a88;  alias, 2 drivers
v0x56336ff680c0_0 .net "cout_wire", 0 0, L_0x56336ffb1140;  1 drivers
v0x56336ff5ff00_0 .net "in1", 0 0, L_0x56336ffb1430;  1 drivers
v0x56336ff641b0_0 .net "in2", 0 0, L_0x56336ffb14d0;  1 drivers
v0x56336ff64290_0 .net "sum", 0 0, L_0x56336ffb0b70;  1 drivers
v0x56336ff66760_0 .net "sum_wire", 0 0, L_0x56336ffb0cc0;  1 drivers
S_0x56336ff5a9d0 .scope module, "adder_2_2" "adder_2" 3 97, 3 105 0, S_0x56336fec29f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb1740 .functor BUFZ 2, L_0x56336ffb2a20, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe29238 .resolv tri, L_0x56336ffb1920, L_0x56336ffb2310;
L_0x56336ffb17b0 .functor BUFZ 1, RS_0x7f7b8fe29238, C4<0>, C4<0>, C4<0>;
v0x56336ff36950_0 .net8 "cin", 0 0, RS_0x7f7b8fe28f68;  alias, 2 drivers
v0x56336ff36a10_0 .net8 "cout", 0 0, RS_0x7f7b8fe28f68;  alias, 2 drivers
v0x56336ff32b30_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe29238;  2 drivers
v0x56336ff32bd0_0 .net "in1", 1 0, L_0x56336ffb2f10;  1 drivers
v0x56336ff350e0_0 .net "in2", 1 0, L_0x56336ffb3000;  1 drivers
v0x56336ff31c70_0 .net "sum", 1 0, L_0x56336ffb1740;  1 drivers
v0x56336ff31d50_0 .net "sum_wire", 1 0, L_0x56336ffb2a20;  1 drivers
L_0x56336ffb20d0 .part L_0x56336ffb2f10, 0, 1;
L_0x56336ffb2170 .part L_0x56336ffb3000, 0, 1;
L_0x56336ffb2a20 .concat8 [ 1 1 0 0], L_0x56336ffb18b0, L_0x56336ffb22a0;
L_0x56336ffb2bb0 .part L_0x56336ffb2f10, 1, 1;
L_0x56336ffb2c50 .part L_0x56336ffb3000, 1, 1;
S_0x56336ff53f90 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff5a9d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb18b0 .functor BUFZ 1, L_0x56336ffb1a00, C4<0>, C4<0>, C4<0>;
L_0x56336ffb1920 .functor BUFZ 1, L_0x56336ffb1f70, C4<0>, C4<0>, C4<0>;
L_0x56336ffb1990 .functor XOR 1, L_0x56336ffb20d0, L_0x56336ffb2170, C4<0>, C4<0>;
L_0x56336ffb1a00 .functor XOR 1, L_0x56336ffb1990, RS_0x7f7b8fe28f68, C4<0>, C4<0>;
L_0x56336ffb1c20 .functor AND 1, L_0x56336ffb20d0, L_0x56336ffb2170, C4<1>, C4<1>;
L_0x56336ffb1d30 .functor AND 1, L_0x56336ffb20d0, RS_0x7f7b8fe28f68, C4<1>, C4<1>;
L_0x56336ffb1da0 .functor OR 1, L_0x56336ffb1c20, L_0x56336ffb1d30, C4<0>, C4<0>;
L_0x56336ffb1eb0 .functor AND 1, L_0x56336ffb2170, RS_0x7f7b8fe28f68, C4<1>, C4<1>;
L_0x56336ffb1f70 .functor OR 1, L_0x56336ffb1da0, L_0x56336ffb1eb0, C4<0>, C4<0>;
v0x56336ff56540_0 .net *"_ivl_10", 0 0, L_0x56336ffb1d30;  1 drivers
v0x56336ff56640_0 .net *"_ivl_12", 0 0, L_0x56336ffb1da0;  1 drivers
v0x56336ff530d0_0 .net *"_ivl_14", 0 0, L_0x56336ffb1eb0;  1 drivers
v0x56336ff531c0_0 .net *"_ivl_4", 0 0, L_0x56336ffb1990;  1 drivers
v0x56336ff3e180_0 .net *"_ivl_8", 0 0, L_0x56336ffb1c20;  1 drivers
v0x56336ff4e360_0 .net8 "cin", 0 0, RS_0x7f7b8fe28f68;  alias, 2 drivers
v0x56336ff4e400_0 .net8 "cout", 0 0, RS_0x7f7b8fe29238;  alias, 2 drivers
v0x56336ff2d8e0_0 .net "cout_wire", 0 0, L_0x56336ffb1f70;  1 drivers
v0x56336ff2d9a0_0 .net "in1", 0 0, L_0x56336ffb20d0;  1 drivers
v0x56336ff4a720_0 .net "in2", 0 0, L_0x56336ffb2170;  1 drivers
v0x56336ff4cc00_0 .net "sum", 0 0, L_0x56336ffb18b0;  1 drivers
v0x56336ff4cce0_0 .net "sum_wire", 0 0, L_0x56336ffb1a00;  1 drivers
S_0x56336ff46b70 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff5a9d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb22a0 .functor BUFZ 1, L_0x56336ffb23f0, C4<0>, C4<0>, C4<0>;
L_0x56336ffb2310 .functor BUFZ 1, L_0x56336ffb28c0, C4<0>, C4<0>, C4<0>;
L_0x56336ffb2380 .functor XOR 1, L_0x56336ffb2bb0, L_0x56336ffb2c50, C4<0>, C4<0>;
L_0x56336ffb23f0 .functor XOR 1, L_0x56336ffb2380, RS_0x7f7b8fe29238, C4<0>, C4<0>;
L_0x56336ffb2460 .functor AND 1, L_0x56336ffb2bb0, L_0x56336ffb2c50, C4<1>, C4<1>;
L_0x56336ffb2570 .functor AND 1, L_0x56336ffb2bb0, RS_0x7f7b8fe29238, C4<1>, C4<1>;
L_0x56336ffb26f0 .functor OR 1, L_0x56336ffb2460, L_0x56336ffb2570, C4<0>, C4<0>;
L_0x56336ffb2800 .functor AND 1, L_0x56336ffb2c50, RS_0x7f7b8fe29238, C4<1>, C4<1>;
L_0x56336ffb28c0 .functor OR 1, L_0x56336ffb26f0, L_0x56336ffb2800, C4<0>, C4<0>;
v0x56336ff49890_0 .net *"_ivl_10", 0 0, L_0x56336ffb2570;  1 drivers
v0x56336ff3eae0_0 .net *"_ivl_12", 0 0, L_0x56336ffb26f0;  1 drivers
v0x56336ff42d50_0 .net *"_ivl_14", 0 0, L_0x56336ffb2800;  1 drivers
v0x56336ff42e40_0 .net *"_ivl_4", 0 0, L_0x56336ffb2380;  1 drivers
v0x56336ff45300_0 .net *"_ivl_8", 0 0, L_0x56336ffb2460;  1 drivers
v0x56336ff41e90_0 .net8 "cin", 0 0, RS_0x7f7b8fe29238;  alias, 2 drivers
v0x56336ff41f30_0 .net8 "cout", 0 0, RS_0x7f7b8fe29238;  alias, 2 drivers
v0x56336ff3a430_0 .net "cout_wire", 0 0, L_0x56336ffb28c0;  1 drivers
v0x56336ff3a4d0_0 .net "in1", 0 0, L_0x56336ffb2bb0;  1 drivers
v0x56336ff3cab0_0 .net "in2", 0 0, L_0x56336ffb2c50;  1 drivers
v0x56336ff39570_0 .net "sum", 0 0, L_0x56336ffb22a0;  1 drivers
v0x56336ff39630_0 .net "sum_wire", 0 0, L_0x56336ffb23f0;  1 drivers
S_0x56336ff281d0 .scope module, "adder_4_2" "adder_4" 3 77, 3 85 0, S_0x56336febf1d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb3230 .functor BUFZ 4, L_0x56336ffb6080, C4<0000>, C4<0000>, C4<0000>;
RS_0x7f7b8fe2a078 .resolv tri, L_0x56336ffb3490, L_0x56336ffb4b00;
L_0x56336ffb32a0 .functor BUFZ 1, RS_0x7f7b8fe2a078, C4<0>, C4<0>, C4<0>;
v0x56336fec7330_0 .net8 "cin", 0 0, RS_0x7f7b8fe298c8;  alias, 2 drivers
v0x56336fec73d0_0 .net8 "cout", 0 0, RS_0x7f7b8fe298c8;  alias, 2 drivers
v0x56336fed3740_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2a078;  2 drivers
v0x56336fed5cf0_0 .net "in1", 3 0, L_0x56336ffb6580;  1 drivers
v0x56336fed27f0_0 .net "in2", 3 0, L_0x56336ffb6670;  1 drivers
v0x56336fed28d0_0 .net "sum", 3 0, L_0x56336ffb3230;  1 drivers
v0x56336fecfbd0_0 .net "sum_wire", 3 0, L_0x56336ffb6080;  1 drivers
L_0x56336ffb4950 .part L_0x56336ffb6580, 0, 2;
L_0x56336ffb49f0 .part L_0x56336ffb6670, 0, 2;
L_0x56336ffb6080 .concat8 [ 2 2 0 0], L_0x56336ffb3420, L_0x56336ffb4a90;
L_0x56336ffb6210 .part L_0x56336ffb6580, 2, 2;
L_0x56336ffb6300 .part L_0x56336ffb6670, 2, 2;
S_0x56336ff2a780 .scope module, "adder_2_1" "adder_2" 3 96, 3 105 0, S_0x56336ff281d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb3420 .functor BUFZ 2, L_0x56336ffb45f0, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe29b98 .resolv tri, L_0x56336ffb3570, L_0x56336ffb3ee0;
L_0x56336ffb3490 .functor BUFZ 1, RS_0x7f7b8fe29b98, C4<0>, C4<0>, C4<0>;
v0x56336ff05eb0_0 .net8 "cin", 0 0, RS_0x7f7b8fe298c8;  alias, 2 drivers
v0x56336ff05f50_0 .net8 "cout", 0 0, RS_0x7f7b8fe2a078;  alias, 2 drivers
v0x56336ff03290_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe29b98;  2 drivers
v0x56336ff03330_0 .net "in1", 1 0, L_0x56336ffb4950;  1 drivers
v0x56336fefb1c0_0 .net "in2", 1 0, L_0x56336ffb49f0;  1 drivers
v0x56336feff470_0 .net "sum", 1 0, L_0x56336ffb3420;  1 drivers
v0x56336feff550_0 .net "sum_wire", 1 0, L_0x56336ffb45f0;  1 drivers
L_0x56336ffb3c10 .part L_0x56336ffb4950, 0, 1;
L_0x56336ffb3d40 .part L_0x56336ffb49f0, 0, 1;
L_0x56336ffb45f0 .concat8 [ 1 1 0 0], L_0x56336ffb3500, L_0x56336ffb3e70;
L_0x56336ffb4780 .part L_0x56336ffb4950, 1, 1;
L_0x56336ffb4820 .part L_0x56336ffb49f0, 1, 1;
S_0x56336ff246f0 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff2a780;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb3500 .functor BUFZ 1, L_0x56336ffb3650, C4<0>, C4<0>, C4<0>;
L_0x56336ffb3570 .functor BUFZ 1, L_0x56336ffb3ab0, C4<0>, C4<0>, C4<0>;
L_0x56336ffb35e0 .functor XOR 1, L_0x56336ffb3c10, L_0x56336ffb3d40, C4<0>, C4<0>;
L_0x56336ffb3650 .functor XOR 1, L_0x56336ffb35e0, RS_0x7f7b8fe298c8, C4<0>, C4<0>;
L_0x56336ffb3760 .functor AND 1, L_0x56336ffb3c10, L_0x56336ffb3d40, C4<1>, C4<1>;
L_0x56336ffb3870 .functor AND 1, L_0x56336ffb3c10, RS_0x7f7b8fe298c8, C4<1>, C4<1>;
L_0x56336ffb38e0 .functor OR 1, L_0x56336ffb3760, L_0x56336ffb3870, C4<0>, C4<0>;
L_0x56336ffb39f0 .functor AND 1, L_0x56336ffb3d40, RS_0x7f7b8fe298c8, C4<1>, C4<1>;
L_0x56336ffb3ab0 .functor OR 1, L_0x56336ffb38e0, L_0x56336ffb39f0, C4<0>, C4<0>;
v0x56336ff1c620_0 .net *"_ivl_10", 0 0, L_0x56336ffb3870;  1 drivers
v0x56336ff1c720_0 .net *"_ivl_12", 0 0, L_0x56336ffb38e0;  1 drivers
v0x56336ff208d0_0 .net *"_ivl_14", 0 0, L_0x56336ffb39f0;  1 drivers
v0x56336ff20990_0 .net *"_ivl_4", 0 0, L_0x56336ffb35e0;  1 drivers
v0x56336ff22e80_0 .net *"_ivl_8", 0 0, L_0x56336ffb3760;  1 drivers
v0x56336ff1fa10_0 .net8 "cin", 0 0, RS_0x7f7b8fe298c8;  alias, 2 drivers
v0x56336ff1fab0_0 .net8 "cout", 0 0, RS_0x7f7b8fe29b98;  alias, 2 drivers
v0x56336ff0bc30_0 .net "cout_wire", 0 0, L_0x56336ffb3ab0;  1 drivers
v0x56336ff0bcf0_0 .net "in1", 0 0, L_0x56336ffb3c10;  1 drivers
v0x56336ff18080_0 .net "in2", 0 0, L_0x56336ffb3d40;  1 drivers
v0x56336ff1a560_0 .net "sum", 0 0, L_0x56336ffb3500;  1 drivers
v0x56336ff1a620_0 .net "sum_wire", 0 0, L_0x56336ffb3650;  1 drivers
S_0x56336ff144d0 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff2a780;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb3e70 .functor BUFZ 1, L_0x56336ffb3fc0, C4<0>, C4<0>, C4<0>;
L_0x56336ffb3ee0 .functor BUFZ 1, L_0x56336ffb4490, C4<0>, C4<0>, C4<0>;
L_0x56336ffb3f50 .functor XOR 1, L_0x56336ffb4780, L_0x56336ffb4820, C4<0>, C4<0>;
L_0x56336ffb3fc0 .functor XOR 1, L_0x56336ffb3f50, RS_0x7f7b8fe29b98, C4<0>, C4<0>;
L_0x56336ffb4030 .functor AND 1, L_0x56336ffb4780, L_0x56336ffb4820, C4<1>, C4<1>;
L_0x56336ffb4140 .functor AND 1, L_0x56336ffb4780, RS_0x7f7b8fe29b98, C4<1>, C4<1>;
L_0x56336ffb42c0 .functor OR 1, L_0x56336ffb4030, L_0x56336ffb4140, C4<0>, C4<0>;
L_0x56336ffb43d0 .functor AND 1, L_0x56336ffb4820, RS_0x7f7b8fe29b98, C4<1>, C4<1>;
L_0x56336ffb4490 .functor OR 1, L_0x56336ffb42c0, L_0x56336ffb43d0, C4<0>, C4<0>;
v0x56336ff171b0_0 .net *"_ivl_10", 0 0, L_0x56336ffb4140;  1 drivers
v0x56336ff106b0_0 .net *"_ivl_12", 0 0, L_0x56336ffb42c0;  1 drivers
v0x56336ff10790_0 .net *"_ivl_14", 0 0, L_0x56336ffb43d0;  1 drivers
v0x56336ff12c90_0 .net *"_ivl_4", 0 0, L_0x56336ffb3f50;  1 drivers
v0x56336ff0f7f0_0 .net *"_ivl_8", 0 0, L_0x56336ffb4030;  1 drivers
v0x56336fefa860_0 .net8 "cin", 0 0, RS_0x7f7b8fe29b98;  alias, 2 drivers
v0x56336fefa900_0 .net8 "cout", 0 0, RS_0x7f7b8fe29b98;  alias, 2 drivers
v0x56336ff0aa80_0 .net "cout_wire", 0 0, L_0x56336ffb4490;  1 drivers
v0x56336ff0ab20_0 .net "in1", 0 0, L_0x56336ffb4780;  1 drivers
v0x56336ff06d70_0 .net "in2", 0 0, L_0x56336ffb4820;  1 drivers
v0x56336ff06e30_0 .net "sum", 0 0, L_0x56336ffb3e70;  1 drivers
v0x56336ff09320_0 .net "sum_wire", 0 0, L_0x56336ffb3fc0;  1 drivers
S_0x56336ff01a20 .scope module, "adder_2_2" "adder_2" 3 97, 3 105 0, S_0x56336ff281d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb4a90 .functor BUFZ 2, L_0x56336ffb5d20, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe2a348 .resolv tri, L_0x56336ffb4c70, L_0x56336ffb5610;
L_0x56336ffb4b00 .functor BUFZ 1, RS_0x7f7b8fe2a348, C4<0>, C4<0>, C4<0>;
v0x56336fed7d20_0 .net8 "cin", 0 0, RS_0x7f7b8fe2a078;  alias, 2 drivers
v0x56336fed7dc0_0 .net8 "cout", 0 0, RS_0x7f7b8fe2a078;  alias, 2 drivers
v0x56336fedbfd0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2a348;  2 drivers
v0x56336fedc070_0 .net "in1", 1 0, L_0x56336ffb6210;  1 drivers
v0x56336fede580_0 .net "in2", 1 0, L_0x56336ffb6300;  1 drivers
v0x56336fedb110_0 .net "sum", 1 0, L_0x56336ffb4a90;  1 drivers
v0x56336fedb1f0_0 .net "sum_wire", 1 0, L_0x56336ffb5d20;  1 drivers
L_0x56336ffb53d0 .part L_0x56336ffb6210, 0, 1;
L_0x56336ffb5470 .part L_0x56336ffb6300, 0, 1;
L_0x56336ffb5d20 .concat8 [ 1 1 0 0], L_0x56336ffb4c00, L_0x56336ffb55a0;
L_0x56336ffb5eb0 .part L_0x56336ffb6210, 1, 1;
L_0x56336ffb5f50 .part L_0x56336ffb6300, 1, 1;
S_0x56336fef6b50 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff01a20;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb4c00 .functor BUFZ 1, L_0x56336ffb4d50, C4<0>, C4<0>, C4<0>;
L_0x56336ffb4c70 .functor BUFZ 1, L_0x56336ffb5270, C4<0>, C4<0>, C4<0>;
L_0x56336ffb4ce0 .functor XOR 1, L_0x56336ffb53d0, L_0x56336ffb5470, C4<0>, C4<0>;
L_0x56336ffb4d50 .functor XOR 1, L_0x56336ffb4ce0, RS_0x7f7b8fe2a078, C4<0>, C4<0>;
L_0x56336ffb4f20 .functor AND 1, L_0x56336ffb53d0, L_0x56336ffb5470, C4<1>, C4<1>;
L_0x56336ffb5030 .functor AND 1, L_0x56336ffb53d0, RS_0x7f7b8fe2a078, C4<1>, C4<1>;
L_0x56336ffb50a0 .functor OR 1, L_0x56336ffb4f20, L_0x56336ffb5030, C4<0>, C4<0>;
L_0x56336ffb51b0 .functor AND 1, L_0x56336ffb5470, RS_0x7f7b8fe2a078, C4<1>, C4<1>;
L_0x56336ffb5270 .functor OR 1, L_0x56336ffb50a0, L_0x56336ffb51b0, C4<0>, C4<0>;
v0x56336fef9100_0 .net *"_ivl_10", 0 0, L_0x56336ffb5030;  1 drivers
v0x56336fef9200_0 .net *"_ivl_12", 0 0, L_0x56336ffb50a0;  1 drivers
v0x56336fef5c90_0 .net *"_ivl_14", 0 0, L_0x56336ffb51b0;  1 drivers
v0x56336fef5d70_0 .net *"_ivl_4", 0 0, L_0x56336ffb4ce0;  1 drivers
v0x56336fef3090_0 .net *"_ivl_8", 0 0, L_0x56336ffb4f20;  1 drivers
v0x56336feef250_0 .net8 "cin", 0 0, RS_0x7f7b8fe2a078;  alias, 2 drivers
v0x56336feef2f0_0 .net8 "cout", 0 0, RS_0x7f7b8fe2a348;  alias, 2 drivers
v0x56336fef1800_0 .net "cout_wire", 0 0, L_0x56336ffb5270;  1 drivers
v0x56336fef18c0_0 .net "in1", 0 0, L_0x56336ffb53d0;  1 drivers
v0x56336feee460_0 .net "in2", 0 0, L_0x56336ffb5470;  1 drivers
v0x56336fea4da0_0 .net "sum", 0 0, L_0x56336ffb4c00;  1 drivers
v0x56336fea4e60_0 .net "sum_wire", 0 0, L_0x56336ffb4d50;  1 drivers
S_0x56336fee8680 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff01a20;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb55a0 .functor BUFZ 1, L_0x56336ffb56f0, C4<0>, C4<0>, C4<0>;
L_0x56336ffb5610 .functor BUFZ 1, L_0x56336ffb5bc0, C4<0>, C4<0>, C4<0>;
L_0x56336ffb5680 .functor XOR 1, L_0x56336ffb5eb0, L_0x56336ffb5f50, C4<0>, C4<0>;
L_0x56336ffb56f0 .functor XOR 1, L_0x56336ffb5680, RS_0x7f7b8fe2a348, C4<0>, C4<0>;
L_0x56336ffb5760 .functor AND 1, L_0x56336ffb5eb0, L_0x56336ffb5f50, C4<1>, C4<1>;
L_0x56336ffb5870 .functor AND 1, L_0x56336ffb5eb0, RS_0x7f7b8fe2a348, C4<1>, C4<1>;
L_0x56336ffb59f0 .functor OR 1, L_0x56336ffb5760, L_0x56336ffb5870, C4<0>, C4<0>;
L_0x56336ffb5b00 .functor AND 1, L_0x56336ffb5f50, RS_0x7f7b8fe2a348, C4<1>, C4<1>;
L_0x56336ffb5bc0 .functor OR 1, L_0x56336ffb59f0, L_0x56336ffb5b00, C4<0>, C4<0>;
v0x56336fec6a70_0 .net *"_ivl_10", 0 0, L_0x56336ffb5870;  1 drivers
v0x56336fee7e30_0 .net *"_ivl_12", 0 0, L_0x56336ffb59f0;  1 drivers
v0x56336fee7ef0_0 .net *"_ivl_14", 0 0, L_0x56336ffb5b00;  1 drivers
v0x56336fed73e0_0 .net *"_ivl_4", 0 0, L_0x56336ffb5680;  1 drivers
v0x56336fed74c0_0 .net *"_ivl_8", 0 0, L_0x56336ffb5760;  1 drivers
v0x56336fee7670_0 .net8 "cin", 0 0, RS_0x7f7b8fe2a348;  alias, 2 drivers
v0x56336fee38d0_0 .net8 "cout", 0 0, RS_0x7f7b8fe2a348;  alias, 2 drivers
v0x56336fee39c0_0 .net "cout_wire", 0 0, L_0x56336ffb5bc0;  1 drivers
v0x56336fee5e80_0 .net "in1", 0 0, L_0x56336ffb5eb0;  1 drivers
v0x56336fee2a10_0 .net "in2", 0 0, L_0x56336ffb5f50;  1 drivers
v0x56336fee2af0_0 .net "sum", 0 0, L_0x56336ffb55a0;  1 drivers
v0x56336fedfdf0_0 .net "sum_wire", 0 0, L_0x56336ffb56f0;  1 drivers
S_0x56336fec6180 .scope module, "adder_8_2" "adder_8" 3 57, 3 65 0, S_0x56336feb7100;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "in1";
    .port_info 3 /INPUT 8 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb68a0 .functor BUFZ 8, L_0x56336ffbce30, C4<00000000>, C4<00000000>, C4<00000000>;
RS_0x7f7b8fe2bc98 .resolv tri, L_0x56336ffb69f0, L_0x56336ffb9ca0;
L_0x56336ffb6910 .functor BUFZ 1, RS_0x7f7b8fe2bc98, C4<0>, C4<0>, C4<0>;
v0x56336fe84640_0 .net8 "cin", 0 0, RS_0x7f7b8fe2ab88;  alias, 2 drivers
v0x56336fe84700_0 .net8 "cout", 0 0, RS_0x7f7b8fe2ab88;  alias, 2 drivers
v0x56336fe8cee0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2bc98;  2 drivers
v0x56336fe8cf80_0 .net "in1", 7 0, L_0x56336ffbd330;  1 drivers
v0x56336fe84e10_0 .net "in2", 7 0, L_0x56336ffbd420;  1 drivers
v0x56336fe84ef0_0 .net "sum", 7 0, L_0x56336ffb68a0;  1 drivers
v0x56336fe855e0_0 .net "sum_wire", 7 0, L_0x56336ffbce30;  1 drivers
L_0x56336ffb9af0 .part L_0x56336ffbd330, 0, 4;
L_0x56336ffb9b90 .part L_0x56336ffbd420, 0, 4;
L_0x56336ffbce30 .concat8 [ 4 4 0 0], L_0x56336ffb6980, L_0x56336ffb9c30;
L_0x56336ffbcfc0 .part L_0x56336ffbd330, 4, 4;
L_0x56336ffbd0b0 .part L_0x56336ffbd420, 4, 4;
S_0x56336fec2470 .scope module, "adder_4_1" "adder_4" 3 76, 3 85 0, S_0x56336fec6180;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb6980 .functor BUFZ 4, L_0x56336ffb9780, C4<0000>, C4<0000>, C4<0000>;
RS_0x7f7b8fe2b338 .resolv tri, L_0x56336ffb6ad0, L_0x56336ffb8180;
L_0x56336ffb69f0 .functor BUFZ 1, RS_0x7f7b8fe2b338, C4<0>, C4<0>, C4<0>;
v0x56336fe6dab0_0 .net8 "cin", 0 0, RS_0x7f7b8fe2ab88;  alias, 2 drivers
v0x56336fe6db70_0 .net8 "cout", 0 0, RS_0x7f7b8fe2bc98;  alias, 2 drivers
v0x56336fe6ae90_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2b338;  2 drivers
v0x56336fe67070_0 .net "in1", 3 0, L_0x56336ffb9af0;  1 drivers
v0x56336fe67150_0 .net "in2", 3 0, L_0x56336ffb9b90;  1 drivers
v0x56336ff68bc0_0 .net "sum", 3 0, L_0x56336ffb6980;  1 drivers
v0x56336ff68c80_0 .net "sum_wire", 3 0, L_0x56336ffb9780;  1 drivers
L_0x56336ffb7fd0 .part L_0x56336ffb9af0, 0, 2;
L_0x56336ffb8070 .part L_0x56336ffb9b90, 0, 2;
L_0x56336ffb9780 .concat8 [ 2 2 0 0], L_0x56336ffb6a60, L_0x56336ffb8110;
L_0x56336ffb9910 .part L_0x56336ffb9af0, 2, 2;
L_0x56336ffb9a00 .part L_0x56336ffb9b90, 2, 2;
S_0x56336fec4a20 .scope module, "adder_2_1" "adder_2" 3 96, 3 105 0, S_0x56336fec2470;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb6a60 .functor BUFZ 2, L_0x56336ffb7c70, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe2ae58 .resolv tri, L_0x56336ffb6c40, L_0x56336ffb7560;
L_0x56336ffb6ad0 .functor BUFZ 1, RS_0x7f7b8fe2ae58, C4<0>, C4<0>, C4<0>;
v0x56336fea0090_0 .net8 "cin", 0 0, RS_0x7f7b8fe2ab88;  alias, 2 drivers
v0x56336fea25a0_0 .net8 "cout", 0 0, RS_0x7f7b8fe2b338;  alias, 2 drivers
v0x56336fea2660_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2ae58;  2 drivers
v0x56336fe9f130_0 .net "in1", 1 0, L_0x56336ffb7fd0;  1 drivers
v0x56336fe9f1f0_0 .net "in2", 1 0, L_0x56336ffb8070;  1 drivers
v0x56336fe9c5a0_0 .net "sum", 1 0, L_0x56336ffb6a60;  1 drivers
v0x56336fe94440_0 .net "sum_wire", 1 0, L_0x56336ffb7c70;  1 drivers
L_0x56336ffb7290 .part L_0x56336ffb7fd0, 0, 1;
L_0x56336ffb73c0 .part L_0x56336ffb8070, 0, 1;
L_0x56336ffb7c70 .concat8 [ 1 1 0 0], L_0x56336ffb6bd0, L_0x56336ffb74f0;
L_0x56336ffb7e00 .part L_0x56336ffb7fd0, 1, 1;
L_0x56336ffb7ea0 .part L_0x56336ffb8070, 1, 1;
S_0x56336fec15b0 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336fec4a20;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb6bd0 .functor BUFZ 1, L_0x56336ffb6d20, C4<0>, C4<0>, C4<0>;
L_0x56336ffb6c40 .functor BUFZ 1, L_0x56336ffb7130, C4<0>, C4<0>, C4<0>;
L_0x56336ffb6cb0 .functor XOR 1, L_0x56336ffb7290, L_0x56336ffb73c0, C4<0>, C4<0>;
L_0x56336ffb6d20 .functor XOR 1, L_0x56336ffb6cb0, RS_0x7f7b8fe2ab88, C4<0>, C4<0>;
L_0x56336ffb6de0 .functor AND 1, L_0x56336ffb7290, L_0x56336ffb73c0, C4<1>, C4<1>;
L_0x56336ffb6ef0 .functor AND 1, L_0x56336ffb7290, RS_0x7f7b8fe2ab88, C4<1>, C4<1>;
L_0x56336ffb6f60 .functor OR 1, L_0x56336ffb6de0, L_0x56336ffb6ef0, C4<0>, C4<0>;
L_0x56336ffb7070 .functor AND 1, L_0x56336ffb73c0, RS_0x7f7b8fe2ab88, C4<1>, C4<1>;
L_0x56336ffb7130 .functor OR 1, L_0x56336ffb6f60, L_0x56336ffb7070, C4<0>, C4<0>;
v0x56336febea90_0 .net *"_ivl_10", 0 0, L_0x56336ffb6ef0;  1 drivers
v0x56336feb68e0_0 .net *"_ivl_12", 0 0, L_0x56336ffb6f60;  1 drivers
v0x56336feb69c0_0 .net *"_ivl_14", 0 0, L_0x56336ffb7070;  1 drivers
v0x56336febabc0_0 .net *"_ivl_4", 0 0, L_0x56336ffb6cb0;  1 drivers
v0x56336febd120_0 .net *"_ivl_8", 0 0, L_0x56336ffb6de0;  1 drivers
v0x56336feb9cb0_0 .net8 "cin", 0 0, RS_0x7f7b8fe2ab88;  alias, 2 drivers
v0x56336feb9d50_0 .net8 "cout", 0 0, RS_0x7f7b8fe2ae58;  alias, 2 drivers
v0x56336feb2250_0 .net "cout_wire", 0 0, L_0x56336ffb7130;  1 drivers
v0x56336feb2310_0 .net "in1", 0 0, L_0x56336ffb7290;  1 drivers
v0x56336feb48d0_0 .net "in2", 0 0, L_0x56336ffb73c0;  1 drivers
v0x56336feb1390_0 .net "sum", 0 0, L_0x56336ffb6bd0;  1 drivers
v0x56336feb1450_0 .net "sum_wire", 0 0, L_0x56336ffb6d20;  1 drivers
S_0x56336feae770 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336fec4a20;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb74f0 .functor BUFZ 1, L_0x56336ffb7640, C4<0>, C4<0>, C4<0>;
L_0x56336ffb7560 .functor BUFZ 1, L_0x56336ffb7b10, C4<0>, C4<0>, C4<0>;
L_0x56336ffb75d0 .functor XOR 1, L_0x56336ffb7e00, L_0x56336ffb7ea0, C4<0>, C4<0>;
L_0x56336ffb7640 .functor XOR 1, L_0x56336ffb75d0, RS_0x7f7b8fe2ae58, C4<0>, C4<0>;
L_0x56336ffb76b0 .functor AND 1, L_0x56336ffb7e00, L_0x56336ffb7ea0, C4<1>, C4<1>;
L_0x56336ffb77c0 .functor AND 1, L_0x56336ffb7e00, RS_0x7f7b8fe2ae58, C4<1>, C4<1>;
L_0x56336ffb7940 .functor OR 1, L_0x56336ffb76b0, L_0x56336ffb77c0, C4<0>, C4<0>;
L_0x56336ffb7a50 .functor AND 1, L_0x56336ffb7ea0, RS_0x7f7b8fe2ae58, C4<1>, C4<1>;
L_0x56336ffb7b10 .functor OR 1, L_0x56336ffb7940, L_0x56336ffb7a50, C4<0>, C4<0>;
v0x56336feaa9d0_0 .net *"_ivl_10", 0 0, L_0x56336ffb77c0;  1 drivers
v0x56336feacf00_0 .net *"_ivl_12", 0 0, L_0x56336ffb7940;  1 drivers
v0x56336feacfe0_0 .net *"_ivl_14", 0 0, L_0x56336ffb7a50;  1 drivers
v0x56336fea9a90_0 .net *"_ivl_4", 0 0, L_0x56336ffb75d0;  1 drivers
v0x56336fea9b70_0 .net *"_ivl_8", 0 0, L_0x56336ffb76b0;  1 drivers
v0x56336fe83160_0 .net8 "cin", 0 0, RS_0x7f7b8fe2ae58;  alias, 2 drivers
v0x56336fea4550_0 .net8 "cout", 0 0, RS_0x7f7b8fe2ae58;  alias, 2 drivers
v0x56336fea4640_0 .net "cout_wire", 0 0, L_0x56336ffb7b10;  1 drivers
v0x56336fe93ae0_0 .net "in1", 0 0, L_0x56336ffb7e00;  1 drivers
v0x56336fe93bc0_0 .net "in2", 0 0, L_0x56336ffb7ea0;  1 drivers
v0x56336fea3d00_0 .net "sum", 0 0, L_0x56336ffb74f0;  1 drivers
v0x56336fea3dc0_0 .net "sum_wire", 0 0, L_0x56336ffb7640;  1 drivers
S_0x56336fe986f0 .scope module, "adder_2_2" "adder_2" 3 97, 3 105 0, S_0x56336fec2470;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb8110 .functor BUFZ 2, L_0x56336ffb9420, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe2b608 .resolv tri, L_0x56336ffb82f0, L_0x56336ffb8ce0;
L_0x56336ffb8180 .functor BUFZ 1, RS_0x7f7b8fe2b608, C4<0>, C4<0>, C4<0>;
v0x56336fe79840_0 .net8 "cin", 0 0, RS_0x7f7b8fe2b338;  alias, 2 drivers
v0x56336fe79900_0 .net8 "cout", 0 0, RS_0x7f7b8fe2b338;  alias, 2 drivers
v0x56336fe763d0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2b608;  2 drivers
v0x56336fe76470_0 .net "in1", 1 0, L_0x56336ffb9910;  1 drivers
v0x56336fe6e970_0 .net "in2", 1 0, L_0x56336ffb9a00;  1 drivers
v0x56336fe70f20_0 .net "sum", 1 0, L_0x56336ffb8110;  1 drivers
v0x56336fe71000_0 .net "sum_wire", 1 0, L_0x56336ffb9420;  1 drivers
L_0x56336ffb8aa0 .part L_0x56336ffb9910, 0, 1;
L_0x56336ffb8b40 .part L_0x56336ffb9a00, 0, 1;
L_0x56336ffb9420 .concat8 [ 1 1 0 0], L_0x56336ffb8280, L_0x56336ffb8c70;
L_0x56336ffb95b0 .part L_0x56336ffb9910, 1, 1;
L_0x56336ffb9650 .part L_0x56336ffb9a00, 1, 1;
S_0x56336fe97830 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336fe986f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb8280 .functor BUFZ 1, L_0x56336ffb83d0, C4<0>, C4<0>, C4<0>;
L_0x56336ffb82f0 .functor BUFZ 1, L_0x56336ffb8940, C4<0>, C4<0>, C4<0>;
L_0x56336ffb8360 .functor XOR 1, L_0x56336ffb8aa0, L_0x56336ffb8b40, C4<0>, C4<0>;
L_0x56336ffb83d0 .functor XOR 1, L_0x56336ffb8360, RS_0x7f7b8fe2b338, C4<0>, C4<0>;
L_0x56336ffb85f0 .functor AND 1, L_0x56336ffb8aa0, L_0x56336ffb8b40, C4<1>, C4<1>;
L_0x56336ffb8700 .functor AND 1, L_0x56336ffb8aa0, RS_0x7f7b8fe2b338, C4<1>, C4<1>;
L_0x56336ffb8770 .functor OR 1, L_0x56336ffb85f0, L_0x56336ffb8700, C4<0>, C4<0>;
L_0x56336ffb8880 .functor AND 1, L_0x56336ffb8b40, RS_0x7f7b8fe2b338, C4<1>, C4<1>;
L_0x56336ffb8940 .functor OR 1, L_0x56336ffb8770, L_0x56336ffb8880, C4<0>, C4<0>;
v0x56336fe83ad0_0 .net *"_ivl_10", 0 0, L_0x56336ffb8700;  1 drivers
v0x56336fe8fdd0_0 .net *"_ivl_12", 0 0, L_0x56336ffb8770;  1 drivers
v0x56336fe8fe90_0 .net *"_ivl_14", 0 0, L_0x56336ffb8880;  1 drivers
v0x56336fe92380_0 .net *"_ivl_4", 0 0, L_0x56336ffb8360;  1 drivers
v0x56336fe92440_0 .net *"_ivl_8", 0 0, L_0x56336ffb85f0;  1 drivers
v0x56336fe8ef10_0 .net8 "cin", 0 0, RS_0x7f7b8fe2b338;  alias, 2 drivers
v0x56336fe8efe0_0 .net8 "cout", 0 0, RS_0x7f7b8fe2b608;  alias, 2 drivers
v0x56336fe8c2f0_0 .net "cout_wire", 0 0, L_0x56336ffb8940;  1 drivers
v0x56336fe8c3b0_0 .net "in1", 0 0, L_0x56336ffb8aa0;  1 drivers
v0x56336fe885a0_0 .net "in2", 0 0, L_0x56336ffb8b40;  1 drivers
v0x56336fe8aa80_0 .net "sum", 0 0, L_0x56336ffb8280;  1 drivers
v0x56336fe8ab60_0 .net "sum_wire", 0 0, L_0x56336ffb83d0;  1 drivers
S_0x56336fe87610 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336fe986f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb8c70 .functor BUFZ 1, L_0x56336ffb8dc0, C4<0>, C4<0>, C4<0>;
L_0x56336ffb8ce0 .functor BUFZ 1, L_0x56336ffb92c0, C4<0>, C4<0>, C4<0>;
L_0x56336ffb8d50 .functor XOR 1, L_0x56336ffb95b0, L_0x56336ffb9650, C4<0>, C4<0>;
L_0x56336ffb8dc0 .functor XOR 1, L_0x56336ffb8d50, RS_0x7f7b8fe2b608, C4<0>, C4<0>;
L_0x56336ffb8e60 .functor AND 1, L_0x56336ffb95b0, L_0x56336ffb9650, C4<1>, C4<1>;
L_0x56336ffb8f70 .functor AND 1, L_0x56336ffb95b0, RS_0x7f7b8fe2b608, C4<1>, C4<1>;
L_0x56336ffb90f0 .functor OR 1, L_0x56336ffb8e60, L_0x56336ffb8f70, C4<0>, C4<0>;
L_0x56336ffb9200 .functor AND 1, L_0x56336ffb9650, RS_0x7f7b8fe2b608, C4<1>, C4<1>;
L_0x56336ffb92c0 .functor OR 1, L_0x56336ffb90f0, L_0x56336ffb9200, C4<0>, C4<0>;
v0x56336fe72770_0 .net *"_ivl_10", 0 0, L_0x56336ffb8f70;  1 drivers
v0x56336fe828e0_0 .net *"_ivl_12", 0 0, L_0x56336ffb90f0;  1 drivers
v0x56336fe7eb90_0 .net *"_ivl_14", 0 0, L_0x56336ffb9200;  1 drivers
v0x56336fe7ec80_0 .net *"_ivl_4", 0 0, L_0x56336ffb8d50;  1 drivers
v0x56336fe81140_0 .net *"_ivl_8", 0 0, L_0x56336ffb8e60;  1 drivers
v0x56336fe7dcd0_0 .net8 "cin", 0 0, RS_0x7f7b8fe2b608;  alias, 2 drivers
v0x56336fe7dd70_0 .net8 "cout", 0 0, RS_0x7f7b8fe2b608;  alias, 2 drivers
v0x56336fe7b0b0_0 .net "cout_wire", 0 0, L_0x56336ffb92c0;  1 drivers
v0x56336fe7b150_0 .net "in1", 0 0, L_0x56336ffb95b0;  1 drivers
v0x56336fe730b0_0 .net "in2", 0 0, L_0x56336ffb9650;  1 drivers
v0x56336fe77290_0 .net "sum", 0 0, L_0x56336ffb8c70;  1 drivers
v0x56336fe77350_0 .net "sum_wire", 0 0, L_0x56336ffb8dc0;  1 drivers
S_0x56336ff60b10 .scope module, "adder_4_2" "adder_4" 3 77, 3 85 0, S_0x56336fec6180;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb9c30 .functor BUFZ 4, L_0x56336ffbcac0, C4<0000>, C4<0000>, C4<0000>;
RS_0x7f7b8fe2c448 .resolv tri, L_0x56336ffb9e90, L_0x56336ffbb4e0;
L_0x56336ffb9ca0 .functor BUFZ 1, RS_0x7f7b8fe2c448, C4<0>, C4<0>, C4<0>;
v0x56336fe622c0_0 .net8 "cin", 0 0, RS_0x7f7b8fe2bc98;  alias, 2 drivers
v0x56336fe62360_0 .net8 "cout", 0 0, RS_0x7f7b8fe2bc98;  alias, 2 drivers
v0x56336fe9d100_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2c448;  2 drivers
v0x56336fe95030_0 .net "in1", 3 0, L_0x56336ffbcfc0;  1 drivers
v0x56336fe950d0_0 .net "in2", 3 0, L_0x56336ffbd0b0;  1 drivers
v0x56336fe95800_0 .net "sum", 3 0, L_0x56336ffb9c30;  1 drivers
v0x56336fe958e0_0 .net "sum_wire", 3 0, L_0x56336ffbcac0;  1 drivers
L_0x56336ffbb330 .part L_0x56336ffbcfc0, 0, 2;
L_0x56336ffbb3d0 .part L_0x56336ffbd0b0, 0, 2;
L_0x56336ffbcac0 .concat8 [ 2 2 0 0], L_0x56336ffb9e20, L_0x56336ffbb470;
L_0x56336ffbcc50 .part L_0x56336ffbcfc0, 2, 2;
L_0x56336ffbcd40 .part L_0x56336ffbd0b0, 2, 2;
S_0x56336ff50100 .scope module, "adder_2_1" "adder_2" 3 96, 3 105 0, S_0x56336ff60b10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb9e20 .functor BUFZ 2, L_0x56336ffbafd0, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe2bf68 .resolv tri, L_0x56336ffb9f70, L_0x56336ffba890;
L_0x56336ffb9e90 .functor BUFZ 1, RS_0x7f7b8fe2bf68, C4<0>, C4<0>, C4<0>;
v0x56336ff0cff0_0 .net8 "cin", 0 0, RS_0x7f7b8fe2bc98;  alias, 2 drivers
v0x56336ff0d0b0_0 .net8 "cout", 0 0, RS_0x7f7b8fe2c448;  alias, 2 drivers
v0x56336ff0d7c0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2bf68;  2 drivers
v0x56336ff0d860_0 .net "in1", 1 0, L_0x56336ffbb330;  1 drivers
v0x56336feeabf0_0 .net "in2", 1 0, L_0x56336ffbb3d0;  1 drivers
v0x56336feeacd0_0 .net "sum", 1 0, L_0x56336ffb9e20;  1 drivers
v0x56336ff03e80_0 .net "sum_wire", 1 0, L_0x56336ffbafd0;  1 drivers
L_0x56336ffba5c0 .part L_0x56336ffbb330, 0, 1;
L_0x56336ffba6f0 .part L_0x56336ffbb3d0, 0, 1;
L_0x56336ffbafd0 .concat8 [ 1 1 0 0], L_0x56336ffb9f00, L_0x56336ffba820;
L_0x56336ffbb160 .part L_0x56336ffbb330, 1, 1;
L_0x56336ffbb200 .part L_0x56336ffbb3d0, 1, 1;
S_0x56336ff589a0 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff50100;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffb9f00 .functor BUFZ 1, L_0x56336ffba050, C4<0>, C4<0>, C4<0>;
L_0x56336ffb9f70 .functor BUFZ 1, L_0x56336ffba460, C4<0>, C4<0>, C4<0>;
L_0x56336ffb9fe0 .functor XOR 1, L_0x56336ffba5c0, L_0x56336ffba6f0, C4<0>, C4<0>;
L_0x56336ffba050 .functor XOR 1, L_0x56336ffb9fe0, RS_0x7f7b8fe2bc98, C4<0>, C4<0>;
L_0x56336ffba110 .functor AND 1, L_0x56336ffba5c0, L_0x56336ffba6f0, C4<1>, C4<1>;
L_0x56336ffba220 .functor AND 1, L_0x56336ffba5c0, RS_0x7f7b8fe2bc98, C4<1>, C4<1>;
L_0x56336ffba290 .functor OR 1, L_0x56336ffba110, L_0x56336ffba220, C4<0>, C4<0>;
L_0x56336ffba3a0 .functor AND 1, L_0x56336ffba6f0, RS_0x7f7b8fe2bc98, C4<1>, C4<1>;
L_0x56336ffba460 .functor OR 1, L_0x56336ffba290, L_0x56336ffba3a0, C4<0>, C4<0>;
v0x56336ff509c0_0 .net *"_ivl_10", 0 0, L_0x56336ffba220;  1 drivers
v0x56336ff510a0_0 .net *"_ivl_12", 0 0, L_0x56336ffba290;  1 drivers
v0x56336ff511a0_0 .net *"_ivl_14", 0 0, L_0x56336ffba3a0;  1 drivers
v0x56336ff2e4d0_0 .net *"_ivl_4", 0 0, L_0x56336ffb9fe0;  1 drivers
v0x56336ff2e5b0_0 .net *"_ivl_8", 0 0, L_0x56336ffba110;  1 drivers
v0x56336ff477f0_0 .net8 "cin", 0 0, RS_0x7f7b8fe2bc98;  alias, 2 drivers
v0x56336ff3f690_0 .net8 "cout", 0 0, RS_0x7f7b8fe2bf68;  alias, 2 drivers
v0x56336ff3f730_0 .net "cout_wire", 0 0, L_0x56336ffba460;  1 drivers
v0x56336ff3fe60_0 .net "in1", 0 0, L_0x56336ffba5c0;  1 drivers
v0x56336ff3ff40_0 .net "in2", 0 0, L_0x56336ffba6f0;  1 drivers
v0x56336ff2eca0_0 .net "sum", 0 0, L_0x56336ffb9f00;  1 drivers
v0x56336ff2ed80_0 .net "sum_wire", 0 0, L_0x56336ffba050;  1 drivers
S_0x56336ff37540 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff50100;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffba820 .functor BUFZ 1, L_0x56336ffba970, C4<0>, C4<0>, C4<0>;
L_0x56336ffba890 .functor BUFZ 1, L_0x56336ffbae70, C4<0>, C4<0>, C4<0>;
L_0x56336ffba900 .functor XOR 1, L_0x56336ffbb160, L_0x56336ffbb200, C4<0>, C4<0>;
L_0x56336ffba970 .functor XOR 1, L_0x56336ffba900, RS_0x7f7b8fe2bf68, C4<0>, C4<0>;
L_0x56336ffbaa10 .functor AND 1, L_0x56336ffbb160, L_0x56336ffbb200, C4<1>, C4<1>;
L_0x56336ffbab20 .functor AND 1, L_0x56336ffbb160, RS_0x7f7b8fe2bf68, C4<1>, C4<1>;
L_0x56336ffbaca0 .functor OR 1, L_0x56336ffbaa10, L_0x56336ffbab20, C4<0>, C4<0>;
L_0x56336ffbadb0 .functor AND 1, L_0x56336ffbb200, RS_0x7f7b8fe2bf68, C4<1>, C4<1>;
L_0x56336ffbae70 .functor OR 1, L_0x56336ffbaca0, L_0x56336ffbadb0, C4<0>, C4<0>;
v0x56336ff2f4f0_0 .net *"_ivl_10", 0 0, L_0x56336ffbab20;  1 drivers
v0x56336ff2fc40_0 .net *"_ivl_12", 0 0, L_0x56336ffbaca0;  1 drivers
v0x56336ff2fd20_0 .net *"_ivl_14", 0 0, L_0x56336ffbadb0;  1 drivers
v0x56336feea420_0 .net *"_ivl_4", 0 0, L_0x56336ffba900;  1 drivers
v0x56336feea500_0 .net *"_ivl_8", 0 0, L_0x56336ffbaa10;  1 drivers
v0x56336ff25370_0 .net8 "cin", 0 0, RS_0x7f7b8fe2bf68;  alias, 2 drivers
v0x56336ff1d210_0 .net8 "cout", 0 0, RS_0x7f7b8fe2bf68;  alias, 2 drivers
v0x56336ff1d300_0 .net "cout_wire", 0 0, L_0x56336ffbae70;  1 drivers
v0x56336ff1d9e0_0 .net "in1", 0 0, L_0x56336ffbb160;  1 drivers
v0x56336ff0c820_0 .net "in2", 0 0, L_0x56336ffbb200;  1 drivers
v0x56336ff0c900_0 .net "sum", 0 0, L_0x56336ffba820;  1 drivers
v0x56336ff150c0_0 .net "sum_wire", 0 0, L_0x56336ffba970;  1 drivers
S_0x56336fefbdb0 .scope module, "adder_2_2" "adder_2" 3 97, 3 105 0, S_0x56336ff60b10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffbb470 .functor BUFZ 2, L_0x56336ffbc760, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe2c718 .resolv tri, L_0x56336ffbb650, L_0x56336ffbc020;
L_0x56336ffbb4e0 .functor BUFZ 1, RS_0x7f7b8fe2c718, C4<0>, C4<0>, C4<0>;
v0x56336fea6ac0_0 .net8 "cin", 0 0, RS_0x7f7b8fe2c448;  alias, 2 drivers
v0x56336fea6bd0_0 .net8 "cout", 0 0, RS_0x7f7b8fe2c448;  alias, 2 drivers
v0x56336feaf360_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2c718;  2 drivers
v0x56336feaf400_0 .net "in1", 1 0, L_0x56336ffbcc50;  1 drivers
v0x56336fea7290_0 .net "in2", 1 0, L_0x56336ffbcd40;  1 drivers
v0x56336fea7a60_0 .net "sum", 1 0, L_0x56336ffbb470;  1 drivers
v0x56336fea7b40_0 .net "sum_wire", 1 0, L_0x56336ffbc760;  1 drivers
L_0x56336ffbbde0 .part L_0x56336ffbcc50, 0, 1;
L_0x56336ffbbe80 .part L_0x56336ffbcd40, 0, 1;
L_0x56336ffbc760 .concat8 [ 1 1 0 0], L_0x56336ffbb5e0, L_0x56336ffbbfb0;
L_0x56336ffbc8f0 .part L_0x56336ffbcc50, 1, 1;
L_0x56336ffbc990 .part L_0x56336ffbcd40, 1, 1;
S_0x56336feeb3c0 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336fefbdb0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffbb5e0 .functor BUFZ 1, L_0x56336ffbb730, C4<0>, C4<0>, C4<0>;
L_0x56336ffbb650 .functor BUFZ 1, L_0x56336ffbbc80, C4<0>, C4<0>, C4<0>;
L_0x56336ffbb6c0 .functor XOR 1, L_0x56336ffbbde0, L_0x56336ffbbe80, C4<0>, C4<0>;
L_0x56336ffbb730 .functor XOR 1, L_0x56336ffbb6c0, RS_0x7f7b8fe2c448, C4<0>, C4<0>;
L_0x56336ffbb930 .functor AND 1, L_0x56336ffbbde0, L_0x56336ffbbe80, C4<1>, C4<1>;
L_0x56336ffbba40 .functor AND 1, L_0x56336ffbbde0, RS_0x7f7b8fe2c448, C4<1>, C4<1>;
L_0x56336ffbbab0 .functor OR 1, L_0x56336ffbb930, L_0x56336ffbba40, C4<0>, C4<0>;
L_0x56336ffbbbc0 .functor AND 1, L_0x56336ffbbe80, RS_0x7f7b8fe2c448, C4<1>, C4<1>;
L_0x56336ffbbc80 .functor OR 1, L_0x56336ffbbab0, L_0x56336ffbbbc0, C4<0>, C4<0>;
v0x56336fefc680_0 .net *"_ivl_10", 0 0, L_0x56336ffbba40;  1 drivers
v0x56336fef3c60_0 .net *"_ivl_12", 0 0, L_0x56336ffbbab0;  1 drivers
v0x56336fef3d20_0 .net *"_ivl_14", 0 0, L_0x56336ffbbbc0;  1 drivers
v0x56336feebb90_0 .net *"_ivl_4", 0 0, L_0x56336ffbb6c0;  1 drivers
v0x56336feebc70_0 .net *"_ivl_8", 0 0, L_0x56336ffbb930;  1 drivers
v0x56336feec360_0 .net8 "cin", 0 0, RS_0x7f7b8fe2c448;  alias, 2 drivers
v0x56336feec400_0 .net8 "cout", 0 0, RS_0x7f7b8fe2c718;  alias, 2 drivers
v0x56336fee09e0_0 .net "cout_wire", 0 0, L_0x56336ffbbc80;  1 drivers
v0x56336fee0aa0_0 .net "in1", 0 0, L_0x56336ffbbde0;  1 drivers
v0x56336fed89e0_0 .net "in2", 0 0, L_0x56336ffbbe80;  1 drivers
v0x56336fed90e0_0 .net "sum", 0 0, L_0x56336ffbb5e0;  1 drivers
v0x56336fed91c0_0 .net "sum_wire", 0 0, L_0x56336ffbb730;  1 drivers
S_0x56336fec7f20 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336fefbdb0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffbbfb0 .functor BUFZ 1, L_0x56336ffbc100, C4<0>, C4<0>, C4<0>;
L_0x56336ffbc020 .functor BUFZ 1, L_0x56336ffbc600, C4<0>, C4<0>, C4<0>;
L_0x56336ffbc090 .functor XOR 1, L_0x56336ffbc8f0, L_0x56336ffbc990, C4<0>, C4<0>;
L_0x56336ffbc100 .functor XOR 1, L_0x56336ffbc090, RS_0x7f7b8fe2c718, C4<0>, C4<0>;
L_0x56336ffbc1a0 .functor AND 1, L_0x56336ffbc8f0, L_0x56336ffbc990, C4<1>, C4<1>;
L_0x56336ffbc2b0 .functor AND 1, L_0x56336ffbc8f0, RS_0x7f7b8fe2c718, C4<1>, C4<1>;
L_0x56336ffbc430 .functor OR 1, L_0x56336ffbc1a0, L_0x56336ffbc2b0, C4<0>, C4<0>;
L_0x56336ffbc540 .functor AND 1, L_0x56336ffbc990, RS_0x7f7b8fe2c718, C4<1>, C4<1>;
L_0x56336ffbc600 .functor OR 1, L_0x56336ffbc430, L_0x56336ffbc540, C4<0>, C4<0>;
v0x56336fed0840_0 .net *"_ivl_10", 0 0, L_0x56336ffbc2b0;  1 drivers
v0x56336fec86f0_0 .net *"_ivl_12", 0 0, L_0x56336ffbc430;  1 drivers
v0x56336fec87d0_0 .net *"_ivl_14", 0 0, L_0x56336ffbc540;  1 drivers
v0x56336fec8ec0_0 .net *"_ivl_4", 0 0, L_0x56336ffbc090;  1 drivers
v0x56336fec8f80_0 .net *"_ivl_8", 0 0, L_0x56336ffbc1a0;  1 drivers
v0x56336fea62f0_0 .net8 "cin", 0 0, RS_0x7f7b8fe2c718;  alias, 2 drivers
v0x56336fea6390_0 .net8 "cout", 0 0, RS_0x7f7b8fe2c718;  alias, 2 drivers
v0x56336febf580_0 .net "cout_wire", 0 0, L_0x56336ffbc600;  1 drivers
v0x56336febf620_0 .net "in1", 0 0, L_0x56336ffbc8f0;  1 drivers
v0x56336feb7580_0 .net "in2", 0 0, L_0x56336ffbc990;  1 drivers
v0x56336feb7c80_0 .net "sum", 0 0, L_0x56336ffbbfb0;  1 drivers
v0x56336feb7d60_0 .net "sum_wire", 0 0, L_0x56336ffbc100;  1 drivers
S_0x56336ff2cd10 .scope module, "adder_32_2" "adder_32" 3 17, 3 25 0, S_0x56336ff60740;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 32 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /INPUT 32 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffbda60 .functor BUFZ 32, L_0x56336ffd8c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x7f7b8fe31c08 .resolv tri, L_0x56336ffbdcc0, L_0x56336ffcb420;
L_0x56336ffbdad0 .functor BUFZ 1, RS_0x7f7b8fe31c08, C4<0>, C4<0>, C4<0>;
v0x56336ffa0c90_0 .net8 "cin", 0 0, RS_0x7f7b8fe2d2b8;  alias, 2 drivers
v0x56336ffa0d50_0 .net8 "cout", 0 0, RS_0x7f7b8fe2d2b8;  alias, 2 drivers
v0x56336ffa0e10_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe31c08;  2 drivers
v0x56336ffa0eb0_0 .net "in1", 31 0, L_0x56336ffd9120;  1 drivers
v0x56336ffa0f50_0 .net "in2", 31 0, L_0x56336ffd91c0;  1 drivers
v0x56336ffa1080_0 .net "sum", 31 0, L_0x56336ffbda60;  1 drivers
v0x56336ffa1160_0 .net "sum_wire", 31 0, L_0x56336ffd8c20;  1 drivers
L_0x56336ffcb270 .part L_0x56336ffd9120, 0, 16;
L_0x56336ffcb310 .part L_0x56336ffd91c0, 0, 16;
L_0x56336ffd8c20 .concat8 [ 16 16 0 0], L_0x56336ffbdc50, L_0x56336ffcb3b0;
L_0x56336ffd8db0 .part L_0x56336ffd9120, 16, 16;
L_0x56336ffd8ea0 .part L_0x56336ffd91c0, 16, 16;
S_0x56336ff705f0 .scope module, "adder_16_1" "adder_16" 3 36, 3 45 0, S_0x56336ff2cd10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 16 "in1";
    .port_info 3 /INPUT 16 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffbdc50 .functor BUFZ 16, L_0x56336ffcaf00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
RS_0x7f7b8fe2f688 .resolv tri, L_0x56336ffbdda0, L_0x56336ffc46c0;
L_0x56336ffbdcc0 .functor BUFZ 1, RS_0x7f7b8fe2f688, C4<0>, C4<0>, C4<0>;
v0x56336ff8a150_0 .net8 "cin", 0 0, RS_0x7f7b8fe2d2b8;  alias, 2 drivers
v0x56336ff8a210_0 .net8 "cout", 0 0, RS_0x7f7b8fe31c08;  alias, 2 drivers
v0x56336ff8a2d0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2f688;  2 drivers
v0x56336ff8a370_0 .net "in1", 15 0, L_0x56336ffcb270;  1 drivers
v0x56336ff8a430_0 .net "in2", 15 0, L_0x56336ffcb310;  1 drivers
v0x56336ff8a510_0 .net "sum", 15 0, L_0x56336ffbdc50;  1 drivers
v0x56336ff8a5f0_0 .net "sum_wire", 15 0, L_0x56336ffcaf00;  1 drivers
L_0x56336ffc4510 .part L_0x56336ffcb270, 0, 8;
L_0x56336ffc45b0 .part L_0x56336ffcb310, 0, 8;
L_0x56336ffcaf00 .concat8 [ 8 8 0 0], L_0x56336ffbdd30, L_0x56336ffc4650;
L_0x56336ffcb090 .part L_0x56336ffcb270, 8, 8;
L_0x56336ffcb180 .part L_0x56336ffcb310, 8, 8;
S_0x56336ff4e940 .scope module, "adder_8_1" "adder_8" 3 56, 3 65 0, S_0x56336ff705f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "in1";
    .port_info 3 /INPUT 8 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffbdd30 .functor BUFZ 8, L_0x56336ffc41a0, C4<00000000>, C4<00000000>, C4<00000000>;
RS_0x7f7b8fe2e3c8 .resolv tri, L_0x56336ffbdf90, L_0x56336ffc10a0;
L_0x56336ffbdda0 .functor BUFZ 1, RS_0x7f7b8fe2e3c8, C4<0>, C4<0>, C4<0>;
v0x56336ff7eb40_0 .net8 "cin", 0 0, RS_0x7f7b8fe2d2b8;  alias, 2 drivers
v0x56336ff7ec90_0 .net8 "cout", 0 0, RS_0x7f7b8fe2f688;  alias, 2 drivers
v0x56336ff7ed50_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2e3c8;  2 drivers
v0x56336ff7edf0_0 .net "in1", 7 0, L_0x56336ffc4510;  1 drivers
v0x56336ff7eeb0_0 .net "in2", 7 0, L_0x56336ffc45b0;  1 drivers
v0x56336ff7ef90_0 .net "sum", 7 0, L_0x56336ffbdd30;  1 drivers
v0x56336ff7f070_0 .net "sum_wire", 7 0, L_0x56336ffc41a0;  1 drivers
L_0x56336ffc0ef0 .part L_0x56336ffc4510, 0, 4;
L_0x56336ffc0f90 .part L_0x56336ffc45b0, 0, 4;
L_0x56336ffc41a0 .concat8 [ 4 4 0 0], L_0x56336ffbdf20, L_0x56336ffc1030;
L_0x56336ffc4330 .part L_0x56336ffc4510, 4, 4;
L_0x56336ffc4420 .part L_0x56336ffc45b0, 4, 4;
S_0x56336ff3ded0 .scope module, "adder_4_1" "adder_4" 3 76, 3 85 0, S_0x56336ff4e940;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffbdf20 .functor BUFZ 4, L_0x56336ffc0b80, C4<0000>, C4<0000>, C4<0000>;
RS_0x7f7b8fe2da68 .resolv tri, L_0x56336ffbe070, L_0x56336ffbf600;
L_0x56336ffbdf90 .functor BUFZ 1, RS_0x7f7b8fe2da68, C4<0>, C4<0>, C4<0>;
v0x56336fea3350_0 .net8 "cin", 0 0, RS_0x7f7b8fe2d2b8;  alias, 2 drivers
v0x56336fea3410_0 .net8 "cout", 0 0, RS_0x7f7b8fe2e3c8;  alias, 2 drivers
v0x56336fe8b830_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2da68;  2 drivers
v0x56336fe8b960_0 .net "in1", 3 0, L_0x56336ffc0ef0;  1 drivers
v0x56336fe93130_0 .net "in2", 3 0, L_0x56336ffc0f90;  1 drivers
v0x56336fe931f0_0 .net "sum", 3 0, L_0x56336ffbdf20;  1 drivers
v0x56336fe7a5f0_0 .net "sum_wire", 3 0, L_0x56336ffc0b80;  1 drivers
L_0x56336ffbf450 .part L_0x56336ffc0ef0, 0, 2;
L_0x56336ffbf4f0 .part L_0x56336ffc0f90, 0, 2;
L_0x56336ffc0b80 .concat8 [ 2 2 0 0], L_0x56336ffbe000, L_0x56336ffbf590;
L_0x56336ffc0d10 .part L_0x56336ffc0ef0, 2, 2;
L_0x56336ffc0e00 .part L_0x56336ffc0f90, 2, 2;
S_0x56336ff0b060 .scope module, "adder_2_1" "adder_2" 3 96, 3 105 0, S_0x56336ff3ded0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffbe000 .functor BUFZ 2, L_0x56336ffbf0f0, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe2d588 .resolv tri, L_0x56336ffbe150, L_0x56336ffbe9e0;
L_0x56336ffbe070 .functor BUFZ 1, RS_0x7f7b8fe2d588, C4<0>, C4<0>, C4<0>;
v0x56336ff6ee10_0 .net8 "cin", 0 0, RS_0x7f7b8fe2d2b8;  alias, 2 drivers
v0x56336ff6eed0_0 .net8 "cout", 0 0, RS_0x7f7b8fe2da68;  alias, 2 drivers
v0x56336ff572f0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2d588;  2 drivers
v0x56336ff57390_0 .net "in1", 1 0, L_0x56336ffbf450;  1 drivers
v0x56336ff5ebf0_0 .net "in2", 1 0, L_0x56336ffbf4f0;  1 drivers
v0x56336ff5ecd0_0 .net "sum", 1 0, L_0x56336ffbe000;  1 drivers
v0x56336ff460b0_0 .net "sum_wire", 1 0, L_0x56336ffbf0f0;  1 drivers
L_0x56336ffbe7a0 .part L_0x56336ffbf450, 0, 1;
L_0x56336ffbe840 .part L_0x56336ffbf4f0, 0, 1;
L_0x56336ffbf0f0 .concat8 [ 1 1 0 0], L_0x56336ffbe0e0, L_0x56336ffbe970;
L_0x56336ffbf280 .part L_0x56336ffbf450, 1, 1;
L_0x56336ffbf320 .part L_0x56336ffbf4f0, 1, 1;
S_0x56336ff2c4c0 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff0b060;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffbe0e0 .functor BUFZ 1, L_0x56336ffbe230, C4<0>, C4<0>, C4<0>;
L_0x56336ffbe150 .functor BUFZ 1, L_0x56336ffbe640, C4<0>, C4<0>, C4<0>;
L_0x56336ffbe1c0 .functor XOR 1, L_0x56336ffbe7a0, L_0x56336ffbe840, C4<0>, C4<0>;
L_0x56336ffbe230 .functor XOR 1, L_0x56336ffbe1c0, RS_0x7f7b8fe2d2b8, C4<0>, C4<0>;
L_0x56336ffbe2f0 .functor AND 1, L_0x56336ffbe7a0, L_0x56336ffbe840, C4<1>, C4<1>;
L_0x56336ffbe400 .functor AND 1, L_0x56336ffbe7a0, RS_0x7f7b8fe2d2b8, C4<1>, C4<1>;
L_0x56336ffbe470 .functor OR 1, L_0x56336ffbe2f0, L_0x56336ffbe400, C4<0>, C4<0>;
L_0x56336ffbe580 .functor AND 1, L_0x56336ffbe840, RS_0x7f7b8fe2d2b8, C4<1>, C4<1>;
L_0x56336ffbe640 .functor OR 1, L_0x56336ffbe470, L_0x56336ffbe580, C4<0>, C4<0>;
v0x56336ff1bb40_0 .net *"_ivl_10", 0 0, L_0x56336ffbe400;  1 drivers
v0x56336fefa5f0_0 .net *"_ivl_12", 0 0, L_0x56336ffbe470;  1 drivers
v0x56336fefa6b0_0 .net *"_ivl_14", 0 0, L_0x56336ffbe580;  1 drivers
v0x56336ff0a810_0 .net *"_ivl_4", 0 0, L_0x56336ffbe1c0;  1 drivers
v0x56336ff0a8d0_0 .net *"_ivl_8", 0 0, L_0x56336ffbe2f0;  1 drivers
v0x56336fea4b30_0 .net8 "cin", 0 0, RS_0x7f7b8fe2d2b8;  alias, 2 drivers
v0x56336fea4bd0_0 .net8 "cout", 0 0, RS_0x7f7b8fe2d588;  alias, 2 drivers
v0x56336fee8410_0 .net "cout_wire", 0 0, L_0x56336ffbe640;  1 drivers
v0x56336fee84b0_0 .net "in1", 0 0, L_0x56336ffbe7a0;  1 drivers
v0x56336fec6760_0 .net "in2", 0 0, L_0x56336ffbe840;  1 drivers
v0x56336fec6840_0 .net "sum", 0 0, L_0x56336ffbe0e0;  1 drivers
v0x56336fed7150_0 .net "sum_wire", 0 0, L_0x56336ffbe230;  1 drivers
S_0x56336feb5cf0 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff0b060;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffbe970 .functor BUFZ 1, L_0x56336ffbeac0, C4<0>, C4<0>, C4<0>;
L_0x56336ffbe9e0 .functor BUFZ 1, L_0x56336ffbef90, C4<0>, C4<0>, C4<0>;
L_0x56336ffbea50 .functor XOR 1, L_0x56336ffbf280, L_0x56336ffbf320, C4<0>, C4<0>;
L_0x56336ffbeac0 .functor XOR 1, L_0x56336ffbea50, RS_0x7f7b8fe2d588, C4<0>, C4<0>;
L_0x56336ffbeb30 .functor AND 1, L_0x56336ffbf280, L_0x56336ffbf320, C4<1>, C4<1>;
L_0x56336ffbec40 .functor AND 1, L_0x56336ffbf280, RS_0x7f7b8fe2d588, C4<1>, C4<1>;
L_0x56336ffbedc0 .functor OR 1, L_0x56336ffbeb30, L_0x56336ffbec40, C4<0>, C4<0>;
L_0x56336ffbeed0 .functor AND 1, L_0x56336ffbf320, RS_0x7f7b8fe2d588, C4<1>, C4<1>;
L_0x56336ffbef90 .functor OR 1, L_0x56336ffbedc0, L_0x56336ffbeed0, C4<0>, C4<0>;
v0x56336fec5f90_0 .net *"_ivl_10", 0 0, L_0x56336ffbec40;  1 drivers
v0x56336fe82e80_0 .net *"_ivl_12", 0 0, L_0x56336ffbedc0;  1 drivers
v0x56336fe82f60_0 .net *"_ivl_14", 0 0, L_0x56336ffbeed0;  1 drivers
v0x56336fea42e0_0 .net *"_ivl_4", 0 0, L_0x56336ffbea50;  1 drivers
v0x56336fea43a0_0 .net *"_ivl_8", 0 0, L_0x56336ffbeb30;  1 drivers
v0x56336fe93870_0 .net8 "cin", 0 0, RS_0x7f7b8fe2d588;  alias, 2 drivers
v0x56336fe93910_0 .net8 "cout", 0 0, RS_0x7f7b8fe2d588;  alias, 2 drivers
v0x56336fe72410_0 .net "cout_wire", 0 0, L_0x56336ffbef90;  1 drivers
v0x56336fe724b0_0 .net "in1", 0 0, L_0x56336ffbf280;  1 drivers
v0x56336fe82630_0 .net "in2", 0 0, L_0x56336ffbf320;  1 drivers
v0x56336fe82710_0 .net "sum", 0 0, L_0x56336ffbe970;  1 drivers
v0x56336ff67510_0 .net "sum_wire", 0 0, L_0x56336ffbeac0;  1 drivers
S_0x56336ff4d9b0 .scope module, "adder_2_2" "adder_2" 3 97, 3 105 0, S_0x56336ff3ded0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffbf590 .functor BUFZ 2, L_0x56336ffc0820, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe2dd38 .resolv tri, L_0x56336ffbf770, L_0x56336ffc0110;
L_0x56336ffbf600 .functor BUFZ 1, RS_0x7f7b8fe2dd38, C4<0>, C4<0>, C4<0>;
v0x56336feadcb0_0 .net8 "cin", 0 0, RS_0x7f7b8fe2da68;  alias, 2 drivers
v0x56336feadd70_0 .net8 "cout", 0 0, RS_0x7f7b8fe2da68;  alias, 2 drivers
v0x56336feb55b0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2dd38;  2 drivers
v0x56336feb5650_0 .net "in1", 1 0, L_0x56336ffc0d10;  1 drivers
v0x56336feb56f0_0 .net "in2", 1 0, L_0x56336ffc0e00;  1 drivers
v0x56336fe9ba50_0 .net "sum", 1 0, L_0x56336ffbf590;  1 drivers
v0x56336fe9bb30_0 .net "sum_wire", 1 0, L_0x56336ffc0820;  1 drivers
L_0x56336ffbfed0 .part L_0x56336ffc0d10, 0, 1;
L_0x56336ffbff70 .part L_0x56336ffc0e00, 0, 1;
L_0x56336ffc0820 .concat8 [ 1 1 0 0], L_0x56336ffbf700, L_0x56336ffc00a0;
L_0x56336ffc09b0 .part L_0x56336ffc0d10, 1, 1;
L_0x56336ffc0a50 .part L_0x56336ffc0e00, 1, 1;
S_0x56336ff35e90 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff4d9b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffbf700 .functor BUFZ 1, L_0x56336ffbf850, C4<0>, C4<0>, C4<0>;
L_0x56336ffbf770 .functor BUFZ 1, L_0x56336ffbfd70, C4<0>, C4<0>, C4<0>;
L_0x56336ffbf7e0 .functor XOR 1, L_0x56336ffbfed0, L_0x56336ffbff70, C4<0>, C4<0>;
L_0x56336ffbf850 .functor XOR 1, L_0x56336ffbf7e0, RS_0x7f7b8fe2da68, C4<0>, C4<0>;
L_0x56336ffbfa20 .functor AND 1, L_0x56336ffbfed0, L_0x56336ffbff70, C4<1>, C4<1>;
L_0x56336ffbfb30 .functor AND 1, L_0x56336ffbfed0, RS_0x7f7b8fe2da68, C4<1>, C4<1>;
L_0x56336ffbfba0 .functor OR 1, L_0x56336ffbfa20, L_0x56336ffbfb30, C4<0>, C4<0>;
L_0x56336ffbfcb0 .functor AND 1, L_0x56336ffbff70, RS_0x7f7b8fe2da68, C4<1>, C4<1>;
L_0x56336ffbfd70 .functor OR 1, L_0x56336ffbfba0, L_0x56336ffbfcb0, C4<0>, C4<0>;
v0x56336ff3d790_0 .net *"_ivl_10", 0 0, L_0x56336ffbfb30;  1 drivers
v0x56336ff3d870_0 .net *"_ivl_12", 0 0, L_0x56336ffbfba0;  1 drivers
v0x56336ff23c30_0 .net *"_ivl_14", 0 0, L_0x56336ffbfcb0;  1 drivers
v0x56336ff23d00_0 .net *"_ivl_4", 0 0, L_0x56336ffbf7e0;  1 drivers
v0x56336ff2b530_0 .net *"_ivl_8", 0 0, L_0x56336ffbfa20;  1 drivers
v0x56336ff2b660_0 .net8 "cin", 0 0, RS_0x7f7b8fe2da68;  alias, 2 drivers
v0x56336ff13a10_0 .net8 "cout", 0 0, RS_0x7f7b8fe2dd38;  alias, 2 drivers
v0x56336ff13ab0_0 .net "cout_wire", 0 0, L_0x56336ffbfd70;  1 drivers
v0x56336ff1b310_0 .net "in1", 0 0, L_0x56336ffbfed0;  1 drivers
v0x56336ff027d0_0 .net "in2", 0 0, L_0x56336ffbff70;  1 drivers
v0x56336ff028b0_0 .net "sum", 0 0, L_0x56336ffbf700;  1 drivers
v0x56336ff0a0d0_0 .net "sum_wire", 0 0, L_0x56336ffbf850;  1 drivers
S_0x56336fef25b0 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff4d9b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc00a0 .functor BUFZ 1, L_0x56336ffc01f0, C4<0>, C4<0>, C4<0>;
L_0x56336ffc0110 .functor BUFZ 1, L_0x56336ffc06c0, C4<0>, C4<0>, C4<0>;
L_0x56336ffc0180 .functor XOR 1, L_0x56336ffc09b0, L_0x56336ffc0a50, C4<0>, C4<0>;
L_0x56336ffc01f0 .functor XOR 1, L_0x56336ffc0180, RS_0x7f7b8fe2dd38, C4<0>, C4<0>;
L_0x56336ffc0260 .functor AND 1, L_0x56336ffc09b0, L_0x56336ffc0a50, C4<1>, C4<1>;
L_0x56336ffc0370 .functor AND 1, L_0x56336ffc09b0, RS_0x7f7b8fe2dd38, C4<1>, C4<1>;
L_0x56336ffc04f0 .functor OR 1, L_0x56336ffc0260, L_0x56336ffc0370, C4<0>, C4<0>;
L_0x56336ffc0600 .functor AND 1, L_0x56336ffc0a50, RS_0x7f7b8fe2dd38, C4<1>, C4<1>;
L_0x56336ffc06c0 .functor OR 1, L_0x56336ffc04f0, L_0x56336ffc0600, C4<0>, C4<0>;
v0x56336fef9eb0_0 .net *"_ivl_10", 0 0, L_0x56336ffc0370;  1 drivers
v0x56336fef9f90_0 .net *"_ivl_12", 0 0, L_0x56336ffc04f0;  1 drivers
v0x56336fedf330_0 .net *"_ivl_14", 0 0, L_0x56336ffc0600;  1 drivers
v0x56336fedf3f0_0 .net *"_ivl_4", 0 0, L_0x56336ffc0180;  1 drivers
v0x56336fee6c30_0 .net *"_ivl_8", 0 0, L_0x56336ffc0260;  1 drivers
v0x56336fee6d60_0 .net8 "cin", 0 0, RS_0x7f7b8fe2dd38;  alias, 2 drivers
v0x56336fecf110_0 .net8 "cout", 0 0, RS_0x7f7b8fe2dd38;  alias, 2 drivers
v0x56336fecf200_0 .net "cout_wire", 0 0, L_0x56336ffc06c0;  1 drivers
v0x56336fed6a10_0 .net "in1", 0 0, L_0x56336ffc09b0;  1 drivers
v0x56336febded0_0 .net "in2", 0 0, L_0x56336ffc0a50;  1 drivers
v0x56336febdfb0_0 .net "sum", 0 0, L_0x56336ffc00a0;  1 drivers
v0x56336fec57d0_0 .net "sum_wire", 0 0, L_0x56336ffc01f0;  1 drivers
S_0x56336fe81ef0 .scope module, "adder_4_2" "adder_4" 3 77, 3 85 0, S_0x56336ff4e940;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc1030 .functor BUFZ 4, L_0x56336ffc3e30, C4<0000>, C4<0000>, C4<0000>;
RS_0x7f7b8fe2eb78 .resolv tri, L_0x56336ffc1290, L_0x56336ffc28b0;
L_0x56336ffc10a0 .functor BUFZ 1, RS_0x7f7b8fe2eb78, C4<0>, C4<0>, C4<0>;
v0x56336ff7e420_0 .net8 "cin", 0 0, RS_0x7f7b8fe2e3c8;  alias, 2 drivers
v0x56336ff7e4e0_0 .net8 "cout", 0 0, RS_0x7f7b8fe2e3c8;  alias, 2 drivers
v0x56336ff7e630_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2eb78;  2 drivers
v0x56336ff7e760_0 .net "in1", 3 0, L_0x56336ffc4330;  1 drivers
v0x56336ff7e800_0 .net "in2", 3 0, L_0x56336ffc4420;  1 drivers
v0x56336ff7e8e0_0 .net "sum", 3 0, L_0x56336ffc1030;  1 drivers
v0x56336ff7e9c0_0 .net "sum_wire", 3 0, L_0x56336ffc3e30;  1 drivers
L_0x56336ffc2700 .part L_0x56336ffc4330, 0, 2;
L_0x56336ffc27a0 .part L_0x56336ffc4420, 0, 2;
L_0x56336ffc3e30 .concat8 [ 2 2 0 0], L_0x56336ffc1220, L_0x56336ffc2840;
L_0x56336ffc3fc0 .part L_0x56336ffc4330, 2, 2;
L_0x56336ffc40b0 .part L_0x56336ffc4420, 2, 2;
S_0x56336fe6a3d0 .scope module, "adder_2_1" "adder_2" 3 96, 3 105 0, S_0x56336fe81ef0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc1220 .functor BUFZ 2, L_0x56336ffc23a0, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe2e698 .resolv tri, L_0x56336ffc1370, L_0x56336ffc1c90;
L_0x56336ffc1290 .functor BUFZ 1, RS_0x7f7b8fe2e698, C4<0>, C4<0>, C4<0>;
v0x56336fdd4a70_0 .net8 "cin", 0 0, RS_0x7f7b8fe2e3c8;  alias, 2 drivers
v0x56336fdd4b30_0 .net8 "cout", 0 0, RS_0x7f7b8fe2eb78;  alias, 2 drivers
v0x56336fddd5a0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2e698;  2 drivers
v0x56336fddd640_0 .net "in1", 1 0, L_0x56336ffc2700;  1 drivers
v0x56336fddd6e0_0 .net "in2", 1 0, L_0x56336ffc27a0;  1 drivers
v0x56336fddd810_0 .net "sum", 1 0, L_0x56336ffc1220;  1 drivers
v0x56336fddd8f0_0 .net "sum_wire", 1 0, L_0x56336ffc23a0;  1 drivers
L_0x56336ffc19c0 .part L_0x56336ffc2700, 0, 1;
L_0x56336ffc1af0 .part L_0x56336ffc27a0, 0, 1;
L_0x56336ffc23a0 .concat8 [ 1 1 0 0], L_0x56336ffc1300, L_0x56336ffc1c20;
L_0x56336ffc2530 .part L_0x56336ffc2700, 1, 1;
L_0x56336ffc25d0 .part L_0x56336ffc27a0, 1, 1;
S_0x56336ff70e40 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336fe6a3d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc1300 .functor BUFZ 1, L_0x56336ffc1450, C4<0>, C4<0>, C4<0>;
L_0x56336ffc1370 .functor BUFZ 1, L_0x56336ffc1860, C4<0>, C4<0>, C4<0>;
L_0x56336ffc13e0 .functor XOR 1, L_0x56336ffc19c0, L_0x56336ffc1af0, C4<0>, C4<0>;
L_0x56336ffc1450 .functor XOR 1, L_0x56336ffc13e0, RS_0x7f7b8fe2e3c8, C4<0>, C4<0>;
L_0x56336ffc1510 .functor AND 1, L_0x56336ffc19c0, L_0x56336ffc1af0, C4<1>, C4<1>;
L_0x56336ffc1620 .functor AND 1, L_0x56336ffc19c0, RS_0x7f7b8fe2e3c8, C4<1>, C4<1>;
L_0x56336ffc1690 .functor OR 1, L_0x56336ffc1510, L_0x56336ffc1620, C4<0>, C4<0>;
L_0x56336ffc17a0 .functor AND 1, L_0x56336ffc1af0, RS_0x7f7b8fe2e3c8, C4<1>, C4<1>;
L_0x56336ffc1860 .functor OR 1, L_0x56336ffc1690, L_0x56336ffc17a0, C4<0>, C4<0>;
v0x56336fe71dd0_0 .net *"_ivl_10", 0 0, L_0x56336ffc1620;  1 drivers
v0x56336ff6fda0_0 .net *"_ivl_12", 0 0, L_0x56336ffc1690;  1 drivers
v0x56336ff6fe60_0 .net *"_ivl_14", 0 0, L_0x56336ffc17a0;  1 drivers
v0x56336ff6f550_0 .net *"_ivl_4", 0 0, L_0x56336ffc13e0;  1 drivers
v0x56336ff6f630_0 .net *"_ivl_8", 0 0, L_0x56336ffc1510;  1 drivers
v0x56336ff2bc70_0 .net8 "cin", 0 0, RS_0x7f7b8fe2e3c8;  alias, 2 drivers
v0x56336ff2bd10_0 .net8 "cout", 0 0, RS_0x7f7b8fe2e698;  alias, 2 drivers
v0x56336ff2bdb0_0 .net "cout_wire", 0 0, L_0x56336ffc1860;  1 drivers
v0x56336fee7bc0_0 .net "in1", 0 0, L_0x56336ffc19c0;  1 drivers
v0x56336fee7370_0 .net "in2", 0 0, L_0x56336ffc1af0;  1 drivers
v0x56336fee7450_0 .net "sum", 0 0, L_0x56336ffc1300;  1 drivers
v0x56336fea3a90_0 .net "sum_wire", 0 0, L_0x56336ffc1450;  1 drivers
S_0x56336fdd76c0 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336fe6a3d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc1c20 .functor BUFZ 1, L_0x56336ffc1d70, C4<0>, C4<0>, C4<0>;
L_0x56336ffc1c90 .functor BUFZ 1, L_0x56336ffc2240, C4<0>, C4<0>, C4<0>;
L_0x56336ffc1d00 .functor XOR 1, L_0x56336ffc2530, L_0x56336ffc25d0, C4<0>, C4<0>;
L_0x56336ffc1d70 .functor XOR 1, L_0x56336ffc1d00, RS_0x7f7b8fe2e698, C4<0>, C4<0>;
L_0x56336ffc1de0 .functor AND 1, L_0x56336ffc2530, L_0x56336ffc25d0, C4<1>, C4<1>;
L_0x56336ffc1ef0 .functor AND 1, L_0x56336ffc2530, RS_0x7f7b8fe2e698, C4<1>, C4<1>;
L_0x56336ffc2070 .functor OR 1, L_0x56336ffc1de0, L_0x56336ffc1ef0, C4<0>, C4<0>;
L_0x56336ffc2180 .functor AND 1, L_0x56336ffc25d0, RS_0x7f7b8fe2e698, C4<1>, C4<1>;
L_0x56336ffc2240 .functor OR 1, L_0x56336ffc2070, L_0x56336ffc2180, C4<0>, C4<0>;
v0x56336fdd7920_0 .net *"_ivl_10", 0 0, L_0x56336ffc1ef0;  1 drivers
v0x56336fdd7a00_0 .net *"_ivl_12", 0 0, L_0x56336ffc2070;  1 drivers
v0x56336fdd7ae0_0 .net *"_ivl_14", 0 0, L_0x56336ffc2180;  1 drivers
v0x56336fde0510_0 .net *"_ivl_4", 0 0, L_0x56336ffc1d00;  1 drivers
v0x56336fde05d0_0 .net *"_ivl_8", 0 0, L_0x56336ffc1de0;  1 drivers
v0x56336fde06b0_0 .net8 "cin", 0 0, RS_0x7f7b8fe2e698;  alias, 2 drivers
v0x56336fde0780_0 .net8 "cout", 0 0, RS_0x7f7b8fe2e698;  alias, 2 drivers
v0x56336fde0870_0 .net "cout_wire", 0 0, L_0x56336ffc2240;  1 drivers
v0x56336fde0910_0 .net "in1", 0 0, L_0x56336ffc2530;  1 drivers
v0x56336fdd4750_0 .net "in2", 0 0, L_0x56336ffc25d0;  1 drivers
v0x56336fdd4810_0 .net "sum", 0 0, L_0x56336ffc1c20;  1 drivers
v0x56336fdd48f0_0 .net "sum_wire", 0 0, L_0x56336ffc1d70;  1 drivers
S_0x56336fdd1770 .scope module, "adder_2_2" "adder_2" 3 97, 3 105 0, S_0x56336fe81ef0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc2840 .functor BUFZ 2, L_0x56336ffc3ad0, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe2ee48 .resolv tri, L_0x56336ffc2a20, L_0x56336ffc33c0;
L_0x56336ffc28b0 .functor BUFZ 1, RS_0x7f7b8fe2ee48, C4<0>, C4<0>, C4<0>;
v0x56336ff7ddd0_0 .net8 "cin", 0 0, RS_0x7f7b8fe2eb78;  alias, 2 drivers
v0x56336ff7de90_0 .net8 "cout", 0 0, RS_0x7f7b8fe2eb78;  alias, 2 drivers
v0x56336ff7df50_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2ee48;  2 drivers
v0x56336ff7dff0_0 .net "in1", 1 0, L_0x56336ffc3fc0;  1 drivers
v0x56336ff7e090_0 .net "in2", 1 0, L_0x56336ffc40b0;  1 drivers
v0x56336ff7e1c0_0 .net "sum", 1 0, L_0x56336ffc2840;  1 drivers
v0x56336ff7e2a0_0 .net "sum_wire", 1 0, L_0x56336ffc3ad0;  1 drivers
L_0x56336ffc3180 .part L_0x56336ffc3fc0, 0, 1;
L_0x56336ffc3220 .part L_0x56336ffc40b0, 0, 1;
L_0x56336ffc3ad0 .concat8 [ 1 1 0 0], L_0x56336ffc29b0, L_0x56336ffc3350;
L_0x56336ffc3c60 .part L_0x56336ffc3fc0, 1, 1;
L_0x56336ffc3d00 .part L_0x56336ffc40b0, 1, 1;
S_0x56336fdd19f0 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336fdd1770;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc29b0 .functor BUFZ 1, L_0x56336ffc2b00, C4<0>, C4<0>, C4<0>;
L_0x56336ffc2a20 .functor BUFZ 1, L_0x56336ffc3020, C4<0>, C4<0>, C4<0>;
L_0x56336ffc2a90 .functor XOR 1, L_0x56336ffc3180, L_0x56336ffc3220, C4<0>, C4<0>;
L_0x56336ffc2b00 .functor XOR 1, L_0x56336ffc2a90, RS_0x7f7b8fe2eb78, C4<0>, C4<0>;
L_0x56336ffc2cd0 .functor AND 1, L_0x56336ffc3180, L_0x56336ffc3220, C4<1>, C4<1>;
L_0x56336ffc2de0 .functor AND 1, L_0x56336ffc3180, RS_0x7f7b8fe2eb78, C4<1>, C4<1>;
L_0x56336ffc2e50 .functor OR 1, L_0x56336ffc2cd0, L_0x56336ffc2de0, C4<0>, C4<0>;
L_0x56336ffc2f60 .functor AND 1, L_0x56336ffc3220, RS_0x7f7b8fe2eb78, C4<1>, C4<1>;
L_0x56336ffc3020 .functor OR 1, L_0x56336ffc2e50, L_0x56336ffc2f60, C4<0>, C4<0>;
v0x56336fdda6b0_0 .net *"_ivl_10", 0 0, L_0x56336ffc2de0;  1 drivers
v0x56336fdda7b0_0 .net *"_ivl_12", 0 0, L_0x56336ffc2e50;  1 drivers
v0x56336fdda890_0 .net *"_ivl_14", 0 0, L_0x56336ffc2f60;  1 drivers
v0x56336fdda950_0 .net *"_ivl_4", 0 0, L_0x56336ffc2a90;  1 drivers
v0x56336fddaa30_0 .net *"_ivl_8", 0 0, L_0x56336ffc2cd0;  1 drivers
v0x56336fd8b1a0_0 .net8 "cin", 0 0, RS_0x7f7b8fe2eb78;  alias, 2 drivers
v0x56336fd8b240_0 .net8 "cout", 0 0, RS_0x7f7b8fe2ee48;  alias, 2 drivers
v0x56336fd8b2e0_0 .net "cout_wire", 0 0, L_0x56336ffc3020;  1 drivers
v0x56336fd8b380_0 .net "in1", 0 0, L_0x56336ffc3180;  1 drivers
v0x56336fd8b4f0_0 .net "in2", 0 0, L_0x56336ffc3220;  1 drivers
v0x56336fde3180_0 .net "sum", 0 0, L_0x56336ffc29b0;  1 drivers
v0x56336fde3260_0 .net "sum_wire", 0 0, L_0x56336ffc2b00;  1 drivers
S_0x56336fde3410 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336fdd1770;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc3350 .functor BUFZ 1, L_0x56336ffc34a0, C4<0>, C4<0>, C4<0>;
L_0x56336ffc33c0 .functor BUFZ 1, L_0x56336ffc3970, C4<0>, C4<0>, C4<0>;
L_0x56336ffc3430 .functor XOR 1, L_0x56336ffc3c60, L_0x56336ffc3d00, C4<0>, C4<0>;
L_0x56336ffc34a0 .functor XOR 1, L_0x56336ffc3430, RS_0x7f7b8fe2ee48, C4<0>, C4<0>;
L_0x56336ffc3510 .functor AND 1, L_0x56336ffc3c60, L_0x56336ffc3d00, C4<1>, C4<1>;
L_0x56336ffc3620 .functor AND 1, L_0x56336ffc3c60, RS_0x7f7b8fe2ee48, C4<1>, C4<1>;
L_0x56336ffc37a0 .functor OR 1, L_0x56336ffc3510, L_0x56336ffc3620, C4<0>, C4<0>;
L_0x56336ffc38b0 .functor AND 1, L_0x56336ffc3d00, RS_0x7f7b8fe2ee48, C4<1>, C4<1>;
L_0x56336ffc3970 .functor OR 1, L_0x56336ffc37a0, L_0x56336ffc38b0, C4<0>, C4<0>;
v0x56336ff7d4a0_0 .net *"_ivl_10", 0 0, L_0x56336ffc3620;  1 drivers
v0x56336ff7d540_0 .net *"_ivl_12", 0 0, L_0x56336ffc37a0;  1 drivers
v0x56336ff7d5e0_0 .net *"_ivl_14", 0 0, L_0x56336ffc38b0;  1 drivers
v0x56336ff7d680_0 .net *"_ivl_4", 0 0, L_0x56336ffc3430;  1 drivers
v0x56336ff7d720_0 .net *"_ivl_8", 0 0, L_0x56336ffc3510;  1 drivers
v0x56336ff7d7c0_0 .net8 "cin", 0 0, RS_0x7f7b8fe2ee48;  alias, 2 drivers
v0x56336ff7d860_0 .net8 "cout", 0 0, RS_0x7f7b8fe2ee48;  alias, 2 drivers
v0x56336ff7d900_0 .net "cout_wire", 0 0, L_0x56336ffc3970;  1 drivers
v0x56336ff7d9a0_0 .net "in1", 0 0, L_0x56336ffc3c60;  1 drivers
v0x56336ff7dad0_0 .net "in2", 0 0, L_0x56336ffc3d00;  1 drivers
v0x56336ff7db70_0 .net "sum", 0 0, L_0x56336ffc3350;  1 drivers
v0x56336ff7dc50_0 .net "sum_wire", 0 0, L_0x56336ffc34a0;  1 drivers
S_0x56336ff7f1f0 .scope module, "adder_8_2" "adder_8" 3 57, 3 65 0, S_0x56336ff705f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "in1";
    .port_info 3 /INPUT 8 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc4650 .functor BUFZ 8, L_0x56336ffcab90, C4<00000000>, C4<00000000>, C4<00000000>;
RS_0x7f7b8fe30798 .resolv tri, L_0x56336ffc47a0, L_0x56336ffc7a00;
L_0x56336ffc46c0 .functor BUFZ 1, RS_0x7f7b8fe30798, C4<0>, C4<0>, C4<0>;
v0x56336ff89ac0_0 .net8 "cin", 0 0, RS_0x7f7b8fe2f688;  alias, 2 drivers
v0x56336ff89c10_0 .net8 "cout", 0 0, RS_0x7f7b8fe2f688;  alias, 2 drivers
v0x56336ff89cd0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe30798;  2 drivers
v0x56336ff89d70_0 .net "in1", 7 0, L_0x56336ffcb090;  1 drivers
v0x56336ff89e10_0 .net "in2", 7 0, L_0x56336ffcb180;  1 drivers
v0x56336ff89ef0_0 .net "sum", 7 0, L_0x56336ffc4650;  1 drivers
v0x56336ff89fd0_0 .net "sum_wire", 7 0, L_0x56336ffcab90;  1 drivers
L_0x56336ffc7850 .part L_0x56336ffcb090, 0, 4;
L_0x56336ffc78f0 .part L_0x56336ffcb180, 0, 4;
L_0x56336ffcab90 .concat8 [ 4 4 0 0], L_0x56336ffc4730, L_0x56336ffc7990;
L_0x56336ffcad20 .part L_0x56336ffcb090, 4, 4;
L_0x56336ffcae10 .part L_0x56336ffcb180, 4, 4;
S_0x56336ff7f420 .scope module, "adder_4_1" "adder_4" 3 76, 3 85 0, S_0x56336ff7f1f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc4730 .functor BUFZ 4, L_0x56336ffc74e0, C4<0000>, C4<0000>, C4<0000>;
RS_0x7f7b8fe2fe38 .resolv tri, L_0x56336ffc4880, L_0x56336ffc5f30;
L_0x56336ffc47a0 .functor BUFZ 1, RS_0x7f7b8fe2fe38, C4<0>, C4<0>, C4<0>;
v0x56336ff840a0_0 .net8 "cin", 0 0, RS_0x7f7b8fe2f688;  alias, 2 drivers
v0x56336ff84160_0 .net8 "cout", 0 0, RS_0x7f7b8fe30798;  alias, 2 drivers
v0x56336ff84220_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2fe38;  2 drivers
v0x56336ff84350_0 .net "in1", 3 0, L_0x56336ffc7850;  1 drivers
v0x56336ff84410_0 .net "in2", 3 0, L_0x56336ffc78f0;  1 drivers
v0x56336ff844f0_0 .net "sum", 3 0, L_0x56336ffc4730;  1 drivers
v0x56336ff845d0_0 .net "sum_wire", 3 0, L_0x56336ffc74e0;  1 drivers
L_0x56336ffc5d80 .part L_0x56336ffc7850, 0, 2;
L_0x56336ffc5e20 .part L_0x56336ffc78f0, 0, 2;
L_0x56336ffc74e0 .concat8 [ 2 2 0 0], L_0x56336ffc4810, L_0x56336ffc5ec0;
L_0x56336ffc7670 .part L_0x56336ffc7850, 2, 2;
L_0x56336ffc7760 .part L_0x56336ffc78f0, 2, 2;
S_0x56336ff7f680 .scope module, "adder_2_1" "adder_2" 3 96, 3 105 0, S_0x56336ff7f420;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc4810 .functor BUFZ 2, L_0x56336ffc5a20, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe2f958 .resolv tri, L_0x56336ffc49f0, L_0x56336ffc5310;
L_0x56336ffc4880 .functor BUFZ 1, RS_0x7f7b8fe2f958, C4<0>, C4<0>, C4<0>;
v0x56336ff81570_0 .net8 "cin", 0 0, RS_0x7f7b8fe2f688;  alias, 2 drivers
v0x56336ff81630_0 .net8 "cout", 0 0, RS_0x7f7b8fe2fe38;  alias, 2 drivers
v0x56336ff816f0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe2f958;  2 drivers
v0x56336ff81790_0 .net "in1", 1 0, L_0x56336ffc5d80;  1 drivers
v0x56336ff81850_0 .net "in2", 1 0, L_0x56336ffc5e20;  1 drivers
v0x56336ff81980_0 .net "sum", 1 0, L_0x56336ffc4810;  1 drivers
v0x56336ff81a60_0 .net "sum_wire", 1 0, L_0x56336ffc5a20;  1 drivers
L_0x56336ffc5040 .part L_0x56336ffc5d80, 0, 1;
L_0x56336ffc5170 .part L_0x56336ffc5e20, 0, 1;
L_0x56336ffc5a20 .concat8 [ 1 1 0 0], L_0x56336ffc4980, L_0x56336ffc52a0;
L_0x56336ffc5bb0 .part L_0x56336ffc5d80, 1, 1;
L_0x56336ffc5c50 .part L_0x56336ffc5e20, 1, 1;
S_0x56336ff7f930 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff7f680;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc4980 .functor BUFZ 1, L_0x56336ffc4ad0, C4<0>, C4<0>, C4<0>;
L_0x56336ffc49f0 .functor BUFZ 1, L_0x56336ffc4ee0, C4<0>, C4<0>, C4<0>;
L_0x56336ffc4a60 .functor XOR 1, L_0x56336ffc5040, L_0x56336ffc5170, C4<0>, C4<0>;
L_0x56336ffc4ad0 .functor XOR 1, L_0x56336ffc4a60, RS_0x7f7b8fe2f688, C4<0>, C4<0>;
L_0x56336ffc4b90 .functor AND 1, L_0x56336ffc5040, L_0x56336ffc5170, C4<1>, C4<1>;
L_0x56336ffc4ca0 .functor AND 1, L_0x56336ffc5040, RS_0x7f7b8fe2f688, C4<1>, C4<1>;
L_0x56336ffc4d10 .functor OR 1, L_0x56336ffc4b90, L_0x56336ffc4ca0, C4<0>, C4<0>;
L_0x56336ffc4e20 .functor AND 1, L_0x56336ffc5170, RS_0x7f7b8fe2f688, C4<1>, C4<1>;
L_0x56336ffc4ee0 .functor OR 1, L_0x56336ffc4d10, L_0x56336ffc4e20, C4<0>, C4<0>;
v0x56336ff7fbe0_0 .net *"_ivl_10", 0 0, L_0x56336ffc4ca0;  1 drivers
v0x56336ff7fce0_0 .net *"_ivl_12", 0 0, L_0x56336ffc4d10;  1 drivers
v0x56336ff7fdc0_0 .net *"_ivl_14", 0 0, L_0x56336ffc4e20;  1 drivers
v0x56336ff7feb0_0 .net *"_ivl_4", 0 0, L_0x56336ffc4a60;  1 drivers
v0x56336ff7ff90_0 .net *"_ivl_8", 0 0, L_0x56336ffc4b90;  1 drivers
v0x56336ff800c0_0 .net8 "cin", 0 0, RS_0x7f7b8fe2f688;  alias, 2 drivers
v0x56336ff80160_0 .net8 "cout", 0 0, RS_0x7f7b8fe2f958;  alias, 2 drivers
v0x56336ff80200_0 .net "cout_wire", 0 0, L_0x56336ffc4ee0;  1 drivers
v0x56336ff802c0_0 .net "in1", 0 0, L_0x56336ffc5040;  1 drivers
v0x56336ff80430_0 .net "in2", 0 0, L_0x56336ffc5170;  1 drivers
v0x56336ff80510_0 .net "sum", 0 0, L_0x56336ffc4980;  1 drivers
v0x56336ff805f0_0 .net "sum_wire", 0 0, L_0x56336ffc4ad0;  1 drivers
S_0x56336ff807a0 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff7f680;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc52a0 .functor BUFZ 1, L_0x56336ffc53f0, C4<0>, C4<0>, C4<0>;
L_0x56336ffc5310 .functor BUFZ 1, L_0x56336ffc58c0, C4<0>, C4<0>, C4<0>;
L_0x56336ffc5380 .functor XOR 1, L_0x56336ffc5bb0, L_0x56336ffc5c50, C4<0>, C4<0>;
L_0x56336ffc53f0 .functor XOR 1, L_0x56336ffc5380, RS_0x7f7b8fe2f958, C4<0>, C4<0>;
L_0x56336ffc5460 .functor AND 1, L_0x56336ffc5bb0, L_0x56336ffc5c50, C4<1>, C4<1>;
L_0x56336ffc5570 .functor AND 1, L_0x56336ffc5bb0, RS_0x7f7b8fe2f958, C4<1>, C4<1>;
L_0x56336ffc56f0 .functor OR 1, L_0x56336ffc5460, L_0x56336ffc5570, C4<0>, C4<0>;
L_0x56336ffc5800 .functor AND 1, L_0x56336ffc5c50, RS_0x7f7b8fe2f958, C4<1>, C4<1>;
L_0x56336ffc58c0 .functor OR 1, L_0x56336ffc56f0, L_0x56336ffc5800, C4<0>, C4<0>;
v0x56336ff809d0_0 .net *"_ivl_10", 0 0, L_0x56336ffc5570;  1 drivers
v0x56336ff80ab0_0 .net *"_ivl_12", 0 0, L_0x56336ffc56f0;  1 drivers
v0x56336ff80b90_0 .net *"_ivl_14", 0 0, L_0x56336ffc5800;  1 drivers
v0x56336ff80c80_0 .net *"_ivl_4", 0 0, L_0x56336ffc5380;  1 drivers
v0x56336ff80d60_0 .net *"_ivl_8", 0 0, L_0x56336ffc5460;  1 drivers
v0x56336ff80e90_0 .net8 "cin", 0 0, RS_0x7f7b8fe2f958;  alias, 2 drivers
v0x56336ff80f30_0 .net8 "cout", 0 0, RS_0x7f7b8fe2f958;  alias, 2 drivers
v0x56336ff81020_0 .net "cout_wire", 0 0, L_0x56336ffc58c0;  1 drivers
v0x56336ff810c0_0 .net "in1", 0 0, L_0x56336ffc5bb0;  1 drivers
v0x56336ff81230_0 .net "in2", 0 0, L_0x56336ffc5c50;  1 drivers
v0x56336ff81310_0 .net "sum", 0 0, L_0x56336ffc52a0;  1 drivers
v0x56336ff813f0_0 .net "sum_wire", 0 0, L_0x56336ffc53f0;  1 drivers
S_0x56336ff81be0 .scope module, "adder_2_2" "adder_2" 3 97, 3 105 0, S_0x56336ff7f420;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc5ec0 .functor BUFZ 2, L_0x56336ffc7180, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe30108 .resolv tri, L_0x56336ffc60a0, L_0x56336ffc6a40;
L_0x56336ffc5f30 .functor BUFZ 1, RS_0x7f7b8fe30108, C4<0>, C4<0>, C4<0>;
v0x56336ff83a50_0 .net8 "cin", 0 0, RS_0x7f7b8fe2fe38;  alias, 2 drivers
v0x56336ff83b10_0 .net8 "cout", 0 0, RS_0x7f7b8fe2fe38;  alias, 2 drivers
v0x56336ff83bd0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe30108;  2 drivers
v0x56336ff83c70_0 .net "in1", 1 0, L_0x56336ffc7670;  1 drivers
v0x56336ff83d10_0 .net "in2", 1 0, L_0x56336ffc7760;  1 drivers
v0x56336ff83e40_0 .net "sum", 1 0, L_0x56336ffc5ec0;  1 drivers
v0x56336ff83f20_0 .net "sum_wire", 1 0, L_0x56336ffc7180;  1 drivers
L_0x56336ffc6800 .part L_0x56336ffc7670, 0, 1;
L_0x56336ffc68a0 .part L_0x56336ffc7760, 0, 1;
L_0x56336ffc7180 .concat8 [ 1 1 0 0], L_0x56336ffc6030, L_0x56336ffc69d0;
L_0x56336ffc7310 .part L_0x56336ffc7670, 1, 1;
L_0x56336ffc73b0 .part L_0x56336ffc7760, 1, 1;
S_0x56336ff81e60 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff81be0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc6030 .functor BUFZ 1, L_0x56336ffc6180, C4<0>, C4<0>, C4<0>;
L_0x56336ffc60a0 .functor BUFZ 1, L_0x56336ffc66a0, C4<0>, C4<0>, C4<0>;
L_0x56336ffc6110 .functor XOR 1, L_0x56336ffc6800, L_0x56336ffc68a0, C4<0>, C4<0>;
L_0x56336ffc6180 .functor XOR 1, L_0x56336ffc6110, RS_0x7f7b8fe2fe38, C4<0>, C4<0>;
L_0x56336ffc6350 .functor AND 1, L_0x56336ffc6800, L_0x56336ffc68a0, C4<1>, C4<1>;
L_0x56336ffc6460 .functor AND 1, L_0x56336ffc6800, RS_0x7f7b8fe2fe38, C4<1>, C4<1>;
L_0x56336ffc64d0 .functor OR 1, L_0x56336ffc6350, L_0x56336ffc6460, C4<0>, C4<0>;
L_0x56336ffc65e0 .functor AND 1, L_0x56336ffc68a0, RS_0x7f7b8fe2fe38, C4<1>, C4<1>;
L_0x56336ffc66a0 .functor OR 1, L_0x56336ffc64d0, L_0x56336ffc65e0, C4<0>, C4<0>;
v0x56336ff820c0_0 .net *"_ivl_10", 0 0, L_0x56336ffc6460;  1 drivers
v0x56336ff821c0_0 .net *"_ivl_12", 0 0, L_0x56336ffc64d0;  1 drivers
v0x56336ff822a0_0 .net *"_ivl_14", 0 0, L_0x56336ffc65e0;  1 drivers
v0x56336ff82390_0 .net *"_ivl_4", 0 0, L_0x56336ffc6110;  1 drivers
v0x56336ff82470_0 .net *"_ivl_8", 0 0, L_0x56336ffc6350;  1 drivers
v0x56336ff825a0_0 .net8 "cin", 0 0, RS_0x7f7b8fe2fe38;  alias, 2 drivers
v0x56336ff82640_0 .net8 "cout", 0 0, RS_0x7f7b8fe30108;  alias, 2 drivers
v0x56336ff826e0_0 .net "cout_wire", 0 0, L_0x56336ffc66a0;  1 drivers
v0x56336ff827a0_0 .net "in1", 0 0, L_0x56336ffc6800;  1 drivers
v0x56336ff82910_0 .net "in2", 0 0, L_0x56336ffc68a0;  1 drivers
v0x56336ff829f0_0 .net "sum", 0 0, L_0x56336ffc6030;  1 drivers
v0x56336ff82ad0_0 .net "sum_wire", 0 0, L_0x56336ffc6180;  1 drivers
S_0x56336ff82c80 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff81be0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc69d0 .functor BUFZ 1, L_0x56336ffc6b20, C4<0>, C4<0>, C4<0>;
L_0x56336ffc6a40 .functor BUFZ 1, L_0x56336ffc7020, C4<0>, C4<0>, C4<0>;
L_0x56336ffc6ab0 .functor XOR 1, L_0x56336ffc7310, L_0x56336ffc73b0, C4<0>, C4<0>;
L_0x56336ffc6b20 .functor XOR 1, L_0x56336ffc6ab0, RS_0x7f7b8fe30108, C4<0>, C4<0>;
L_0x56336ffc6bc0 .functor AND 1, L_0x56336ffc7310, L_0x56336ffc73b0, C4<1>, C4<1>;
L_0x56336ffc6cd0 .functor AND 1, L_0x56336ffc7310, RS_0x7f7b8fe30108, C4<1>, C4<1>;
L_0x56336ffc6e50 .functor OR 1, L_0x56336ffc6bc0, L_0x56336ffc6cd0, C4<0>, C4<0>;
L_0x56336ffc6f60 .functor AND 1, L_0x56336ffc73b0, RS_0x7f7b8fe30108, C4<1>, C4<1>;
L_0x56336ffc7020 .functor OR 1, L_0x56336ffc6e50, L_0x56336ffc6f60, C4<0>, C4<0>;
v0x56336ff82eb0_0 .net *"_ivl_10", 0 0, L_0x56336ffc6cd0;  1 drivers
v0x56336ff82f90_0 .net *"_ivl_12", 0 0, L_0x56336ffc6e50;  1 drivers
v0x56336ff83070_0 .net *"_ivl_14", 0 0, L_0x56336ffc6f60;  1 drivers
v0x56336ff83160_0 .net *"_ivl_4", 0 0, L_0x56336ffc6ab0;  1 drivers
v0x56336ff83240_0 .net *"_ivl_8", 0 0, L_0x56336ffc6bc0;  1 drivers
v0x56336ff83370_0 .net8 "cin", 0 0, RS_0x7f7b8fe30108;  alias, 2 drivers
v0x56336ff83410_0 .net8 "cout", 0 0, RS_0x7f7b8fe30108;  alias, 2 drivers
v0x56336ff83500_0 .net "cout_wire", 0 0, L_0x56336ffc7020;  1 drivers
v0x56336ff835a0_0 .net "in1", 0 0, L_0x56336ffc7310;  1 drivers
v0x56336ff83710_0 .net "in2", 0 0, L_0x56336ffc73b0;  1 drivers
v0x56336ff837f0_0 .net "sum", 0 0, L_0x56336ffc69d0;  1 drivers
v0x56336ff838d0_0 .net "sum_wire", 0 0, L_0x56336ffc6b20;  1 drivers
S_0x56336ff84750 .scope module, "adder_4_2" "adder_4" 3 77, 3 85 0, S_0x56336ff7f1f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc7990 .functor BUFZ 4, L_0x56336ffca820, C4<0000>, C4<0000>, C4<0000>;
RS_0x7f7b8fe30f48 .resolv tri, L_0x56336ffc7bf0, L_0x56336ffc9240;
L_0x56336ffc7a00 .functor BUFZ 1, RS_0x7f7b8fe30f48, C4<0>, C4<0>, C4<0>;
v0x56336ff893a0_0 .net8 "cin", 0 0, RS_0x7f7b8fe30798;  alias, 2 drivers
v0x56336ff89460_0 .net8 "cout", 0 0, RS_0x7f7b8fe30798;  alias, 2 drivers
v0x56336ff895b0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe30f48;  2 drivers
v0x56336ff896e0_0 .net "in1", 3 0, L_0x56336ffcad20;  1 drivers
v0x56336ff89780_0 .net "in2", 3 0, L_0x56336ffcae10;  1 drivers
v0x56336ff89860_0 .net "sum", 3 0, L_0x56336ffc7990;  1 drivers
v0x56336ff89940_0 .net "sum_wire", 3 0, L_0x56336ffca820;  1 drivers
L_0x56336ffc9090 .part L_0x56336ffcad20, 0, 2;
L_0x56336ffc9130 .part L_0x56336ffcae10, 0, 2;
L_0x56336ffca820 .concat8 [ 2 2 0 0], L_0x56336ffc7b80, L_0x56336ffc91d0;
L_0x56336ffca9b0 .part L_0x56336ffcad20, 2, 2;
L_0x56336ffcaaa0 .part L_0x56336ffcae10, 2, 2;
S_0x56336ff849d0 .scope module, "adder_2_1" "adder_2" 3 96, 3 105 0, S_0x56336ff84750;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc7b80 .functor BUFZ 2, L_0x56336ffc8d30, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe30a68 .resolv tri, L_0x56336ffc7cd0, L_0x56336ffc85f0;
L_0x56336ffc7bf0 .functor BUFZ 1, RS_0x7f7b8fe30a68, C4<0>, C4<0>, C4<0>;
v0x56336ff86870_0 .net8 "cin", 0 0, RS_0x7f7b8fe30798;  alias, 2 drivers
v0x56336ff86930_0 .net8 "cout", 0 0, RS_0x7f7b8fe30f48;  alias, 2 drivers
v0x56336ff869f0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe30a68;  2 drivers
v0x56336ff86a90_0 .net "in1", 1 0, L_0x56336ffc9090;  1 drivers
v0x56336ff86b50_0 .net "in2", 1 0, L_0x56336ffc9130;  1 drivers
v0x56336ff86c80_0 .net "sum", 1 0, L_0x56336ffc7b80;  1 drivers
v0x56336ff86d60_0 .net "sum_wire", 1 0, L_0x56336ffc8d30;  1 drivers
L_0x56336ffc8320 .part L_0x56336ffc9090, 0, 1;
L_0x56336ffc8450 .part L_0x56336ffc9130, 0, 1;
L_0x56336ffc8d30 .concat8 [ 1 1 0 0], L_0x56336ffc7c60, L_0x56336ffc8580;
L_0x56336ffc8ec0 .part L_0x56336ffc9090, 1, 1;
L_0x56336ffc8f60 .part L_0x56336ffc9130, 1, 1;
S_0x56336ff84c30 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff849d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc7c60 .functor BUFZ 1, L_0x56336ffc7db0, C4<0>, C4<0>, C4<0>;
L_0x56336ffc7cd0 .functor BUFZ 1, L_0x56336ffc81c0, C4<0>, C4<0>, C4<0>;
L_0x56336ffc7d40 .functor XOR 1, L_0x56336ffc8320, L_0x56336ffc8450, C4<0>, C4<0>;
L_0x56336ffc7db0 .functor XOR 1, L_0x56336ffc7d40, RS_0x7f7b8fe30798, C4<0>, C4<0>;
L_0x56336ffc7e70 .functor AND 1, L_0x56336ffc8320, L_0x56336ffc8450, C4<1>, C4<1>;
L_0x56336ffc7f80 .functor AND 1, L_0x56336ffc8320, RS_0x7f7b8fe30798, C4<1>, C4<1>;
L_0x56336ffc7ff0 .functor OR 1, L_0x56336ffc7e70, L_0x56336ffc7f80, C4<0>, C4<0>;
L_0x56336ffc8100 .functor AND 1, L_0x56336ffc8450, RS_0x7f7b8fe30798, C4<1>, C4<1>;
L_0x56336ffc81c0 .functor OR 1, L_0x56336ffc7ff0, L_0x56336ffc8100, C4<0>, C4<0>;
v0x56336ff84ee0_0 .net *"_ivl_10", 0 0, L_0x56336ffc7f80;  1 drivers
v0x56336ff84fe0_0 .net *"_ivl_12", 0 0, L_0x56336ffc7ff0;  1 drivers
v0x56336ff850c0_0 .net *"_ivl_14", 0 0, L_0x56336ffc8100;  1 drivers
v0x56336ff851b0_0 .net *"_ivl_4", 0 0, L_0x56336ffc7d40;  1 drivers
v0x56336ff85290_0 .net *"_ivl_8", 0 0, L_0x56336ffc7e70;  1 drivers
v0x56336ff853c0_0 .net8 "cin", 0 0, RS_0x7f7b8fe30798;  alias, 2 drivers
v0x56336ff85460_0 .net8 "cout", 0 0, RS_0x7f7b8fe30a68;  alias, 2 drivers
v0x56336ff85500_0 .net "cout_wire", 0 0, L_0x56336ffc81c0;  1 drivers
v0x56336ff855c0_0 .net "in1", 0 0, L_0x56336ffc8320;  1 drivers
v0x56336ff85730_0 .net "in2", 0 0, L_0x56336ffc8450;  1 drivers
v0x56336ff85810_0 .net "sum", 0 0, L_0x56336ffc7c60;  1 drivers
v0x56336ff858f0_0 .net "sum_wire", 0 0, L_0x56336ffc7db0;  1 drivers
S_0x56336ff85aa0 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff849d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc8580 .functor BUFZ 1, L_0x56336ffc86d0, C4<0>, C4<0>, C4<0>;
L_0x56336ffc85f0 .functor BUFZ 1, L_0x56336ffc8bd0, C4<0>, C4<0>, C4<0>;
L_0x56336ffc8660 .functor XOR 1, L_0x56336ffc8ec0, L_0x56336ffc8f60, C4<0>, C4<0>;
L_0x56336ffc86d0 .functor XOR 1, L_0x56336ffc8660, RS_0x7f7b8fe30a68, C4<0>, C4<0>;
L_0x56336ffc8770 .functor AND 1, L_0x56336ffc8ec0, L_0x56336ffc8f60, C4<1>, C4<1>;
L_0x56336ffc8880 .functor AND 1, L_0x56336ffc8ec0, RS_0x7f7b8fe30a68, C4<1>, C4<1>;
L_0x56336ffc8a00 .functor OR 1, L_0x56336ffc8770, L_0x56336ffc8880, C4<0>, C4<0>;
L_0x56336ffc8b10 .functor AND 1, L_0x56336ffc8f60, RS_0x7f7b8fe30a68, C4<1>, C4<1>;
L_0x56336ffc8bd0 .functor OR 1, L_0x56336ffc8a00, L_0x56336ffc8b10, C4<0>, C4<0>;
v0x56336ff85cd0_0 .net *"_ivl_10", 0 0, L_0x56336ffc8880;  1 drivers
v0x56336ff85db0_0 .net *"_ivl_12", 0 0, L_0x56336ffc8a00;  1 drivers
v0x56336ff85e90_0 .net *"_ivl_14", 0 0, L_0x56336ffc8b10;  1 drivers
v0x56336ff85f80_0 .net *"_ivl_4", 0 0, L_0x56336ffc8660;  1 drivers
v0x56336ff86060_0 .net *"_ivl_8", 0 0, L_0x56336ffc8770;  1 drivers
v0x56336ff86190_0 .net8 "cin", 0 0, RS_0x7f7b8fe30a68;  alias, 2 drivers
v0x56336ff86230_0 .net8 "cout", 0 0, RS_0x7f7b8fe30a68;  alias, 2 drivers
v0x56336ff86320_0 .net "cout_wire", 0 0, L_0x56336ffc8bd0;  1 drivers
v0x56336ff863c0_0 .net "in1", 0 0, L_0x56336ffc8ec0;  1 drivers
v0x56336ff86530_0 .net "in2", 0 0, L_0x56336ffc8f60;  1 drivers
v0x56336ff86610_0 .net "sum", 0 0, L_0x56336ffc8580;  1 drivers
v0x56336ff866f0_0 .net "sum_wire", 0 0, L_0x56336ffc86d0;  1 drivers
S_0x56336ff86ee0 .scope module, "adder_2_2" "adder_2" 3 97, 3 105 0, S_0x56336ff84750;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc91d0 .functor BUFZ 2, L_0x56336ffca4c0, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe31218 .resolv tri, L_0x56336ffc93b0, L_0x56336ffc9d80;
L_0x56336ffc9240 .functor BUFZ 1, RS_0x7f7b8fe31218, C4<0>, C4<0>, C4<0>;
v0x56336ff88d50_0 .net8 "cin", 0 0, RS_0x7f7b8fe30f48;  alias, 2 drivers
v0x56336ff88e10_0 .net8 "cout", 0 0, RS_0x7f7b8fe30f48;  alias, 2 drivers
v0x56336ff88ed0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe31218;  2 drivers
v0x56336ff88f70_0 .net "in1", 1 0, L_0x56336ffca9b0;  1 drivers
v0x56336ff89010_0 .net "in2", 1 0, L_0x56336ffcaaa0;  1 drivers
v0x56336ff89140_0 .net "sum", 1 0, L_0x56336ffc91d0;  1 drivers
v0x56336ff89220_0 .net "sum_wire", 1 0, L_0x56336ffca4c0;  1 drivers
L_0x56336ffc9b40 .part L_0x56336ffca9b0, 0, 1;
L_0x56336ffc9be0 .part L_0x56336ffcaaa0, 0, 1;
L_0x56336ffca4c0 .concat8 [ 1 1 0 0], L_0x56336ffc9340, L_0x56336ffc9d10;
L_0x56336ffca650 .part L_0x56336ffca9b0, 1, 1;
L_0x56336ffca6f0 .part L_0x56336ffcaaa0, 1, 1;
S_0x56336ff87160 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff86ee0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc9340 .functor BUFZ 1, L_0x56336ffc9490, C4<0>, C4<0>, C4<0>;
L_0x56336ffc93b0 .functor BUFZ 1, L_0x56336ffc99e0, C4<0>, C4<0>, C4<0>;
L_0x56336ffc9420 .functor XOR 1, L_0x56336ffc9b40, L_0x56336ffc9be0, C4<0>, C4<0>;
L_0x56336ffc9490 .functor XOR 1, L_0x56336ffc9420, RS_0x7f7b8fe30f48, C4<0>, C4<0>;
L_0x56336ffc9690 .functor AND 1, L_0x56336ffc9b40, L_0x56336ffc9be0, C4<1>, C4<1>;
L_0x56336ffc97a0 .functor AND 1, L_0x56336ffc9b40, RS_0x7f7b8fe30f48, C4<1>, C4<1>;
L_0x56336ffc9810 .functor OR 1, L_0x56336ffc9690, L_0x56336ffc97a0, C4<0>, C4<0>;
L_0x56336ffc9920 .functor AND 1, L_0x56336ffc9be0, RS_0x7f7b8fe30f48, C4<1>, C4<1>;
L_0x56336ffc99e0 .functor OR 1, L_0x56336ffc9810, L_0x56336ffc9920, C4<0>, C4<0>;
v0x56336ff873c0_0 .net *"_ivl_10", 0 0, L_0x56336ffc97a0;  1 drivers
v0x56336ff874c0_0 .net *"_ivl_12", 0 0, L_0x56336ffc9810;  1 drivers
v0x56336ff875a0_0 .net *"_ivl_14", 0 0, L_0x56336ffc9920;  1 drivers
v0x56336ff87690_0 .net *"_ivl_4", 0 0, L_0x56336ffc9420;  1 drivers
v0x56336ff87770_0 .net *"_ivl_8", 0 0, L_0x56336ffc9690;  1 drivers
v0x56336ff878a0_0 .net8 "cin", 0 0, RS_0x7f7b8fe30f48;  alias, 2 drivers
v0x56336ff87940_0 .net8 "cout", 0 0, RS_0x7f7b8fe31218;  alias, 2 drivers
v0x56336ff879e0_0 .net "cout_wire", 0 0, L_0x56336ffc99e0;  1 drivers
v0x56336ff87aa0_0 .net "in1", 0 0, L_0x56336ffc9b40;  1 drivers
v0x56336ff87c10_0 .net "in2", 0 0, L_0x56336ffc9be0;  1 drivers
v0x56336ff87cf0_0 .net "sum", 0 0, L_0x56336ffc9340;  1 drivers
v0x56336ff87dd0_0 .net "sum_wire", 0 0, L_0x56336ffc9490;  1 drivers
S_0x56336ff87f80 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff86ee0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffc9d10 .functor BUFZ 1, L_0x56336ffc9e60, C4<0>, C4<0>, C4<0>;
L_0x56336ffc9d80 .functor BUFZ 1, L_0x56336ffca360, C4<0>, C4<0>, C4<0>;
L_0x56336ffc9df0 .functor XOR 1, L_0x56336ffca650, L_0x56336ffca6f0, C4<0>, C4<0>;
L_0x56336ffc9e60 .functor XOR 1, L_0x56336ffc9df0, RS_0x7f7b8fe31218, C4<0>, C4<0>;
L_0x56336ffc9f00 .functor AND 1, L_0x56336ffca650, L_0x56336ffca6f0, C4<1>, C4<1>;
L_0x56336ffca010 .functor AND 1, L_0x56336ffca650, RS_0x7f7b8fe31218, C4<1>, C4<1>;
L_0x56336ffca190 .functor OR 1, L_0x56336ffc9f00, L_0x56336ffca010, C4<0>, C4<0>;
L_0x56336ffca2a0 .functor AND 1, L_0x56336ffca6f0, RS_0x7f7b8fe31218, C4<1>, C4<1>;
L_0x56336ffca360 .functor OR 1, L_0x56336ffca190, L_0x56336ffca2a0, C4<0>, C4<0>;
v0x56336ff881b0_0 .net *"_ivl_10", 0 0, L_0x56336ffca010;  1 drivers
v0x56336ff88290_0 .net *"_ivl_12", 0 0, L_0x56336ffca190;  1 drivers
v0x56336ff88370_0 .net *"_ivl_14", 0 0, L_0x56336ffca2a0;  1 drivers
v0x56336ff88460_0 .net *"_ivl_4", 0 0, L_0x56336ffc9df0;  1 drivers
v0x56336ff88540_0 .net *"_ivl_8", 0 0, L_0x56336ffc9f00;  1 drivers
v0x56336ff88670_0 .net8 "cin", 0 0, RS_0x7f7b8fe31218;  alias, 2 drivers
v0x56336ff88710_0 .net8 "cout", 0 0, RS_0x7f7b8fe31218;  alias, 2 drivers
v0x56336ff88800_0 .net "cout_wire", 0 0, L_0x56336ffca360;  1 drivers
v0x56336ff888a0_0 .net "in1", 0 0, L_0x56336ffca650;  1 drivers
v0x56336ff88a10_0 .net "in2", 0 0, L_0x56336ffca6f0;  1 drivers
v0x56336ff88af0_0 .net "sum", 0 0, L_0x56336ffc9d10;  1 drivers
v0x56336ff88bd0_0 .net "sum_wire", 0 0, L_0x56336ffc9e60;  1 drivers
S_0x56336ff8a770 .scope module, "adder_16_2" "adder_16" 3 37, 3 45 0, S_0x56336ff2cd10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 16 "in1";
    .port_info 3 /INPUT 16 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffcb3b0 .functor BUFZ 16, L_0x56336ffd88b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
RS_0x7f7b8fe33fd8 .resolv tri, L_0x56336ffcb500, L_0x56336ffd1fd0;
L_0x56336ffcb420 .functor BUFZ 1, RS_0x7f7b8fe33fd8, C4<0>, C4<0>, C4<0>;
v0x56336ffa0690_0 .net8 "cin", 0 0, RS_0x7f7b8fe31c08;  alias, 2 drivers
v0x56336ffa0750_0 .net8 "cout", 0 0, RS_0x7f7b8fe31c08;  alias, 2 drivers
v0x56336ffa0810_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe33fd8;  2 drivers
v0x56336ffa08b0_0 .net "in1", 15 0, L_0x56336ffd8db0;  1 drivers
v0x56336ffa0950_0 .net "in2", 15 0, L_0x56336ffd8ea0;  1 drivers
v0x56336ffa0a30_0 .net "sum", 15 0, L_0x56336ffcb3b0;  1 drivers
v0x56336ffa0b10_0 .net "sum_wire", 15 0, L_0x56336ffd88b0;  1 drivers
L_0x56336ffd1e20 .part L_0x56336ffd8db0, 0, 8;
L_0x56336ffd1ec0 .part L_0x56336ffd8ea0, 0, 8;
L_0x56336ffd88b0 .concat8 [ 8 8 0 0], L_0x56336ffcb490, L_0x56336ffd1f60;
L_0x56336ffd8a40 .part L_0x56336ffd8db0, 8, 8;
L_0x56336ffd8b30 .part L_0x56336ffd8ea0, 8, 8;
S_0x56336ff8a9f0 .scope module, "adder_8_1" "adder_8" 3 56, 3 65 0, S_0x56336ff8a770;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "in1";
    .port_info 3 /INPUT 8 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffcb490 .functor BUFZ 8, L_0x56336ffd1ab0, C4<00000000>, C4<00000000>, C4<00000000>;
RS_0x7f7b8fe32d18 .resolv tri, L_0x56336ffcb6f0, L_0x56336ffce920;
L_0x56336ffcb500 .functor BUFZ 1, RS_0x7f7b8fe32d18, C4<0>, C4<0>, C4<0>;
v0x56336ff95080_0 .net8 "cin", 0 0, RS_0x7f7b8fe31c08;  alias, 2 drivers
v0x56336ff951d0_0 .net8 "cout", 0 0, RS_0x7f7b8fe33fd8;  alias, 2 drivers
v0x56336ff95290_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe32d18;  2 drivers
v0x56336ff95330_0 .net "in1", 7 0, L_0x56336ffd1e20;  1 drivers
v0x56336ff953f0_0 .net "in2", 7 0, L_0x56336ffd1ec0;  1 drivers
v0x56336ff954d0_0 .net "sum", 7 0, L_0x56336ffcb490;  1 drivers
v0x56336ff955b0_0 .net "sum_wire", 7 0, L_0x56336ffd1ab0;  1 drivers
L_0x56336ffce770 .part L_0x56336ffd1e20, 0, 4;
L_0x56336ffce810 .part L_0x56336ffd1ec0, 0, 4;
L_0x56336ffd1ab0 .concat8 [ 4 4 0 0], L_0x56336ffcb680, L_0x56336ffce8b0;
L_0x56336ffd1c40 .part L_0x56336ffd1e20, 4, 4;
L_0x56336ffd1d30 .part L_0x56336ffd1ec0, 4, 4;
S_0x56336ff8ac50 .scope module, "adder_4_1" "adder_4" 3 76, 3 85 0, S_0x56336ff8a9f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffcb680 .functor BUFZ 4, L_0x56336ffce400, C4<0000>, C4<0000>, C4<0000>;
RS_0x7f7b8fe323b8 .resolv tri, L_0x56336ffcb7d0, L_0x56336ffcce20;
L_0x56336ffcb6f0 .functor BUFZ 1, RS_0x7f7b8fe323b8, C4<0>, C4<0>, C4<0>;
v0x56336ff8f920_0 .net8 "cin", 0 0, RS_0x7f7b8fe31c08;  alias, 2 drivers
v0x56336ff8f9e0_0 .net8 "cout", 0 0, RS_0x7f7b8fe32d18;  alias, 2 drivers
v0x56336ff8faa0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe323b8;  2 drivers
v0x56336ff8fbd0_0 .net "in1", 3 0, L_0x56336ffce770;  1 drivers
v0x56336ff8fc90_0 .net "in2", 3 0, L_0x56336ffce810;  1 drivers
v0x56336ff8fd70_0 .net "sum", 3 0, L_0x56336ffcb680;  1 drivers
v0x56336ff8fe50_0 .net "sum_wire", 3 0, L_0x56336ffce400;  1 drivers
L_0x56336ffccc70 .part L_0x56336ffce770, 0, 2;
L_0x56336ffccd10 .part L_0x56336ffce810, 0, 2;
L_0x56336ffce400 .concat8 [ 2 2 0 0], L_0x56336ffcb760, L_0x56336ffccdb0;
L_0x56336ffce590 .part L_0x56336ffce770, 2, 2;
L_0x56336ffce680 .part L_0x56336ffce810, 2, 2;
S_0x56336ff8af00 .scope module, "adder_2_1" "adder_2" 3 96, 3 105 0, S_0x56336ff8ac50;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffcb760 .functor BUFZ 2, L_0x56336ffcc910, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe31ed8 .resolv tri, L_0x56336ffcb8b0, L_0x56336ffcc1d0;
L_0x56336ffcb7d0 .functor BUFZ 1, RS_0x7f7b8fe31ed8, C4<0>, C4<0>, C4<0>;
v0x56336ff8cdf0_0 .net8 "cin", 0 0, RS_0x7f7b8fe31c08;  alias, 2 drivers
v0x56336ff8ceb0_0 .net8 "cout", 0 0, RS_0x7f7b8fe323b8;  alias, 2 drivers
v0x56336ff8cf70_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe31ed8;  2 drivers
v0x56336ff8d010_0 .net "in1", 1 0, L_0x56336ffccc70;  1 drivers
v0x56336ff8d0d0_0 .net "in2", 1 0, L_0x56336ffccd10;  1 drivers
v0x56336ff8d200_0 .net "sum", 1 0, L_0x56336ffcb760;  1 drivers
v0x56336ff8d2e0_0 .net "sum_wire", 1 0, L_0x56336ffcc910;  1 drivers
L_0x56336ffcbf00 .part L_0x56336ffccc70, 0, 1;
L_0x56336ffcc030 .part L_0x56336ffccd10, 0, 1;
L_0x56336ffcc910 .concat8 [ 1 1 0 0], L_0x56336ffcb840, L_0x56336ffcc160;
L_0x56336ffccaa0 .part L_0x56336ffccc70, 1, 1;
L_0x56336ffccb40 .part L_0x56336ffccd10, 1, 1;
S_0x56336ff8b1b0 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff8af00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffcb840 .functor BUFZ 1, L_0x56336ffcb990, C4<0>, C4<0>, C4<0>;
L_0x56336ffcb8b0 .functor BUFZ 1, L_0x56336ffcbda0, C4<0>, C4<0>, C4<0>;
L_0x56336ffcb920 .functor XOR 1, L_0x56336ffcbf00, L_0x56336ffcc030, C4<0>, C4<0>;
L_0x56336ffcb990 .functor XOR 1, L_0x56336ffcb920, RS_0x7f7b8fe31c08, C4<0>, C4<0>;
L_0x56336ffcba50 .functor AND 1, L_0x56336ffcbf00, L_0x56336ffcc030, C4<1>, C4<1>;
L_0x56336ffcbb60 .functor AND 1, L_0x56336ffcbf00, RS_0x7f7b8fe31c08, C4<1>, C4<1>;
L_0x56336ffcbbd0 .functor OR 1, L_0x56336ffcba50, L_0x56336ffcbb60, C4<0>, C4<0>;
L_0x56336ffcbce0 .functor AND 1, L_0x56336ffcc030, RS_0x7f7b8fe31c08, C4<1>, C4<1>;
L_0x56336ffcbda0 .functor OR 1, L_0x56336ffcbbd0, L_0x56336ffcbce0, C4<0>, C4<0>;
v0x56336ff8b460_0 .net *"_ivl_10", 0 0, L_0x56336ffcbb60;  1 drivers
v0x56336ff8b560_0 .net *"_ivl_12", 0 0, L_0x56336ffcbbd0;  1 drivers
v0x56336ff8b640_0 .net *"_ivl_14", 0 0, L_0x56336ffcbce0;  1 drivers
v0x56336ff8b730_0 .net *"_ivl_4", 0 0, L_0x56336ffcb920;  1 drivers
v0x56336ff8b810_0 .net *"_ivl_8", 0 0, L_0x56336ffcba50;  1 drivers
v0x56336ff8b940_0 .net8 "cin", 0 0, RS_0x7f7b8fe31c08;  alias, 2 drivers
v0x56336ff8b9e0_0 .net8 "cout", 0 0, RS_0x7f7b8fe31ed8;  alias, 2 drivers
v0x56336ff8ba80_0 .net "cout_wire", 0 0, L_0x56336ffcbda0;  1 drivers
v0x56336ff8bb40_0 .net "in1", 0 0, L_0x56336ffcbf00;  1 drivers
v0x56336ff8bcb0_0 .net "in2", 0 0, L_0x56336ffcc030;  1 drivers
v0x56336ff8bd90_0 .net "sum", 0 0, L_0x56336ffcb840;  1 drivers
v0x56336ff8be70_0 .net "sum_wire", 0 0, L_0x56336ffcb990;  1 drivers
S_0x56336ff8c020 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff8af00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffcc160 .functor BUFZ 1, L_0x56336ffcc2b0, C4<0>, C4<0>, C4<0>;
L_0x56336ffcc1d0 .functor BUFZ 1, L_0x56336ffcc7b0, C4<0>, C4<0>, C4<0>;
L_0x56336ffcc240 .functor XOR 1, L_0x56336ffccaa0, L_0x56336ffccb40, C4<0>, C4<0>;
L_0x56336ffcc2b0 .functor XOR 1, L_0x56336ffcc240, RS_0x7f7b8fe31ed8, C4<0>, C4<0>;
L_0x56336ffcc350 .functor AND 1, L_0x56336ffccaa0, L_0x56336ffccb40, C4<1>, C4<1>;
L_0x56336ffcc460 .functor AND 1, L_0x56336ffccaa0, RS_0x7f7b8fe31ed8, C4<1>, C4<1>;
L_0x56336ffcc5e0 .functor OR 1, L_0x56336ffcc350, L_0x56336ffcc460, C4<0>, C4<0>;
L_0x56336ffcc6f0 .functor AND 1, L_0x56336ffccb40, RS_0x7f7b8fe31ed8, C4<1>, C4<1>;
L_0x56336ffcc7b0 .functor OR 1, L_0x56336ffcc5e0, L_0x56336ffcc6f0, C4<0>, C4<0>;
v0x56336ff8c250_0 .net *"_ivl_10", 0 0, L_0x56336ffcc460;  1 drivers
v0x56336ff8c330_0 .net *"_ivl_12", 0 0, L_0x56336ffcc5e0;  1 drivers
v0x56336ff8c410_0 .net *"_ivl_14", 0 0, L_0x56336ffcc6f0;  1 drivers
v0x56336ff8c500_0 .net *"_ivl_4", 0 0, L_0x56336ffcc240;  1 drivers
v0x56336ff8c5e0_0 .net *"_ivl_8", 0 0, L_0x56336ffcc350;  1 drivers
v0x56336ff8c710_0 .net8 "cin", 0 0, RS_0x7f7b8fe31ed8;  alias, 2 drivers
v0x56336ff8c7b0_0 .net8 "cout", 0 0, RS_0x7f7b8fe31ed8;  alias, 2 drivers
v0x56336ff8c8a0_0 .net "cout_wire", 0 0, L_0x56336ffcc7b0;  1 drivers
v0x56336ff8c940_0 .net "in1", 0 0, L_0x56336ffccaa0;  1 drivers
v0x56336ff8cab0_0 .net "in2", 0 0, L_0x56336ffccb40;  1 drivers
v0x56336ff8cb90_0 .net "sum", 0 0, L_0x56336ffcc160;  1 drivers
v0x56336ff8cc70_0 .net "sum_wire", 0 0, L_0x56336ffcc2b0;  1 drivers
S_0x56336ff8d460 .scope module, "adder_2_2" "adder_2" 3 97, 3 105 0, S_0x56336ff8ac50;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffccdb0 .functor BUFZ 2, L_0x56336ffce0a0, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe32688 .resolv tri, L_0x56336ffccf90, L_0x56336ffcd960;
L_0x56336ffcce20 .functor BUFZ 1, RS_0x7f7b8fe32688, C4<0>, C4<0>, C4<0>;
v0x56336ff8f2d0_0 .net8 "cin", 0 0, RS_0x7f7b8fe323b8;  alias, 2 drivers
v0x56336ff8f390_0 .net8 "cout", 0 0, RS_0x7f7b8fe323b8;  alias, 2 drivers
v0x56336ff8f450_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe32688;  2 drivers
v0x56336ff8f4f0_0 .net "in1", 1 0, L_0x56336ffce590;  1 drivers
v0x56336ff8f590_0 .net "in2", 1 0, L_0x56336ffce680;  1 drivers
v0x56336ff8f6c0_0 .net "sum", 1 0, L_0x56336ffccdb0;  1 drivers
v0x56336ff8f7a0_0 .net "sum_wire", 1 0, L_0x56336ffce0a0;  1 drivers
L_0x56336ffcd720 .part L_0x56336ffce590, 0, 1;
L_0x56336ffcd7c0 .part L_0x56336ffce680, 0, 1;
L_0x56336ffce0a0 .concat8 [ 1 1 0 0], L_0x56336ffccf20, L_0x56336ffcd8f0;
L_0x56336ffce230 .part L_0x56336ffce590, 1, 1;
L_0x56336ffce2d0 .part L_0x56336ffce680, 1, 1;
S_0x56336ff8d6e0 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff8d460;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffccf20 .functor BUFZ 1, L_0x56336ffcd070, C4<0>, C4<0>, C4<0>;
L_0x56336ffccf90 .functor BUFZ 1, L_0x56336ffcd5c0, C4<0>, C4<0>, C4<0>;
L_0x56336ffcd000 .functor XOR 1, L_0x56336ffcd720, L_0x56336ffcd7c0, C4<0>, C4<0>;
L_0x56336ffcd070 .functor XOR 1, L_0x56336ffcd000, RS_0x7f7b8fe323b8, C4<0>, C4<0>;
L_0x56336ffcd270 .functor AND 1, L_0x56336ffcd720, L_0x56336ffcd7c0, C4<1>, C4<1>;
L_0x56336ffcd380 .functor AND 1, L_0x56336ffcd720, RS_0x7f7b8fe323b8, C4<1>, C4<1>;
L_0x56336ffcd3f0 .functor OR 1, L_0x56336ffcd270, L_0x56336ffcd380, C4<0>, C4<0>;
L_0x56336ffcd500 .functor AND 1, L_0x56336ffcd7c0, RS_0x7f7b8fe323b8, C4<1>, C4<1>;
L_0x56336ffcd5c0 .functor OR 1, L_0x56336ffcd3f0, L_0x56336ffcd500, C4<0>, C4<0>;
v0x56336ff8d940_0 .net *"_ivl_10", 0 0, L_0x56336ffcd380;  1 drivers
v0x56336ff8da40_0 .net *"_ivl_12", 0 0, L_0x56336ffcd3f0;  1 drivers
v0x56336ff8db20_0 .net *"_ivl_14", 0 0, L_0x56336ffcd500;  1 drivers
v0x56336ff8dc10_0 .net *"_ivl_4", 0 0, L_0x56336ffcd000;  1 drivers
v0x56336ff8dcf0_0 .net *"_ivl_8", 0 0, L_0x56336ffcd270;  1 drivers
v0x56336ff8de20_0 .net8 "cin", 0 0, RS_0x7f7b8fe323b8;  alias, 2 drivers
v0x56336ff8dec0_0 .net8 "cout", 0 0, RS_0x7f7b8fe32688;  alias, 2 drivers
v0x56336ff8df60_0 .net "cout_wire", 0 0, L_0x56336ffcd5c0;  1 drivers
v0x56336ff8e020_0 .net "in1", 0 0, L_0x56336ffcd720;  1 drivers
v0x56336ff8e190_0 .net "in2", 0 0, L_0x56336ffcd7c0;  1 drivers
v0x56336ff8e270_0 .net "sum", 0 0, L_0x56336ffccf20;  1 drivers
v0x56336ff8e350_0 .net "sum_wire", 0 0, L_0x56336ffcd070;  1 drivers
S_0x56336ff8e500 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff8d460;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffcd8f0 .functor BUFZ 1, L_0x56336ffcda40, C4<0>, C4<0>, C4<0>;
L_0x56336ffcd960 .functor BUFZ 1, L_0x56336ffcdf40, C4<0>, C4<0>, C4<0>;
L_0x56336ffcd9d0 .functor XOR 1, L_0x56336ffce230, L_0x56336ffce2d0, C4<0>, C4<0>;
L_0x56336ffcda40 .functor XOR 1, L_0x56336ffcd9d0, RS_0x7f7b8fe32688, C4<0>, C4<0>;
L_0x56336ffcdae0 .functor AND 1, L_0x56336ffce230, L_0x56336ffce2d0, C4<1>, C4<1>;
L_0x56336ffcdbf0 .functor AND 1, L_0x56336ffce230, RS_0x7f7b8fe32688, C4<1>, C4<1>;
L_0x56336ffcdd70 .functor OR 1, L_0x56336ffcdae0, L_0x56336ffcdbf0, C4<0>, C4<0>;
L_0x56336ffcde80 .functor AND 1, L_0x56336ffce2d0, RS_0x7f7b8fe32688, C4<1>, C4<1>;
L_0x56336ffcdf40 .functor OR 1, L_0x56336ffcdd70, L_0x56336ffcde80, C4<0>, C4<0>;
v0x56336ff8e730_0 .net *"_ivl_10", 0 0, L_0x56336ffcdbf0;  1 drivers
v0x56336ff8e810_0 .net *"_ivl_12", 0 0, L_0x56336ffcdd70;  1 drivers
v0x56336ff8e8f0_0 .net *"_ivl_14", 0 0, L_0x56336ffcde80;  1 drivers
v0x56336ff8e9e0_0 .net *"_ivl_4", 0 0, L_0x56336ffcd9d0;  1 drivers
v0x56336ff8eac0_0 .net *"_ivl_8", 0 0, L_0x56336ffcdae0;  1 drivers
v0x56336ff8ebf0_0 .net8 "cin", 0 0, RS_0x7f7b8fe32688;  alias, 2 drivers
v0x56336ff8ec90_0 .net8 "cout", 0 0, RS_0x7f7b8fe32688;  alias, 2 drivers
v0x56336ff8ed80_0 .net "cout_wire", 0 0, L_0x56336ffcdf40;  1 drivers
v0x56336ff8ee20_0 .net "in1", 0 0, L_0x56336ffce230;  1 drivers
v0x56336ff8ef90_0 .net "in2", 0 0, L_0x56336ffce2d0;  1 drivers
v0x56336ff8f070_0 .net "sum", 0 0, L_0x56336ffcd8f0;  1 drivers
v0x56336ff8f150_0 .net "sum_wire", 0 0, L_0x56336ffcda40;  1 drivers
S_0x56336ff8ffd0 .scope module, "adder_4_2" "adder_4" 3 77, 3 85 0, S_0x56336ff8a9f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffce8b0 .functor BUFZ 4, L_0x56336ffd1740, C4<0000>, C4<0000>, C4<0000>;
RS_0x7f7b8fe334c8 .resolv tri, L_0x56336ffceb10, L_0x56336ffd0160;
L_0x56336ffce920 .functor BUFZ 1, RS_0x7f7b8fe334c8, C4<0>, C4<0>, C4<0>;
v0x56336ff94960_0 .net8 "cin", 0 0, RS_0x7f7b8fe32d18;  alias, 2 drivers
v0x56336ff94a20_0 .net8 "cout", 0 0, RS_0x7f7b8fe32d18;  alias, 2 drivers
v0x56336ff94b70_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe334c8;  2 drivers
v0x56336ff94ca0_0 .net "in1", 3 0, L_0x56336ffd1c40;  1 drivers
v0x56336ff94d40_0 .net "in2", 3 0, L_0x56336ffd1d30;  1 drivers
v0x56336ff94e20_0 .net "sum", 3 0, L_0x56336ffce8b0;  1 drivers
v0x56336ff94f00_0 .net "sum_wire", 3 0, L_0x56336ffd1740;  1 drivers
L_0x56336ffcffb0 .part L_0x56336ffd1c40, 0, 2;
L_0x56336ffd0050 .part L_0x56336ffd1d30, 0, 2;
L_0x56336ffd1740 .concat8 [ 2 2 0 0], L_0x56336ffceaa0, L_0x56336ffd00f0;
L_0x56336ffd18d0 .part L_0x56336ffd1c40, 2, 2;
L_0x56336ffd19c0 .part L_0x56336ffd1d30, 2, 2;
S_0x56336ff901e0 .scope module, "adder_2_1" "adder_2" 3 96, 3 105 0, S_0x56336ff8ffd0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffceaa0 .functor BUFZ 2, L_0x56336ffcfc50, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe32fe8 .resolv tri, L_0x56336ffcebf0, L_0x56336ffcf510;
L_0x56336ffceb10 .functor BUFZ 1, RS_0x7f7b8fe32fe8, C4<0>, C4<0>, C4<0>;
v0x56336ff91e30_0 .net8 "cin", 0 0, RS_0x7f7b8fe32d18;  alias, 2 drivers
v0x56336ff91ef0_0 .net8 "cout", 0 0, RS_0x7f7b8fe334c8;  alias, 2 drivers
v0x56336ff91fb0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe32fe8;  2 drivers
v0x56336ff92050_0 .net "in1", 1 0, L_0x56336ffcffb0;  1 drivers
v0x56336ff92110_0 .net "in2", 1 0, L_0x56336ffd0050;  1 drivers
v0x56336ff92240_0 .net "sum", 1 0, L_0x56336ffceaa0;  1 drivers
v0x56336ff92320_0 .net "sum_wire", 1 0, L_0x56336ffcfc50;  1 drivers
L_0x56336ffcf240 .part L_0x56336ffcffb0, 0, 1;
L_0x56336ffcf370 .part L_0x56336ffd0050, 0, 1;
L_0x56336ffcfc50 .concat8 [ 1 1 0 0], L_0x56336ffceb80, L_0x56336ffcf4a0;
L_0x56336ffcfde0 .part L_0x56336ffcffb0, 1, 1;
L_0x56336ffcfe80 .part L_0x56336ffd0050, 1, 1;
S_0x56336ff903f0 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff901e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffceb80 .functor BUFZ 1, L_0x56336ffcecd0, C4<0>, C4<0>, C4<0>;
L_0x56336ffcebf0 .functor BUFZ 1, L_0x56336ffcf0e0, C4<0>, C4<0>, C4<0>;
L_0x56336ffcec60 .functor XOR 1, L_0x56336ffcf240, L_0x56336ffcf370, C4<0>, C4<0>;
L_0x56336ffcecd0 .functor XOR 1, L_0x56336ffcec60, RS_0x7f7b8fe32d18, C4<0>, C4<0>;
L_0x56336ffced90 .functor AND 1, L_0x56336ffcf240, L_0x56336ffcf370, C4<1>, C4<1>;
L_0x56336ffceea0 .functor AND 1, L_0x56336ffcf240, RS_0x7f7b8fe32d18, C4<1>, C4<1>;
L_0x56336ffcef10 .functor OR 1, L_0x56336ffced90, L_0x56336ffceea0, C4<0>, C4<0>;
L_0x56336ffcf020 .functor AND 1, L_0x56336ffcf370, RS_0x7f7b8fe32d18, C4<1>, C4<1>;
L_0x56336ffcf0e0 .functor OR 1, L_0x56336ffcef10, L_0x56336ffcf020, C4<0>, C4<0>;
v0x56336ff90600_0 .net *"_ivl_10", 0 0, L_0x56336ffceea0;  1 drivers
v0x56336ff906a0_0 .net *"_ivl_12", 0 0, L_0x56336ffcef10;  1 drivers
v0x56336ff90740_0 .net *"_ivl_14", 0 0, L_0x56336ffcf020;  1 drivers
v0x56336ff907e0_0 .net *"_ivl_4", 0 0, L_0x56336ffcec60;  1 drivers
v0x56336ff90880_0 .net *"_ivl_8", 0 0, L_0x56336ffced90;  1 drivers
v0x56336ff90920_0 .net8 "cin", 0 0, RS_0x7f7b8fe32d18;  alias, 2 drivers
v0x56336ff909c0_0 .net8 "cout", 0 0, RS_0x7f7b8fe32fe8;  alias, 2 drivers
v0x56336ff90a60_0 .net "cout_wire", 0 0, L_0x56336ffcf0e0;  1 drivers
v0x56336ff90b00_0 .net "in1", 0 0, L_0x56336ffcf240;  1 drivers
v0x56336ff90c70_0 .net "in2", 0 0, L_0x56336ffcf370;  1 drivers
v0x56336ff90d50_0 .net "sum", 0 0, L_0x56336ffceb80;  1 drivers
v0x56336ff90e30_0 .net "sum_wire", 0 0, L_0x56336ffcecd0;  1 drivers
S_0x56336ff90fe0 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff901e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffcf4a0 .functor BUFZ 1, L_0x56336ffcf5f0, C4<0>, C4<0>, C4<0>;
L_0x56336ffcf510 .functor BUFZ 1, L_0x56336ffcfaf0, C4<0>, C4<0>, C4<0>;
L_0x56336ffcf580 .functor XOR 1, L_0x56336ffcfde0, L_0x56336ffcfe80, C4<0>, C4<0>;
L_0x56336ffcf5f0 .functor XOR 1, L_0x56336ffcf580, RS_0x7f7b8fe32fe8, C4<0>, C4<0>;
L_0x56336ffcf690 .functor AND 1, L_0x56336ffcfde0, L_0x56336ffcfe80, C4<1>, C4<1>;
L_0x56336ffcf7a0 .functor AND 1, L_0x56336ffcfde0, RS_0x7f7b8fe32fe8, C4<1>, C4<1>;
L_0x56336ffcf920 .functor OR 1, L_0x56336ffcf690, L_0x56336ffcf7a0, C4<0>, C4<0>;
L_0x56336ffcfa30 .functor AND 1, L_0x56336ffcfe80, RS_0x7f7b8fe32fe8, C4<1>, C4<1>;
L_0x56336ffcfaf0 .functor OR 1, L_0x56336ffcf920, L_0x56336ffcfa30, C4<0>, C4<0>;
v0x56336ff91290_0 .net *"_ivl_10", 0 0, L_0x56336ffcf7a0;  1 drivers
v0x56336ff91370_0 .net *"_ivl_12", 0 0, L_0x56336ffcf920;  1 drivers
v0x56336ff91450_0 .net *"_ivl_14", 0 0, L_0x56336ffcfa30;  1 drivers
v0x56336ff91540_0 .net *"_ivl_4", 0 0, L_0x56336ffcf580;  1 drivers
v0x56336ff91620_0 .net *"_ivl_8", 0 0, L_0x56336ffcf690;  1 drivers
v0x56336ff91750_0 .net8 "cin", 0 0, RS_0x7f7b8fe32fe8;  alias, 2 drivers
v0x56336ff917f0_0 .net8 "cout", 0 0, RS_0x7f7b8fe32fe8;  alias, 2 drivers
v0x56336ff918e0_0 .net "cout_wire", 0 0, L_0x56336ffcfaf0;  1 drivers
v0x56336ff91980_0 .net "in1", 0 0, L_0x56336ffcfde0;  1 drivers
v0x56336ff91af0_0 .net "in2", 0 0, L_0x56336ffcfe80;  1 drivers
v0x56336ff91bd0_0 .net "sum", 0 0, L_0x56336ffcf4a0;  1 drivers
v0x56336ff91cb0_0 .net "sum_wire", 0 0, L_0x56336ffcf5f0;  1 drivers
S_0x56336ff924a0 .scope module, "adder_2_2" "adder_2" 3 97, 3 105 0, S_0x56336ff8ffd0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffd00f0 .functor BUFZ 2, L_0x56336ffd13e0, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe33798 .resolv tri, L_0x56336ffd02d0, L_0x56336ffd0ca0;
L_0x56336ffd0160 .functor BUFZ 1, RS_0x7f7b8fe33798, C4<0>, C4<0>, C4<0>;
v0x56336ff94310_0 .net8 "cin", 0 0, RS_0x7f7b8fe334c8;  alias, 2 drivers
v0x56336ff943d0_0 .net8 "cout", 0 0, RS_0x7f7b8fe334c8;  alias, 2 drivers
v0x56336ff94490_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe33798;  2 drivers
v0x56336ff94530_0 .net "in1", 1 0, L_0x56336ffd18d0;  1 drivers
v0x56336ff945d0_0 .net "in2", 1 0, L_0x56336ffd19c0;  1 drivers
v0x56336ff94700_0 .net "sum", 1 0, L_0x56336ffd00f0;  1 drivers
v0x56336ff947e0_0 .net "sum_wire", 1 0, L_0x56336ffd13e0;  1 drivers
L_0x56336ffd0a60 .part L_0x56336ffd18d0, 0, 1;
L_0x56336ffd0b00 .part L_0x56336ffd19c0, 0, 1;
L_0x56336ffd13e0 .concat8 [ 1 1 0 0], L_0x56336ffd0260, L_0x56336ffd0c30;
L_0x56336ffd1570 .part L_0x56336ffd18d0, 1, 1;
L_0x56336ffd1610 .part L_0x56336ffd19c0, 1, 1;
S_0x56336ff92720 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff924a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffd0260 .functor BUFZ 1, L_0x56336ffd03b0, C4<0>, C4<0>, C4<0>;
L_0x56336ffd02d0 .functor BUFZ 1, L_0x56336ffd0900, C4<0>, C4<0>, C4<0>;
L_0x56336ffd0340 .functor XOR 1, L_0x56336ffd0a60, L_0x56336ffd0b00, C4<0>, C4<0>;
L_0x56336ffd03b0 .functor XOR 1, L_0x56336ffd0340, RS_0x7f7b8fe334c8, C4<0>, C4<0>;
L_0x56336ffd05b0 .functor AND 1, L_0x56336ffd0a60, L_0x56336ffd0b00, C4<1>, C4<1>;
L_0x56336ffd06c0 .functor AND 1, L_0x56336ffd0a60, RS_0x7f7b8fe334c8, C4<1>, C4<1>;
L_0x56336ffd0730 .functor OR 1, L_0x56336ffd05b0, L_0x56336ffd06c0, C4<0>, C4<0>;
L_0x56336ffd0840 .functor AND 1, L_0x56336ffd0b00, RS_0x7f7b8fe334c8, C4<1>, C4<1>;
L_0x56336ffd0900 .functor OR 1, L_0x56336ffd0730, L_0x56336ffd0840, C4<0>, C4<0>;
v0x56336ff92980_0 .net *"_ivl_10", 0 0, L_0x56336ffd06c0;  1 drivers
v0x56336ff92a80_0 .net *"_ivl_12", 0 0, L_0x56336ffd0730;  1 drivers
v0x56336ff92b60_0 .net *"_ivl_14", 0 0, L_0x56336ffd0840;  1 drivers
v0x56336ff92c50_0 .net *"_ivl_4", 0 0, L_0x56336ffd0340;  1 drivers
v0x56336ff92d30_0 .net *"_ivl_8", 0 0, L_0x56336ffd05b0;  1 drivers
v0x56336ff92e60_0 .net8 "cin", 0 0, RS_0x7f7b8fe334c8;  alias, 2 drivers
v0x56336ff92f00_0 .net8 "cout", 0 0, RS_0x7f7b8fe33798;  alias, 2 drivers
v0x56336ff92fa0_0 .net "cout_wire", 0 0, L_0x56336ffd0900;  1 drivers
v0x56336ff93060_0 .net "in1", 0 0, L_0x56336ffd0a60;  1 drivers
v0x56336ff931d0_0 .net "in2", 0 0, L_0x56336ffd0b00;  1 drivers
v0x56336ff932b0_0 .net "sum", 0 0, L_0x56336ffd0260;  1 drivers
v0x56336ff93390_0 .net "sum_wire", 0 0, L_0x56336ffd03b0;  1 drivers
S_0x56336ff93540 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff924a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffd0c30 .functor BUFZ 1, L_0x56336ffd0d80, C4<0>, C4<0>, C4<0>;
L_0x56336ffd0ca0 .functor BUFZ 1, L_0x56336ffd1280, C4<0>, C4<0>, C4<0>;
L_0x56336ffd0d10 .functor XOR 1, L_0x56336ffd1570, L_0x56336ffd1610, C4<0>, C4<0>;
L_0x56336ffd0d80 .functor XOR 1, L_0x56336ffd0d10, RS_0x7f7b8fe33798, C4<0>, C4<0>;
L_0x56336ffd0e20 .functor AND 1, L_0x56336ffd1570, L_0x56336ffd1610, C4<1>, C4<1>;
L_0x56336ffd0f30 .functor AND 1, L_0x56336ffd1570, RS_0x7f7b8fe33798, C4<1>, C4<1>;
L_0x56336ffd10b0 .functor OR 1, L_0x56336ffd0e20, L_0x56336ffd0f30, C4<0>, C4<0>;
L_0x56336ffd11c0 .functor AND 1, L_0x56336ffd1610, RS_0x7f7b8fe33798, C4<1>, C4<1>;
L_0x56336ffd1280 .functor OR 1, L_0x56336ffd10b0, L_0x56336ffd11c0, C4<0>, C4<0>;
v0x56336ff93770_0 .net *"_ivl_10", 0 0, L_0x56336ffd0f30;  1 drivers
v0x56336ff93850_0 .net *"_ivl_12", 0 0, L_0x56336ffd10b0;  1 drivers
v0x56336ff93930_0 .net *"_ivl_14", 0 0, L_0x56336ffd11c0;  1 drivers
v0x56336ff93a20_0 .net *"_ivl_4", 0 0, L_0x56336ffd0d10;  1 drivers
v0x56336ff93b00_0 .net *"_ivl_8", 0 0, L_0x56336ffd0e20;  1 drivers
v0x56336ff93c30_0 .net8 "cin", 0 0, RS_0x7f7b8fe33798;  alias, 2 drivers
v0x56336ff93cd0_0 .net8 "cout", 0 0, RS_0x7f7b8fe33798;  alias, 2 drivers
v0x56336ff93dc0_0 .net "cout_wire", 0 0, L_0x56336ffd1280;  1 drivers
v0x56336ff93e60_0 .net "in1", 0 0, L_0x56336ffd1570;  1 drivers
v0x56336ff93fd0_0 .net "in2", 0 0, L_0x56336ffd1610;  1 drivers
v0x56336ff940b0_0 .net "sum", 0 0, L_0x56336ffd0c30;  1 drivers
v0x56336ff94190_0 .net "sum_wire", 0 0, L_0x56336ffd0d80;  1 drivers
S_0x56336ff95730 .scope module, "adder_8_2" "adder_8" 3 57, 3 65 0, S_0x56336ff8a770;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "in1";
    .port_info 3 /INPUT 8 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffd1f60 .functor BUFZ 8, L_0x56336ffd8540, C4<00000000>, C4<00000000>, C4<00000000>;
RS_0x7f7b8fe350e8 .resolv tri, L_0x56336ffd20b0, L_0x56336ffd5320;
L_0x56336ffd1fd0 .functor BUFZ 1, RS_0x7f7b8fe350e8, C4<0>, C4<0>, C4<0>;
v0x56336ffa0000_0 .net8 "cin", 0 0, RS_0x7f7b8fe33fd8;  alias, 2 drivers
v0x56336ffa0150_0 .net8 "cout", 0 0, RS_0x7f7b8fe33fd8;  alias, 2 drivers
v0x56336ffa0210_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe350e8;  2 drivers
v0x56336ffa02b0_0 .net "in1", 7 0, L_0x56336ffd8a40;  1 drivers
v0x56336ffa0350_0 .net "in2", 7 0, L_0x56336ffd8b30;  1 drivers
v0x56336ffa0430_0 .net "sum", 7 0, L_0x56336ffd1f60;  1 drivers
v0x56336ffa0510_0 .net "sum_wire", 7 0, L_0x56336ffd8540;  1 drivers
L_0x56336ffd5170 .part L_0x56336ffd8a40, 0, 4;
L_0x56336ffd5210 .part L_0x56336ffd8b30, 0, 4;
L_0x56336ffd8540 .concat8 [ 4 4 0 0], L_0x56336ffd2040, L_0x56336ffd52b0;
L_0x56336ffd86d0 .part L_0x56336ffd8a40, 4, 4;
L_0x56336ffd87c0 .part L_0x56336ffd8b30, 4, 4;
S_0x56336ff95960 .scope module, "adder_4_1" "adder_4" 3 76, 3 85 0, S_0x56336ff95730;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffd2040 .functor BUFZ 4, L_0x56336ffd4e00, C4<0000>, C4<0000>, C4<0000>;
RS_0x7f7b8fe34788 .resolv tri, L_0x56336ffd2190, L_0x56336ffd37f0;
L_0x56336ffd20b0 .functor BUFZ 1, RS_0x7f7b8fe34788, C4<0>, C4<0>, C4<0>;
v0x56336ff9a5e0_0 .net8 "cin", 0 0, RS_0x7f7b8fe33fd8;  alias, 2 drivers
v0x56336ff9a6a0_0 .net8 "cout", 0 0, RS_0x7f7b8fe350e8;  alias, 2 drivers
v0x56336ff9a760_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe34788;  2 drivers
v0x56336ff9a890_0 .net "in1", 3 0, L_0x56336ffd5170;  1 drivers
v0x56336ff9a950_0 .net "in2", 3 0, L_0x56336ffd5210;  1 drivers
v0x56336ff9aa30_0 .net "sum", 3 0, L_0x56336ffd2040;  1 drivers
v0x56336ff9ab10_0 .net "sum_wire", 3 0, L_0x56336ffd4e00;  1 drivers
L_0x56336ffd3640 .part L_0x56336ffd5170, 0, 2;
L_0x56336ffd36e0 .part L_0x56336ffd5210, 0, 2;
L_0x56336ffd4e00 .concat8 [ 2 2 0 0], L_0x56336ffd2120, L_0x56336ffd3780;
L_0x56336ffd4f90 .part L_0x56336ffd5170, 2, 2;
L_0x56336ffd5080 .part L_0x56336ffd5210, 2, 2;
S_0x56336ff95bc0 .scope module, "adder_2_1" "adder_2" 3 96, 3 105 0, S_0x56336ff95960;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffd2120 .functor BUFZ 2, L_0x56336ffd32e0, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe342a8 .resolv tri, L_0x56336ffd2300, L_0x56336ffd2b30;
L_0x56336ffd2190 .functor BUFZ 1, RS_0x7f7b8fe342a8, C4<0>, C4<0>, C4<0>;
v0x56336ff97ab0_0 .net8 "cin", 0 0, RS_0x7f7b8fe33fd8;  alias, 2 drivers
v0x56336ff97b70_0 .net8 "cout", 0 0, RS_0x7f7b8fe34788;  alias, 2 drivers
v0x56336ff97c30_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe342a8;  2 drivers
v0x56336ff97cd0_0 .net "in1", 1 0, L_0x56336ffd3640;  1 drivers
v0x56336ff97d90_0 .net "in2", 1 0, L_0x56336ffd36e0;  1 drivers
v0x56336ff97ec0_0 .net "sum", 1 0, L_0x56336ffd2120;  1 drivers
v0x56336ff97fa0_0 .net "sum_wire", 1 0, L_0x56336ffd32e0;  1 drivers
L_0x56336ffd2860 .part L_0x56336ffd3640, 0, 1;
L_0x56336ffd2990 .part L_0x56336ffd36e0, 0, 1;
L_0x56336ffd32e0 .concat8 [ 1 1 0 0], L_0x56336ffd2290, L_0x56336ffd2ac0;
L_0x56336ffd3470 .part L_0x56336ffd3640, 1, 1;
L_0x56336ffd3510 .part L_0x56336ffd36e0, 1, 1;
S_0x56336ff95e70 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff95bc0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffd2290 .functor BUFZ 1, L_0x56336ffd23e0, C4<0>, C4<0>, C4<0>;
L_0x56336ffd2300 .functor BUFZ 1, L_0x56336ffd2700, C4<0>, C4<0>, C4<0>;
L_0x56336ffd2370 .functor XOR 1, L_0x56336ffd2860, L_0x56336ffd2990, C4<0>, C4<0>;
L_0x56336ffd23e0 .functor XOR 1, L_0x56336ffd2370, RS_0x7f7b8fe33fd8, C4<0>, C4<0>;
L_0x56336ffd2450 .functor AND 1, L_0x56336ffd2860, L_0x56336ffd2990, C4<1>, C4<1>;
L_0x56336ffd24c0 .functor AND 1, L_0x56336ffd2860, RS_0x7f7b8fe33fd8, C4<1>, C4<1>;
L_0x56336ffd2530 .functor OR 1, L_0x56336ffd2450, L_0x56336ffd24c0, C4<0>, C4<0>;
L_0x56336ffd2640 .functor AND 1, L_0x56336ffd2990, RS_0x7f7b8fe33fd8, C4<1>, C4<1>;
L_0x56336ffd2700 .functor OR 1, L_0x56336ffd2530, L_0x56336ffd2640, C4<0>, C4<0>;
v0x56336ff96120_0 .net *"_ivl_10", 0 0, L_0x56336ffd24c0;  1 drivers
v0x56336ff96220_0 .net *"_ivl_12", 0 0, L_0x56336ffd2530;  1 drivers
v0x56336ff96300_0 .net *"_ivl_14", 0 0, L_0x56336ffd2640;  1 drivers
v0x56336ff963f0_0 .net *"_ivl_4", 0 0, L_0x56336ffd2370;  1 drivers
v0x56336ff964d0_0 .net *"_ivl_8", 0 0, L_0x56336ffd2450;  1 drivers
v0x56336ff96600_0 .net8 "cin", 0 0, RS_0x7f7b8fe33fd8;  alias, 2 drivers
v0x56336ff966a0_0 .net8 "cout", 0 0, RS_0x7f7b8fe342a8;  alias, 2 drivers
v0x56336ff96740_0 .net "cout_wire", 0 0, L_0x56336ffd2700;  1 drivers
v0x56336ff96800_0 .net "in1", 0 0, L_0x56336ffd2860;  1 drivers
v0x56336ff96970_0 .net "in2", 0 0, L_0x56336ffd2990;  1 drivers
v0x56336ff96a50_0 .net "sum", 0 0, L_0x56336ffd2290;  1 drivers
v0x56336ff96b30_0 .net "sum_wire", 0 0, L_0x56336ffd23e0;  1 drivers
S_0x56336ff96ce0 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff95bc0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffd2ac0 .functor BUFZ 1, L_0x56336ffd2c10, C4<0>, C4<0>, C4<0>;
L_0x56336ffd2b30 .functor BUFZ 1, L_0x56336ffd3180, C4<0>, C4<0>, C4<0>;
L_0x56336ffd2ba0 .functor XOR 1, L_0x56336ffd3470, L_0x56336ffd3510, C4<0>, C4<0>;
L_0x56336ffd2c10 .functor XOR 1, L_0x56336ffd2ba0, RS_0x7f7b8fe342a8, C4<0>, C4<0>;
L_0x56336ffd2d20 .functor AND 1, L_0x56336ffd3470, L_0x56336ffd3510, C4<1>, C4<1>;
L_0x56336ffd2e30 .functor AND 1, L_0x56336ffd3470, RS_0x7f7b8fe342a8, C4<1>, C4<1>;
L_0x56336ffd2fb0 .functor OR 1, L_0x56336ffd2d20, L_0x56336ffd2e30, C4<0>, C4<0>;
L_0x56336ffd30c0 .functor AND 1, L_0x56336ffd3510, RS_0x7f7b8fe342a8, C4<1>, C4<1>;
L_0x56336ffd3180 .functor OR 1, L_0x56336ffd2fb0, L_0x56336ffd30c0, C4<0>, C4<0>;
v0x56336ff96f10_0 .net *"_ivl_10", 0 0, L_0x56336ffd2e30;  1 drivers
v0x56336ff96ff0_0 .net *"_ivl_12", 0 0, L_0x56336ffd2fb0;  1 drivers
v0x56336ff970d0_0 .net *"_ivl_14", 0 0, L_0x56336ffd30c0;  1 drivers
v0x56336ff971c0_0 .net *"_ivl_4", 0 0, L_0x56336ffd2ba0;  1 drivers
v0x56336ff972a0_0 .net *"_ivl_8", 0 0, L_0x56336ffd2d20;  1 drivers
v0x56336ff973d0_0 .net8 "cin", 0 0, RS_0x7f7b8fe342a8;  alias, 2 drivers
v0x56336ff97470_0 .net8 "cout", 0 0, RS_0x7f7b8fe342a8;  alias, 2 drivers
v0x56336ff97560_0 .net "cout_wire", 0 0, L_0x56336ffd3180;  1 drivers
v0x56336ff97600_0 .net "in1", 0 0, L_0x56336ffd3470;  1 drivers
v0x56336ff97770_0 .net "in2", 0 0, L_0x56336ffd3510;  1 drivers
v0x56336ff97850_0 .net "sum", 0 0, L_0x56336ffd2ac0;  1 drivers
v0x56336ff97930_0 .net "sum_wire", 0 0, L_0x56336ffd2c10;  1 drivers
S_0x56336ff98120 .scope module, "adder_2_2" "adder_2" 3 97, 3 105 0, S_0x56336ff95960;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffd3780 .functor BUFZ 2, L_0x56336ffd4aa0, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe34a58 .resolv tri, L_0x56336ffd3960, L_0x56336ffd4330;
L_0x56336ffd37f0 .functor BUFZ 1, RS_0x7f7b8fe34a58, C4<0>, C4<0>, C4<0>;
v0x56336ff99f90_0 .net8 "cin", 0 0, RS_0x7f7b8fe34788;  alias, 2 drivers
v0x56336ff9a050_0 .net8 "cout", 0 0, RS_0x7f7b8fe34788;  alias, 2 drivers
v0x56336ff9a110_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe34a58;  2 drivers
v0x56336ff9a1b0_0 .net "in1", 1 0, L_0x56336ffd4f90;  1 drivers
v0x56336ff9a250_0 .net "in2", 1 0, L_0x56336ffd5080;  1 drivers
v0x56336ff9a380_0 .net "sum", 1 0, L_0x56336ffd3780;  1 drivers
v0x56336ff9a460_0 .net "sum_wire", 1 0, L_0x56336ffd4aa0;  1 drivers
L_0x56336ffd40f0 .part L_0x56336ffd4f90, 0, 1;
L_0x56336ffd4190 .part L_0x56336ffd5080, 0, 1;
L_0x56336ffd4aa0 .concat8 [ 1 1 0 0], L_0x56336ffd38f0, L_0x56336ffd42c0;
L_0x56336ffd4c30 .part L_0x56336ffd4f90, 1, 1;
L_0x56336ffd4cd0 .part L_0x56336ffd5080, 1, 1;
S_0x56336ff983a0 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff98120;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffd38f0 .functor BUFZ 1, L_0x56336ffd3a40, C4<0>, C4<0>, C4<0>;
L_0x56336ffd3960 .functor BUFZ 1, L_0x56336ffd3f90, C4<0>, C4<0>, C4<0>;
L_0x56336ffd39d0 .functor XOR 1, L_0x56336ffd40f0, L_0x56336ffd4190, C4<0>, C4<0>;
L_0x56336ffd3a40 .functor XOR 1, L_0x56336ffd39d0, RS_0x7f7b8fe34788, C4<0>, C4<0>;
L_0x56336ffd3c40 .functor AND 1, L_0x56336ffd40f0, L_0x56336ffd4190, C4<1>, C4<1>;
L_0x56336ffd3d50 .functor AND 1, L_0x56336ffd40f0, RS_0x7f7b8fe34788, C4<1>, C4<1>;
L_0x56336ffd3dc0 .functor OR 1, L_0x56336ffd3c40, L_0x56336ffd3d50, C4<0>, C4<0>;
L_0x56336ffd3ed0 .functor AND 1, L_0x56336ffd4190, RS_0x7f7b8fe34788, C4<1>, C4<1>;
L_0x56336ffd3f90 .functor OR 1, L_0x56336ffd3dc0, L_0x56336ffd3ed0, C4<0>, C4<0>;
v0x56336ff98600_0 .net *"_ivl_10", 0 0, L_0x56336ffd3d50;  1 drivers
v0x56336ff98700_0 .net *"_ivl_12", 0 0, L_0x56336ffd3dc0;  1 drivers
v0x56336ff987e0_0 .net *"_ivl_14", 0 0, L_0x56336ffd3ed0;  1 drivers
v0x56336ff988d0_0 .net *"_ivl_4", 0 0, L_0x56336ffd39d0;  1 drivers
v0x56336ff989b0_0 .net *"_ivl_8", 0 0, L_0x56336ffd3c40;  1 drivers
v0x56336ff98ae0_0 .net8 "cin", 0 0, RS_0x7f7b8fe34788;  alias, 2 drivers
v0x56336ff98b80_0 .net8 "cout", 0 0, RS_0x7f7b8fe34a58;  alias, 2 drivers
v0x56336ff98c20_0 .net "cout_wire", 0 0, L_0x56336ffd3f90;  1 drivers
v0x56336ff98ce0_0 .net "in1", 0 0, L_0x56336ffd40f0;  1 drivers
v0x56336ff98e50_0 .net "in2", 0 0, L_0x56336ffd4190;  1 drivers
v0x56336ff98f30_0 .net "sum", 0 0, L_0x56336ffd38f0;  1 drivers
v0x56336ff99010_0 .net "sum_wire", 0 0, L_0x56336ffd3a40;  1 drivers
S_0x56336ff991c0 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff98120;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffd42c0 .functor BUFZ 1, L_0x56336ffd4440, C4<0>, C4<0>, C4<0>;
L_0x56336ffd4330 .functor BUFZ 1, L_0x56336ffd4940, C4<0>, C4<0>, C4<0>;
L_0x56336ffd43a0 .functor XOR 1, L_0x56336ffd4c30, L_0x56336ffd4cd0, C4<0>, C4<0>;
L_0x56336ffd4440 .functor XOR 1, L_0x56336ffd43a0, RS_0x7f7b8fe34a58, C4<0>, C4<0>;
L_0x56336ffd44e0 .functor AND 1, L_0x56336ffd4c30, L_0x56336ffd4cd0, C4<1>, C4<1>;
L_0x56336ffd45f0 .functor AND 1, L_0x56336ffd4c30, RS_0x7f7b8fe34a58, C4<1>, C4<1>;
L_0x56336ffd4770 .functor OR 1, L_0x56336ffd44e0, L_0x56336ffd45f0, C4<0>, C4<0>;
L_0x56336ffd4880 .functor AND 1, L_0x56336ffd4cd0, RS_0x7f7b8fe34a58, C4<1>, C4<1>;
L_0x56336ffd4940 .functor OR 1, L_0x56336ffd4770, L_0x56336ffd4880, C4<0>, C4<0>;
v0x56336ff993f0_0 .net *"_ivl_10", 0 0, L_0x56336ffd45f0;  1 drivers
v0x56336ff994d0_0 .net *"_ivl_12", 0 0, L_0x56336ffd4770;  1 drivers
v0x56336ff995b0_0 .net *"_ivl_14", 0 0, L_0x56336ffd4880;  1 drivers
v0x56336ff996a0_0 .net *"_ivl_4", 0 0, L_0x56336ffd43a0;  1 drivers
v0x56336ff99780_0 .net *"_ivl_8", 0 0, L_0x56336ffd44e0;  1 drivers
v0x56336ff998b0_0 .net8 "cin", 0 0, RS_0x7f7b8fe34a58;  alias, 2 drivers
v0x56336ff99950_0 .net8 "cout", 0 0, RS_0x7f7b8fe34a58;  alias, 2 drivers
v0x56336ff99a40_0 .net "cout_wire", 0 0, L_0x56336ffd4940;  1 drivers
v0x56336ff99ae0_0 .net "in1", 0 0, L_0x56336ffd4c30;  1 drivers
v0x56336ff99c50_0 .net "in2", 0 0, L_0x56336ffd4cd0;  1 drivers
v0x56336ff99d30_0 .net "sum", 0 0, L_0x56336ffd42c0;  1 drivers
v0x56336ff99e10_0 .net "sum_wire", 0 0, L_0x56336ffd4440;  1 drivers
S_0x56336ff9ac90 .scope module, "adder_4_2" "adder_4" 3 77, 3 85 0, S_0x56336ff95730;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffd52b0 .functor BUFZ 4, L_0x56336ffd81d0, C4<0000>, C4<0000>, C4<0000>;
RS_0x7f7b8fe35898 .resolv tri, L_0x56336ffd5510, L_0x56336ffd6b90;
L_0x56336ffd5320 .functor BUFZ 1, RS_0x7f7b8fe35898, C4<0>, C4<0>, C4<0>;
v0x56336ff9f8e0_0 .net8 "cin", 0 0, RS_0x7f7b8fe350e8;  alias, 2 drivers
v0x56336ff9f9a0_0 .net8 "cout", 0 0, RS_0x7f7b8fe350e8;  alias, 2 drivers
v0x56336ff9faf0_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe35898;  2 drivers
v0x56336ff9fc20_0 .net "in1", 3 0, L_0x56336ffd86d0;  1 drivers
v0x56336ff9fcc0_0 .net "in2", 3 0, L_0x56336ffd87c0;  1 drivers
v0x56336ff9fda0_0 .net "sum", 3 0, L_0x56336ffd52b0;  1 drivers
v0x56336ff9fe80_0 .net "sum_wire", 3 0, L_0x56336ffd81d0;  1 drivers
L_0x56336ffd69e0 .part L_0x56336ffd86d0, 0, 2;
L_0x56336ffd6a80 .part L_0x56336ffd87c0, 0, 2;
L_0x56336ffd81d0 .concat8 [ 2 2 0 0], L_0x56336ffd54a0, L_0x56336ffd6b20;
L_0x56336ffd8360 .part L_0x56336ffd86d0, 2, 2;
L_0x56336ffd8450 .part L_0x56336ffd87c0, 2, 2;
S_0x56336ff9af10 .scope module, "adder_2_1" "adder_2" 3 96, 3 105 0, S_0x56336ff9ac90;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffd54a0 .functor BUFZ 2, L_0x56336ffd6680, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe353b8 .resolv tri, L_0x56336ffd55f0, L_0x56336ffd5f40;
L_0x56336ffd5510 .functor BUFZ 1, RS_0x7f7b8fe353b8, C4<0>, C4<0>, C4<0>;
v0x56336ff9cdb0_0 .net8 "cin", 0 0, RS_0x7f7b8fe350e8;  alias, 2 drivers
v0x56336ff9ce70_0 .net8 "cout", 0 0, RS_0x7f7b8fe35898;  alias, 2 drivers
v0x56336ff9cf30_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe353b8;  2 drivers
v0x56336ff9cfd0_0 .net "in1", 1 0, L_0x56336ffd69e0;  1 drivers
v0x56336ff9d090_0 .net "in2", 1 0, L_0x56336ffd6a80;  1 drivers
v0x56336ff9d1c0_0 .net "sum", 1 0, L_0x56336ffd54a0;  1 drivers
v0x56336ff9d2a0_0 .net "sum_wire", 1 0, L_0x56336ffd6680;  1 drivers
L_0x56336ffd5c70 .part L_0x56336ffd69e0, 0, 1;
L_0x56336ffd5da0 .part L_0x56336ffd6a80, 0, 1;
L_0x56336ffd6680 .concat8 [ 1 1 0 0], L_0x56336ffd5580, L_0x56336ffd5ed0;
L_0x56336ffd6810 .part L_0x56336ffd69e0, 1, 1;
L_0x56336ffd68b0 .part L_0x56336ffd6a80, 1, 1;
S_0x56336ff9b170 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff9af10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffd5580 .functor BUFZ 1, L_0x56336ffd56d0, C4<0>, C4<0>, C4<0>;
L_0x56336ffd55f0 .functor BUFZ 1, L_0x56336ffd5b10, C4<0>, C4<0>, C4<0>;
L_0x56336ffd5660 .functor XOR 1, L_0x56336ffd5c70, L_0x56336ffd5da0, C4<0>, C4<0>;
L_0x56336ffd56d0 .functor XOR 1, L_0x56336ffd5660, RS_0x7f7b8fe350e8, C4<0>, C4<0>;
L_0x56336ffd57c0 .functor AND 1, L_0x56336ffd5c70, L_0x56336ffd5da0, C4<1>, C4<1>;
L_0x56336ffd58d0 .functor AND 1, L_0x56336ffd5c70, RS_0x7f7b8fe350e8, C4<1>, C4<1>;
L_0x56336ffd5940 .functor OR 1, L_0x56336ffd57c0, L_0x56336ffd58d0, C4<0>, C4<0>;
L_0x56336ffd5a50 .functor AND 1, L_0x56336ffd5da0, RS_0x7f7b8fe350e8, C4<1>, C4<1>;
L_0x56336ffd5b10 .functor OR 1, L_0x56336ffd5940, L_0x56336ffd5a50, C4<0>, C4<0>;
v0x56336ff9b420_0 .net *"_ivl_10", 0 0, L_0x56336ffd58d0;  1 drivers
v0x56336ff9b520_0 .net *"_ivl_12", 0 0, L_0x56336ffd5940;  1 drivers
v0x56336ff9b600_0 .net *"_ivl_14", 0 0, L_0x56336ffd5a50;  1 drivers
v0x56336ff9b6f0_0 .net *"_ivl_4", 0 0, L_0x56336ffd5660;  1 drivers
v0x56336ff9b7d0_0 .net *"_ivl_8", 0 0, L_0x56336ffd57c0;  1 drivers
v0x56336ff9b900_0 .net8 "cin", 0 0, RS_0x7f7b8fe350e8;  alias, 2 drivers
v0x56336ff9b9a0_0 .net8 "cout", 0 0, RS_0x7f7b8fe353b8;  alias, 2 drivers
v0x56336ff9ba40_0 .net "cout_wire", 0 0, L_0x56336ffd5b10;  1 drivers
v0x56336ff9bb00_0 .net "in1", 0 0, L_0x56336ffd5c70;  1 drivers
v0x56336ff9bc70_0 .net "in2", 0 0, L_0x56336ffd5da0;  1 drivers
v0x56336ff9bd50_0 .net "sum", 0 0, L_0x56336ffd5580;  1 drivers
v0x56336ff9be30_0 .net "sum_wire", 0 0, L_0x56336ffd56d0;  1 drivers
S_0x56336ff9bfe0 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff9af10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffd5ed0 .functor BUFZ 1, L_0x56336ffd6020, C4<0>, C4<0>, C4<0>;
L_0x56336ffd5f40 .functor BUFZ 1, L_0x56336ffd6520, C4<0>, C4<0>, C4<0>;
L_0x56336ffd5fb0 .functor XOR 1, L_0x56336ffd6810, L_0x56336ffd68b0, C4<0>, C4<0>;
L_0x56336ffd6020 .functor XOR 1, L_0x56336ffd5fb0, RS_0x7f7b8fe353b8, C4<0>, C4<0>;
L_0x56336ffd60c0 .functor AND 1, L_0x56336ffd6810, L_0x56336ffd68b0, C4<1>, C4<1>;
L_0x56336ffd61d0 .functor AND 1, L_0x56336ffd6810, RS_0x7f7b8fe353b8, C4<1>, C4<1>;
L_0x56336ffd6350 .functor OR 1, L_0x56336ffd60c0, L_0x56336ffd61d0, C4<0>, C4<0>;
L_0x56336ffd6460 .functor AND 1, L_0x56336ffd68b0, RS_0x7f7b8fe353b8, C4<1>, C4<1>;
L_0x56336ffd6520 .functor OR 1, L_0x56336ffd6350, L_0x56336ffd6460, C4<0>, C4<0>;
v0x56336ff9c210_0 .net *"_ivl_10", 0 0, L_0x56336ffd61d0;  1 drivers
v0x56336ff9c2f0_0 .net *"_ivl_12", 0 0, L_0x56336ffd6350;  1 drivers
v0x56336ff9c3d0_0 .net *"_ivl_14", 0 0, L_0x56336ffd6460;  1 drivers
v0x56336ff9c4c0_0 .net *"_ivl_4", 0 0, L_0x56336ffd5fb0;  1 drivers
v0x56336ff9c5a0_0 .net *"_ivl_8", 0 0, L_0x56336ffd60c0;  1 drivers
v0x56336ff9c6d0_0 .net8 "cin", 0 0, RS_0x7f7b8fe353b8;  alias, 2 drivers
v0x56336ff9c770_0 .net8 "cout", 0 0, RS_0x7f7b8fe353b8;  alias, 2 drivers
v0x56336ff9c860_0 .net "cout_wire", 0 0, L_0x56336ffd6520;  1 drivers
v0x56336ff9c900_0 .net "in1", 0 0, L_0x56336ffd6810;  1 drivers
v0x56336ff9ca70_0 .net "in2", 0 0, L_0x56336ffd68b0;  1 drivers
v0x56336ff9cb50_0 .net "sum", 0 0, L_0x56336ffd5ed0;  1 drivers
v0x56336ff9cc30_0 .net "sum_wire", 0 0, L_0x56336ffd6020;  1 drivers
S_0x56336ff9d420 .scope module, "adder_2_2" "adder_2" 3 97, 3 105 0, S_0x56336ff9ac90;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 2 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 2 "in1";
    .port_info 3 /INPUT 2 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffd6b20 .functor BUFZ 2, L_0x56336ffd7e70, C4<00>, C4<00>, C4<00>;
RS_0x7f7b8fe35b68 .resolv tri, L_0x56336ffd6d00, L_0x56336ffd76d0;
L_0x56336ffd6b90 .functor BUFZ 1, RS_0x7f7b8fe35b68, C4<0>, C4<0>, C4<0>;
v0x56336ff9f290_0 .net8 "cin", 0 0, RS_0x7f7b8fe35898;  alias, 2 drivers
v0x56336ff9f350_0 .net8 "cout", 0 0, RS_0x7f7b8fe35898;  alias, 2 drivers
v0x56336ff9f410_0 .net8 "cout_wire", 0 0, RS_0x7f7b8fe35b68;  2 drivers
v0x56336ff9f4b0_0 .net "in1", 1 0, L_0x56336ffd8360;  1 drivers
v0x56336ff9f550_0 .net "in2", 1 0, L_0x56336ffd8450;  1 drivers
v0x56336ff9f680_0 .net "sum", 1 0, L_0x56336ffd6b20;  1 drivers
v0x56336ff9f760_0 .net "sum_wire", 1 0, L_0x56336ffd7e70;  1 drivers
L_0x56336ffd7490 .part L_0x56336ffd8360, 0, 1;
L_0x56336ffd7530 .part L_0x56336ffd8450, 0, 1;
L_0x56336ffd7e70 .concat8 [ 1 1 0 0], L_0x56336ffd6c90, L_0x56336ffd7660;
L_0x56336ffd8000 .part L_0x56336ffd8360, 1, 1;
L_0x56336ffd80a0 .part L_0x56336ffd8450, 1, 1;
S_0x56336ff9d6a0 .scope module, "adder_1_1" "adder_1" 3 116, 3 125 0, S_0x56336ff9d420;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffd6c90 .functor BUFZ 1, L_0x56336ffd6de0, C4<0>, C4<0>, C4<0>;
L_0x56336ffd6d00 .functor BUFZ 1, L_0x56336ffd7330, C4<0>, C4<0>, C4<0>;
L_0x56336ffd6d70 .functor XOR 1, L_0x56336ffd7490, L_0x56336ffd7530, C4<0>, C4<0>;
L_0x56336ffd6de0 .functor XOR 1, L_0x56336ffd6d70, RS_0x7f7b8fe35898, C4<0>, C4<0>;
L_0x56336ffd6fe0 .functor AND 1, L_0x56336ffd7490, L_0x56336ffd7530, C4<1>, C4<1>;
L_0x56336ffd70f0 .functor AND 1, L_0x56336ffd7490, RS_0x7f7b8fe35898, C4<1>, C4<1>;
L_0x56336ffd7160 .functor OR 1, L_0x56336ffd6fe0, L_0x56336ffd70f0, C4<0>, C4<0>;
L_0x56336ffd7270 .functor AND 1, L_0x56336ffd7530, RS_0x7f7b8fe35898, C4<1>, C4<1>;
L_0x56336ffd7330 .functor OR 1, L_0x56336ffd7160, L_0x56336ffd7270, C4<0>, C4<0>;
v0x56336ff9d900_0 .net *"_ivl_10", 0 0, L_0x56336ffd70f0;  1 drivers
v0x56336ff9da00_0 .net *"_ivl_12", 0 0, L_0x56336ffd7160;  1 drivers
v0x56336ff9dae0_0 .net *"_ivl_14", 0 0, L_0x56336ffd7270;  1 drivers
v0x56336ff9dbd0_0 .net *"_ivl_4", 0 0, L_0x56336ffd6d70;  1 drivers
v0x56336ff9dcb0_0 .net *"_ivl_8", 0 0, L_0x56336ffd6fe0;  1 drivers
v0x56336ff9dde0_0 .net8 "cin", 0 0, RS_0x7f7b8fe35898;  alias, 2 drivers
v0x56336ff9de80_0 .net8 "cout", 0 0, RS_0x7f7b8fe35b68;  alias, 2 drivers
v0x56336ff9df20_0 .net "cout_wire", 0 0, L_0x56336ffd7330;  1 drivers
v0x56336ff9dfe0_0 .net "in1", 0 0, L_0x56336ffd7490;  1 drivers
v0x56336ff9e150_0 .net "in2", 0 0, L_0x56336ffd7530;  1 drivers
v0x56336ff9e230_0 .net "sum", 0 0, L_0x56336ffd6c90;  1 drivers
v0x56336ff9e310_0 .net "sum_wire", 0 0, L_0x56336ffd6de0;  1 drivers
S_0x56336ff9e4c0 .scope module, "adder_1_2" "adder_1" 3 117, 3 125 0, S_0x56336ff9d420;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "cin";
L_0x56336ffd7660 .functor BUFZ 1, L_0x56336ffd7810, C4<0>, C4<0>, C4<0>;
L_0x56336ffd76d0 .functor BUFZ 1, L_0x56336ffd7d10, C4<0>, C4<0>, C4<0>;
L_0x56336ffd7740 .functor XOR 1, L_0x56336ffd8000, L_0x56336ffd80a0, C4<0>, C4<0>;
L_0x56336ffd7810 .functor XOR 1, L_0x56336ffd7740, RS_0x7f7b8fe35b68, C4<0>, C4<0>;
L_0x56336ffd78b0 .functor AND 1, L_0x56336ffd8000, L_0x56336ffd80a0, C4<1>, C4<1>;
L_0x56336ffd79c0 .functor AND 1, L_0x56336ffd8000, RS_0x7f7b8fe35b68, C4<1>, C4<1>;
L_0x56336ffd7b40 .functor OR 1, L_0x56336ffd78b0, L_0x56336ffd79c0, C4<0>, C4<0>;
L_0x56336ffd7c50 .functor AND 1, L_0x56336ffd80a0, RS_0x7f7b8fe35b68, C4<1>, C4<1>;
L_0x56336ffd7d10 .functor OR 1, L_0x56336ffd7b40, L_0x56336ffd7c50, C4<0>, C4<0>;
v0x56336ff9e6f0_0 .net *"_ivl_10", 0 0, L_0x56336ffd79c0;  1 drivers
v0x56336ff9e7d0_0 .net *"_ivl_12", 0 0, L_0x56336ffd7b40;  1 drivers
v0x56336ff9e8b0_0 .net *"_ivl_14", 0 0, L_0x56336ffd7c50;  1 drivers
v0x56336ff9e9a0_0 .net *"_ivl_4", 0 0, L_0x56336ffd7740;  1 drivers
v0x56336ff9ea80_0 .net *"_ivl_8", 0 0, L_0x56336ffd78b0;  1 drivers
v0x56336ff9ebb0_0 .net8 "cin", 0 0, RS_0x7f7b8fe35b68;  alias, 2 drivers
v0x56336ff9ec50_0 .net8 "cout", 0 0, RS_0x7f7b8fe35b68;  alias, 2 drivers
v0x56336ff9ed40_0 .net "cout_wire", 0 0, L_0x56336ffd7d10;  1 drivers
v0x56336ff9ede0_0 .net "in1", 0 0, L_0x56336ffd8000;  1 drivers
v0x56336ff9ef50_0 .net "in2", 0 0, L_0x56336ffd80a0;  1 drivers
v0x56336ff9f030_0 .net "sum", 0 0, L_0x56336ffd7660;  1 drivers
v0x56336ff9f110_0 .net "sum_wire", 0 0, L_0x56336ffd7810;  1 drivers
    .scope S_0x56336fee9ce0;
T_0 ;
    %delay 500, 0;
    %load/vec4 v0x56336ffa1a10_0;
    %inv;
    %store/vec4 v0x56336ffa1a10_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56336fee9ce0;
T_1 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x56336ffa1b70_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x56336ffa1c40_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56336ffa1950_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v0x56336ffa1ad0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x56336ffa1d30_0;
    %cmpi/ne 0, 0, 64;
    %flag_or 6, 8;
    %jmp/0xz  T_1.0, 6;
    %vpi_call 2 34 "$display", "Test 1 failed" {0 0 0};
    %vpi_call 2 35 "$finish" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 37 "$display", "Test 1 passed" {0 0 0};
T_1.1 ;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x56336ffa1b70_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x56336ffa1c40_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56336ffa1950_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v0x56336ffa1ad0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x56336ffa1d30_0;
    %cmpi/ne 3, 0, 64;
    %flag_or 6, 8;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 2 45 "$display", "Test 2 failed" {0 0 0};
    %vpi_call 2 46 "$finish" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 48 "$display", "Test 2 passed" {0 0 0};
T_1.3 ;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0x56336ffa1b70_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x56336ffa1c40_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56336ffa1950_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v0x56336ffa1ad0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x56336ffa1d30_0;
    %cmpi/ne 0, 0, 64;
    %flag_or 6, 8;
    %jmp/0xz  T_1.4, 6;
    %vpi_call 2 56 "$display", "Test 3 failed" {0 0 0};
    %vpi_call 2 57 "$finish" {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 2 59 "$display", "Test 3 passed" {0 0 0};
T_1.5 ;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0x56336ffa1b70_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x56336ffa1c40_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56336ffa1950_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v0x56336ffa1ad0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x56336ffa1d30_0;
    %cmpi/ne 1, 0, 64;
    %flag_or 4, 8;
    %jmp/0xz  T_1.6, 4;
    %vpi_call 2 67 "$display", "Test 4 failed" {0 0 0};
    %vpi_call 2 68 "$finish" {0 0 0};
    %jmp T_1.7;
T_1.6 ;
    %vpi_call 2 70 "$display", "Test 4 passed" {0 0 0};
T_1.7 ;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0x56336ffa1b70_0, 0, 64;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0x56336ffa1c40_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56336ffa1950_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v0x56336ffa1ad0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x56336ffa1d30_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_1.8, 6;
    %vpi_call 2 78 "$display", "Test 5 failed" {0 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %jmp T_1.9;
T_1.8 ;
    %vpi_call 2 81 "$display", "Test 5 passed" {0 0 0};
T_1.9 ;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0x56336ffa1b70_0, 0, 64;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0x56336ffa1c40_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56336ffa1950_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v0x56336ffa1ad0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x56336ffa1d30_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_1.10, 6;
    %vpi_call 2 89 "$display", "Test 6 failed" {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
    %jmp T_1.11;
T_1.10 ;
    %vpi_call 2 92 "$display", "Test 6 passed" {0 0 0};
T_1.11 ;
    %pushi/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %store/vec4 v0x56336ffa1b70_0, 0, 64;
    %pushi/vec4 2863311530, 0, 33;
    %concati/vec4 1431655765, 0, 31;
    %store/vec4 v0x56336ffa1c40_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56336ffa1950_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v0x56336ffa1ad0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x56336ffa1d30_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_1.12, 6;
    %vpi_call 2 100 "$display", "Test 7 failed" {0 0 0};
    %vpi_call 2 101 "$finish" {0 0 0};
    %jmp T_1.13;
T_1.12 ;
    %vpi_call 2 103 "$display", "Test 7 passed" {0 0 0};
T_1.13 ;
    %pushi/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %store/vec4 v0x56336ffa1b70_0, 0, 64;
    %pushi/vec4 2863311530, 0, 33;
    %concati/vec4 1431655765, 0, 31;
    %store/vec4 v0x56336ffa1c40_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56336ffa1950_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v0x56336ffa1ad0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x56336ffa1d30_0;
    %cmpi/ne 0, 0, 64;
    %flag_or 6, 8;
    %jmp/0xz  T_1.14, 6;
    %vpi_call 2 111 "$display", "Test 8 failed" {0 0 0};
    %vpi_call 2 112 "$finish" {0 0 0};
    %jmp T_1.15;
T_1.14 ;
    %vpi_call 2 114 "$display", "Test 8 passed" {0 0 0};
T_1.15 ;
    %pushi/vec4 2149733240, 0, 33;
    %concati/vec4 1066970336, 0, 31;
    %store/vec4 v0x56336ffa1b70_0, 0, 64;
    %pushi/vec4 3122794666, 0, 32;
    %concati/vec4 4102452924, 0, 32;
    %store/vec4 v0x56336ffa1c40_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56336ffa1950_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v0x56336ffa1ad0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x56336ffa1d30_0;
    %pushi/vec4 4197661287, 0, 32;
    %concati/vec4 874455964, 0, 32;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_1.16, 6;
    %vpi_call 2 123 "$display", "Test 9 failed" {0 0 0};
    %vpi_call 2 124 "$finish" {0 0 0};
    %jmp T_1.17;
T_1.16 ;
    %vpi_call 2 126 "$display", "Test 9 passed" {0 0 0};
T_1.17 ;
    %pushi/vec4 2149733240, 0, 33;
    %concati/vec4 1066970336, 0, 31;
    %store/vec4 v0x56336ffa1b70_0, 0, 64;
    %pushi/vec4 3122794666, 0, 32;
    %concati/vec4 4102452924, 0, 32;
    %store/vec4 v0x56336ffa1c40_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56336ffa1950_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v0x56336ffa1ad0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x56336ffa1d30_0;
    %pushi/vec4 4197661287, 0, 32;
    %concati/vec4 874455965, 0, 32;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_1.18, 6;
    %vpi_call 2 134 "$display", "Test 10 failed" {0 0 0};
    %vpi_call 2 135 "$finish" {0 0 0};
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 2 137 "$display", "Test 10 passed" {0 0 0};
T_1.19 ;
    %vpi_call 2 141 "$display", "all tests passed" {0 0 0};
    %vpi_call 2 142 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x56336fee9ce0;
T_2 ;
    %wait E_0x56336fde3960;
    %vpi_call 2 147 "$display", "Time: %t, Cin: %b, In1: %h, In2: %h, Sum: %h, Cout: %b", $time, v0x56336ffa1950_0, v0x56336ffa1b70_0, v0x56336ffa1c40_0, v0x56336ffa1d30_0, v0x56336ffa1ad0_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/prompt_tb_files/adder/tb_adder_64.v";
    "/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/llama_dump2/2095213_adder_64/2095213_adder_64.v";
