INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gyl/Vivado/DigitalLogic/4.4moore/4.4moore.srcs/sources_1/new/moore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seqdetea
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gyl/Vivado/DigitalLogic/4.4moore/4.4moore.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seqdetb_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gyl/Vivado/DigitalLogic/4.4moore/4.4moore.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
