<profile>

<section name = "Vitis HLS Report for 'compute_rows_Pipeline_silu_loop'" level="0">
<item name = "Date">Fri Oct  3 15:43:30 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">activation_accelerator</item>
<item name = "Solution">baseline (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.291 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">794, 794, 7.940 us, 7.940 us, 794, 794, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- silu_loop">792, 792, 26, 1, 1, 768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 63, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 148, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 407, 96, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_325_32_1_1_U808">mux_325_32_1_1, 0, 0, 0, 148, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln273_fu_1241_p2">+, 0, 0, 17, 10, 1</column>
<column name="icmp_ln273_fu_1235_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln275_fu_1375_p2">xor, 0, 0, 33, 32, 33</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_7">9, 2, 10, 20</column>
<column name="i_fu_244">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_i_reg_1627">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter18_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter19_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter20_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter21_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter22_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter23_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter24_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="i_fu_244">10, 0, 10, 0</column>
<column name="sig_reg_1632">32, 0, 32, 0</column>
<column name="tmp_17_reg_1622">32, 0, 32, 0</column>
<column name="tmp_s_reg_1612">32, 0, 32, 0</column>
<column name="trunc_ln203_2_reg_1637">16, 0, 16, 0</column>
<column name="trunc_ln275_reg_1607">5, 0, 5, 0</column>
<column name="zext_ln275_reg_1411">5, 0, 64, 59</column>
<column name="tmp_s_reg_1612">64, 32, 32, 0</column>
<column name="trunc_ln275_reg_1607">64, 32, 5, 0</column>
<column name="zext_ln275_reg_1411">64, 32, 64, 59</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="grp_fu_2042_p_din0">out, 32, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="grp_fu_2042_p_din1">out, 32, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="grp_fu_2042_p_opcode">out, 1, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="grp_fu_2042_p_dout0">in, 32, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="grp_fu_2042_p_ce">out, 1, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="grp_fu_2046_p_din0">out, 32, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="grp_fu_2046_p_din1">out, 32, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="grp_fu_2046_p_dout0">in, 32, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="grp_fu_2046_p_ce">out, 1, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="grp_fu_2050_p_din0">out, 32, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="grp_fu_2050_p_din1">out, 32, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="grp_fu_2050_p_dout0">in, 32, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="grp_fu_2050_p_ce">out, 1, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="grp_fu_2054_p_din0">out, 32, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="grp_fu_2054_p_din1">out, 32, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="grp_fu_2054_p_dout0">in, 32, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="grp_fu_2054_p_ce">out, 1, ap_ctrl_hs, compute_rows_Pipeline_silu_loop, return value</column>
<column name="tile2_V_62_address1">out, 5, ap_memory, tile2_V_62, array</column>
<column name="tile2_V_62_ce1">out, 1, ap_memory, tile2_V_62, array</column>
<column name="tile2_V_62_we1">out, 1, ap_memory, tile2_V_62, array</column>
<column name="tile2_V_62_d1">out, 16, ap_memory, tile2_V_62, array</column>
<column name="tile2_V_61_address1">out, 5, ap_memory, tile2_V_61, array</column>
<column name="tile2_V_61_ce1">out, 1, ap_memory, tile2_V_61, array</column>
<column name="tile2_V_61_we1">out, 1, ap_memory, tile2_V_61, array</column>
<column name="tile2_V_61_d1">out, 16, ap_memory, tile2_V_61, array</column>
<column name="tile2_V_60_address1">out, 5, ap_memory, tile2_V_60, array</column>
<column name="tile2_V_60_ce1">out, 1, ap_memory, tile2_V_60, array</column>
<column name="tile2_V_60_we1">out, 1, ap_memory, tile2_V_60, array</column>
<column name="tile2_V_60_d1">out, 16, ap_memory, tile2_V_60, array</column>
<column name="tile2_V_59_address1">out, 5, ap_memory, tile2_V_59, array</column>
<column name="tile2_V_59_ce1">out, 1, ap_memory, tile2_V_59, array</column>
<column name="tile2_V_59_we1">out, 1, ap_memory, tile2_V_59, array</column>
<column name="tile2_V_59_d1">out, 16, ap_memory, tile2_V_59, array</column>
<column name="tile2_V_58_address1">out, 5, ap_memory, tile2_V_58, array</column>
<column name="tile2_V_58_ce1">out, 1, ap_memory, tile2_V_58, array</column>
<column name="tile2_V_58_we1">out, 1, ap_memory, tile2_V_58, array</column>
<column name="tile2_V_58_d1">out, 16, ap_memory, tile2_V_58, array</column>
<column name="tile2_V_57_address1">out, 5, ap_memory, tile2_V_57, array</column>
<column name="tile2_V_57_ce1">out, 1, ap_memory, tile2_V_57, array</column>
<column name="tile2_V_57_we1">out, 1, ap_memory, tile2_V_57, array</column>
<column name="tile2_V_57_d1">out, 16, ap_memory, tile2_V_57, array</column>
<column name="tile2_V_56_address1">out, 5, ap_memory, tile2_V_56, array</column>
<column name="tile2_V_56_ce1">out, 1, ap_memory, tile2_V_56, array</column>
<column name="tile2_V_56_we1">out, 1, ap_memory, tile2_V_56, array</column>
<column name="tile2_V_56_d1">out, 16, ap_memory, tile2_V_56, array</column>
<column name="tile2_V_55_address1">out, 5, ap_memory, tile2_V_55, array</column>
<column name="tile2_V_55_ce1">out, 1, ap_memory, tile2_V_55, array</column>
<column name="tile2_V_55_we1">out, 1, ap_memory, tile2_V_55, array</column>
<column name="tile2_V_55_d1">out, 16, ap_memory, tile2_V_55, array</column>
<column name="tile2_V_54_address1">out, 5, ap_memory, tile2_V_54, array</column>
<column name="tile2_V_54_ce1">out, 1, ap_memory, tile2_V_54, array</column>
<column name="tile2_V_54_we1">out, 1, ap_memory, tile2_V_54, array</column>
<column name="tile2_V_54_d1">out, 16, ap_memory, tile2_V_54, array</column>
<column name="tile2_V_53_address1">out, 5, ap_memory, tile2_V_53, array</column>
<column name="tile2_V_53_ce1">out, 1, ap_memory, tile2_V_53, array</column>
<column name="tile2_V_53_we1">out, 1, ap_memory, tile2_V_53, array</column>
<column name="tile2_V_53_d1">out, 16, ap_memory, tile2_V_53, array</column>
<column name="tile2_V_52_address1">out, 5, ap_memory, tile2_V_52, array</column>
<column name="tile2_V_52_ce1">out, 1, ap_memory, tile2_V_52, array</column>
<column name="tile2_V_52_we1">out, 1, ap_memory, tile2_V_52, array</column>
<column name="tile2_V_52_d1">out, 16, ap_memory, tile2_V_52, array</column>
<column name="tile2_V_51_address1">out, 5, ap_memory, tile2_V_51, array</column>
<column name="tile2_V_51_ce1">out, 1, ap_memory, tile2_V_51, array</column>
<column name="tile2_V_51_we1">out, 1, ap_memory, tile2_V_51, array</column>
<column name="tile2_V_51_d1">out, 16, ap_memory, tile2_V_51, array</column>
<column name="tile2_V_50_address1">out, 5, ap_memory, tile2_V_50, array</column>
<column name="tile2_V_50_ce1">out, 1, ap_memory, tile2_V_50, array</column>
<column name="tile2_V_50_we1">out, 1, ap_memory, tile2_V_50, array</column>
<column name="tile2_V_50_d1">out, 16, ap_memory, tile2_V_50, array</column>
<column name="tile2_V_49_address1">out, 5, ap_memory, tile2_V_49, array</column>
<column name="tile2_V_49_ce1">out, 1, ap_memory, tile2_V_49, array</column>
<column name="tile2_V_49_we1">out, 1, ap_memory, tile2_V_49, array</column>
<column name="tile2_V_49_d1">out, 16, ap_memory, tile2_V_49, array</column>
<column name="tile2_V_48_address1">out, 5, ap_memory, tile2_V_48, array</column>
<column name="tile2_V_48_ce1">out, 1, ap_memory, tile2_V_48, array</column>
<column name="tile2_V_48_we1">out, 1, ap_memory, tile2_V_48, array</column>
<column name="tile2_V_48_d1">out, 16, ap_memory, tile2_V_48, array</column>
<column name="tile2_V_47_address1">out, 5, ap_memory, tile2_V_47, array</column>
<column name="tile2_V_47_ce1">out, 1, ap_memory, tile2_V_47, array</column>
<column name="tile2_V_47_we1">out, 1, ap_memory, tile2_V_47, array</column>
<column name="tile2_V_47_d1">out, 16, ap_memory, tile2_V_47, array</column>
<column name="tile2_V_46_address1">out, 5, ap_memory, tile2_V_46, array</column>
<column name="tile2_V_46_ce1">out, 1, ap_memory, tile2_V_46, array</column>
<column name="tile2_V_46_we1">out, 1, ap_memory, tile2_V_46, array</column>
<column name="tile2_V_46_d1">out, 16, ap_memory, tile2_V_46, array</column>
<column name="tile2_V_45_address1">out, 5, ap_memory, tile2_V_45, array</column>
<column name="tile2_V_45_ce1">out, 1, ap_memory, tile2_V_45, array</column>
<column name="tile2_V_45_we1">out, 1, ap_memory, tile2_V_45, array</column>
<column name="tile2_V_45_d1">out, 16, ap_memory, tile2_V_45, array</column>
<column name="tile2_V_44_address1">out, 5, ap_memory, tile2_V_44, array</column>
<column name="tile2_V_44_ce1">out, 1, ap_memory, tile2_V_44, array</column>
<column name="tile2_V_44_we1">out, 1, ap_memory, tile2_V_44, array</column>
<column name="tile2_V_44_d1">out, 16, ap_memory, tile2_V_44, array</column>
<column name="tile2_V_43_address1">out, 5, ap_memory, tile2_V_43, array</column>
<column name="tile2_V_43_ce1">out, 1, ap_memory, tile2_V_43, array</column>
<column name="tile2_V_43_we1">out, 1, ap_memory, tile2_V_43, array</column>
<column name="tile2_V_43_d1">out, 16, ap_memory, tile2_V_43, array</column>
<column name="tile2_V_42_address1">out, 5, ap_memory, tile2_V_42, array</column>
<column name="tile2_V_42_ce1">out, 1, ap_memory, tile2_V_42, array</column>
<column name="tile2_V_42_we1">out, 1, ap_memory, tile2_V_42, array</column>
<column name="tile2_V_42_d1">out, 16, ap_memory, tile2_V_42, array</column>
<column name="tile2_V_41_address1">out, 5, ap_memory, tile2_V_41, array</column>
<column name="tile2_V_41_ce1">out, 1, ap_memory, tile2_V_41, array</column>
<column name="tile2_V_41_we1">out, 1, ap_memory, tile2_V_41, array</column>
<column name="tile2_V_41_d1">out, 16, ap_memory, tile2_V_41, array</column>
<column name="tile2_V_40_address1">out, 5, ap_memory, tile2_V_40, array</column>
<column name="tile2_V_40_ce1">out, 1, ap_memory, tile2_V_40, array</column>
<column name="tile2_V_40_we1">out, 1, ap_memory, tile2_V_40, array</column>
<column name="tile2_V_40_d1">out, 16, ap_memory, tile2_V_40, array</column>
<column name="tile2_V_39_address1">out, 5, ap_memory, tile2_V_39, array</column>
<column name="tile2_V_39_ce1">out, 1, ap_memory, tile2_V_39, array</column>
<column name="tile2_V_39_we1">out, 1, ap_memory, tile2_V_39, array</column>
<column name="tile2_V_39_d1">out, 16, ap_memory, tile2_V_39, array</column>
<column name="tile2_V_38_address1">out, 5, ap_memory, tile2_V_38, array</column>
<column name="tile2_V_38_ce1">out, 1, ap_memory, tile2_V_38, array</column>
<column name="tile2_V_38_we1">out, 1, ap_memory, tile2_V_38, array</column>
<column name="tile2_V_38_d1">out, 16, ap_memory, tile2_V_38, array</column>
<column name="tile2_V_37_address1">out, 5, ap_memory, tile2_V_37, array</column>
<column name="tile2_V_37_ce1">out, 1, ap_memory, tile2_V_37, array</column>
<column name="tile2_V_37_we1">out, 1, ap_memory, tile2_V_37, array</column>
<column name="tile2_V_37_d1">out, 16, ap_memory, tile2_V_37, array</column>
<column name="tile2_V_36_address1">out, 5, ap_memory, tile2_V_36, array</column>
<column name="tile2_V_36_ce1">out, 1, ap_memory, tile2_V_36, array</column>
<column name="tile2_V_36_we1">out, 1, ap_memory, tile2_V_36, array</column>
<column name="tile2_V_36_d1">out, 16, ap_memory, tile2_V_36, array</column>
<column name="tile2_V_35_address1">out, 5, ap_memory, tile2_V_35, array</column>
<column name="tile2_V_35_ce1">out, 1, ap_memory, tile2_V_35, array</column>
<column name="tile2_V_35_we1">out, 1, ap_memory, tile2_V_35, array</column>
<column name="tile2_V_35_d1">out, 16, ap_memory, tile2_V_35, array</column>
<column name="tile2_V_34_address1">out, 5, ap_memory, tile2_V_34, array</column>
<column name="tile2_V_34_ce1">out, 1, ap_memory, tile2_V_34, array</column>
<column name="tile2_V_34_we1">out, 1, ap_memory, tile2_V_34, array</column>
<column name="tile2_V_34_d1">out, 16, ap_memory, tile2_V_34, array</column>
<column name="tile2_V_33_address1">out, 5, ap_memory, tile2_V_33, array</column>
<column name="tile2_V_33_ce1">out, 1, ap_memory, tile2_V_33, array</column>
<column name="tile2_V_33_we1">out, 1, ap_memory, tile2_V_33, array</column>
<column name="tile2_V_33_d1">out, 16, ap_memory, tile2_V_33, array</column>
<column name="tile2_V_32_address1">out, 5, ap_memory, tile2_V_32, array</column>
<column name="tile2_V_32_ce1">out, 1, ap_memory, tile2_V_32, array</column>
<column name="tile2_V_32_we1">out, 1, ap_memory, tile2_V_32, array</column>
<column name="tile2_V_32_d1">out, 16, ap_memory, tile2_V_32, array</column>
<column name="tile2_V_address1">out, 5, ap_memory, tile2_V, array</column>
<column name="tile2_V_ce1">out, 1, ap_memory, tile2_V, array</column>
<column name="tile2_V_we1">out, 1, ap_memory, tile2_V, array</column>
<column name="tile2_V_d1">out, 16, ap_memory, tile2_V, array</column>
<column name="xt_address0">out, 5, ap_memory, xt, array</column>
<column name="xt_ce0">out, 1, ap_memory, xt, array</column>
<column name="xt_q0">in, 32, ap_memory, xt, array</column>
<column name="xt_32_address0">out, 5, ap_memory, xt_32, array</column>
<column name="xt_32_ce0">out, 1, ap_memory, xt_32, array</column>
<column name="xt_32_q0">in, 32, ap_memory, xt_32, array</column>
<column name="xt_33_address0">out, 5, ap_memory, xt_33, array</column>
<column name="xt_33_ce0">out, 1, ap_memory, xt_33, array</column>
<column name="xt_33_q0">in, 32, ap_memory, xt_33, array</column>
<column name="xt_34_address0">out, 5, ap_memory, xt_34, array</column>
<column name="xt_34_ce0">out, 1, ap_memory, xt_34, array</column>
<column name="xt_34_q0">in, 32, ap_memory, xt_34, array</column>
<column name="xt_35_address0">out, 5, ap_memory, xt_35, array</column>
<column name="xt_35_ce0">out, 1, ap_memory, xt_35, array</column>
<column name="xt_35_q0">in, 32, ap_memory, xt_35, array</column>
<column name="xt_36_address0">out, 5, ap_memory, xt_36, array</column>
<column name="xt_36_ce0">out, 1, ap_memory, xt_36, array</column>
<column name="xt_36_q0">in, 32, ap_memory, xt_36, array</column>
<column name="xt_37_address0">out, 5, ap_memory, xt_37, array</column>
<column name="xt_37_ce0">out, 1, ap_memory, xt_37, array</column>
<column name="xt_37_q0">in, 32, ap_memory, xt_37, array</column>
<column name="xt_38_address0">out, 5, ap_memory, xt_38, array</column>
<column name="xt_38_ce0">out, 1, ap_memory, xt_38, array</column>
<column name="xt_38_q0">in, 32, ap_memory, xt_38, array</column>
<column name="xt_39_address0">out, 5, ap_memory, xt_39, array</column>
<column name="xt_39_ce0">out, 1, ap_memory, xt_39, array</column>
<column name="xt_39_q0">in, 32, ap_memory, xt_39, array</column>
<column name="xt_40_address0">out, 5, ap_memory, xt_40, array</column>
<column name="xt_40_ce0">out, 1, ap_memory, xt_40, array</column>
<column name="xt_40_q0">in, 32, ap_memory, xt_40, array</column>
<column name="xt_41_address0">out, 5, ap_memory, xt_41, array</column>
<column name="xt_41_ce0">out, 1, ap_memory, xt_41, array</column>
<column name="xt_41_q0">in, 32, ap_memory, xt_41, array</column>
<column name="xt_42_address0">out, 5, ap_memory, xt_42, array</column>
<column name="xt_42_ce0">out, 1, ap_memory, xt_42, array</column>
<column name="xt_42_q0">in, 32, ap_memory, xt_42, array</column>
<column name="xt_43_address0">out, 5, ap_memory, xt_43, array</column>
<column name="xt_43_ce0">out, 1, ap_memory, xt_43, array</column>
<column name="xt_43_q0">in, 32, ap_memory, xt_43, array</column>
<column name="xt_44_address0">out, 5, ap_memory, xt_44, array</column>
<column name="xt_44_ce0">out, 1, ap_memory, xt_44, array</column>
<column name="xt_44_q0">in, 32, ap_memory, xt_44, array</column>
<column name="xt_45_address0">out, 5, ap_memory, xt_45, array</column>
<column name="xt_45_ce0">out, 1, ap_memory, xt_45, array</column>
<column name="xt_45_q0">in, 32, ap_memory, xt_45, array</column>
<column name="xt_46_address0">out, 5, ap_memory, xt_46, array</column>
<column name="xt_46_ce0">out, 1, ap_memory, xt_46, array</column>
<column name="xt_46_q0">in, 32, ap_memory, xt_46, array</column>
<column name="xt_47_address0">out, 5, ap_memory, xt_47, array</column>
<column name="xt_47_ce0">out, 1, ap_memory, xt_47, array</column>
<column name="xt_47_q0">in, 32, ap_memory, xt_47, array</column>
<column name="xt_48_address0">out, 5, ap_memory, xt_48, array</column>
<column name="xt_48_ce0">out, 1, ap_memory, xt_48, array</column>
<column name="xt_48_q0">in, 32, ap_memory, xt_48, array</column>
<column name="xt_49_address0">out, 5, ap_memory, xt_49, array</column>
<column name="xt_49_ce0">out, 1, ap_memory, xt_49, array</column>
<column name="xt_49_q0">in, 32, ap_memory, xt_49, array</column>
<column name="xt_50_address0">out, 5, ap_memory, xt_50, array</column>
<column name="xt_50_ce0">out, 1, ap_memory, xt_50, array</column>
<column name="xt_50_q0">in, 32, ap_memory, xt_50, array</column>
<column name="xt_51_address0">out, 5, ap_memory, xt_51, array</column>
<column name="xt_51_ce0">out, 1, ap_memory, xt_51, array</column>
<column name="xt_51_q0">in, 32, ap_memory, xt_51, array</column>
<column name="xt_52_address0">out, 5, ap_memory, xt_52, array</column>
<column name="xt_52_ce0">out, 1, ap_memory, xt_52, array</column>
<column name="xt_52_q0">in, 32, ap_memory, xt_52, array</column>
<column name="xt_53_address0">out, 5, ap_memory, xt_53, array</column>
<column name="xt_53_ce0">out, 1, ap_memory, xt_53, array</column>
<column name="xt_53_q0">in, 32, ap_memory, xt_53, array</column>
<column name="xt_54_address0">out, 5, ap_memory, xt_54, array</column>
<column name="xt_54_ce0">out, 1, ap_memory, xt_54, array</column>
<column name="xt_54_q0">in, 32, ap_memory, xt_54, array</column>
<column name="xt_55_address0">out, 5, ap_memory, xt_55, array</column>
<column name="xt_55_ce0">out, 1, ap_memory, xt_55, array</column>
<column name="xt_55_q0">in, 32, ap_memory, xt_55, array</column>
<column name="xt_56_address0">out, 5, ap_memory, xt_56, array</column>
<column name="xt_56_ce0">out, 1, ap_memory, xt_56, array</column>
<column name="xt_56_q0">in, 32, ap_memory, xt_56, array</column>
<column name="xt_57_address0">out, 5, ap_memory, xt_57, array</column>
<column name="xt_57_ce0">out, 1, ap_memory, xt_57, array</column>
<column name="xt_57_q0">in, 32, ap_memory, xt_57, array</column>
<column name="xt_58_address0">out, 5, ap_memory, xt_58, array</column>
<column name="xt_58_ce0">out, 1, ap_memory, xt_58, array</column>
<column name="xt_58_q0">in, 32, ap_memory, xt_58, array</column>
<column name="xt_59_address0">out, 5, ap_memory, xt_59, array</column>
<column name="xt_59_ce0">out, 1, ap_memory, xt_59, array</column>
<column name="xt_59_q0">in, 32, ap_memory, xt_59, array</column>
<column name="xt_60_address0">out, 5, ap_memory, xt_60, array</column>
<column name="xt_60_ce0">out, 1, ap_memory, xt_60, array</column>
<column name="xt_60_q0">in, 32, ap_memory, xt_60, array</column>
<column name="xt_61_address0">out, 5, ap_memory, xt_61, array</column>
<column name="xt_61_ce0">out, 1, ap_memory, xt_61, array</column>
<column name="xt_61_q0">in, 32, ap_memory, xt_61, array</column>
<column name="xt_62_address0">out, 5, ap_memory, xt_62, array</column>
<column name="xt_62_ce0">out, 1, ap_memory, xt_62, array</column>
<column name="xt_62_q0">in, 32, ap_memory, xt_62, array</column>
</table>
</item>
</section>
</profile>
