/*
 * kotinos_syspld_struct.h -- register and field definitions for kotinos_syspld
 *
 * Generated by JSPEC 1.12.9.  Do not edit!
 *
 * Copyright (c) 2014, Juniper Networks, Inc.
 * All rights reserved.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see
 * <http://www.gnu.org/licenses/gpl-2.0.html>.
 *
 * $Id: struct_h.c,v 1.12.9 Tue Mar 18 14:45:21 2014 jisjoy Exp $
 */


#ifndef __KOTINOS_SYSPLD_STRUCT_H__
#define __KOTINOS_SYSPLD_STRUCT_H__

typedef struct kotinos_re_regs {
    volatile u_int8_t version;		/* 0x0 */
        #define   KOTINOS_RE_REGS_VERSION_VERSION_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_RE_REGS_VERSION_VERSION_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_RE_REGS_VERSION_RESET_VALUE 0x1
        #define   KOTINOS_RE_REGS_VERSION_VERSION_MSB 7
        #define   KOTINOS_RE_REGS_VERSION_VERSION_LSB 0
        #define   KOTINOS_RE_REGS_VERSION_VERSION_FWIDTH 8
    volatile u_int8_t revision;		/* 0x1 */
        #define   KOTINOS_RE_REGS_REVISION_CPLD_REVISION_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_RE_REGS_REVISION_CPLD_REVISION_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_RE_REGS_REVISION_RESET_VALUE 0x7
        #define   KOTINOS_RE_REGS_REVISION_CPLD_REVISION_MSB 7
        #define   KOTINOS_RE_REGS_REVISION_CPLD_REVISION_LSB 0
        #define   KOTINOS_RE_REGS_REVISION_CPLD_REVISION_FWIDTH 8
    volatile u_int8_t compile_month;		/* 0x2 */
        #define   KOTINOS_RE_REGS_COMPILE_MONTH_MONTH_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_RE_REGS_COMPILE_MONTH_MONTH_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_RE_REGS_COMPILE_MONTH_RESET_VALUE 0x3
        #define   KOTINOS_RE_REGS_COMPILE_MONTH_MONTH_MSB 7
        #define   KOTINOS_RE_REGS_COMPILE_MONTH_MONTH_LSB 0
        #define   KOTINOS_RE_REGS_COMPILE_MONTH_MONTH_FWIDTH 8
    volatile u_int8_t compile_day;		/* 0x3 */
        #define   KOTINOS_RE_REGS_COMPILE_DAY_DAY_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_RE_REGS_COMPILE_DAY_DAY_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_RE_REGS_COMPILE_DAY_RESET_VALUE 0x18
        #define   KOTINOS_RE_REGS_COMPILE_DAY_DAY_MSB 7
        #define   KOTINOS_RE_REGS_COMPILE_DAY_DAY_LSB 0
        #define   KOTINOS_RE_REGS_COMPILE_DAY_DAY_FWIDTH 8
    volatile u_int8_t flash_swizzle_ctrl;		/* 0x4 */
        #define   KOTINOS_RE_REGS_FLASH_SWIZZLE_CTRL_ADDR_BIT_A23_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_RE_REGS_FLASH_SWIZZLE_CTRL_ADDR_BIT_A23_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_RE_REGS_FLASH_SWIZZLE_CTRL_ADDR_BIT_A23_MSB 1
        #define   KOTINOS_RE_REGS_FLASH_SWIZZLE_CTRL_ADDR_BIT_A23_LSB 1
        #define   KOTINOS_RE_REGS_FLASH_SWIZZLE_CTRL_ADDR_BIT_A23_FWIDTH 1
        #define   KOTINOS_RE_REGS_FLASH_SWIZZLE_CTRL_FLASH_AUTO_SWIZZLE_ENA_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_FLASH_SWIZZLE_CTRL_FLASH_AUTO_SWIZZLE_ENA_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_FLASH_SWIZZLE_CTRL_FLASH_AUTO_SWIZZLE_ENA_MSB 0
        #define   KOTINOS_RE_REGS_FLASH_SWIZZLE_CTRL_FLASH_AUTO_SWIZZLE_ENA_LSB 0
        #define   KOTINOS_RE_REGS_FLASH_SWIZZLE_CTRL_FLASH_AUTO_SWIZZLE_ENA_FWIDTH 1
    volatile u_int8_t flash_swizzle_timer_count;		/* 0x5 */
        #define   KOTINOS_RE_REGS_FLASH_SWIZZLE_TIMER_COUNT_TIMER_COUNT_LOAD_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_RE_REGS_FLASH_SWIZZLE_TIMER_COUNT_TIMER_COUNT_LOAD_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_RE_REGS_FLASH_SWIZZLE_TIMER_COUNT_TIMER_COUNT_LOAD_MSB 7
        #define   KOTINOS_RE_REGS_FLASH_SWIZZLE_TIMER_COUNT_TIMER_COUNT_LOAD_LSB 0
        #define   KOTINOS_RE_REGS_FLASH_SWIZZLE_TIMER_COUNT_TIMER_COUNT_LOAD_FWIDTH 8
    volatile u_int8_t core_watchdog_timer_cntrl;		/* 0x6 */
        #define   KOTINOS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_RESTART_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_RESTART_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_RESTART_MSB 1
        #define   KOTINOS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_RESTART_LSB 1
        #define   KOTINOS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_RESTART_FWIDTH 1
        #define   KOTINOS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_MSB 0
        #define   KOTINOS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_LSB 0
        #define   KOTINOS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_FWIDTH 1
    volatile u_int8_t core_watchdog_timer_count;		/* 0x7 */
        #define   KOTINOS_RE_REGS_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_RE_REGS_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_RE_REGS_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_MSB 7
        #define   KOTINOS_RE_REGS_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_LSB 0
        #define   KOTINOS_RE_REGS_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_FWIDTH 8
    volatile u_int8_t pfe_core_watchdog_timer_cntrl;		/* 0x8 */
        #define   KOTINOS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_MSB 0
        #define   KOTINOS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_LSB 0
        #define   KOTINOS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_FWIDTH 1
    volatile u_int8_t pfe_core_watchdog_timer_count;		/* 0x9 */
        #define   KOTINOS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_LOAD_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_LOAD_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_LOAD_MSB 7
        #define   KOTINOS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_LOAD_LSB 0
        #define   KOTINOS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_LOAD_FWIDTH 8
    volatile u_int8_t sys_led_cntrl;		/* 0xa */
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_PFE_UART_MUX_SEL_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_PFE_UART_MUX_SEL_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_PFE_UART_MUX_SEL_MSB 5
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_PFE_UART_MUX_SEL_LSB 5
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_PFE_UART_MUX_SEL_FWIDTH 1
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_UART_MUX_SEL_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_UART_MUX_SEL_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_UART_MUX_SEL_MSB 4
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_UART_MUX_SEL_LSB 4
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_UART_MUX_SEL_FWIDTH 1
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_RED_LED_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_RED_LED_EN_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_RED_LED_EN_MSB 3
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_RED_LED_EN_LSB 3
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_RED_LED_EN_FWIDTH 1
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_RED_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_RED_MODE_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_RED_MODE_MSB 2
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_RED_MODE_LSB 2
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_RED_MODE_FWIDTH 1
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_LED_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_LED_EN_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_LED_EN_MSB 1
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_LED_EN_LSB 1
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_LED_EN_FWIDTH 1
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_MODE_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_MODE_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_MODE_MSB 0
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_MODE_LSB 0
        #define   KOTINOS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_MODE_FWIDTH 1
    volatile u_int8_t main_voltage_margin_ctrl1;		/* 0xb */
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_HIGH_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_HIGH_MSB 7
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_HIGH_LSB 7
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_HIGH_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_LOW_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_LOW_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_LOW_MSB 6
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_LOW_LSB 6
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_LOW_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_HIGH_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_HIGH_MSB 5
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_HIGH_LSB 5
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_HIGH_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_LOW_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_LOW_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_LOW_MSB 4
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_LOW_LSB 4
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_LOW_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_HIGH_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_HIGH_MSB 3
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_HIGH_LSB 3
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_HIGH_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_LOW_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_LOW_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_LOW_MSB 2
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_LOW_LSB 2
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_LOW_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_HIGH_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_HIGH_MSB 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_HIGH_LSB 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_HIGH_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_LOW_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_LOW_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_LOW_MSB 0
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_LOW_LSB 0
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_LOW_FWIDTH 1
    volatile u_int8_t main_voltage_margin_ctrl2;		/* 0xc */
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_RSVD_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x000000c0) | ((CUR) & ~0x000000c0))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_RSVD_GET(CUR) (((CUR) >> 6) & 0x00000003)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_RSVD_MSB 7
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_RSVD_LSB 6
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_RSVD_FWIDTH 2
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_HIGH_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_HIGH_MSB 5
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_HIGH_LSB 5
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_HIGH_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_LOW_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_LOW_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_LOW_MSB 4
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_LOW_LSB 4
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_LOW_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_HIGH_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_HIGH_MSB 3
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_HIGH_LSB 3
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_HIGH_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_LOW_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_LOW_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_LOW_MSB 2
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_LOW_LSB 2
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_LOW_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_HIGH_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_HIGH_MSB 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_HIGH_LSB 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_HIGH_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_LOW_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_LOW_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_LOW_MSB 0
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_LOW_LSB 0
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_LOW_FWIDTH 1
    volatile u_int8_t main_voltage_margin_ctrl3;		/* 0xd */
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_RSVD_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x000000f0) | ((CUR) & ~0x000000f0))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_RSVD_GET(CUR) (((CUR) >> 4) & 0x0000000f)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_RSVD_MSB 7
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_RSVD_LSB 4
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_RSVD_FWIDTH 4
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_HIGH_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_HIGH_MSB 3
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_HIGH_LSB 3
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_HIGH_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_LOW_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_LOW_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_LOW_MSB 2
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_LOW_LSB 2
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_LOW_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_VCC12_1588_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_VCC12_1588_HIGH_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_VCC12_1588_HIGH_MSB 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_VCC12_1588_HIGH_LSB 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_VCC12_1588_HIGH_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_VCC12_1588_LOW_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_VCC12_1588_LOW_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_VCC12_1588_LOW_MSB 0
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_VCC12_1588_LOW_LSB 0
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_VCC12_1588_LOW_FWIDTH 1
    volatile u_int8_t int_enable1;		/* 0xe */
        #define   KOTINOS_RE_REGS_INT_ENABLE1_PFE_MAX6581_INT_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   KOTINOS_RE_REGS_INT_ENABLE1_PFE_MAX6581_INT_EN_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   KOTINOS_RE_REGS_INT_ENABLE1_PFE_MAX6581_INT_EN_MSB 6
        #define   KOTINOS_RE_REGS_INT_ENABLE1_PFE_MAX6581_INT_EN_LSB 6
        #define   KOTINOS_RE_REGS_INT_ENABLE1_PFE_MAX6581_INT_EN_FWIDTH 1
        #define   KOTINOS_RE_REGS_INT_ENABLE1_TPM_SLB9660_INT_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   KOTINOS_RE_REGS_INT_ENABLE1_TPM_SLB9660_INT_EN_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   KOTINOS_RE_REGS_INT_ENABLE1_TPM_SLB9660_INT_EN_MSB 5
        #define   KOTINOS_RE_REGS_INT_ENABLE1_TPM_SLB9660_INT_EN_LSB 5
        #define   KOTINOS_RE_REGS_INT_ENABLE1_TPM_SLB9660_INT_EN_FWIDTH 1
        #define   KOTINOS_RE_REGS_INT_ENABLE1_RTC_8564_INT_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   KOTINOS_RE_REGS_INT_ENABLE1_RTC_8564_INT_EN_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   KOTINOS_RE_REGS_INT_ENABLE1_RTC_8564_INT_EN_MSB 4
        #define   KOTINOS_RE_REGS_INT_ENABLE1_RTC_8564_INT_EN_LSB 4
        #define   KOTINOS_RE_REGS_INT_ENABLE1_RTC_8564_INT_EN_FWIDTH 1
        #define   KOTINOS_RE_REGS_INT_ENABLE1_CPU_MAX6581_INT_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_RE_REGS_INT_ENABLE1_CPU_MAX6581_INT_EN_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_RE_REGS_INT_ENABLE1_CPU_MAX6581_INT_EN_MSB 1
        #define   KOTINOS_RE_REGS_INT_ENABLE1_CPU_MAX6581_INT_EN_LSB 1
        #define   KOTINOS_RE_REGS_INT_ENABLE1_CPU_MAX6581_INT_EN_FWIDTH 1
        #define   KOTINOS_RE_REGS_INT_ENABLE1_PFE_WATCHDOG_ROLLOVER_INT_EN_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_INT_ENABLE1_PFE_WATCHDOG_ROLLOVER_INT_EN_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_INT_ENABLE1_PFE_WATCHDOG_ROLLOVER_INT_EN_MSB 0
        #define   KOTINOS_RE_REGS_INT_ENABLE1_PFE_WATCHDOG_ROLLOVER_INT_EN_LSB 0
        #define   KOTINOS_RE_REGS_INT_ENABLE1_PFE_WATCHDOG_ROLLOVER_INT_EN_FWIDTH 1
    volatile u_int8_t int_status1;		/* 0xf */
        #define   KOTINOS_RE_REGS_INT_STATUS1_RSVD0_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   KOTINOS_RE_REGS_INT_STATUS1_RSVD0_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   KOTINOS_RE_REGS_INT_STATUS1_RSVD0_MSB 7
        #define   KOTINOS_RE_REGS_INT_STATUS1_RSVD0_LSB 7
        #define   KOTINOS_RE_REGS_INT_STATUS1_RSVD0_FWIDTH 1
        #define   KOTINOS_RE_REGS_INT_STATUS1_PFE_MAX6581_INT_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   KOTINOS_RE_REGS_INT_STATUS1_PFE_MAX6581_INT_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   KOTINOS_RE_REGS_INT_STATUS1_PFE_MAX6581_INT_MSB 6
        #define   KOTINOS_RE_REGS_INT_STATUS1_PFE_MAX6581_INT_LSB 6
        #define   KOTINOS_RE_REGS_INT_STATUS1_PFE_MAX6581_INT_FWIDTH 1
        #define   KOTINOS_RE_REGS_INT_STATUS1_TPM_SLB9660_INT_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   KOTINOS_RE_REGS_INT_STATUS1_TPM_SLB9660_INT_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   KOTINOS_RE_REGS_INT_STATUS1_TPM_SLB9660_INT_MSB 5
        #define   KOTINOS_RE_REGS_INT_STATUS1_TPM_SLB9660_INT_LSB 5
        #define   KOTINOS_RE_REGS_INT_STATUS1_TPM_SLB9660_INT_FWIDTH 1
        #define   KOTINOS_RE_REGS_INT_STATUS1_RTC_8564_INT_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   KOTINOS_RE_REGS_INT_STATUS1_RTC_8564_INT_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   KOTINOS_RE_REGS_INT_STATUS1_RTC_8564_INT_MSB 4
        #define   KOTINOS_RE_REGS_INT_STATUS1_RTC_8564_INT_LSB 4
        #define   KOTINOS_RE_REGS_INT_STATUS1_RTC_8564_INT_FWIDTH 1
        #define   KOTINOS_RE_REGS_INT_STATUS1_CPU_MAX6581_INT_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_RE_REGS_INT_STATUS1_CPU_MAX6581_INT_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_RE_REGS_INT_STATUS1_CPU_MAX6581_INT_MSB 1
        #define   KOTINOS_RE_REGS_INT_STATUS1_CPU_MAX6581_INT_LSB 1
        #define   KOTINOS_RE_REGS_INT_STATUS1_CPU_MAX6581_INT_FWIDTH 1
        #define   KOTINOS_RE_REGS_INT_STATUS1_PFE_WATCHDOG_ROLLOVER_INT_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_INT_STATUS1_PFE_WATCHDOG_ROLLOVER_INT_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_INT_STATUS1_PFE_WATCHDOG_ROLLOVER_INT_MSB 0
        #define   KOTINOS_RE_REGS_INT_STATUS1_PFE_WATCHDOG_ROLLOVER_INT_LSB 0
        #define   KOTINOS_RE_REGS_INT_STATUS1_PFE_WATCHDOG_ROLLOVER_INT_FWIDTH 1
    volatile u_int8_t board_device_control;		/* 0x10 */
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_CONTROL_ALARM_OUT_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x000000f0) | ((CUR) & ~0x000000f0))
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_CONTROL_ALARM_OUT_GET(CUR) (((CUR) >> 4) & 0x0000000f)
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_CONTROL_ALARM_OUT_MSB 7
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_CONTROL_ALARM_OUT_LSB 4
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_CONTROL_ALARM_OUT_FWIDTH 4
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_CONTROL_NVRAM_HSB_OUT_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_CONTROL_NVRAM_HSB_OUT_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_CONTROL_NVRAM_HSB_OUT_MSB 1
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_CONTROL_NVRAM_HSB_OUT_LSB 1
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_CONTROL_NVRAM_HSB_OUT_FWIDTH 1
    volatile u_int8_t board_device_status;		/* 0x11 */
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_STATUS_ALARM_IN_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x000000f0) | ((CUR) & ~0x000000f0))
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_STATUS_ALARM_IN_GET(CUR) (((CUR) >> 4) & 0x0000000f)
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_STATUS_ALARM_IN_RESET_VALUE 0xf
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_STATUS_ALARM_IN_MSB 7
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_STATUS_ALARM_IN_LSB 4
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_STATUS_ALARM_IN_FWIDTH 4
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_STATUS_NVRAM_HSB_IN_STAT_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_STATUS_NVRAM_HSB_IN_STAT_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_STATUS_NVRAM_HSB_IN_STAT_RESET_VALUE 0x00000002
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_STATUS_NVRAM_HSB_IN_STAT_MSB 1
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_STATUS_NVRAM_HSB_IN_STAT_LSB 1
        #define   KOTINOS_RE_REGS_BOARD_DEVICE_STATUS_NVRAM_HSB_IN_STAT_FWIDTH 1
    volatile u_int8_t main_reset_cntrl;		/* 0x12 */
        #define   KOTINOS_RE_REGS_MAIN_RESET_CNTRL_CPLD_SELF_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_RE_REGS_MAIN_RESET_CNTRL_CPLD_SELF_RESET_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_RESET_CNTRL_CPLD_SELF_RESET_MSB 2
        #define   KOTINOS_RE_REGS_MAIN_RESET_CNTRL_CPLD_SELF_RESET_LSB 2
        #define   KOTINOS_RE_REGS_MAIN_RESET_CNTRL_CPLD_SELF_RESET_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_SRESET_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_SRESET_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_SRESET_MSB 1
        #define   KOTINOS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_SRESET_LSB 1
        #define   KOTINOS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_SRESET_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_HRESET_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_HRESET_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_HRESET_MSB 0
        #define   KOTINOS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_HRESET_LSB 0
        #define   KOTINOS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_HRESET_FWIDTH 1
    volatile u_int8_t main_reset_reason;		/* 0x13 */
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_CPLD_DRIVEN_HRESET_ON_SWIZZLE_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_CPLD_DRIVEN_HRESET_ON_SWIZZLE_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_CPLD_DRIVEN_HRESET_ON_SWIZZLE_MSB 7
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_CPLD_DRIVEN_HRESET_ON_SWIZZLE_LSB 7
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_CPLD_DRIVEN_HRESET_ON_SWIZZLE_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_CPLD_SELF_RESET_DRIVEN_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_CPLD_SELF_RESET_DRIVEN_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_CPLD_SELF_RESET_DRIVEN_MSB 6
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_CPLD_SELF_RESET_DRIVEN_LSB 6
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_CPLD_SELF_RESET_DRIVEN_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_HRESET_CPLDBIT_SET_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_HRESET_CPLDBIT_SET_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_HRESET_CPLDBIT_SET_MSB 5
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_HRESET_CPLDBIT_SET_LSB 5
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_HRESET_CPLDBIT_SET_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_SRESET_CPLDBIT_SET_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_SRESET_CPLDBIT_SET_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_SRESET_CPLDBIT_SET_MSB 4
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_SRESET_CPLDBIT_SET_LSB 4
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_SRESET_CPLDBIT_SET_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_HRESET_REQ_STATUS_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_HRESET_REQ_STATUS_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_HRESET_REQ_STATUS_MSB 3
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_HRESET_REQ_STATUS_LSB 3
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_HRESET_REQ_STATUS_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_COP_SRESET_STATUS_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_COP_SRESET_STATUS_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_COP_SRESET_STATUS_MSB 2
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_COP_SRESET_STATUS_LSB 2
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_COP_SRESET_STATUS_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_HRESET_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_HRESET_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_HRESET_MSB 1
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_HRESET_LSB 1
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_HRESET_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_SRESET_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_SRESET_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_SRESET_MSB 0
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_SRESET_LSB 0
        #define   KOTINOS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_SRESET_FWIDTH 1
    volatile u_int8_t ext_device_reset_cntrl;		/* 0x14 */
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_R5H30211_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_R5H30211_RESET_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_R5H30211_RESET_MSB 7
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_R5H30211_RESET_LSB 7
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_R5H30211_RESET_FWIDTH 1
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_I2C_SW_1_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_I2C_SW_1_RESET_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_I2C_SW_1_RESET_MSB 6
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_I2C_SW_1_RESET_LSB 6
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_I2C_SW_1_RESET_FWIDTH 1
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_FLASH_CTRL_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_FLASH_CTRL_RESET_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_FLASH_CTRL_RESET_MSB 5
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_FLASH_CTRL_RESET_LSB 5
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_FLASH_CTRL_RESET_FWIDTH 1
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_SW_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_SW_RESET_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_SW_RESET_MSB 4
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_SW_RESET_LSB 4
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_SW_RESET_FWIDTH 1
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_PHY_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_PHY_RESET_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_PHY_RESET_MSB 3
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_PHY_RESET_LSB 3
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_PHY_RESET_FWIDTH 1
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_PHY_CPU_MGMT_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_PHY_CPU_MGMT_RESET_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_PHY_CPU_MGMT_RESET_MSB 2
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_PHY_CPU_MGMT_RESET_LSB 2
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_PHY_CPU_MGMT_RESET_FWIDTH 1
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_NOR_FLASH_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_NOR_FLASH_RESET_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_NOR_FLASH_RESET_MSB 1
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_NOR_FLASH_RESET_LSB 1
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_NOR_FLASH_RESET_FWIDTH 1
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_TPM_SLB9660_RESET_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_TPM_SLB9660_RESET_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_TPM_SLB9660_RESET_MSB 0
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_TPM_SLB9660_RESET_LSB 0
        #define   KOTINOS_RE_REGS_EXT_DEVICE_RESET_CNTRL_TPM_SLB9660_RESET_FWIDTH 1
    volatile u_int8_t scratch_1;		/* 0x15 */
        #define   KOTINOS_RE_REGS_SCRATCH_1_SCRATCH_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_RE_REGS_SCRATCH_1_SCRATCH_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_RE_REGS_SCRATCH_1_SCRATCH_MSB 7
        #define   KOTINOS_RE_REGS_SCRATCH_1_SCRATCH_LSB 0
        #define   KOTINOS_RE_REGS_SCRATCH_1_SCRATCH_FWIDTH 8
    volatile u_int8_t main_voltage_margin_ctrl4;		/* 0x16 */
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_CORE_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_CORE_HIGH_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_CORE_HIGH_MSB 7
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_CORE_HIGH_LSB 7
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_CORE_HIGH_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_CORE_LOW_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_CORE_LOW_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_CORE_LOW_MSB 6
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_CORE_LOW_LSB 6
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_CORE_LOW_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_HIGH_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_HIGH_MSB 5
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_HIGH_LSB 5
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_HIGH_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_LOW_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_LOW_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_LOW_MSB 4
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_LOW_LSB 4
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_V085_LOW_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V1_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V1_HIGH_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V1_HIGH_MSB 3
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V1_HIGH_LSB 3
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V1_HIGH_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V1_LOW_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V1_LOW_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V1_LOW_MSB 2
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V1_LOW_LSB 2
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V1_LOW_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V33_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V33_HIGH_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V33_HIGH_MSB 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V33_HIGH_LSB 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V33_HIGH_FWIDTH 1
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V33_LOW_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V33_LOW_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V33_LOW_MSB 0
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V33_LOW_LSB 0
        #define   KOTINOS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL4_PFE_V33_LOW_FWIDTH 1
    volatile u_int8_t pwr_int_disable_usb_hub;		/* 0x17 */
        #define   KOTINOS_RE_REGS_PWR_INT_DISABLE_USB_HUB_PWR_INT_RESET_USB_HUB_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_PWR_INT_DISABLE_USB_HUB_PWR_INT_RESET_USB_HUB_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_PWR_INT_DISABLE_USB_HUB_PWR_INT_RESET_USB_HUB_MSB 0
        #define   KOTINOS_RE_REGS_PWR_INT_DISABLE_USB_HUB_PWR_INT_RESET_USB_HUB_LSB 0
        #define   KOTINOS_RE_REGS_PWR_INT_DISABLE_USB_HUB_PWR_INT_RESET_USB_HUB_FWIDTH 1
    volatile u_int8_t glass_safe_control;		/* 0x18 */
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_STICKEY_LOCK_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_STICKEY_LOCK_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_STICKEY_LOCK_MSB 7
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_STICKEY_LOCK_LSB 7
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_STICKEY_LOCK_FWIDTH 1
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_NOR_FLASH_WRITE_PROTECT3_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_NOR_FLASH_WRITE_PROTECT3_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_NOR_FLASH_WRITE_PROTECT3_MSB 6
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_NOR_FLASH_WRITE_PROTECT3_LSB 6
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_NOR_FLASH_WRITE_PROTECT3_FWIDTH 1
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_NOR_FLASH_WRITE_PROTECT2_0_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000038) | ((CUR) & ~0x00000038))
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_NOR_FLASH_WRITE_PROTECT2_0_GET(CUR) (((CUR) >> 3) & 0x00000007)
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_NOR_FLASH_WRITE_PROTECT2_0_MSB 5
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_NOR_FLASH_WRITE_PROTECT2_0_LSB 3
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_NOR_FLASH_WRITE_PROTECT2_0_FWIDTH 3
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_NVRAM_WRITE_PROTECT_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_NVRAM_WRITE_PROTECT_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_NVRAM_WRITE_PROTECT_MSB 2
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_NVRAM_WRITE_PROTECT_LSB 2
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_NVRAM_WRITE_PROTECT_FWIDTH 1
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_TPM_PP_PIN_CONTROL_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_TPM_PP_PIN_CONTROL_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_TPM_PP_PIN_CONTROL_MSB 1
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_TPM_PP_PIN_CONTROL_LSB 1
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_TPM_PP_PIN_CONTROL_FWIDTH 1
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_BOOTCPLD_UPDATE_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_BOOTCPLD_UPDATE_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_BOOTCPLD_UPDATE_MSB 0
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_BOOTCPLD_UPDATE_LSB 0
        #define   KOTINOS_RE_REGS_GLASS_SAFE_CONTROL_BOOTCPLD_UPDATE_FWIDTH 1
    volatile u_int8_t cpu_only_reset;		/* 0x19 */
        #define   KOTINOS_RE_REGS_CPU_ONLY_RESET_CPU_ONLY_RESET_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_CPU_ONLY_RESET_CPU_ONLY_RESET_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_CPU_ONLY_RESET_CPU_ONLY_RESET_MSB 0
        #define   KOTINOS_RE_REGS_CPU_ONLY_RESET_CPU_ONLY_RESET_LSB 0
        #define   KOTINOS_RE_REGS_CPU_ONLY_RESET_CPU_ONLY_RESET_FWIDTH 1
    volatile u_int8_t fpga_1588_upgrade;		/* 0x1a */
        #define   KOTINOS_RE_REGS_FPGA_1588_UPGRADE_FPGA_1588_UPGRADE_EN_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_FPGA_1588_UPGRADE_FPGA_1588_UPGRADE_EN_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_FPGA_1588_UPGRADE_FPGA_1588_UPGRADE_EN_MSB 0
        #define   KOTINOS_RE_REGS_FPGA_1588_UPGRADE_FPGA_1588_UPGRADE_EN_LSB 0
        #define   KOTINOS_RE_REGS_FPGA_1588_UPGRADE_FPGA_1588_UPGRADE_EN_FWIDTH 1
    volatile u_int8_t uart0_tx_rx_enable;		/* 0x1b */
        #define   KOTINOS_RE_REGS_UART0_TX_RX_ENABLE_UART0_RX_ENABLE_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_RE_REGS_UART0_TX_RX_ENABLE_UART0_RX_ENABLE_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_RE_REGS_UART0_TX_RX_ENABLE_UART0_RX_ENABLE_MSB 1
        #define   KOTINOS_RE_REGS_UART0_TX_RX_ENABLE_UART0_RX_ENABLE_LSB 1
        #define   KOTINOS_RE_REGS_UART0_TX_RX_ENABLE_UART0_RX_ENABLE_FWIDTH 1
        #define   KOTINOS_RE_REGS_UART0_TX_RX_ENABLE_UART0_TX_ENABLE_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_UART0_TX_RX_ENABLE_UART0_TX_ENABLE_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_UART0_TX_RX_ENABLE_UART0_TX_ENABLE_MSB 0
        #define   KOTINOS_RE_REGS_UART0_TX_RX_ENABLE_UART0_TX_ENABLE_LSB 0
        #define   KOTINOS_RE_REGS_UART0_TX_RX_ENABLE_UART0_TX_ENABLE_FWIDTH 1
    volatile u_int8_t lpc_ctrl_status;		/* 0x1c */
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_LPC_TRANSACTION_RESULT_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000030) | ((CUR) & ~0x00000030))
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_LPC_TRANSACTION_RESULT_GET(CUR) (((CUR) >> 4) & 0x00000003)
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_LPC_TRANSACTION_RESULT_MSB 5
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_LPC_TRANSACTION_RESULT_LSB 4
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_LPC_TRANSACTION_RESULT_FWIDTH 2
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_LPC_TRANSFER_START_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_LPC_TRANSFER_START_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_LPC_TRANSFER_START_MSB 3
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_LPC_TRANSFER_START_LSB 3
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_LPC_TRANSFER_START_FWIDTH 1
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_LPC_CYCLE_TYPE_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_LPC_CYCLE_TYPE_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_LPC_CYCLE_TYPE_MSB 1
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_LPC_CYCLE_TYPE_LSB 1
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_LPC_CYCLE_TYPE_FWIDTH 1
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_READY_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_READY_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_READY_MSB 0
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_READY_LSB 0
        #define   KOTINOS_RE_REGS_LPC_CTRL_STATUS_READY_FWIDTH 1
    volatile u_int8_t lpc_address_byte1;		/* 0x1d */
        #define   KOTINOS_RE_REGS_LPC_ADDRESS_BYTE1_ADDRESS_7_0_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_RE_REGS_LPC_ADDRESS_BYTE1_ADDRESS_7_0_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_RE_REGS_LPC_ADDRESS_BYTE1_ADDRESS_7_0_MSB 7
        #define   KOTINOS_RE_REGS_LPC_ADDRESS_BYTE1_ADDRESS_7_0_LSB 0
        #define   KOTINOS_RE_REGS_LPC_ADDRESS_BYTE1_ADDRESS_7_0_FWIDTH 8
    volatile u_int8_t lpc_address_byte2;		/* 0x1e */
        #define   KOTINOS_RE_REGS_LPC_ADDRESS_BYTE2_ADDRESS_15_8_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_RE_REGS_LPC_ADDRESS_BYTE2_ADDRESS_15_8_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_RE_REGS_LPC_ADDRESS_BYTE2_ADDRESS_15_8_MSB 7
        #define   KOTINOS_RE_REGS_LPC_ADDRESS_BYTE2_ADDRESS_15_8_LSB 0
        #define   KOTINOS_RE_REGS_LPC_ADDRESS_BYTE2_ADDRESS_15_8_FWIDTH 8
    unsigned char    FILLER_0x1f[0x2];
    volatile u_int8_t lpc_data_in;		/* 0x21 */
        #define   KOTINOS_RE_REGS_LPC_DATA_IN_DATA_IN_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_RE_REGS_LPC_DATA_IN_DATA_IN_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_RE_REGS_LPC_DATA_IN_DATA_IN_MSB 7
        #define   KOTINOS_RE_REGS_LPC_DATA_IN_DATA_IN_LSB 0
        #define   KOTINOS_RE_REGS_LPC_DATA_IN_DATA_IN_FWIDTH 8
    volatile u_int8_t lpc_data_out;		/* 0x22 */
        #define   KOTINOS_RE_REGS_LPC_DATA_OUT_DATA_OUT_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_RE_REGS_LPC_DATA_OUT_DATA_OUT_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_RE_REGS_LPC_DATA_OUT_DATA_OUT_MSB 7
        #define   KOTINOS_RE_REGS_LPC_DATA_OUT_DATA_OUT_LSB 0
        #define   KOTINOS_RE_REGS_LPC_DATA_OUT_DATA_OUT_FWIDTH 8
    volatile u_int8_t pwr_detect_pwr_gd;		/* 0x23 */
        #define   KOTINOS_RE_REGS_PWR_DETECT_PWR_GD_CPU_BOARD_PG_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_RE_REGS_PWR_DETECT_PWR_GD_CPU_BOARD_PG_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_RE_REGS_PWR_DETECT_PWR_GD_CPU_BOARD_PG_MSB 2
        #define   KOTINOS_RE_REGS_PWR_DETECT_PWR_GD_CPU_BOARD_PG_LSB 2
        #define   KOTINOS_RE_REGS_PWR_DETECT_PWR_GD_CPU_BOARD_PG_FWIDTH 1
        #define   KOTINOS_RE_REGS_PWR_DETECT_PWR_GD_POWER_FEED2_DETECT_ALARM_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_RE_REGS_PWR_DETECT_PWR_GD_POWER_FEED2_DETECT_ALARM_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_RE_REGS_PWR_DETECT_PWR_GD_POWER_FEED2_DETECT_ALARM_MSB 1
        #define   KOTINOS_RE_REGS_PWR_DETECT_PWR_GD_POWER_FEED2_DETECT_ALARM_LSB 1
        #define   KOTINOS_RE_REGS_PWR_DETECT_PWR_GD_POWER_FEED2_DETECT_ALARM_FWIDTH 1
        #define   KOTINOS_RE_REGS_PWR_DETECT_PWR_GD_POWER_FEED1_DETECT_ALARM_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_PWR_DETECT_PWR_GD_POWER_FEED1_DETECT_ALARM_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_PWR_DETECT_PWR_GD_POWER_FEED1_DETECT_ALARM_MSB 0
        #define   KOTINOS_RE_REGS_PWR_DETECT_PWR_GD_POWER_FEED1_DETECT_ALARM_LSB 0
        #define   KOTINOS_RE_REGS_PWR_DETECT_PWR_GD_POWER_FEED1_DETECT_ALARM_FWIDTH 1
    volatile u_int8_t misc;		/* 0x24 */
        #define   KOTINOS_RE_REGS_MISC_RS0_SHUTDN_L_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_RE_REGS_MISC_RS0_SHUTDN_L_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_RE_REGS_MISC_RS0_SHUTDN_L_MSB 2
        #define   KOTINOS_RE_REGS_MISC_RS0_SHUTDN_L_LSB 2
        #define   KOTINOS_RE_REGS_MISC_RS0_SHUTDN_L_FWIDTH 1
        #define   KOTINOS_RE_REGS_MISC_EXT_PUSH_BUTTON_DETECT_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_RE_REGS_MISC_EXT_PUSH_BUTTON_DETECT_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_RE_REGS_MISC_EXT_PUSH_BUTTON_DETECT_MSB 1
        #define   KOTINOS_RE_REGS_MISC_EXT_PUSH_BUTTON_DETECT_LSB 1
        #define   KOTINOS_RE_REGS_MISC_EXT_PUSH_BUTTON_DETECT_FWIDTH 1
        #define   KOTINOS_RE_REGS_MISC_JUMPER_DETECT_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_RE_REGS_MISC_JUMPER_DETECT_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_RE_REGS_MISC_JUMPER_DETECT_MSB 0
        #define   KOTINOS_RE_REGS_MISC_JUMPER_DETECT_LSB 0
        #define   KOTINOS_RE_REGS_MISC_JUMPER_DETECT_FWIDTH 1
    unsigned char    FILLER_0x25[0x5b];
} kotinos_re_regs;

typedef struct kotinos_pfe_regs {
    volatile u_int8_t version;		/* 0x0 */
        #define   KOTINOS_PFE_REGS_VERSION_VERSION_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_PFE_REGS_VERSION_VERSION_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_PFE_REGS_VERSION_RESET_VALUE 0x1
        #define   KOTINOS_PFE_REGS_VERSION_VERSION_MSB 7
        #define   KOTINOS_PFE_REGS_VERSION_VERSION_LSB 0
        #define   KOTINOS_PFE_REGS_VERSION_VERSION_FWIDTH 8
    volatile u_int8_t revision;		/* 0x1 */
        #define   KOTINOS_PFE_REGS_REVISION_CPLD_REVISION_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_PFE_REGS_REVISION_CPLD_REVISION_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_PFE_REGS_REVISION_RESET_VALUE 0x7
        #define   KOTINOS_PFE_REGS_REVISION_CPLD_REVISION_MSB 7
        #define   KOTINOS_PFE_REGS_REVISION_CPLD_REVISION_LSB 0
        #define   KOTINOS_PFE_REGS_REVISION_CPLD_REVISION_FWIDTH 8
    volatile u_int8_t compile_month;		/* 0x2 */
        #define   KOTINOS_PFE_REGS_COMPILE_MONTH_MONTH_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_PFE_REGS_COMPILE_MONTH_MONTH_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_PFE_REGS_COMPILE_MONTH_RESET_VALUE 0x3
        #define   KOTINOS_PFE_REGS_COMPILE_MONTH_MONTH_MSB 7
        #define   KOTINOS_PFE_REGS_COMPILE_MONTH_MONTH_LSB 0
        #define   KOTINOS_PFE_REGS_COMPILE_MONTH_MONTH_FWIDTH 8
    volatile u_int8_t compile_day;		/* 0x3 */
        #define   KOTINOS_PFE_REGS_COMPILE_DAY_DAY_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_PFE_REGS_COMPILE_DAY_DAY_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_PFE_REGS_COMPILE_DAY_RESET_VALUE 0x18
        #define   KOTINOS_PFE_REGS_COMPILE_DAY_DAY_MSB 7
        #define   KOTINOS_PFE_REGS_COMPILE_DAY_DAY_LSB 0
        #define   KOTINOS_PFE_REGS_COMPILE_DAY_DAY_FWIDTH 8
    volatile u_int8_t core_watchdog_timer_reset;		/* 0x4 */
        #define   KOTINOS_PFE_REGS_CORE_WATCHDOG_TIMER_RESET_TIMER_RESTART_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_CORE_WATCHDOG_TIMER_RESET_TIMER_RESTART_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_CORE_WATCHDOG_TIMER_RESET_TIMER_RESTART_MSB 0
        #define   KOTINOS_PFE_REGS_CORE_WATCHDOG_TIMER_RESET_TIMER_RESTART_LSB 0
        #define   KOTINOS_PFE_REGS_CORE_WATCHDOG_TIMER_RESET_TIMER_RESTART_FWIDTH 1
    volatile u_int8_t combo_port_led_sel;		/* 0x5 */
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P3_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P3_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P3_MSB 3
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P3_LSB 3
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P3_FWIDTH 1
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P2_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P2_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P2_MSB 2
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P2_LSB 2
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P2_FWIDTH 1
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P1_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P1_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P1_MSB 1
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P1_LSB 1
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P1_FWIDTH 1
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P0_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P0_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P0_MSB 0
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P0_LSB 0
        #define   KOTINOS_PFE_REGS_COMBO_PORT_LED_SEL_LED_SEL_SFP_RJ_P0_FWIDTH 1
    volatile u_int8_t recovery_clk_lock_status;		/* 0x6 */
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_COMBO_REC_CLK_LOC_PRI_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_COMBO_REC_CLK_LOC_PRI_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_COMBO_REC_CLK_LOC_PRI_MSB 3
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_COMBO_REC_CLK_LOC_PRI_LSB 3
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_COMBO_REC_CLK_LOC_PRI_FWIDTH 1
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_SFP_REC_CLK_LOC_PRI_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_SFP_REC_CLK_LOC_PRI_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_SFP_REC_CLK_LOC_PRI_MSB 2
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_SFP_REC_CLK_LOC_PRI_LSB 2
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_SFP_REC_CLK_LOC_PRI_FWIDTH 1
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_COMBO_REC_CLK_LOC_SEC_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_COMBO_REC_CLK_LOC_SEC_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_COMBO_REC_CLK_LOC_SEC_MSB 1
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_COMBO_REC_CLK_LOC_SEC_LSB 1
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_COMBO_REC_CLK_LOC_SEC_FWIDTH 1
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_SFP_REC_CLK_LOC_SEC_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_SFP_REC_CLK_LOC_SEC_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_SFP_REC_CLK_LOC_SEC_MSB 0
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_SFP_REC_CLK_LOC_SEC_LSB 0
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_LOCK_STATUS_PHY_SFP_REC_CLK_LOC_SEC_FWIDTH 1
    volatile u_int8_t recovery_clk_and_lock_mux_sel;		/* 0x7 */
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_PRIMARY_CLK_MUX_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_PRIMARY_CLK_MUX_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_PRIMARY_CLK_MUX_MSB 3
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_PRIMARY_CLK_MUX_LSB 3
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_PRIMARY_CLK_MUX_FWIDTH 1
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_SECONDARY_CLK_MUX_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_SECONDARY_CLK_MUX_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_SECONDARY_CLK_MUX_MSB 2
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_SECONDARY_CLK_MUX_LSB 2
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_SECONDARY_CLK_MUX_FWIDTH 1
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_PRIMARY_CLK_LOC_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_PRIMARY_CLK_LOC_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_PRIMARY_CLK_LOC_MSB 1
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_PRIMARY_CLK_LOC_LSB 1
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_PRIMARY_CLK_LOC_FWIDTH 1
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_SECONDARY_CLK_LOC_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_SECONDARY_CLK_LOC_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_SECONDARY_CLK_LOC_MSB 0
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_SECONDARY_CLK_LOC_LSB 0
        #define   KOTINOS_PFE_REGS_RECOVERY_CLK_AND_LOCK_MUX_SEL_BCM54340_SECONDARY_CLK_LOC_FWIDTH 1
    volatile u_int8_t module_status;		/* 0x8 */
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_RSVD_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000070) | ((CUR) & ~0x00000070))
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_RSVD_GET(CUR) (((CUR) >> 4) & 0x00000007)
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_RSVD_MSB 6
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_RSVD_LSB 4
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_RSVD_FWIDTH 3
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_POE_BOARD_PG_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_POE_BOARD_PG_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_POE_BOARD_PG_MSB 3
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_POE_BOARD_PG_LSB 3
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_POE_BOARD_PG_FWIDTH 1
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_PFE_BOARD_PG_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_PFE_BOARD_PG_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_PFE_BOARD_PG_MSB 2
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_PFE_BOARD_PG_LSB 2
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_PFE_BOARD_PG_FWIDTH 1
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_PFE_BOARD_PRESENT_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_PFE_BOARD_PRESENT_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_PFE_BOARD_PRESENT_RESET_VALUE 0x00000002
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_PFE_BOARD_PRESENT_MSB 1
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_PFE_BOARD_PRESENT_LSB 1
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_PFE_BOARD_PRESENT_FWIDTH 1
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_POE_BOARD_PRESENT_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_POE_BOARD_PRESENT_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_POE_BOARD_PRESENT_RESET_VALUE 0x00000001
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_POE_BOARD_PRESENT_MSB 0
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_POE_BOARD_PRESENT_LSB 0
        #define   KOTINOS_PFE_REGS_MODULE_STATUS_POE_BOARD_PRESENT_FWIDTH 1
    volatile u_int8_t one_pps_tod_sel;		/* 0x9 */
        #define   KOTINOS_PFE_REGS_ONE_PPS_TOD_SEL_FPGA_1PPS_IN_SEL_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_PFE_REGS_ONE_PPS_TOD_SEL_FPGA_1PPS_IN_SEL_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_PFE_REGS_ONE_PPS_TOD_SEL_FPGA_1PPS_IN_SEL_MSB 1
        #define   KOTINOS_PFE_REGS_ONE_PPS_TOD_SEL_FPGA_1PPS_IN_SEL_LSB 1
        #define   KOTINOS_PFE_REGS_ONE_PPS_TOD_SEL_FPGA_1PPS_IN_SEL_FWIDTH 1
        #define   KOTINOS_PFE_REGS_ONE_PPS_TOD_SEL_FPGA_UART1_TOD_SEL_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_ONE_PPS_TOD_SEL_FPGA_UART1_TOD_SEL_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_ONE_PPS_TOD_SEL_FPGA_UART1_TOD_SEL_MSB 0
        #define   KOTINOS_PFE_REGS_ONE_PPS_TOD_SEL_FPGA_UART1_TOD_SEL_LSB 0
        #define   KOTINOS_PFE_REGS_ONE_PPS_TOD_SEL_FPGA_UART1_TOD_SEL_FWIDTH 1
    volatile u_int8_t boot_sel;		/* 0xa */
        #define   KOTINOS_PFE_REGS_BOOT_SEL_NPU_REMOTE_BOOT_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_BOOT_SEL_NPU_REMOTE_BOOT_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_BOOT_SEL_NPU_REMOTE_BOOT_MSB 0
        #define   KOTINOS_PFE_REGS_BOOT_SEL_NPU_REMOTE_BOOT_LSB 0
        #define   KOTINOS_PFE_REGS_BOOT_SEL_NPU_REMOTE_BOOT_FWIDTH 1
    volatile u_int8_t one_pps_led_cntrl;		/* 0xb */
        #define   KOTINOS_PFE_REGS_ONE_PPS_LED_CNTRL_GPS_MODULE_1PPS_TO_CPLD_LED_OUT_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_ONE_PPS_LED_CNTRL_GPS_MODULE_1PPS_TO_CPLD_LED_OUT_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_ONE_PPS_LED_CNTRL_GPS_MODULE_1PPS_TO_CPLD_LED_OUT_MSB 0
        #define   KOTINOS_PFE_REGS_ONE_PPS_LED_CNTRL_GPS_MODULE_1PPS_TO_CPLD_LED_OUT_LSB 0
        #define   KOTINOS_PFE_REGS_ONE_PPS_LED_CNTRL_GPS_MODULE_1PPS_TO_CPLD_LED_OUT_FWIDTH 1
    volatile u_int8_t cpld_to_cpu_uart0_tx_data;		/* 0xc */
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_TX_DATA_DATA_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_TX_DATA_DATA_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_TX_DATA_DATA_MSB 7
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_TX_DATA_DATA_LSB 0
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_TX_DATA_DATA_FWIDTH 8
    volatile u_int8_t cpld_to_cpu_uart0_rx_data;		/* 0xd */
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_RX_DATA_DATA_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_RX_DATA_DATA_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_RX_DATA_DATA_MSB 7
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_RX_DATA_DATA_LSB 0
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_RX_DATA_DATA_FWIDTH 8
    volatile u_int8_t cpld_to_cpu_uart0_control;		/* 0xe */
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_TX_BRK_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_TX_BRK_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_TX_BRK_MSB 4
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_TX_BRK_LSB 4
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_TX_BRK_FWIDTH 1
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_GO_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_GO_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_GO_MSB 0
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_GO_LSB 0
        #define   KOTINOS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_GO_FWIDTH 1
    unsigned char    FILLER_0xf[0x3];
    volatile u_int8_t dpll_control;		/* 0x12 */
        #define   KOTINOS_PFE_REGS_DPLL_CONTROL_DS31404_SRCSW_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_PFE_REGS_DPLL_CONTROL_DS31404_SRCSW_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_PFE_REGS_DPLL_CONTROL_DS31404_SRCSW_MSB 2
        #define   KOTINOS_PFE_REGS_DPLL_CONTROL_DS31404_SRCSW_LSB 2
        #define   KOTINOS_PFE_REGS_DPLL_CONTROL_DS31404_SRCSW_FWIDTH 1
        #define   KOTINOS_PFE_REGS_DPLL_CONTROL_DS31404_LOCK_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_PFE_REGS_DPLL_CONTROL_DS31404_LOCK_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_PFE_REGS_DPLL_CONTROL_DS31404_LOCK_MSB 1
        #define   KOTINOS_PFE_REGS_DPLL_CONTROL_DS31404_LOCK_LSB 1
        #define   KOTINOS_PFE_REGS_DPLL_CONTROL_DS31404_LOCK_FWIDTH 1
        #define   KOTINOS_PFE_REGS_DPLL_CONTROL_DS31404_SRFAIL_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_DPLL_CONTROL_DS31404_SRFAIL_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_DPLL_CONTROL_DS31404_SRFAIL_MSB 0
        #define   KOTINOS_PFE_REGS_DPLL_CONTROL_DS31404_SRFAIL_LSB 0
        #define   KOTINOS_PFE_REGS_DPLL_CONTROL_DS31404_SRFAIL_FWIDTH 1
    volatile u_int8_t int_enable1;		/* 0x13 */
        #define   KOTINOS_PFE_REGS_INT_ENABLE1_UART_0_TXDONE_INT_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_PFE_REGS_INT_ENABLE1_UART_0_TXDONE_INT_EN_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_PFE_REGS_INT_ENABLE1_UART_0_TXDONE_INT_EN_MSB 1
        #define   KOTINOS_PFE_REGS_INT_ENABLE1_UART_0_TXDONE_INT_EN_LSB 1
        #define   KOTINOS_PFE_REGS_INT_ENABLE1_UART_0_TXDONE_INT_EN_FWIDTH 1
        #define   KOTINOS_PFE_REGS_INT_ENABLE1_UART_0_RXDATA_INT_EN_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_INT_ENABLE1_UART_0_RXDATA_INT_EN_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_INT_ENABLE1_UART_0_RXDATA_INT_EN_MSB 0
        #define   KOTINOS_PFE_REGS_INT_ENABLE1_UART_0_RXDATA_INT_EN_LSB 0
        #define   KOTINOS_PFE_REGS_INT_ENABLE1_UART_0_RXDATA_INT_EN_FWIDTH 1
    unsigned char    FILLER_0x14[0x1];
    volatile u_int8_t int_enable3;		/* 0x15 */
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_SYNC_BYTE1_WR_INT_EB_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_SYNC_BYTE1_WR_INT_EB_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_SYNC_BYTE1_WR_INT_EB_MSB 3
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_SYNC_BYTE1_WR_INT_EB_LSB 3
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_SYNC_BYTE1_WR_INT_EB_FWIDTH 1
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_NPU_WATCHDOG_INT_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_NPU_WATCHDOG_INT_EN_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_NPU_WATCHDOG_INT_EN_MSB 2
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_NPU_WATCHDOG_INT_EN_LSB 2
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_NPU_WATCHDOG_INT_EN_FWIDTH 1
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_INT_IOX_COMBO_INT_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_INT_IOX_COMBO_INT_EN_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_INT_IOX_COMBO_INT_EN_MSB 1
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_INT_IOX_COMBO_INT_EN_LSB 1
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_INT_IOX_COMBO_INT_EN_FWIDTH 1
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_INT_IOX_SFP_INT_EN_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_INT_IOX_SFP_INT_EN_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_INT_IOX_SFP_INT_EN_MSB 0
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_INT_IOX_SFP_INT_EN_LSB 0
        #define   KOTINOS_PFE_REGS_INT_ENABLE3_INT_IOX_SFP_INT_EN_FWIDTH 1
    volatile u_int8_t int_status1;		/* 0x16 */
        #define   KOTINOS_PFE_REGS_INT_STATUS1_RSVD_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   KOTINOS_PFE_REGS_INT_STATUS1_RSVD_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   KOTINOS_PFE_REGS_INT_STATUS1_RSVD_MSB 7
        #define   KOTINOS_PFE_REGS_INT_STATUS1_RSVD_LSB 7
        #define   KOTINOS_PFE_REGS_INT_STATUS1_RSVD_FWIDTH 1
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_BREAK_DET_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_BREAK_DET_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_BREAK_DET_MSB 6
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_BREAK_DET_LSB 6
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_BREAK_DET_FWIDTH 1
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_FRAMING_ERR_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_FRAMING_ERR_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_FRAMING_ERR_MSB 5
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_FRAMING_ERR_LSB 5
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_FRAMING_ERR_FWIDTH 1
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_TX_EMPTY_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_TX_EMPTY_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_TX_EMPTY_MSB 4
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_TX_EMPTY_LSB 4
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_TX_EMPTY_FWIDTH 1
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_OVERRUN_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_OVERRUN_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_OVERRUN_MSB 3
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_OVERRUN_LSB 3
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_OVERRUN_FWIDTH 1
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_TX_OVERRUN_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_TX_OVERRUN_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_TX_OVERRUN_MSB 2
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_TX_OVERRUN_LSB 2
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_TX_OVERRUN_FWIDTH 1
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_TX_DONE_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_TX_DONE_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_TX_DONE_MSB 1
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_TX_DONE_LSB 1
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_TX_DONE_FWIDTH 1
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_AVAILABLE_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_AVAILABLE_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_AVAILABLE_MSB 0
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_AVAILABLE_LSB 0
        #define   KOTINOS_PFE_REGS_INT_STATUS1_UART_0_RX_AVAILABLE_FWIDTH 1
    unsigned char    FILLER_0x17[0x1];
    volatile u_int8_t int_status3;		/* 0x18 */
        #define   KOTINOS_PFE_REGS_INT_STATUS3_SYNC_BYTE1_WR_INT_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   KOTINOS_PFE_REGS_INT_STATUS3_SYNC_BYTE1_WR_INT_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   KOTINOS_PFE_REGS_INT_STATUS3_SYNC_BYTE1_WR_INT_MSB 3
        #define   KOTINOS_PFE_REGS_INT_STATUS3_SYNC_BYTE1_WR_INT_LSB 3
        #define   KOTINOS_PFE_REGS_INT_STATUS3_SYNC_BYTE1_WR_INT_FWIDTH 1
        #define   KOTINOS_PFE_REGS_INT_STATUS3_NPU_WATCHDOG_INT_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_PFE_REGS_INT_STATUS3_NPU_WATCHDOG_INT_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_PFE_REGS_INT_STATUS3_NPU_WATCHDOG_INT_MSB 2
        #define   KOTINOS_PFE_REGS_INT_STATUS3_NPU_WATCHDOG_INT_LSB 2
        #define   KOTINOS_PFE_REGS_INT_STATUS3_NPU_WATCHDOG_INT_FWIDTH 1
        #define   KOTINOS_PFE_REGS_INT_STATUS3_INT_IOX_COMBO_INT_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_PFE_REGS_INT_STATUS3_INT_IOX_COMBO_INT_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_PFE_REGS_INT_STATUS3_INT_IOX_COMBO_INT_MSB 1
        #define   KOTINOS_PFE_REGS_INT_STATUS3_INT_IOX_COMBO_INT_LSB 1
        #define   KOTINOS_PFE_REGS_INT_STATUS3_INT_IOX_COMBO_INT_FWIDTH 1
        #define   KOTINOS_PFE_REGS_INT_STATUS3_INT_IOX_SFP_INT_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_INT_STATUS3_INT_IOX_SFP_INT_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_INT_STATUS3_INT_IOX_SFP_INT_MSB 0
        #define   KOTINOS_PFE_REGS_INT_STATUS3_INT_IOX_SFP_INT_LSB 0
        #define   KOTINOS_PFE_REGS_INT_STATUS3_INT_IOX_SFP_INT_FWIDTH 1
    volatile u_int8_t int_1588fpga;		/* 0x19 */
        #define   KOTINOS_PFE_REGS_INT_1588FPGA_INT_CPLD_T_1588_FPGA_INT_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_INT_1588FPGA_INT_CPLD_T_1588_FPGA_INT_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_INT_1588FPGA_INT_CPLD_T_1588_FPGA_INT_MSB 0
        #define   KOTINOS_PFE_REGS_INT_1588FPGA_INT_CPLD_T_1588_FPGA_INT_LSB 0
        #define   KOTINOS_PFE_REGS_INT_1588FPGA_INT_CPLD_T_1588_FPGA_INT_FWIDTH 1
    volatile u_int8_t reset_cntrl1;		/* 0x1a */
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_POE_BCM59111_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_POE_BCM59111_RESET_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_POE_BCM59111_RESET_MSB 7
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_POE_BCM59111_RESET_LSB 7
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_POE_BCM59111_RESET_FWIDTH 1
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_IOX_MAIN_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_IOX_MAIN_RESET_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_IOX_MAIN_RESET_MSB 6
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_IOX_MAIN_RESET_LSB 6
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_IOX_MAIN_RESET_FWIDTH 1
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_PCIESW_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_PCIESW_RESET_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_PCIESW_RESET_MSB 5
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_PCIESW_RESET_LSB 5
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_PCIESW_RESET_FWIDTH 1
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_FPGA_0_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_FPGA_0_RESET_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_FPGA_0_RESET_MSB 4
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_FPGA_0_RESET_LSB 4
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_FPGA_0_RESET_FWIDTH 1
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_FPGA_1_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_FPGA_1_RESET_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_FPGA_1_RESET_MSB 3
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_FPGA_1_RESET_LSB 3
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_FPGA_1_RESET_FWIDTH 1
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_DPLL_DS31404_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_DPLL_DS31404_RESET_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_DPLL_DS31404_RESET_MSB 2
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_DPLL_DS31404_RESET_LSB 2
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_DPLL_DS31404_RESET_FWIDTH 1
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_SW_BCM56446_RESET_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_SW_BCM56446_RESET_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_SW_BCM56446_RESET_MSB 0
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_SW_BCM56446_RESET_LSB 0
        #define   KOTINOS_PFE_REGS_RESET_CNTRL1_SW_BCM56446_RESET_FWIDTH 1
    volatile u_int8_t reset_cntrl2;		/* 0x1b */
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_PHY_BCM54340_SFP_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_PHY_BCM54340_SFP_RESET_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_PHY_BCM54340_SFP_RESET_MSB 7
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_PHY_BCM54340_SFP_RESET_LSB 7
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_PHY_BCM54340_SFP_RESET_FWIDTH 1
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_PHY_BCM54340_COMBO_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_PHY_BCM54340_COMBO_RESET_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_PHY_BCM54340_COMBO_RESET_MSB 6
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_PHY_BCM54340_COMBO_RESET_LSB 6
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_PHY_BCM54340_COMBO_RESET_FWIDTH 1
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_I2C_SW_CPU_PFE_PCA9548_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_I2C_SW_CPU_PFE_PCA9548_RESET_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_I2C_SW_CPU_PFE_PCA9548_RESET_MSB 5
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_I2C_SW_CPU_PFE_PCA9548_RESET_LSB 5
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_I2C_SW_CPU_PFE_PCA9548_RESET_FWIDTH 1
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_I2C_SW_PFE_PCA9548_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_I2C_SW_PFE_PCA9548_RESET_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_I2C_SW_PFE_PCA9548_RESET_MSB 4
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_I2C_SW_PFE_PCA9548_RESET_LSB 4
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_I2C_SW_PFE_PCA9548_RESET_FWIDTH 1
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_NPU_PERST0_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_NPU_PERST0_RESET_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_NPU_PERST0_RESET_MSB 2
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_NPU_PERST0_RESET_LSB 2
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_NPU_PERST0_RESET_FWIDTH 1
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_NPU_FLASH_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_NPU_FLASH_RESET_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_NPU_FLASH_RESET_MSB 1
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_NPU_FLASH_RESET_LSB 1
        #define   KOTINOS_PFE_REGS_RESET_CNTRL2_NPU_FLASH_RESET_FWIDTH 1
    volatile u_int8_t reset_cntrl3;		/* 0x1c */
        #define   KOTINOS_PFE_REGS_RESET_CNTRL3_RSVD0_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x000000fc) | ((CUR) & ~0x000000fc))
        #define   KOTINOS_PFE_REGS_RESET_CNTRL3_RSVD0_GET(CUR) (((CUR) >> 2) & 0x0000003f)
        #define   KOTINOS_PFE_REGS_RESET_CNTRL3_RSVD0_MSB 7
        #define   KOTINOS_PFE_REGS_RESET_CNTRL3_RSVD0_LSB 2
        #define   KOTINOS_PFE_REGS_RESET_CNTRL3_RSVD0_FWIDTH 6
        #define   KOTINOS_PFE_REGS_RESET_CNTRL3_CHIP_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_PFE_REGS_RESET_CNTRL3_CHIP_RESET_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RESET_CNTRL3_CHIP_RESET_MSB 1
        #define   KOTINOS_PFE_REGS_RESET_CNTRL3_CHIP_RESET_LSB 1
        #define   KOTINOS_PFE_REGS_RESET_CNTRL3_CHIP_RESET_FWIDTH 1
        #define   KOTINOS_PFE_REGS_RESET_CNTRL3_NPU_PLL_DC_OK_RESET_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_RESET_CNTRL3_NPU_PLL_DC_OK_RESET_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_RESET_CNTRL3_NPU_PLL_DC_OK_RESET_MSB 0
        #define   KOTINOS_PFE_REGS_RESET_CNTRL3_NPU_PLL_DC_OK_RESET_LSB 0
        #define   KOTINOS_PFE_REGS_RESET_CNTRL3_NPU_PLL_DC_OK_RESET_FWIDTH 1
    volatile u_int8_t scratch_1;		/* 0x1d */
        #define   KOTINOS_PFE_REGS_SCRATCH_1_SCRATCH_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_PFE_REGS_SCRATCH_1_SCRATCH_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_PFE_REGS_SCRATCH_1_SCRATCH_MSB 7
        #define   KOTINOS_PFE_REGS_SCRATCH_1_SCRATCH_LSB 0
        #define   KOTINOS_PFE_REGS_SCRATCH_1_SCRATCH_FWIDTH 8
    volatile u_int8_t npu_flash_swizzle_timer_count;		/* 0x1e */
        #define   KOTINOS_PFE_REGS_NPU_FLASH_SWIZZLE_TIMER_COUNT_NPU_TIMER_COUNT_LOAD_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_PFE_REGS_NPU_FLASH_SWIZZLE_TIMER_COUNT_NPU_TIMER_COUNT_LOAD_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_PFE_REGS_NPU_FLASH_SWIZZLE_TIMER_COUNT_NPU_TIMER_COUNT_LOAD_MSB 7
        #define   KOTINOS_PFE_REGS_NPU_FLASH_SWIZZLE_TIMER_COUNT_NPU_TIMER_COUNT_LOAD_LSB 0
        #define   KOTINOS_PFE_REGS_NPU_FLASH_SWIZZLE_TIMER_COUNT_NPU_TIMER_COUNT_LOAD_FWIDTH 8
    unsigned char    FILLER_0x1f[0x21];
    volatile u_int8_t npu_version;		/* 0x40 */
        #define   KOTINOS_PFE_REGS_NPU_VERSION_VERSION_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_PFE_REGS_NPU_VERSION_VERSION_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_PFE_REGS_NPU_VERSION_RESET_VALUE 0x1
        #define   KOTINOS_PFE_REGS_NPU_VERSION_VERSION_MSB 7
        #define   KOTINOS_PFE_REGS_NPU_VERSION_VERSION_LSB 0
        #define   KOTINOS_PFE_REGS_NPU_VERSION_VERSION_FWIDTH 8
    volatile u_int8_t npu_revision;		/* 0x41 */
        #define   KOTINOS_PFE_REGS_NPU_REVISION_CPLD_REVISION_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_PFE_REGS_NPU_REVISION_CPLD_REVISION_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_PFE_REGS_NPU_REVISION_RESET_VALUE 0x7
        #define   KOTINOS_PFE_REGS_NPU_REVISION_CPLD_REVISION_MSB 7
        #define   KOTINOS_PFE_REGS_NPU_REVISION_CPLD_REVISION_LSB 0
        #define   KOTINOS_PFE_REGS_NPU_REVISION_CPLD_REVISION_FWIDTH 8
    volatile u_int8_t npu_compile_month;		/* 0x42 */
        #define   KOTINOS_PFE_REGS_NPU_COMPILE_MONTH_MONTH_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_PFE_REGS_NPU_COMPILE_MONTH_MONTH_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_PFE_REGS_NPU_COMPILE_MONTH_RESET_VALUE 0x3
        #define   KOTINOS_PFE_REGS_NPU_COMPILE_MONTH_MONTH_MSB 7
        #define   KOTINOS_PFE_REGS_NPU_COMPILE_MONTH_MONTH_LSB 0
        #define   KOTINOS_PFE_REGS_NPU_COMPILE_MONTH_MONTH_FWIDTH 8
    volatile u_int8_t npu_compile_day;		/* 0x43 */
        #define   KOTINOS_PFE_REGS_NPU_COMPILE_DAY_DAY_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_PFE_REGS_NPU_COMPILE_DAY_DAY_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_PFE_REGS_NPU_COMPILE_DAY_RESET_VALUE 0x18
        #define   KOTINOS_PFE_REGS_NPU_COMPILE_DAY_DAY_MSB 7
        #define   KOTINOS_PFE_REGS_NPU_COMPILE_DAY_DAY_LSB 0
        #define   KOTINOS_PFE_REGS_NPU_COMPILE_DAY_DAY_FWIDTH 8
    volatile u_int8_t npu_flash_swizzle_ctrl;		/* 0x44 */
        #define   KOTINOS_PFE_REGS_NPU_FLASH_SWIZZLE_CTRL_ADDR_BIT_A26_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_PFE_REGS_NPU_FLASH_SWIZZLE_CTRL_ADDR_BIT_A26_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_PFE_REGS_NPU_FLASH_SWIZZLE_CTRL_ADDR_BIT_A26_MSB 1
        #define   KOTINOS_PFE_REGS_NPU_FLASH_SWIZZLE_CTRL_ADDR_BIT_A26_LSB 1
        #define   KOTINOS_PFE_REGS_NPU_FLASH_SWIZZLE_CTRL_ADDR_BIT_A26_FWIDTH 1
        #define   KOTINOS_PFE_REGS_NPU_FLASH_SWIZZLE_CTRL_NPU_FLASH_AUTO_SWIZZLE_ENA_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_NPU_FLASH_SWIZZLE_CTRL_NPU_FLASH_AUTO_SWIZZLE_ENA_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_NPU_FLASH_SWIZZLE_CTRL_NPU_FLASH_AUTO_SWIZZLE_ENA_MSB 0
        #define   KOTINOS_PFE_REGS_NPU_FLASH_SWIZZLE_CTRL_NPU_FLASH_AUTO_SWIZZLE_ENA_LSB 0
        #define   KOTINOS_PFE_REGS_NPU_FLASH_SWIZZLE_CTRL_NPU_FLASH_AUTO_SWIZZLE_ENA_FWIDTH 1
    volatile u_int8_t npu_watchdog_timer_cntrl;		/* 0x45 */
        #define   KOTINOS_PFE_REGS_NPU_WATCHDOG_TIMER_CNTRL_NPU_TIMER_RESTART_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   KOTINOS_PFE_REGS_NPU_WATCHDOG_TIMER_CNTRL_NPU_TIMER_RESTART_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   KOTINOS_PFE_REGS_NPU_WATCHDOG_TIMER_CNTRL_NPU_TIMER_RESTART_MSB 1
        #define   KOTINOS_PFE_REGS_NPU_WATCHDOG_TIMER_CNTRL_NPU_TIMER_RESTART_LSB 1
        #define   KOTINOS_PFE_REGS_NPU_WATCHDOG_TIMER_CNTRL_NPU_TIMER_RESTART_FWIDTH 1
        #define   KOTINOS_PFE_REGS_NPU_WATCHDOG_TIMER_CNTRL_NPU_TIMER_EN_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_NPU_WATCHDOG_TIMER_CNTRL_NPU_TIMER_EN_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_NPU_WATCHDOG_TIMER_CNTRL_NPU_TIMER_EN_MSB 0
        #define   KOTINOS_PFE_REGS_NPU_WATCHDOG_TIMER_CNTRL_NPU_TIMER_EN_LSB 0
        #define   KOTINOS_PFE_REGS_NPU_WATCHDOG_TIMER_CNTRL_NPU_TIMER_EN_FWIDTH 1
    volatile u_int8_t npu_watchdog_timer_count;		/* 0x46 */
        #define   KOTINOS_PFE_REGS_NPU_WATCHDOG_TIMER_COUNT_NPU_TIMER_COUNT_LOAD_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_PFE_REGS_NPU_WATCHDOG_TIMER_COUNT_NPU_TIMER_COUNT_LOAD_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_PFE_REGS_NPU_WATCHDOG_TIMER_COUNT_NPU_TIMER_COUNT_LOAD_MSB 7
        #define   KOTINOS_PFE_REGS_NPU_WATCHDOG_TIMER_COUNT_NPU_TIMER_COUNT_LOAD_LSB 0
        #define   KOTINOS_PFE_REGS_NPU_WATCHDOG_TIMER_COUNT_NPU_TIMER_COUNT_LOAD_FWIDTH 8
    volatile u_int8_t npu_monitor_sync1;		/* 0x47 */
        #define   KOTINOS_PFE_REGS_NPU_MONITOR_SYNC1_NPU_SYNC_1_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_PFE_REGS_NPU_MONITOR_SYNC1_NPU_SYNC_1_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_PFE_REGS_NPU_MONITOR_SYNC1_NPU_SYNC_1_MSB 7
        #define   KOTINOS_PFE_REGS_NPU_MONITOR_SYNC1_NPU_SYNC_1_LSB 0
        #define   KOTINOS_PFE_REGS_NPU_MONITOR_SYNC1_NPU_SYNC_1_FWIDTH 8
    volatile u_int8_t npu_monitor_sync2;		/* 0x48 */
        #define   KOTINOS_PFE_REGS_NPU_MONITOR_SYNC2_NPU_SYNC_2_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   KOTINOS_PFE_REGS_NPU_MONITOR_SYNC2_NPU_SYNC_2_GET(CUR) ((CUR) & 0x000000ff)
        #define   KOTINOS_PFE_REGS_NPU_MONITOR_SYNC2_NPU_SYNC_2_MSB 7
        #define   KOTINOS_PFE_REGS_NPU_MONITOR_SYNC2_NPU_SYNC_2_LSB 0
        #define   KOTINOS_PFE_REGS_NPU_MONITOR_SYNC2_NPU_SYNC_2_FWIDTH 8
    volatile u_int8_t npu_reset_cntrl;		/* 0x49 */
        #define   KOTINOS_PFE_REGS_NPU_RESET_CNTRL_CHIP_RESET_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   KOTINOS_PFE_REGS_NPU_RESET_CNTRL_CHIP_RESET_GET(CUR) ((CUR) & 0x00000001)
        #define   KOTINOS_PFE_REGS_NPU_RESET_CNTRL_CHIP_RESET_MSB 0
        #define   KOTINOS_PFE_REGS_NPU_RESET_CNTRL_CHIP_RESET_LSB 0
        #define   KOTINOS_PFE_REGS_NPU_RESET_CNTRL_CHIP_RESET_FWIDTH 1
    unsigned char    FILLER_0x4a[0x36];
} kotinos_pfe_regs;

typedef struct kotinos_syspld {
    kotinos_re_regs re;		/* 0x0 */
    kotinos_pfe_regs pfe;		/* 0x80 */
} kotinos_syspld;


#endif /* __KOTINOS_SYSPLD_STRUCT_H__ */
