$date
	Tue Feb 07 23:49:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module PLL_tb $end
$var wire 1 ! nCLK $end
$var wire 1 " locked $end
$var wire 1 # QnCPUCLK $end
$var wire 1 $ BCLK $end
$var wire 1 % BBCLK $end
$var parameter 32 & CLK_FREQ $end
$var real 1 ' PERIOD $end
$var reg 1 ( CPUCLK_I $end
$var reg 1 ) rst $end
$scope module uut $end
$var wire 1 ( CPUCLK_I $end
$var wire 1 ) rst $end
$var wire 1 ! nCLK $end
$var wire 1 # QnCPUCLK $end
$var wire 1 $ BCLK $end
$var wire 1 % BBCLK $end
$var reg 1 * c1 $end
$var reg 1 + c2 $end
$var reg 1 , c3 $end
$var reg 1 " locked $end
$upscope $end
$scope task wait_n_clk $end
$var integer 32 - i [31:0] $end
$upscope $end
$scope task wait_n_clko $end
$var integer 32 . i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
r40 '
b1011111010111100001000000 &
$end
#0
$dumpvars
bx .
b10 -
0,
0+
0*
1)
0(
0%
0$
0#
0"
0!
$end
#200
1(
#220
1*
#280
1+
#320
1,
#400
0(
#420
0*
#480
0+
#520
0,
#600
b10 .
1(
#620
1*
#680
1+
#720
1,
#800
0(
#820
0*
#880
0+
#920
0,
#1000
1(
#1020
1*
#1080
1+
#1120
1,
#1200
0(
#1220
0*
#1280
0+
#1320
0,
#1400
1(
#1410
1!
b10100 .
0)
#1420
0!
1*
#1480
1"
1$
1+
#1520
1%
1,
#1600
1#
0(
#1620
1!
0*
#1680
0$
0+
#1720
0%
0,
#1800
0#
1(
#1820
0!
1*
#1880
1$
1+
#1920
1%
1,
#2000
1#
0(
#2020
1!
0*
#2080
0$
0+
#2120
0%
0,
#2200
0#
1(
#2220
0!
1*
#2280
1$
1+
#2320
1%
1,
#2400
1#
0(
#2420
1!
0*
#2480
0$
0+
#2520
0%
0,
#2600
0#
1(
#2620
0!
1*
#2680
1$
1+
#2720
1%
1,
#2800
1#
0(
#2820
1!
0*
#2880
0$
0+
#2920
0%
0,
#3000
0#
1(
#3020
0!
1*
#3080
1$
1+
#3120
1%
1,
#3200
1#
0(
#3220
1!
0*
#3280
0$
0+
#3320
0%
0,
#3400
0#
1(
#3420
0!
1*
#3480
1$
1+
#3520
1%
1,
#3600
1#
0(
#3620
1!
0*
#3680
0$
0+
#3720
0%
0,
#3800
0#
1(
#3820
0!
1*
#3880
1$
1+
#3920
1%
1,
#4000
1#
0(
#4020
1!
0*
#4080
0$
0+
#4120
0%
0,
#4200
0#
1(
#4220
0!
1*
#4280
1$
1+
#4320
1%
1,
#4400
1#
0(
#4420
1!
0*
#4480
0$
0+
#4520
0%
0,
#4600
0#
1(
#4620
0!
1*
#4680
1$
1+
#4720
1%
1,
#4800
1#
0(
#4820
1!
0*
#4880
0$
0+
#4920
0%
0,
#5000
0#
1(
#5020
0!
1*
#5080
1$
1+
#5120
1%
1,
#5200
1#
0(
#5220
1!
0*
#5280
0$
0+
#5320
0%
0,
#5400
0#
1(
#5420
0!
1*
#5480
1$
1+
#5520
1%
1,
#5600
1#
0(
#5620
1!
0*
#5680
0$
0+
#5720
0%
0,
#5800
0#
1(
#5820
0!
1*
#5880
1$
1+
#5920
1%
1,
#6000
1#
0(
#6020
1!
0*
#6080
0$
0+
#6120
0%
0,
#6200
0#
1(
#6220
0!
1*
#6280
1$
1+
#6320
1%
1,
#6400
1#
0(
#6420
1!
0*
#6480
0$
0+
#6520
0%
0,
#6600
0#
1(
#6620
0!
1*
#6680
1$
1+
#6720
1%
1,
#6800
1#
0(
#6820
1!
0*
#6880
0$
0+
#6920
0%
0,
#7000
0#
1(
#7020
0!
1*
#7080
1$
1+
#7120
1%
1,
#7200
1#
0(
#7220
1!
0*
#7280
0$
0+
#7320
0%
0,
#7400
0#
1(
#7420
0!
1*
#7480
1$
1+
#7520
1%
1,
#7600
1#
0(
#7620
1!
0*
#7680
0$
0+
#7720
0%
0,
#7800
0#
1(
#7820
0!
1*
#7880
1$
1+
#7920
1%
1,
#8000
1#
0(
#8020
1!
0*
#8080
0$
0+
#8120
0%
0,
#8200
0#
1(
#8220
0!
1*
#8280
1$
1+
#8320
1%
1,
#8400
1#
0(
#8420
1!
0*
#8480
0$
0+
#8520
0%
0,
#8600
0#
1(
#8620
0!
1*
#8680
1$
1+
#8720
1%
1,
#8800
1#
0(
#8820
1!
0*
#8880
0$
0+
#8920
0%
0,
#9000
0#
1(
#9020
0!
1*
#9080
1$
1+
#9120
1%
1,
#9200
1#
0(
#9220
1!
0*
#9280
0$
0+
#9320
0%
0,
#9400
0#
1(
#9410
