{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716227512468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716227512474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 19:51:52 2024 " "Processing started: Mon May 20 19:51:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716227512474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716227512474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc_with_ROM -c proc_with_ROM " "Command: quartus_map --read_settings_files=on --write_settings_files=off proc_with_ROM -c proc_with_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716227512474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716227512909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716227512909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/full_adder/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/full_adder/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../../LAB 8/Zadanie 1/full_adder/full_adder.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/full_adder/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716227520056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716227520056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_subtractor " "Found entity 1: ripple_carry_adder_subtractor" {  } { { "../../../LAB 8/Zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716227520059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716227520059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 11/zadanie 1/dec3to8/dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 11/zadanie 1/dec3to8/dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "../../Zadanie 1/dec3to8/dec3to8.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/dec3to8/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716227520062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716227520062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 11/zadanie 1/mux_10_1_9_bits/mux_10_1_9_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 11/zadanie 1/mux_10_1_9_bits/mux_10_1_9_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_10_1_9_bits " "Found entity 1: mux_10_1_9_bits" {  } { { "../../Zadanie 1/mux_10_1_9_bits/mux_10_1_9_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/mux_10_1_9_bits/mux_10_1_9_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716227520065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716227520065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 11/zadanie 1/proc/proc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 11/zadanie 1/proc/proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "../../Zadanie 1/proc/proc.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/proc/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716227520068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716227520068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 11/zadanie 1/regn/regn.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 11/zadanie 1/regn/regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "../../Zadanie 1/regn/regn.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/regn/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716227520071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716227520071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 6/zadanie 2/counter_n_bits/counter_n_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 6/zadanie 2/counter_n_bits/counter_n_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_N_bits " "Found entity 1: counter_N_bits" {  } { { "../../../LAB 6/Zadanie 2/counter_N_bits/counter_N_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 6/Zadanie 2/counter_N_bits/counter_N_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716227520075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716227520075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom32x9.v 1 1 " "Found 1 design units, including 1 entities, in source file rom32x9.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom32x9 " "Found entity 1: rom32x9" {  } { { "rom32x9.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 2/proc_with_ROM/rom32x9.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716227520078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716227520078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_with_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_with_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_with_ROM " "Found entity 1: proc_with_ROM" {  } { { "proc_with_ROM.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 2/proc_with_ROM/proc_with_ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716227520081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716227520081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc_with_ROM " "Elaborating entity \"proc_with_ROM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716227520120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_N_bits counter_N_bits:counter " "Elaborating entity \"counter_N_bits\" for hierarchy \"counter_N_bits:counter\"" {  } { { "proc_with_ROM.v" "counter" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 2/proc_with_ROM/proc_with_ROM.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716227520127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom32x9 rom32x9:ROM " "Elaborating entity \"rom32x9\" for hierarchy \"rom32x9:ROM\"" {  } { { "proc_with_ROM.v" "ROM" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 2/proc_with_ROM/proc_with_ROM.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716227520133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom32x9:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom32x9:ROM\|altsyncram:altsyncram_component\"" {  } { { "rom32x9.v" "altsyncram_component" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 2/proc_with_ROM/rom32x9.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716227520173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom32x9:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom32x9:ROM\|altsyncram:altsyncram_component\"" {  } { { "rom32x9.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 2/proc_with_ROM/rom32x9.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716227520174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom32x9:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom32x9:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716227520174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716227520174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716227520174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory_init.mif " "Parameter \"init_file\" = \"memory_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716227520174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716227520174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716227520174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716227520174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716227520174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716227520174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716227520174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716227520174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716227520174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716227520174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716227520174 ""}  } { { "rom32x9.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 2/proc_with_ROM/rom32x9.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716227520174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nkg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nkg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nkg1 " "Found entity 1: altsyncram_nkg1" {  } { { "db/altsyncram_nkg1.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 2/proc_with_ROM/db/altsyncram_nkg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716227520210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716227520210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nkg1 rom32x9:ROM\|altsyncram:altsyncram_component\|altsyncram_nkg1:auto_generated " "Elaborating entity \"altsyncram_nkg1\" for hierarchy \"rom32x9:ROM\|altsyncram:altsyncram_component\|altsyncram_nkg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716227520210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:processor " "Elaborating entity \"proc\" for hierarchy \"proc:processor\"" {  } { { "proc_with_ROM.v" "processor" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 2/proc_with_ROM/proc_with_ROM.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716227520221 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(63) " "Verilog HDL Case Statement warning at proc.v(63): incomplete case statement has no default case item" {  } { { "../../Zadanie 1/proc/proc.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/proc/proc.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716227520222 "|proc_with_ROM|proc:processor"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(83) " "Verilog HDL Case Statement warning at proc.v(83): incomplete case statement has no default case item" {  } { { "../../Zadanie 1/proc/proc.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/proc/proc.v" 83 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716227520222 "|proc_with_ROM|proc:processor"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(97) " "Verilog HDL Case Statement warning at proc.v(97): incomplete case statement has no default case item" {  } { { "../../Zadanie 1/proc/proc.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/proc/proc.v" 97 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716227520222 "|proc_with_ROM|proc:processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc:processor\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"proc:processor\|dec3to8:decX\"" {  } { { "../../Zadanie 1/proc/proc.v" "decX" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/proc/proc.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716227520223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:processor\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"proc:processor\|regn:reg_0\"" {  } { { "../../Zadanie 1/proc/proc.v" "reg_0" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/proc/proc.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716227520226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder_subtractor proc:processor\|ripple_carry_adder_subtractor:ALU " "Elaborating entity \"ripple_carry_adder_subtractor\" for hierarchy \"proc:processor\|ripple_carry_adder_subtractor:ALU\"" {  } { { "../../Zadanie 1/proc/proc.v" "ALU" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/proc/proc.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716227520236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder proc:processor\|ripple_carry_adder_subtractor:ALU\|full_adder:add_or_sub\[0\].FA " "Elaborating entity \"full_adder\" for hierarchy \"proc:processor\|ripple_carry_adder_subtractor:ALU\|full_adder:add_or_sub\[0\].FA\"" {  } { { "../../../LAB 8/Zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" "add_or_sub\[0\].FA" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 2/ripple_carry_adder_subtractor/ripple_carry_adder_subtractor.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716227520238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_10_1_9_bits proc:processor\|mux_10_1_9_bits:mux " "Elaborating entity \"mux_10_1_9_bits\" for hierarchy \"proc:processor\|mux_10_1_9_bits:mux\"" {  } { { "../../Zadanie 1/proc/proc.v" "mux" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/proc/proc.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716227520246 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux_10_1_9_bits.v(5) " "Verilog HDL Case Statement information at mux_10_1_9_bits.v(5): all case item expressions in this case statement are onehot" {  } { { "../../Zadanie 1/mux_10_1_9_bits/mux_10_1_9_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/mux_10_1_9_bits/mux_10_1_9_bits.v" 5 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1716227520247 "|proc_with_ROM|proc:processor|mux_10_1_9_bits:mux"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716227520609 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716227520691 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716227520905 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "DIN\[0\] " "Logic cell \"DIN\[0\]\"" {  } { { "proc_with_ROM.v" "DIN\[0\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 2/proc_with_ROM/proc_with_ROM.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716227520908 ""} { "Info" "ISCL_SCL_CELL_NAME" "DIN\[1\] " "Logic cell \"DIN\[1\]\"" {  } { { "proc_with_ROM.v" "DIN\[1\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 2/proc_with_ROM/proc_with_ROM.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716227520908 ""} { "Info" "ISCL_SCL_CELL_NAME" "DIN\[2\] " "Logic cell \"DIN\[2\]\"" {  } { { "proc_with_ROM.v" "DIN\[2\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 2/proc_with_ROM/proc_with_ROM.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716227520908 ""} { "Info" "ISCL_SCL_CELL_NAME" "DIN\[3\] " "Logic cell \"DIN\[3\]\"" {  } { { "proc_with_ROM.v" "DIN\[3\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 2/proc_with_ROM/proc_with_ROM.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716227520908 ""} { "Info" "ISCL_SCL_CELL_NAME" "DIN\[4\] " "Logic cell \"DIN\[4\]\"" {  } { { "proc_with_ROM.v" "DIN\[4\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 2/proc_with_ROM/proc_with_ROM.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716227520908 ""} { "Info" "ISCL_SCL_CELL_NAME" "DIN\[5\] " "Logic cell \"DIN\[5\]\"" {  } { { "proc_with_ROM.v" "DIN\[5\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 2/proc_with_ROM/proc_with_ROM.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716227520908 ""} { "Info" "ISCL_SCL_CELL_NAME" "DIN\[6\] " "Logic cell \"DIN\[6\]\"" {  } { { "proc_with_ROM.v" "DIN\[6\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 2/proc_with_ROM/proc_with_ROM.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716227520908 ""} { "Info" "ISCL_SCL_CELL_NAME" "DIN\[7\] " "Logic cell \"DIN\[7\]\"" {  } { { "proc_with_ROM.v" "DIN\[7\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 2/proc_with_ROM/proc_with_ROM.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716227520908 ""} { "Info" "ISCL_SCL_CELL_NAME" "DIN\[8\] " "Logic cell \"DIN\[8\]\"" {  } { { "proc_with_ROM.v" "DIN\[8\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 2/proc_with_ROM/proc_with_ROM.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716227520908 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1716227520908 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716227521007 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716227521007 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "259 " "Implemented 259 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716227521045 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716227521045 ""} { "Info" "ICUT_CUT_TM_LCELLS" "236 " "Implemented 236 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716227521045 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716227521045 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716227521045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716227521057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 19:52:01 2024 " "Processing ended: Mon May 20 19:52:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716227521057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716227521057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716227521057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716227521057 ""}
