
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 343.988 ; gain = 93.480
Command: synth_design -top design_1_wrapper -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11416 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 456.480 ; gain = 105.598
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-638] synthesizing module 'design_1' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_alinx_ov5640_0_1' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_alinx_ov5640_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_alinx_ov5640_0_1' (2#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_alinx_ov5640_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dynclk_0_0' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dynclk_0_0' (3#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (4#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_subset_converter_0_1' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_axis_subset_converter_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_subset_converter_0_1' (5#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_axis_subset_converter_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_hdmi_rst_0' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_hdmi_rst_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_hdmi_rst_0' (6#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_hdmi_rst_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_edge_detector_0_0' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_edge_detector_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_edge_detector_0_0' (7#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_edge_detector_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_i2c_extender_0_1' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_i2c_extender_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_i2c_extender_0_1' (8#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_i2c_extender_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mem2stream_0_0' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_mem2stream_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mem2stream_0_0' (9#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_mem2stream_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mem2stream_0' of module 'design_1_mem2stream_0_0' requires 66 connections, but only 59 given [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:698]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (10#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 117 connections, but only 109 given [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:758]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:1184]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:2299]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (11#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:2299]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:2445]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_0' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_0' (12#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_auto_cc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_0' requires 42 connections, but only 40 given [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:2608]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (13#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:2445]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:2651]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (14#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:2651]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:2783]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_1' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_auto_cc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_1' (15#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_auto_cc_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_1' requires 42 connections, but only 40 given [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:2946]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (16#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:2783]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_17KQ732' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:2989]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_2' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_auto_cc_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_2' (17#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_auto_cc_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_2' requires 42 connections, but only 40 given [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:3152]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_17KQ732' (18#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:2989]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_VQEDA7' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:3195]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_VQEDA7' (19#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:3195]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:3327]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (20#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (21#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:3327]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (22#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_arprot' does not match port width (18) of module 'design_1_xbar_1' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:2260]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_awprot' does not match port width (18) of module 'design_1_xbar_1' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:2264]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (23#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:1184]
INFO: [Synth 8-638] synthesizing module 'design_1_rgb2dvi_0_0' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rgb2dvi_0_0' (24#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_1' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_rst_ps7_0_100M_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_1' (25#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_rst_ps7_0_100M_1_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_1' requires 10 connections, but only 7 given [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:1040]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_142M_0' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_rst_ps7_0_142M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_142M_0' (26#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_rst_ps7_0_142M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_142M' of module 'design_1_rst_ps7_0_142M_0' requires 10 connections, but only 7 given [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:1048]
INFO: [Synth 8-638] synthesizing module 'design_1_stream2mem_0_0' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_stream2mem_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_stream2mem_0_0' (27#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_stream2mem_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'stream2mem_0' of module 'design_1_stream2mem_0_0' requires 65 connections, but only 63 given [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:1056]
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_0_0' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_ds_buf_0_0' (28#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_1_0' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_util_ds_buf_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_ds_buf_1_0' (29#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_util_ds_buf_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (30#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_0' requires 30 connections, but only 22 given [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:1126]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tc_0_0' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_v_tc_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tc_0_0' (31#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'design_1_v_tc_0_0' requires 32 connections, but only 30 given [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:1149]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (32#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (33#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (34#1) [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[8]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[7]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_araddr[6]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[9]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[8]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[7]
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_AXI_awaddr[6]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[8]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[7]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_araddr[6]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_AXI_awaddr[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 503.000 ; gain = 152.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 503.000 ; gain = 152.117
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp24/design_1_alinx_ov5640_0_1_in_context.xdc] for cell 'design_1_i/alinx_ov5640_0'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp24/design_1_alinx_ov5640_0_1_in_context.xdc] for cell 'design_1_i/alinx_ov5640_0'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp25/design_1_axis_subset_converter_0_1_in_context.xdc] for cell 'design_1_i/axis_subset_converter_0'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp25/design_1_axis_subset_converter_0_1_in_context.xdc] for cell 'design_1_i/axis_subset_converter_0'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp26/design_1_mem2stream_0_0_in_context.xdc] for cell 'design_1_i/mem2stream_0'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp26/design_1_mem2stream_0_0_in_context.xdc] for cell 'design_1_i/mem2stream_0'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp27/design_1_stream2mem_0_0_in_context.xdc] for cell 'design_1_i/stream2mem_0'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp27/design_1_stream2mem_0_0_in_context.xdc] for cell 'design_1_i/stream2mem_0'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp28/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp28/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp29/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp29/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp30/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp30/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp31/design_1_i2c_extender_0_1_in_context.xdc] for cell 'design_1_i/i2c_extender_0'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp31/design_1_i2c_extender_0_1_in_context.xdc] for cell 'design_1_i/i2c_extender_0'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp32/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp32/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp33/design_1_edge_detector_0_0_in_context.xdc] for cell 'design_1_i/edge_detector_0'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp33/design_1_edge_detector_0_0_in_context.xdc] for cell 'design_1_i/edge_detector_0'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp34/design_1_rst_ps7_0_142M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_142M'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp34/design_1_rst_ps7_0_142M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_142M'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp35/design_1_rst_ps7_0_100M_1_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp35/design_1_rst_ps7_0_100M_1_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp36/design_1_hdmi_rst_0_in_context.xdc] for cell 'design_1_i/cmos_rst'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp36/design_1_hdmi_rst_0_in_context.xdc] for cell 'design_1_i/cmos_rst'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp37/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp37/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp38/design_1_rgb2dvi_0_0_in_context.xdc] for cell 'design_1_i/rgb2dvi_0'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp38/design_1_rgb2dvi_0_0_in_context.xdc] for cell 'design_1_i/rgb2dvi_0'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp39/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp39/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp40/design_1_util_ds_buf_1_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_1'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp40/design_1_util_ds_buf_1_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_1'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp41/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp41/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp42/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp42/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp43/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp43/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp44/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp44/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp45/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp45/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/constrs_1/new/an5642.xdc]
WARNING: [Vivado 12-507] No nets matched 'cmos1_pclk_IBUF'. [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/constrs_1/new/an5642.xdc:37]
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/constrs_1/new/an5642.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/constrs_1/new/an5642.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/constrs_1/new/an5642.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/constrs_1/new/hdmi_out.xdc]
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/constrs_1/new/hdmi_out.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/constrs_1/new/hdmi_out.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/constrs_1/new/system.xdc]
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 838.605 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 838.605 ; gain = 487.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 838.605 ; gain = 487.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp23/design_1_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp38/design_1_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp38/design_1_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp38/design_1_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp38/design_1_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp38/design_1_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp38/design_1_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp38/design_1_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp38/design_1_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp38/design_1_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp38/design_1_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp38/design_1_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp38/design_1_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp38/design_1_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp38/design_1_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp38/design_1_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-9100-Mei-PC/dcp38/design_1_rgb2dvi_0_0_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/alinx_ov5640_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dynclk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_subset_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/cmos_rst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/edge_detector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/i2c_extender_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mem2stream_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_142M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/stream2mem_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_ds_buf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_ds_buf_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 838.605 ; gain = 487.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 838.605 ; gain = 487.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 838.605 ; gain = 487.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK0' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK1' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/rgb2dvi_0/SerialClk' to pin 'design_1_i/axi_dynclk_0/bbstub_PXL_CLK_5X_O/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/rgb2dvi_0/PixelClk' to 'design_1_i/axi_dynclk_0/bbstub_PXL_CLK_O/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/util_ds_buf_0/BUFG_O[0]' to pin '{design_1_i/util_ds_buf_0/bbstub_BUFG_O[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/util_ds_buf_1/BUFG_O[0]' to pin '{design_1_i/util_ds_buf_1/bbstub_BUFG_O[0]/O}'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 859.156 ; gain = 508.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 859.434 ; gain = 508.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 870.551 ; gain = 519.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 870.551 ; gain = 519.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 870.551 ; gain = 519.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 870.551 ; gain = 519.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 870.551 ; gain = 519.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 870.551 ; gain = 519.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 870.551 ; gain = 519.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_xbar_1                    |         1|
|2     |design_1_auto_cc_0                 |         1|
|3     |design_1_auto_cc_1                 |         1|
|4     |design_1_auto_cc_2                 |         1|
|5     |design_1_auto_pc_0                 |         1|
|6     |design_1_alinx_ov5640_0_1          |         1|
|7     |design_1_axi_dynclk_0_0            |         1|
|8     |design_1_axi_smc_0                 |         1|
|9     |design_1_axis_subset_converter_0_1 |         1|
|10    |design_1_hdmi_rst_0                |         1|
|11    |design_1_edge_detector_0_0         |         1|
|12    |design_1_i2c_extender_0_1          |         1|
|13    |design_1_mem2stream_0_0            |         1|
|14    |design_1_processing_system7_0_0    |         1|
|15    |design_1_rgb2dvi_0_0               |         1|
|16    |design_1_rst_ps7_0_100M_1          |         1|
|17    |design_1_rst_ps7_0_142M_0          |         1|
|18    |design_1_stream2mem_0_0            |         1|
|19    |design_1_util_ds_buf_0_0           |         1|
|20    |design_1_util_ds_buf_1_0           |         1|
|21    |design_1_v_axi4s_vid_out_0_0       |         1|
|22    |design_1_v_tc_0_0                  |         1|
|23    |design_1_xlconstant_0_0            |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_1_alinx_ov5640_0_1          |     1|
|2     |design_1_auto_cc_0                 |     1|
|3     |design_1_auto_cc_1                 |     1|
|4     |design_1_auto_cc_2                 |     1|
|5     |design_1_auto_pc_0                 |     1|
|6     |design_1_axi_dynclk_0_0            |     1|
|7     |design_1_axi_smc_0                 |     1|
|8     |design_1_axis_subset_converter_0_1 |     1|
|9     |design_1_edge_detector_0_0         |     1|
|10    |design_1_hdmi_rst_0                |     1|
|11    |design_1_i2c_extender_0_1          |     1|
|12    |design_1_mem2stream_0_0            |     1|
|13    |design_1_processing_system7_0_0    |     1|
|14    |design_1_rgb2dvi_0_0               |     1|
|15    |design_1_rst_ps7_0_100M_1          |     1|
|16    |design_1_rst_ps7_0_142M_0          |     1|
|17    |design_1_stream2mem_0_0            |     1|
|18    |design_1_util_ds_buf_0_0           |     1|
|19    |design_1_util_ds_buf_1_0           |     1|
|20    |design_1_v_axi4s_vid_out_0_0       |     1|
|21    |design_1_v_tc_0_0                  |     1|
|22    |design_1_xbar_1                    |     1|
|23    |design_1_xlconstant_0_0            |     1|
|24    |IBUF                               |    13|
|25    |IOBUF                              |     4|
|26    |OBUF                               |     2|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  2655|
|2     |  design_1_i         |design_1                    |  2636|
|3     |    ps7_0_axi_periph |design_1_ps7_0_axi_periph_0 |  1182|
|4     |      m01_couplers   |m01_couplers_imp_XU9C55     |    98|
|5     |      m03_couplers   |m03_couplers_imp_YFYJ3U     |   100|
|6     |      m04_couplers   |m04_couplers_imp_17KQ732    |   100|
|7     |      s00_couplers   |s00_couplers_imp_UYSKKA     |   177|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 870.551 ; gain = 519.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 870.551 ; gain = 184.063
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 870.551 ; gain = 519.668
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 883.609 ; gain = 539.621
INFO: [Common 17-1381] The checkpoint 'F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 883.984 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Sep 21 16:44:41 2018...
