<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Arduino MAX1464 Library: src/lib/MAX1464_enums.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Arduino MAX1464 Library
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_c85d3e3c5052e9ad9ce18c6863244a25.html">lib</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">MAX1464_enums.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="MAX1464__enums_8h__dep__incl.png" border="0" usemap="#src_2lib_2MAX1464__enums_8hdep" alt=""/></div>
<map name="src_2lib_2MAX1464__enums_8hdep" id="src_2lib_2MAX1464__enums_8hdep">
<area shape="rect" id="node2" href="AbstractMAX1464_8h.html" title="src/lib/AbstractMAX1464.h" alt="" coords="331,80,510,107"/>
<area shape="rect" id="node3" href="MAX1464_8h.html" title="src/MAX1464.h" alt="" coords="194,155,306,181"/>
<area shape="rect" id="node6" href="MAX1464__SS_8h.html" title="src/MAX1464_SS.h" alt="" coords="352,155,489,181"/>
<area shape="rect" id="node8" href="AbstractMAX1464_8cpp.html" title="src/lib/AbstractMAX1464.cpp" alt="" coords="514,155,706,181"/>
<area shape="rect" id="node4" href="MAX1464_8cpp.html" title="src/MAX1464.cpp" alt="" coords="5,244,132,271"/>
<area shape="rect" id="node5" href="MAX1464-Arduino-library_8ino.html" title="Example sketch for the Arduino MAX1464 library. " alt="" coords="157,229,343,285"/>
<area shape="rect" id="node7" href="MAX1464__SS_8cpp.html" title="src/MAX1464_SS.cpp" alt="" coords="368,244,519,271"/>
</map>
</div>
</div>
<p><a href="MAX1464__enums_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespaceMAX1464__enums"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html">MAX1464_enums</a></td></tr>
<tr class="memdesc:namespaceMAX1464__enums"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerations for register addresses, configuration bits, etc. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a5a4ea75d9cb391108a1f2597efb4f3bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a4ea75d9cb391108a1f2597efb4f3bd"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#a5a4ea75d9cb391108a1f2597efb4f3bd">MAX1464_enums::CR_COMMAND</a> { <br />
&#160;&#160;<b>CR_WRITE16_DHR_TO_CPU_PORT</b> = 0x0, 
<b>CR_WRITE8_DHR_TO_FLASH_MEMORY</b> = 0x1, 
<b>CR_READ16_CPU_PORT</b> = 0x2, 
<b>CR_READ8_FLASH</b> = 0x3, 
<br />
&#160;&#160;<b>CR_READ16_CPU_ACC</b> = 0x4, 
<b>CR_READ8_FLASH_PC</b> = 0x5, 
<b>CR_READ16_CPU_PC</b> = 0x6, 
<b>CR_HALT_CPU</b> = 0x7, 
<br />
&#160;&#160;<b>CR_START_CPU</b> = 0x8, 
<b>CR_SINGLE_STEP_CPU</b> = 0x9, 
<b>CR_RESET_PC</b> = 0xa, 
<b>CR_RESET_MODULES</b> = 0xb, 
<br />
&#160;&#160;<b>CR_NOP</b> = 0xc, 
<b>CR_ERASE_FLASH_PAGE</b> = 0xd, 
<b>CR_ERASE_FLASH_PARTITION</b> = 0xe, 
<b>CR_SELECT_FLASH_PARTITION_1</b> = 0xf
<br />
 }<tr class="memdesc:a5a4ea75d9cb391108a1f2597efb4f3bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command Register (CR) decoding. <br /></td></tr>
</td></tr>
<tr class="separator:a5a4ea75d9cb391108a1f2597efb4f3bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addbbf902c0ce1cce3b81ce41c4f7e0c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="addbbf902c0ce1cce3b81ce41c4f7e0c8"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#addbbf902c0ce1cce3b81ce41c4f7e0c8">MAX1464_enums::IRSA</a> { <br />
&#160;&#160;<b>IRSA_DHR0</b> = 0x0, 
<b>IRSA_DHR1</b> = 0x1, 
<b>IRSA_DHR2</b> = 0x2, 
<b>IRSA_DHR3</b> = 0x3, 
<br />
&#160;&#160;<b>IRSA_PFAR0</b> = 0x4, 
<b>IRSA_PFAR1</b> = 0x5, 
<b>IRSA_PFAR2</b> = 0x6, 
<b>IRSA_PFAR3</b> = 0x7, 
<br />
&#160;&#160;<b>IRSA_CR</b> = 0x8, 
<b>IRSA_IMR</b> = 0x9
<br />
 }<tr class="memdesc:addbbf902c0ce1cce3b81ce41c4f7e0c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal Register Set Address (IRSA) decoding. <br /></td></tr>
</td></tr>
<tr class="separator:addbbf902c0ce1cce3b81ce41c4f7e0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a2a2f23210d174b102b02a3bdba8061"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a2a2f23210d174b102b02a3bdba8061"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#a1a2a2f23210d174b102b02a3bdba8061">MAX1464_enums::IMR</a> { <b>IMR_4WIRE</b> = 0x0, 
<b>IMR_3WIRE</b> = 0x1
 }<tr class="memdesc:a1a2a2f23210d174b102b02a3bdba8061"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface Mode Register (IMR) decoding. <br /></td></tr>
</td></tr>
<tr class="separator:a1a2a2f23210d174b102b02a3bdba8061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addbbf2cd4c3f372f99ceabb55d82dcad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="addbbf2cd4c3f372f99ceabb55d82dcad"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#addbbf2cd4c3f372f99ceabb55d82dcad">MAX1464_enums::FLASH_PARTITION</a> { <b>PARTITION_0</b>, 
<b>PARTITION_1</b>
 }<tr class="memdesc:addbbf2cd4c3f372f99ceabb55d82dcad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash partition. <br /></td></tr>
</td></tr>
<tr class="separator:addbbf2cd4c3f372f99ceabb55d82dcad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f830f23429e23d2974b77a4a0d5039"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1f830f23429e23d2974b77a4a0d5039"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#ae1f830f23429e23d2974b77a4a0d5039">MAX1464_enums::CPU_PORT</a> { <br />
&#160;&#160;<b>CPU_PORT_0</b> = 0x0, 
<b>CPU_PORT_1</b> = 0x1, 
<b>CPU_PORT_2</b> = 0x2, 
<b>CPU_PORT_3</b> = 0x3, 
<br />
&#160;&#160;<b>CPU_PORT_4</b> = 0x4, 
<b>CPU_PORT_5</b> = 0x5, 
<b>CPU_PORT_6</b> = 0x6, 
<b>CPU_PORT_7</b> = 0x7, 
<br />
&#160;&#160;<b>CPU_PORT_8</b> = 0x8, 
<b>CPU_PORT_9</b> = 0x9, 
<b>CPU_PORT_A</b> = 0xa, 
<b>CPU_PORT_B</b> = 0xb, 
<br />
&#160;&#160;<b>CPU_PORT_C</b> = 0xc, 
<b>CPU_PORT_D</b>, 
<b>MODULE_DATA_PORT</b> = 0xd, 
<b>CPU_PORT_E</b>, 
<br />
&#160;&#160;<b>MODULE_ADDRESS_PORT</b> = 0xe, 
<b>CPU_PORT_F</b>, 
<b>MODULE_CONTROL_PORT</b> = 0xf
<br />
 }<tr class="memdesc:ae1f830f23429e23d2974b77a4a0d5039"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU ports. <br /></td></tr>
</td></tr>
<tr class="separator:ae1f830f23429e23d2974b77a4a0d5039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cc02ba5f6f043b27c11e0919e038699"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4cc02ba5f6f043b27c11e0919e038699"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#a4cc02ba5f6f043b27c11e0919e038699">MAX1464_enums::MODULE_REGISTER_ADDRESS</a> { <br />
&#160;&#160;<b>R_ADC_CONTROL</b> = 0x00, 
<b>R_ADC_DATA_1</b> = 0x01, 
<b>R_ADC_CONFIG_1A</b> = 0x02, 
<b>R_ADC_CONFIG_1B</b> = 0x03, 
<br />
&#160;&#160;<b>R_ADC_DATA_2</b> = 0x04, 
<b>R_ADC_CONFIG_2A</b> = 0x05, 
<b>R_ADC_CONFIG_2B</b> = 0x06, 
<b>R_ADC_DATA_T</b> = 0x07, 
<br />
&#160;&#160;<b>R_ADC_CONFIG_TA</b> = 0x08, 
<b>R_ADC_CONFIG_TB</b> = 0x09, 
<b>R_DOP1_DATA</b> = 0x10, 
<b>R_DOP1_CONTROL</b> = 0x11, 
<br />
&#160;&#160;<b>R_DOP1_CONFIG</b> = 0x12, 
<b>R_DOP2_DATA</b> = 0x13, 
<b>R_DOP2_CONTROL</b> = 0x14, 
<b>R_DOP2_CONFIG</b> = 0x15, 
<br />
&#160;&#160;<b>R_TMR_CONTROL</b> = 0x20, 
<b>R_TMR_CONFIG</b> = 0x21, 
<b>R_OPAMP_CONFIG</b> = 0x30, 
<b>R_PO_CONTROL</b> = 0x31, 
<br />
&#160;&#160;<b>R_OSC_CONTROL</b> = 0x32, 
<b>R_GPIO1_CONTROL</b> = 0x40, 
<b>R_GPIO2_CONTROL</b> = 0x41
<br />
 }<tr class="memdesc:a4cc02ba5f6f043b27c11e0919e038699"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module register addresses. <br /></td></tr>
</td></tr>
<tr class="separator:a4cc02ba5f6f043b27c11e0919e038699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2cd739e730926860c7e47943e39732c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2cd739e730926860c7e47943e39732c"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#ae2cd739e730926860c7e47943e39732c">MAX1464_enums::ADC_CONTROL</a> { <br />
&#160;&#160;<b>CNVT_ADC_1</b> = 0x0004, 
<b>CNVT_ADC_2</b> = 0x0002, 
<b>CNVT_ADC_T</b> = 0x0001, 
<b>CNVT_SE_VBG</b> = 0x0100, 
<br />
&#160;&#160;<b>CNVT_SE_SM</b> = 0x0200, 
<b>CNVT_SE_LG</b> = 0x0300, 
<b>CNVT_SE_VDD</b> = 0x0400, 
<b>CNVT_SE_VSS</b> = 0x0500, 
<br />
&#160;&#160;<b>CNVT_SE_DACSM</b> = 0x0600, 
<b>CNVT_SE_DACLG</b> = 0x0700, 
<b>CNVT_SE_INP</b> = 0x0800, 
<b>CNVT_SE_INM</b> = 0x0900
<br />
 }<tr class="memdesc:ae2cd739e730926860c7e47943e39732c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC_CONTROL register bits. <br /></td></tr>
</td></tr>
<tr class="separator:ae2cd739e730926860c7e47943e39732c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6719384a9dd91b9a7a96172455305abc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6719384a9dd91b9a7a96172455305abc"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#a6719384a9dd91b9a7a96172455305abc">MAX1464_enums::PGA</a> { <br />
&#160;&#160;<b>CONFIGA_PGA_00</b>, 
<b>CONFIGA_PGA_GAIN_0_99</b> = 0x0000, 
<b>CONFIGA_PGA_01</b>, 
<b>CONFIGA_PGA_GAIN_7_7</b> = 0x0800, 
<br />
&#160;&#160;<b>CONFIGA_PGA_02</b>, 
<b>CONFIGA_PGA_GAIN_15_5</b> = 0x1000, 
<b>CONFIGA_PGA_03</b>, 
<b>CONFIGA_PGA_GAIN_23</b> = 0x1800, 
<br />
&#160;&#160;<b>CONFIGA_PGA_04</b>, 
<b>CONFIGA_PGA_GAIN_31</b> = 0x2000, 
<b>CONFIGA_PGA_05</b>, 
<b>CONFIGA_PGA_GAIN_39</b> = 0x2800, 
<br />
&#160;&#160;<b>CONFIGA_PGA_06</b>, 
<b>CONFIGA_PGA_GAIN_46</b> = 0x3000, 
<b>CONFIGA_PGA_07</b>, 
<b>CONFIGA_PGA_GAIN_54</b> = 0x3800, 
<br />
&#160;&#160;<b>CONFIGA_PGA_08</b>, 
<b>CONFIGA_PGA_GAIN_65</b> = 0x4000, 
<b>CONFIGA_PGA_0A</b>, 
<b>CONFIGA_PGA_GAIN_77</b> = 0x5000, 
<br />
&#160;&#160;<b>CONFIGA_PGA_0C</b>, 
<b>CONFIGA_PGA_GAIN_92</b> = 0x6000, 
<b>CONFIGA_PGA_0E</b>, 
<b>CONFIGA_PGA_GAIN_107</b> = 0x7000, 
<br />
&#160;&#160;<b>CONFIGA_PGA_10</b>, 
<b>CONFIGA_PGA_GAIN_123</b> = 0x8000, 
<b>CONFIGA_PGA_14</b>, 
<b>CONFIGA_PGA_GAIN_153</b> = 0xa000, 
<br />
&#160;&#160;<b>CONFIGA_PGA_18</b>, 
<b>CONFIGA_PGA_GAIN_183</b> = 0xc000, 
<b>CONFIGA_PGA_1C</b>, 
<b>CONFIGA_PGA_GAIN_214</b> = 0xe000, 
<br />
&#160;&#160;<b>CONFIGA_PGA_1E</b>, 
<b>CONFIGA_PGA_GAIN_244</b> = 0xf000
<br />
 }<tr class="memdesc:a6719384a9dd91b9a7a96172455305abc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable-Gain Amplifier (PGA) bits in the ADC_CONFIG_nA register. <br /></td></tr>
</td></tr>
<tr class="separator:a6719384a9dd91b9a7a96172455305abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a052cbddeeba2145992ef6972c7b01729"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a052cbddeeba2145992ef6972c7b01729"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#a052cbddeeba2145992ef6972c7b01729">MAX1464_enums::ADC_CLK</a> { <br />
&#160;&#160;<b>CONFIGA_CLK0</b>, 
<b>CONFIGA_CLK_1MHz</b> = 0x0000, 
<b>CONFIGA_CLK1</b>, 
<b>CONFIGA_CLK_500kHz</b> = 0x0100, 
<br />
&#160;&#160;<b>CONFIGA_CLK2</b>, 
<b>CONFIGA_CLK_250kHz</b> = 0x0200, 
<b>CONFIGA_CLK3</b>, 
<b>CONFIGA_CLK_125kHz</b> = 0x0300, 
<br />
&#160;&#160;<b>CONFIGA_CLK4</b>, 
<b>CONFIGA_CLK_62_5kHz</b> = 0x0400, 
<b>CONFIGA_CLK5</b>, 
<b>CONFIGA_CLK_31_25kHz</b> = 0x0500, 
<br />
&#160;&#160;<b>CONFIGA_CLK6</b>, 
<b>CONFIGA_CLK_15_625kHz</b> = 0x0600, 
<b>CONFIGA_CLK7</b>, 
<b>CONFIGA_CLK_7_8125kHz</b> = 0x0700
<br />
 }<tr class="memdesc:a052cbddeeba2145992ef6972c7b01729"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock bits in the ADC_CONFIG_nA register. <br /></td></tr>
</td></tr>
<tr class="separator:a052cbddeeba2145992ef6972c7b01729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd39a2c0b00c57808acb921a454ae98"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2dd39a2c0b00c57808acb921a454ae98"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#a2dd39a2c0b00c57808acb921a454ae98">MAX1464_enums::ADC_RES</a> { <br />
&#160;&#160;<b>CONFIGA_RES0</b>, 
<b>CONFIGA_RES_9BIT</b> = 0x0000, 
<b>CONFIGA_RES1</b>, 
<b>CONFIGA_RES_10BIT</b> = 0x0010, 
<br />
&#160;&#160;<b>CONFIGA_RES2</b>, 
<b>CONFIGA_RES_12BIT</b> = 0x0020, 
<b>CONFIGA_RES3</b>, 
<b>CONFIGA_RES_13BIT</b> = 0x0030, 
<br />
&#160;&#160;<b>CONFIGA_RES4</b>, 
<b>CONFIGA_RES_14BIT</b> = 0x0040, 
<b>CONFIGA_RES5</b>, 
<b>CONFIGA_RES_15BIT</b> = 0x0050, 
<br />
&#160;&#160;<b>CONFIGA_RES6</b>, 
<b>CONFIGA_RES_16BIT</b> = 0x0060
<br />
 }<tr class="memdesc:a2dd39a2c0b00c57808acb921a454ae98"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC resolution bits in the ADC_CONFIG_nA register. <br /></td></tr>
</td></tr>
<tr class="separator:a2dd39a2c0b00c57808acb921a454ae98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad881860b6ee37379b6606675ea6c7013"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad881860b6ee37379b6606675ea6c7013"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#ad881860b6ee37379b6606675ea6c7013">MAX1464_enums::ADC_COARSE_OFFSET</a> { <br />
&#160;&#160;<b>CONFIGA_CO7</b> = 0x0007, 
<b>CONFIGA_CO6</b> = 0x0006, 
<b>CONFIGA_CO5</b> = 0x0005, 
<b>CONFIGA_CO4</b> = 0x0004, 
<br />
&#160;&#160;<b>CONFIGA_CO3</b> = 0x0003, 
<b>CONFIGA_CO2</b> = 0x0002, 
<b>CONFIGA_CO1</b> = 0x0001, 
<b>CONFIGA_CO0</b> = 0x0000, 
<br />
&#160;&#160;<b>CONFIGA_CO8</b> = 0x0008, 
<b>CONFIGA_CO9</b> = 0x0009, 
<b>CONFIGA_COA</b> = 0x000a, 
<b>CONFIGA_COB</b> = 0x000b, 
<br />
&#160;&#160;<b>CONFIGA_COC</b> = 0x000c, 
<b>CONFIGA_COD</b> = 0x000d, 
<b>CONFIGA_COE</b> = 0x000e, 
<b>CONFIGA_COF</b> = 0x000f
<br />
 }<tr class="memdesc:ad881860b6ee37379b6606675ea6c7013"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC coarse offest bits in the ADC_CONFIG_nA register. <br /></td></tr>
</td></tr>
<tr class="separator:ad881860b6ee37379b6606675ea6c7013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab46d105546fb0de4395ad75ed09c3458"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab46d105546fb0de4395ad75ed09c3458"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#ab46d105546fb0de4395ad75ed09c3458">MAX1464_enums::ADC_BIAS_CURRENT</a> { <br />
&#160;&#160;<b>CONFIGB_BIAS0</b>, 
<b>CONFIGB_BIAS_1_8</b> = 0x0000, 
<b>CONFIGB_BIAS1</b>, 
<b>CONFIGB_BIAS_2_8</b> = 0x0010, 
<br />
&#160;&#160;<b>CONFIGB_BIAS2</b>, 
<b>CONFIGB_BIAS_3_8</b> = 0x0020, 
<b>CONFIGB_BIAS3</b>, 
<b>CONFIGB_BIAS_4_8</b> = 0x0030, 
<br />
&#160;&#160;<b>CONFIGB_BIAS4</b>, 
<b>CONFIGB_BIAS_5_8</b> = 0x0040, 
<b>CONFIGB_BIAS5</b>, 
<b>CONFIGB_BIAS_6_8</b> = 0x0050, 
<br />
&#160;&#160;<b>CONFIGB_BIAS6</b>, 
<b>CONFIGB_BIAS_7_8</b> = 0x0060, 
<b>CONFIGB_BIAS7</b>, 
<b>CONFIGB_BIAS_8_8</b> = 0x0070
<br />
 }<tr class="memdesc:ab46d105546fb0de4395ad75ed09c3458"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC bias current bits in the ADC_CONFIG_nB register. <br /></td></tr>
</td></tr>
<tr class="separator:ab46d105546fb0de4395ad75ed09c3458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdd4e7d316ea750575c77ce3ac98dd42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acdd4e7d316ea750575c77ce3ac98dd42"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#acdd4e7d316ea750575c77ce3ac98dd42">MAX1464_enums::ADC_REF_SOURCE</a> { <br />
&#160;&#160;<b>CONFIGB_REF0</b>, 
<b>CONFIGB_REF_VDD</b> = 0x0000, 
<b>CONFIGB_REF1</b>, 
<b>CONFIGB_REF_2VREF</b> = 0x0001, 
<br />
&#160;&#160;<b>CONFIGB_REF2</b>, 
<b>CONFIGB_REF_4VBG</b> = 0x0002
<br />
 }<tr class="memdesc:acdd4e7d316ea750575c77ce3ac98dd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC reference source bits in the ADC_CONFIG_nB register. <br /></td></tr>
</td></tr>
<tr class="separator:acdd4e7d316ea750575c77ce3ac98dd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1043f7950afa5e5034931039c68ce847"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1043f7950afa5e5034931039c68ce847"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#a1043f7950afa5e5034931039c68ce847">MAX1464_enums::DOP_CONTROL</a> { <b>DOP_CONTROL_ENPWM</b> = 0x0010, 
<b>DOP_CONTROL_ENDAC</b> = 0x0001
 }<tr class="memdesc:a1043f7950afa5e5034931039c68ce847"><td class="mdescLeft">&#160;</td><td class="mdescRight">DOPn_CONTROL register bits. <br /></td></tr>
</td></tr>
<tr class="separator:a1043f7950afa5e5034931039c68ce847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad027abb297b0d68743472557c73bf3a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad027abb297b0d68743472557c73bf3a7"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#ad027abb297b0d68743472557c73bf3a7">MAX1464_enums::DOP_CONFIG</a> { <b>DOP_CONFIG_PWMLG</b> = 0x0100, 
<b>DOP_CONFIG_DACLG</b> = 0x0010, 
<b>DOP_CONFIG_REF</b> = 0x0001
 }<tr class="memdesc:ad027abb297b0d68743472557c73bf3a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DOPn_CONFIG register bits. <br /></td></tr>
</td></tr>
<tr class="separator:ad027abb297b0d68743472557c73bf3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cfaa4764a4fbe1d4950691cd90b5912"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2cfaa4764a4fbe1d4950691cd90b5912"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#a2cfaa4764a4fbe1d4950691cd90b5912">MAX1464_enums::OPAMP_CONFIG</a> { <b>OPAMP_BUF1</b> = 0x0001, 
<b>OPAMP_BUF2</b> = 0x0002
 }<tr class="memdesc:a2cfaa4764a4fbe1d4950691cd90b5912"><td class="mdescLeft">&#160;</td><td class="mdescRight">OPAMP_CONFIG register bits. <br /></td></tr>
</td></tr>
<tr class="separator:a2cfaa4764a4fbe1d4950691cd90b5912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac734f5bfc0d0a51f8a947b7010d0bbc5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac734f5bfc0d0a51f8a947b7010d0bbc5"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#ac734f5bfc0d0a51f8a947b7010d0bbc5">MAX1464_enums::GPIO_CONTROL</a> { <br />
&#160;&#160;<b>GPIO_OUT_HIGH</b> = 0x0030, 
<b>GPIO_OUT_LOW</b> = 0x0010, 
<b>GPIO_INPUT</b> = 0x0000, 
<b>GPIO_RISE_EDGE</b> = 0x0005, 
<br />
&#160;&#160;<b>GPIO_FALL_EDGE</b> = 0x0007, 
<b>GPIO_EDGE</b> = 0x0001, 
<b>GPIO_INV</b> = 0x0002, 
<b>GPIO_CLR</b> = 0x0004, 
<br />
&#160;&#160;<b>GPIO_IN</b> = 0x0008, 
<b>GPIO_EN</b> = 0x0010, 
<b>GPIO_OUT</b> = 0x0020
<br />
 }<tr class="memdesc:ac734f5bfc0d0a51f8a947b7010d0bbc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIOn_CONTROL register bits. <br /></td></tr>
</td></tr>
<tr class="separator:ac734f5bfc0d0a51f8a947b7010d0bbc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8882aa00bf360ce8a6b7d021b9d5c368"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8882aa00bf360ce8a6b7d021b9d5c368"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#a8882aa00bf360ce8a6b7d021b9d5c368">MAX1464_enums::TMR_CONTROL</a> { <b>TMR_CONTROL_TMDN</b> = 0x8000, 
<b>TMR_CONTROL_TMEN</b> = 0x4000, 
<b>TMR_CONTROL_ENAHALT</b> = 0x0001
 }<tr class="memdesc:a8882aa00bf360ce8a6b7d021b9d5c368"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMR_CONTROL register bits. <br /></td></tr>
</td></tr>
<tr class="separator:a8882aa00bf360ce8a6b7d021b9d5c368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a447e3ebe7d09094bf28f9a9030d8c59e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a447e3ebe7d09094bf28f9a9030d8c59e"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#a447e3ebe7d09094bf28f9a9030d8c59e">MAX1464_enums::TMR_CONFIG</a> { <br />
&#160;&#160;<b>TMR_CONFIG_PS_1</b> = 0x0000, 
<b>TMR_CONFIG_PS_2</b> = 0x2000, 
<b>TMR_CONFIG_PS_4</b> = 0x4000, 
<b>TMR_CONFIG_PS_8</b> = 0x6000, 
<br />
&#160;&#160;<b>TMR_CONFIG_PS_16</b> = 0x8000, 
<b>TMR_CONFIG_PS_32</b> = 0xa000, 
<b>TMR_CONFIG_PS_64</b> = 0xc000, 
<b>TMR_CONFIG_PS_128</b> = 0xe000, 
<br />
&#160;&#160;<b>TMR_CONFIG_PS_3</b> = 0x1000, 
<b>TMR_CONFIG_PS_6</b> = 0x3000, 
<b>TMR_CONFIG_PS_12</b> = 0x5000, 
<b>TMR_CONFIG_PS_24</b> = 0x7000, 
<br />
&#160;&#160;<b>TMR_CONFIG_PS_48</b> = 0x9000, 
<b>TMR_CONFIG_PS_96</b> = 0xb000, 
<b>TMR_CONFIG_PS_192</b> = 0xd000, 
<b>TMR_CONFIG_PS_384</b> = 0xf000, 
<br />
&#160;&#160;<b>TMR_CONFIG_500ns</b> = 0x0000, 
<b>TMR_CONFIG_1us</b> = 2 - 1, 
<b>TMR_CONFIG_2us</b> = 4 - 1, 
<b>TMR_CONFIG_5us</b> = 10 - 1, 
<br />
&#160;&#160;<b>TMR_CONFIG_10us</b> = 20 - 1, 
<b>TMR_CONFIG_20us</b> = 40 - 1, 
<b>TMR_CONFIG_50us</b> = 100 - 1, 
<b>TMR_CONFIG_100us</b> = 200 - 1, 
<br />
&#160;&#160;<b>TMR_CONFIG_200us</b> = 400 - 1, 
<b>TMR_CONFIG_500us</b> = 1000 - 1, 
<b>TMR_CONFIG_1ms</b> = 2000 - 1, 
<b>TMR_CONFIG_2ms</b> = 4000 - 1, 
<br />
&#160;&#160;<b>TMR_CONFIG_5ms</b> = TMR_CONFIG_PS_3 | 3333, 
<b>TMR_CONFIG_10ms</b> = TMR_CONFIG_PS_32 | 625, 
<b>TMR_CONFIG_20ms</b> = TMR_CONFIG_PS_64 | 625, 
<b>TMR_CONFIG_50ms</b> = TMR_CONFIG_PS_32 | 3125, 
<br />
&#160;&#160;<b>TMR_CONFIG_100ms</b> = TMR_CONFIG_PS_64 | 3125, 
<b>TMR_CONFIG_200ms</b> = TMR_CONFIG_PS_128 | 3125, 
<b>TMR_CONFIG_500ms</b> = TMR_CONFIG_PS_384 | 2604, 
<b>TMR_CONFIG_786ms</b> = TMR_CONFIG_PS_384 | 4095
<br />
 }<tr class="memdesc:a447e3ebe7d09094bf28f9a9030d8c59e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMR_CONFIG register bits. <br /></td></tr>
</td></tr>
<tr class="separator:a447e3ebe7d09094bf28f9a9030d8c59e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece2e5e0b790552e7e55cc545ec45089"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aece2e5e0b790552e7e55cc545ec45089"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#aece2e5e0b790552e7e55cc545ec45089">MAX1464_enums::PO_CONTROL</a> { <br />
&#160;&#160;<b>PWR_ADC</b> = 0x0100, 
<b>PWR_DAC2</b> = 0x0020, 
<b>PWR_DAC1</b> = 0x0010, 
<b>PWR_OP2</b> = 0x0002, 
<br />
&#160;&#160;<b>PWR_OP1</b> = 0x0001, 
<b>PWR_ALL_ON</b> = PWR_ADC | PWR_DAC2 | PWR_DAC1 | PWR_OP2 | PWR_OP1, 
<b>PWR_ALL_OFF</b> = 0x0000
<br />
 }<tr class="memdesc:aece2e5e0b790552e7e55cc545ec45089"><td class="mdescLeft">&#160;</td><td class="mdescRight">PO_CONTROL register bits. <br /></td></tr>
</td></tr>
<tr class="separator:aece2e5e0b790552e7e55cc545ec45089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68121fd74b3cfb58496c7c92d8a38feb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68121fd74b3cfb58496c7c92d8a38feb"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMAX1464__enums.html#a68121fd74b3cfb58496c7c92d8a38feb">MAX1464_enums::OSC_CONTROL</a> { <br />
&#160;&#160;<b>OSC_TRIM_15</b> = 0x0f00, 
<b>OSC_TRIM_14</b> = 0x0e00, 
<b>OSC_TRIM_13</b> = 0x0d00, 
<b>OSC_TRIM_12</b> = 0x0c00, 
<br />
&#160;&#160;<b>OSC_TRIM_11</b> = 0x0b00, 
<b>OSC_TRIM_10</b> = 0x0a00, 
<b>OSC_TRIM_9</b> = 0x0900, 
<b>OSC_TRIM_8</b> = 0x0800, 
<br />
&#160;&#160;<b>OSC_TRIM_7</b> = 0x0700, 
<b>OSC_TRIM_6</b> = 0x0600, 
<b>OSC_TRIM_5</b> = 0x0500, 
<b>OSC_TRIM_4</b> = 0x0400, 
<br />
&#160;&#160;<b>OSC_TRIM_3</b> = 0x0300, 
<b>OSC_TRIM_2</b> = 0x0200, 
<b>OSC_TRIM_1</b> = 0x0100, 
<b>OSC_TRIM_0</b> = 0x0000, 
<br />
&#160;&#160;<b>OSC_TRIM_m1</b> = 0x1000, 
<b>OSC_TRIM_m2</b> = 0x1100, 
<b>OSC_TRIM_m3</b> = 0x1200, 
<b>OSC_TRIM_m4</b> = 0x1300, 
<br />
&#160;&#160;<b>OSC_TRIM_m5</b> = 0x1400, 
<b>OSC_TRIM_m6</b> = 0x1500, 
<b>OSC_TRIM_m7</b> = 0x1600, 
<b>OSC_TRIM_m8</b> = 0x1700, 
<br />
&#160;&#160;<b>OSC_TRIM_m9</b> = 0x1800, 
<b>OSC_TRIM_m10</b> = 0x1900, 
<b>OSC_TRIM_m11</b> = 0x1a00, 
<b>OSC_TRIM_m12</b> = 0x1b00, 
<br />
&#160;&#160;<b>OSC_TRIM_m13</b> = 0x1c00, 
<b>OSC_TRIM_m14</b> = 0x1d00, 
<b>OSC_TRIM_m15</b> = 0x1e00, 
<b>OSC_TRIM_m16</b> = 0x1f00, 
<br />
&#160;&#160;<b>OSC_ENCKOUT</b> = 0x0001
<br />
 }<tr class="memdesc:a68121fd74b3cfb58496c7c92d8a38feb"><td class="mdescLeft">&#160;</td><td class="mdescRight">OSC_CONTROL register bits. <br /></td></tr>
</td></tr>
<tr class="separator:a68121fd74b3cfb58496c7c92d8a38feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
