{"Shih-Chang Lai": [0, ["Direct load: dependence-linked dataflow resolution of load address and cache coordinate", ["Byung-Kwon Chung", "Jinsuo Zhang", "Jih-Kwon Peir", "Shih-Chang Lai", "Konrad Lai"], "https://doi.org/10.1109/MICRO.2001.991107", 12, "micro", 2001]], "Brian Slechta": [0, ["Performance characterization of a hardware mechanism for dynamic optimization", ["Brian Fahs", "Satarupa Bose", "Matthew M. Crum", "Brian Slechta", "Francesco Spadini", "Tony Tung", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/MICRO.2001.991102", 12, "micro", 2001]], "John W. Sias": [0, ["Enhancing loop buffering of media and telecommunications applications using low-overhead predication", ["John W. Sias", "Hillery C. Hunter", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2001.991124", 12, "micro", 2001]], "Brian Fahs": [0, ["Performance characterization of a hardware mechanism for dynamic optimization", ["Brian Fahs", "Satarupa Bose", "Matthew M. Crum", "Brian Slechta", "Francesco Spadini", "Tony Tung", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/MICRO.2001.991102", 12, "micro", 2001]], "Haris Lekatsas": [0, ["A code decompression architecture for VLIW processors", ["Yuan Xie", "Wayne H. Wolf", "Haris Lekatsas"], "https://doi.org/10.1109/MICRO.2001.991106", 10, "micro", 2001]], "Milo M. K. Martin": [0, ["Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing", ["Milo M. K. Martin", "Daniel J. Sorin", "Harold W. Cain", "Mark D. Hill", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2001.991130", 10, "micro", 2001]], "Artour Stoutchinin": [0, ["Efficient static single assignment form for predication", ["Artour Stoutchinin", "Francois de Ferriere"], "https://doi.org/10.1109/MICRO.2001.991116", 10, "micro", 2001]], "Hong Wang": [0.004149170592427254, ["Dynamic speculative precomputation", ["Jamison D. Collins", "Dean M. Tullsen", "Hong Wang", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2001.991128", 12, "micro", 2001]], "Mahmut T. Kandemir": [0, ["Exploiting VLIW schedule slacks for dynamic and leakage energy reduction", ["Wei Zhang", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin", "David Duarte", "Yuh-Fang Tsai"], "https://doi.org/10.1109/MICRO.2001.991109", 12, "micro", 2001]], "C. Scott Ananian": [0, ["Direct addressed caches for reduced power consumption", ["Emmett Witchel", "Samuel Larsen", "C. Scott Ananian", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2001.991111", 10, "micro", 2001]], "Tony Tung": [0, ["Performance characterization of a hardware mechanism for dynamic optimization", ["Brian Fahs", "Satarupa Bose", "Matthew M. Crum", "Brian Slechta", "Francesco Spadini", "Tony Tung", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/MICRO.2001.991102", 12, "micro", 2001]], "John S. Seng": [0, ["Reducing power with dynamic critical path information", ["John S. Seng", "Eric Tune", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2001.991110", 10, "micro", 2001]], "Csaba Andras Moritz": [0, ["Cool-cache for hot multimedia", ["Osman S. Unsal", "Raksit Ashok", "Israel Koren", "C. Mani Krishna", "Csaba Andras Moritz"], "https://doi.org/10.1109/MICRO.2001.991125", 10, "micro", 2001]], "Rajeev Balasubramonian": [0, ["Reducing the complexity of the register file in dynamic superscalar processors", ["Rajeev Balasubramonian", "Sandhya Dwarkadas", "David H. Albonesi"], "https://doi.org/10.1109/MICRO.2001.991122", 12, "micro", 2001]], "Israel Koren": [0, ["Cool-cache for hot multimedia", ["Osman S. Unsal", "Raksit Ashok", "Israel Koren", "C. Mani Krishna", "Csaba Andras Moritz"], "https://doi.org/10.1109/MICRO.2001.991125", 10, "micro", 2001]], "Andrew Wolfe": [0, ["Emerging applications for the connected home", ["Andrew Wolfe"], "https://doi.org/10.1109/MICRO.2001.991112", 0, "micro", 2001]], "Chen-Yong Cher": [0, ["Skipper: a microarchitecture for exploiting control-flow independence", ["Chen-Yong Cher", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2001.991101", 12, "micro", 2001]], "Harvey G. Cragon": [0, ["Fifty years of microarchitecture", ["Harvey G. Cragon", "Ernest Cockrell Jr."], "http://doi.ieeecomputersociety.org/10.1109/MICRO.2001.10000", 0, "micro", 2001]], "Steven S. Lumetta": [0, ["Performance characterization of a hardware mechanism for dynamic optimization", ["Brian Fahs", "Satarupa Bose", "Matthew M. Crum", "Brian Slechta", "Francesco Spadini", "Tony Tung", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/MICRO.2001.991102", 12, "micro", 2001]], "Shinji Tomita": [0, ["A high-speed dynamic instruction scheduling scheme for superscalar processors", ["Masahiro Goshima", "Kengo Nishino", "Toshiaki Kitamura", "Yasuhiko Nakashima", "Shinji Tomita", "Shin-ichiro Mori"], "https://doi.org/10.1109/MICRO.2001.991121", 12, "micro", 2001]], "Matthew M. Crum": [0, ["Performance characterization of a hardware mechanism for dynamic optimization", ["Brian Fahs", "Satarupa Bose", "Matthew M. Crum", "Brian Slechta", "Francesco Spadini", "Tony Tung", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/MICRO.2001.991102", 12, "micro", 2001]], "Mikko H. Lipasti": [0, ["Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing", ["Milo M. K. Martin", "Daniel J. Sorin", "Harold W. Cain", "Mark D. Hill", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2001.991130", 10, "micro", 2001]], "James C. Hoe": [0, ["Dual use of superscalar datapath for transient-fault detection and recovery", ["Joydeep Ray", "James C. Hoe", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2001.991120", 11, "micro", 2001]], "Sanjay J. Patel": [0, ["Performance characterization of a hardware mechanism for dynamic optimization", ["Brian Fahs", "Satarupa Bose", "Matthew M. Crum", "Brian Slechta", "Francesco Spadini", "Tony Tung", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/MICRO.2001.991102", 12, "micro", 2001]], "Eduard Ayguade": [0, ["Modulo scheduling with integrated register spilling for clustered VLIW architectures", ["Javier Zalamea", "Josep Llosa", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2001.991115", 10, "micro", 2001]], "Youngsoo Choi": [0.9997629821300507, ["The impact of if-conversion and branch prediction on program execution on the Intel Itanium processor", ["Youngsoo Choi", "Allan D. Knies", "Luke Gerke", "Tin-Fook Ngai"], "https://doi.org/10.1109/MICRO.2001.991117", 10, "micro", 2001]], "Jih-Kwon Peir": [0, ["Direct load: dependence-linked dataflow resolution of load address and cache coordinate", ["Byung-Kwon Chung", "Jinsuo Zhang", "Jih-Kwon Peir", "Shih-Chang Lai", "Konrad Lai"], "https://doi.org/10.1109/MICRO.2001.991107", 12, "micro", 2001]], "Dean M. Tullsen": [0, ["Reducing power with dynamic critical path information", ["John S. Seng", "Eric Tune", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2001.991110", 10, "micro", 2001], ["Dynamic speculative precomputation", ["Jamison D. Collins", "Dean M. Tullsen", "Hong Wang", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2001.991128", 12, "micro", 2001], ["Handling long-latency loads in a simultaneous multithreading processor", ["Dean M. Tullsen", "Jeffery A. Brown"], "https://doi.org/10.1109/MICRO.2001.991129", 10, "micro", 2001]], "Yuh-Fang Tsai": [0, ["Exploiting VLIW schedule slacks for dynamic and leakage energy reduction", ["Wei Zhang", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin", "David Duarte", "Yuh-Fang Tsai"], "https://doi.org/10.1109/MICRO.2001.991109", 12, "micro", 2001]], "Konrad Lai": [0, ["Direct load: dependence-linked dataflow resolution of load address and cache coordinate", ["Byung-Kwon Chung", "Jinsuo Zhang", "Jih-Kwon Peir", "Shih-Chang Lai", "Konrad Lai"], "https://doi.org/10.1109/MICRO.2001.991107", 12, "micro", 2001]], "Amit Agarwal": [0, ["Reducing set-associative cache energy via way-prediction and selective direct-mapping", ["Michael D. Powell", "Amit Agarwal", "T. N. Vijaykumar", "Babak Falsafi", "Kaushik Roy"], "https://doi.org/10.1109/MICRO.2001.991105", 12, "micro", 2001]], "Ravi Rajwar": [0, ["Speculative lock elision: enabling highly concurrent multithreaded execution", ["Ravi Rajwar", "James R. Goodman"], "https://doi.org/10.1109/MICRO.2001.991127", 12, "micro", 2001]], "Christopher J. Hughes": [0, ["Saving energy with architectural and frequency adaptations for multimedia applications", ["Christopher J. Hughes", "Jayanth Srinivasan", "Sarita V. Adve"], "https://doi.org/10.1109/MICRO.2001.991123", 12, "micro", 2001]], "Josep Llosa": [0, ["Modulo scheduling with integrated register spilling for clustered VLIW architectures", ["Javier Zalamea", "Josep Llosa", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2001.991115", 10, "micro", 2001]], "Sarita V. Adve": [0, ["Saving energy with architectural and frequency adaptations for multimedia applications", ["Christopher J. Hughes", "Jayanth Srinivasan", "Sarita V. Adve"], "https://doi.org/10.1109/MICRO.2001.991123", 12, "micro", 2001]], "James R. Goodman": [0, ["Speculative lock elision: enabling highly concurrent multithreaded execution", ["Ravi Rajwar", "James R. Goodman"], "https://doi.org/10.1109/MICRO.2001.991127", 12, "micro", 2001]], "Yasuhiko Nakashima": [0, ["A high-speed dynamic instruction scheduling scheme for superscalar processors", ["Masahiro Goshima", "Kengo Nishino", "Toshiaki Kitamura", "Yasuhiko Nakashima", "Shinji Tomita", "Shin-ichiro Mori"], "https://doi.org/10.1109/MICRO.2001.991121", 12, "micro", 2001]], "Josep M. Codina": [0, ["Graph-partitioning based instruction scheduling for clustered processors", ["Alex Aleta", "Josep M. Codina", "F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2001.991114", 10, "micro", 2001]], "Antonio Gonzalez": [0, ["Graph-partitioning based instruction scheduling for clustered processors", ["Alex Aleta", "Josep M. Codina", "F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2001.991114", 10, "micro", 2001]], "Hillery C. Hunter": [0, ["Enhancing loop buffering of media and telecommunications applications using low-overhead predication", ["John W. Sias", "Hillery C. Hunter", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2001.991124", 12, "micro", 2001]], "Masahiro Goshima": [0, ["A high-speed dynamic instruction scheduling scheme for superscalar processors", ["Masahiro Goshima", "Kengo Nishino", "Toshiaki Kitamura", "Yasuhiko Nakashima", "Shinji Tomita", "Shin-ichiro Mori"], "https://doi.org/10.1109/MICRO.2001.991121", 12, "micro", 2001]], "Doug Burger": [0, ["A design space evaluation of grid processor architectures", ["Ramadass Nagarajan", "Karthikeyan Sankaralingam", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2001.991104", 12, "micro", 2001]], "Eric Rotenberg": [0, ["Using variable-MHz microprocessors to efficiently handle uncertainty in real-time systems", ["Eric Rotenberg"], "https://doi.org/10.1109/MICRO.2001.991103", 12, "micro", 2001]], "Mateo Valero": [0, ["Modulo scheduling with integrated register spilling for clustered VLIW architectures", ["Javier Zalamea", "Josep Llosa", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2001.991115", 10, "micro", 2001]], "Daniel J. Sorin": [0, ["Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing", ["Milo M. K. Martin", "Daniel J. Sorin", "Harold W. Cain", "Mark D. Hill", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2001.991130", 10, "micro", 2001]], "Kengo Nishino": [0, ["A high-speed dynamic instruction scheduling scheme for superscalar processors", ["Masahiro Goshima", "Kengo Nishino", "Toshiaki Kitamura", "Yasuhiko Nakashima", "Shinji Tomita", "Shin-ichiro Mori"], "https://doi.org/10.1109/MICRO.2001.991121", 12, "micro", 2001]], "Matthew C. Merten": [0, ["Modulo schedule buffers", ["Matthew C. Merten", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2001.991113", 12, "micro", 2001]], "Kanad Ghose": [0, ["Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources", ["Dmitry Ponomarev", "Gurhan Kucuk", "Kanad Ghose"], "https://doi.org/10.1109/MICRO.2001.991108", 12, "micro", 2001]], "Francois de Ferriere": [0, ["Efficient static single assignment form for predication", ["Artour Stoutchinin", "Francois de Ferriere"], "https://doi.org/10.1109/MICRO.2001.991116", 10, "micro", 2001]], "Sandhya Dwarkadas": [0, ["Reducing the complexity of the register file in dynamic superscalar processors", ["Rajeev Balasubramonian", "Sandhya Dwarkadas", "David H. Albonesi"], "https://doi.org/10.1109/MICRO.2001.991122", 12, "micro", 2001]], "Krste Asanovic": [0, ["Direct addressed caches for reduced power consumption", ["Emmett Witchel", "Samuel Larsen", "C. Scott Ananian", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2001.991111", 10, "micro", 2001]], "Wen-mei W. Hwu": [0, ["Modulo schedule buffers", ["Matthew C. Merten", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2001.991113", 12, "micro", 2001], ["Enhancing loop buffering of media and telecommunications applications using low-overhead predication", ["John W. Sias", "Hillery C. Hunter", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2001.991124", 12, "micro", 2001]], "Yuan Xie": [0, ["A code decompression architecture for VLIW processors", ["Yuan Xie", "Wayne H. Wolf", "Haris Lekatsas"], "https://doi.org/10.1109/MICRO.2001.991106", 10, "micro", 2001]], "Byung-Kwon Chung": [0.9994124174118042, ["Direct load: dependence-linked dataflow resolution of load address and cache coordinate", ["Byung-Kwon Chung", "Jinsuo Zhang", "Jih-Kwon Peir", "Shih-Chang Lai", "Konrad Lai"], "https://doi.org/10.1109/MICRO.2001.991107", 12, "micro", 2001]], "Eric Tune": [0, ["Reducing power with dynamic critical path information", ["John S. Seng", "Eric Tune", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2001.991110", 10, "micro", 2001]], "Toshiaki Kitamura": [0, ["A high-speed dynamic instruction scheduling scheme for superscalar processors", ["Masahiro Goshima", "Kengo Nishino", "Toshiaki Kitamura", "Yasuhiko Nakashima", "Shinji Tomita", "Shin-ichiro Mori"], "https://doi.org/10.1109/MICRO.2001.991121", 12, "micro", 2001]], "Harold W. Cain": [0, ["Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing", ["Milo M. K. Martin", "Daniel J. Sorin", "Harold W. Cain", "Mark D. Hill", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2001.991130", 10, "micro", 2001]], "Stephen W. Keckler": [0, ["A design space evaluation of grid processor architectures", ["Ramadass Nagarajan", "Karthikeyan Sankaralingam", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2001.991104", 12, "micro", 2001]], "Samuel Larsen": [0, ["Direct addressed caches for reduced power consumption", ["Emmett Witchel", "Samuel Larsen", "C. Scott Ananian", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2001.991111", 10, "micro", 2001]], "Karthikeyan Sankaralingam": [0, ["A design space evaluation of grid processor architectures", ["Ramadass Nagarajan", "Karthikeyan Sankaralingam", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2001.991104", 12, "micro", 2001]], "Yale N. Patt": [0, ["Select-free instruction scheduling logic", ["Mary D. Brown", "Jared Stark", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2001.991119", 10, "micro", 2001]], "Osman S. Unsal": [0, ["Cool-cache for hot multimedia", ["Osman S. Unsal", "Raksit Ashok", "Israel Koren", "C. Mani Krishna", "Csaba Andras Moritz"], "https://doi.org/10.1109/MICRO.2001.991125", 10, "micro", 2001]], "Jeffery A. Brown": [0, ["Handling long-latency loads in a simultaneous multithreading processor", ["Dean M. Tullsen", "Jeffery A. Brown"], "https://doi.org/10.1109/MICRO.2001.991129", 10, "micro", 2001]], "Francesco Spadini": [0, ["Performance characterization of a hardware mechanism for dynamic optimization", ["Brian Fahs", "Satarupa Bose", "Matthew M. Crum", "Brian Slechta", "Francesco Spadini", "Tony Tung", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/MICRO.2001.991102", 12, "micro", 2001]], "Jared Stark": [0, ["Select-free instruction scheduling logic", ["Mary D. Brown", "Jared Stark", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2001.991119", 10, "micro", 2001]], "David Duarte": [0, ["Exploiting VLIW schedule slacks for dynamic and leakage energy reduction", ["Wei Zhang", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin", "David Duarte", "Yuh-Fang Tsai"], "https://doi.org/10.1109/MICRO.2001.991109", 12, "micro", 2001]], "Gary William Grewal": [0, ["Mapping reference code to irregular DSPs within the retargetable, optimizing compiler COGEN(T)", ["Gary William Grewal", "Thomas Charles Wilson"], "https://doi.org/10.1109/MICRO.2001.991118", 11, "micro", 2001]], "Vladimir Pentkovski": [0, ["ZR: a 3D API transparent technology for chunk rendering", ["Emile Hsieh", "Vladimir Pentkovski", "Thomas Piazza"], "https://doi.org/10.1109/MICRO.2001.991126", 8, "micro", 2001]], "Thomas Piazza": [0, ["ZR: a 3D API transparent technology for chunk rendering", ["Emile Hsieh", "Vladimir Pentkovski", "Thomas Piazza"], "https://doi.org/10.1109/MICRO.2001.991126", 8, "micro", 2001]], "Narayanan Vijaykrishnan": [0, ["Exploiting VLIW schedule slacks for dynamic and leakage energy reduction", ["Wei Zhang", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin", "David Duarte", "Yuh-Fang Tsai"], "https://doi.org/10.1109/MICRO.2001.991109", 12, "micro", 2001]], "John Paul Shen": [0, ["Dynamic speculative precomputation", ["Jamison D. Collins", "Dean M. Tullsen", "Hong Wang", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2001.991128", 12, "micro", 2001]], "F. Jesus Sanchez": [0, ["Graph-partitioning based instruction scheduling for clustered processors", ["Alex Aleta", "Josep M. Codina", "F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2001.991114", 10, "micro", 2001]], "Emile Hsieh": [0, ["ZR: a 3D API transparent technology for chunk rendering", ["Emile Hsieh", "Vladimir Pentkovski", "Thomas Piazza"], "https://doi.org/10.1109/MICRO.2001.991126", 8, "micro", 2001]], "Ernest Cockrell Jr.": [0, ["Fifty years of microarchitecture", ["Harvey G. Cragon", "Ernest Cockrell Jr."], "http://doi.ieeecomputersociety.org/10.1109/MICRO.2001.10000", 0, "micro", 2001]], "Allan D. Knies": [0, ["The impact of if-conversion and branch prediction on program execution on the Intel Itanium processor", ["Youngsoo Choi", "Allan D. Knies", "Luke Gerke", "Tin-Fook Ngai"], "https://doi.org/10.1109/MICRO.2001.991117", 10, "micro", 2001]], "Luke Gerke": [0, ["The impact of if-conversion and branch prediction on program execution on the Intel Itanium processor", ["Youngsoo Choi", "Allan D. Knies", "Luke Gerke", "Tin-Fook Ngai"], "https://doi.org/10.1109/MICRO.2001.991117", 10, "micro", 2001]], "Javier Zalamea": [0, ["Modulo scheduling with integrated register spilling for clustered VLIW architectures", ["Javier Zalamea", "Josep Llosa", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2001.991115", 10, "micro", 2001]], "Kaushik Roy": [0, ["Reducing set-associative cache energy via way-prediction and selective direct-mapping", ["Michael D. Powell", "Amit Agarwal", "T. N. Vijaykumar", "Babak Falsafi", "Kaushik Roy"], "https://doi.org/10.1109/MICRO.2001.991105", 12, "micro", 2001]], "Jayanth Srinivasan": [0, ["Saving energy with architectural and frequency adaptations for multimedia applications", ["Christopher J. Hughes", "Jayanth Srinivasan", "Sarita V. Adve"], "https://doi.org/10.1109/MICRO.2001.991123", 12, "micro", 2001]], "Jamison D. Collins": [0, ["Dynamic speculative precomputation", ["Jamison D. Collins", "Dean M. Tullsen", "Hong Wang", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2001.991128", 12, "micro", 2001]], "Mark D. Hill": [0, ["Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing", ["Milo M. K. Martin", "Daniel J. Sorin", "Harold W. Cain", "Mark D. Hill", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2001.991130", 10, "micro", 2001]], "Raksit Ashok": [0, ["Cool-cache for hot multimedia", ["Osman S. Unsal", "Raksit Ashok", "Israel Koren", "C. Mani Krishna", "Csaba Andras Moritz"], "https://doi.org/10.1109/MICRO.2001.991125", 10, "micro", 2001]], "T. N. Vijaykumar": [0, ["Skipper: a microarchitecture for exploiting control-flow independence", ["Chen-Yong Cher", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2001.991101", 12, "micro", 2001], ["Reducing set-associative cache energy via way-prediction and selective direct-mapping", ["Michael D. Powell", "Amit Agarwal", "T. N. Vijaykumar", "Babak Falsafi", "Kaushik Roy"], "https://doi.org/10.1109/MICRO.2001.991105", 12, "micro", 2001]], "Emmett Witchel": [0, ["Direct addressed caches for reduced power consumption", ["Emmett Witchel", "Samuel Larsen", "C. Scott Ananian", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2001.991111", 10, "micro", 2001]], "Joydeep Ray": [0, ["Dual use of superscalar datapath for transient-fault detection and recovery", ["Joydeep Ray", "James C. Hoe", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2001.991120", 11, "micro", 2001]], "Alex Aleta": [0, ["Graph-partitioning based instruction scheduling for clustered processors", ["Alex Aleta", "Josep M. Codina", "F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2001.991114", 10, "micro", 2001]], "Shin-ichiro Mori": [0, ["A high-speed dynamic instruction scheduling scheme for superscalar processors", ["Masahiro Goshima", "Kengo Nishino", "Toshiaki Kitamura", "Yasuhiko Nakashima", "Shinji Tomita", "Shin-ichiro Mori"], "https://doi.org/10.1109/MICRO.2001.991121", 12, "micro", 2001]], "Jinsuo Zhang": [0, ["Direct load: dependence-linked dataflow resolution of load address and cache coordinate", ["Byung-Kwon Chung", "Jinsuo Zhang", "Jih-Kwon Peir", "Shih-Chang Lai", "Konrad Lai"], "https://doi.org/10.1109/MICRO.2001.991107", 12, "micro", 2001]], "Michael D. Powell": [0, ["Reducing set-associative cache energy via way-prediction and selective direct-mapping", ["Michael D. Powell", "Amit Agarwal", "T. N. Vijaykumar", "Babak Falsafi", "Kaushik Roy"], "https://doi.org/10.1109/MICRO.2001.991105", 12, "micro", 2001]], "Tin-Fook Ngai": [0, ["The impact of if-conversion and branch prediction on program execution on the Intel Itanium processor", ["Youngsoo Choi", "Allan D. Knies", "Luke Gerke", "Tin-Fook Ngai"], "https://doi.org/10.1109/MICRO.2001.991117", 10, "micro", 2001]], "Babak Falsafi": [0, ["Reducing set-associative cache energy via way-prediction and selective direct-mapping", ["Michael D. Powell", "Amit Agarwal", "T. N. Vijaykumar", "Babak Falsafi", "Kaushik Roy"], "https://doi.org/10.1109/MICRO.2001.991105", 12, "micro", 2001], ["Dual use of superscalar datapath for transient-fault detection and recovery", ["Joydeep Ray", "James C. Hoe", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2001.991120", 11, "micro", 2001]], "C. Mani Krishna": [0, ["Cool-cache for hot multimedia", ["Osman S. Unsal", "Raksit Ashok", "Israel Koren", "C. Mani Krishna", "Csaba Andras Moritz"], "https://doi.org/10.1109/MICRO.2001.991125", 10, "micro", 2001]], "Mary D. Brown": [0, ["Select-free instruction scheduling logic", ["Mary D. Brown", "Jared Stark", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2001.991119", 10, "micro", 2001]], "Mary Jane Irwin": [0, ["Exploiting VLIW schedule slacks for dynamic and leakage energy reduction", ["Wei Zhang", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin", "David Duarte", "Yuh-Fang Tsai"], "https://doi.org/10.1109/MICRO.2001.991109", 12, "micro", 2001]], "Dmitry Ponomarev": [0, ["Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources", ["Dmitry Ponomarev", "Gurhan Kucuk", "Kanad Ghose"], "https://doi.org/10.1109/MICRO.2001.991108", 12, "micro", 2001]], "Wayne H. Wolf": [0, ["A code decompression architecture for VLIW processors", ["Yuan Xie", "Wayne H. Wolf", "Haris Lekatsas"], "https://doi.org/10.1109/MICRO.2001.991106", 10, "micro", 2001]], "Thomas Charles Wilson": [0, ["Mapping reference code to irregular DSPs within the retargetable, optimizing compiler COGEN(T)", ["Gary William Grewal", "Thomas Charles Wilson"], "https://doi.org/10.1109/MICRO.2001.991118", 11, "micro", 2001]], "Ramadass Nagarajan": [0, ["A design space evaluation of grid processor architectures", ["Ramadass Nagarajan", "Karthikeyan Sankaralingam", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2001.991104", 12, "micro", 2001]], "Satarupa Bose": [0, ["Performance characterization of a hardware mechanism for dynamic optimization", ["Brian Fahs", "Satarupa Bose", "Matthew M. Crum", "Brian Slechta", "Francesco Spadini", "Tony Tung", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/MICRO.2001.991102", 12, "micro", 2001]], "David H. Albonesi": [0, ["Reducing the complexity of the register file in dynamic superscalar processors", ["Rajeev Balasubramonian", "Sandhya Dwarkadas", "David H. Albonesi"], "https://doi.org/10.1109/MICRO.2001.991122", 12, "micro", 2001]], "Wei Zhang": [0, ["Exploiting VLIW schedule slacks for dynamic and leakage energy reduction", ["Wei Zhang", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin", "David Duarte", "Yuh-Fang Tsai"], "https://doi.org/10.1109/MICRO.2001.991109", 12, "micro", 2001]], "Gurhan Kucuk": [0, ["Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources", ["Dmitry Ponomarev", "Gurhan Kucuk", "Kanad Ghose"], "https://doi.org/10.1109/MICRO.2001.991108", 12, "micro", 2001]]}