INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Extra_Projects/8x1Mux/8x1Mux/8x1Mux.srcs/sources_1/new/and_3input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8x1
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-311] analyzing module not_gate
INFO: [VRFC 10-311] analyzing module my_nand
INFO: [VRFC 10-311] analyzing module my_nor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Extra_Projects/8x1Mux/8x1Mux/8x1Mux.srcs/sim_1/new/tb_and_3input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Mux_8x1
