<<<<<<< HEAD
timestamp 1523182792
version 8.0
=======
<<<<<<< HEAD
timestamp 1523182099
=======
timestamp 1523181350
>>>>>>> 4bb61a4fc053bb152ea2b2de7f467b33f155054d
version 7.5
>>>>>>> 686b8c316a1cb0a5aedb2e80fc0402879db13148
tech scmos
style lambda=1.0(scna20_orb)
scale 1000 1 100
resistclasses 26670 59550 23860 19690 27260 2000000 49 26 2505830
use diff2 diff2_0 1 0 511 0 1 -473
use diff2 diff2_1 1 0 771 0 1 -473
use diff2 diff2_2 1 0 1031 0 1 -473
use mux mux_0 1 0 1327 0 1 -473
node "m2_507_n598#" 9 55803 507 -598 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3373 2202 0 0
node "m1_1195_n636#" 3 23005 1195 -636 v 0 0 0 0 0 0 0 0 0 0 0 0 122 86 962 652 0 0
node "m1_1195_n628#" 1 45073 1195 -628 m1 0 0 0 0 0 0 0 0 0 0 0 0 959 288 0 0 0 0
node "m1_884_n612#" 5 32729 884 -612 v 0 0 0 0 0 0 0 0 0 0 0 0 301 208 1056 714 0 0
node "m1_622_n613#" 4 28198 622 -613 v 0 0 0 0 0 0 0 0 0 0 0 0 110 76 1278 860 0 0
node "m1_674_n627#" 1 11844 674 -627 m1 0 0 0 0 0 0 0 0 0 0 0 0 252 158 0 0 0 0
node "m1_665_n587#" 0 3243 665 -587 m1 0 0 0 0 0 0 0 0 0 0 0 0 69 52 0 0 0 0
node "m1_1292_n552#" 5 19514 1292 -552 m1 0 0 0 0 0 0 0 0 0 0 0 0 264 178 1339 826 0 0
node "m1_1009_n514#" 4 25737 1009 -514 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 1370 916 0 0
node "m1_749_n514#" 4 26516 749 -514 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 1390 924 0 0
node "m1_1262_n482#" 0 1128 1262 -482 m1 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0 0 0
node "m1_1019_n482#" 0 2074 1019 -482 v 0 0 0 0 0 0 0 0 0 0 0 0 32 32 62 46 0 0
node "m1_759_n482#" 0 2074 759 -482 v 0 0 0 0 0 0 0 0 0 0 0 0 32 32 62 46 0 0
node "m1_1245_n432#" 3 27730 1245 -432 m1 0 0 0 0 0 0 0 0 0 0 0 0 590 372 0 0 0 0
node "m1_1263_n411#" 2 10524 1263 -411 v 0 0 0 0 0 0 0 0 0 0 0 0 137 102 347 236 0 0
node "m1_1242_n400#" 1 11558 1242 -400 m1 0 0 0 0 0 0 0 0 0 0 0 0 235 164 68 50 0 0
node "m1_984_n401#" 1 6486 984 -401 m1 0 0 0 0 0 0 0 0 0 0 0 0 138 98 0 0 0 0
node "m1_722_n401#" 1 6627 722 -401 m1 0 0 0 0 0 0 0 0 0 0 0 0 141 100 0 0 0 0
node "m1_724_n394#" 10 84365 724 -394 v 0 0 0 0 0 0 0 0 0 0 0 0 1795 1202 16 16 0 0
node "m1_752_n387#" 12 96402 752 -387 v 0 0 0 0 0 0 0 0 0 0 0 0 1737 1162 870 590 0 0
<<<<<<< HEAD
=======
<<<<<<< HEAD
cap "m1_1263_n411#" "m1_752_n387#" 405
cap "m1_724_n394#" "m1_1242_n400#" 405
cap "m1_752_n387#" "m1_1242_n400#" 405
cap "m1_722_n401#" "m1_752_n387#" 405
cap "m1_1195_n636#" "m1_884_n612#" 405
cap "m1_1195_n636#" "m1_1009_n514#" 405
cap "m1_724_n394#" "m1_752_n387#" 810
cap "m1_1195_n628#" "m1_884_n612#" 945
cap "m1_1195_n628#" "m1_1009_n514#" 945
cap "m1_622_n613#" "m1_884_n612#" 405
cap "m2_507_n598#" "m1_1263_n411#" 405
cap "m2_507_n598#" "m1_1242_n400#" 405
cap "m1_884_n612#" "m1_1009_n514#" 405
cap "m1_622_n613#" "m1_749_n514#" 405
cap "m2_507_n598#" "m1_724_n394#" 405
cap "m1_1263_n411#" "m1_1292_n552#" 540
cap "m2_507_n598#" "m1_752_n387#" 18405
cap "m1_1245_n432#" "m1_1292_n552#" 1260
cap "m1_1292_n552#" "m1_1242_n400#" 540
cap "m1_749_n514#" "m1_884_n612#" 405
cap "m1_1245_n432#" "m1_1263_n411#" 3960
cap "m1_1263_n411#" "m1_1262_n482#" 540
cap "m1_724_n394#" "m1_1292_n552#" 945
cap "m1_752_n387#" "m1_1292_n552#" 39420
cap "m1_1195_n628#" "m1_1195_n636#" 945
cap "diff2_0/xor2v2x2_0/w_n4_32#" "diff2_0/in_2c" 1549
cap "diff2_0/an2v0x2_2/z" "diff2_0/in_c" 1080
cap "diff2_0/xor2v2x2_0/vss" "diff2_0/an2v0x2_2/z" 2329
cap "diff2_1/an2v0x2_2/z" "diff2_1/an2v0x2_2/w_n4_n4#" 1681
cap "diff2_1/an2v0x2_2/z" "diff2_1/an2v0x2_2/vss" 1080
cap "diff2_0/m1_n4_n91#" "m2_507_n598#" 12420
cap "diff2_0/an2v0x2_2/w_n4_32#" "m1_665_n587#" 987
cap "diff2_0/or2v0x3_0/z" "diff2_1/xnr2v8x05_0/vss" 405
cap "diff2_1/xnr2v8x05_0/vss" "m1_752_n387#" 1485
cap "diff2_0/or2v0x3_0/vdd" "diff2_0/or2v0x3_0/z" 2413
cap "diff2_1/xnr2v8x05_0/vss" "diff2_1/xor3v1x2_0/vss" 114
cap "diff2_0/or2v0x3_0/vss" "m1_752_n387#" 1083
cap "diff2_0/or2v0x3_0/z" "diff2_0/or2v0x3_0/vdd" 360
cap "diff2_1/xor2v2x2_0/vdd" "m1_752_n387#" 9180
cap "diff2_0/or2v0x3_0/z" "m1_752_n387#" 405
cap "diff2_1/xnr2v8x05_0/vss" "diff2_1/xor2v2x2_0/vdd" 405
cap "diff2_2/xnr2v8x05_0/vss" "diff2_1/or2v0x3_0/z" 405
cap "diff2_1/or2v0x3_0/vdd" "diff2_1/or2v0x3_0/z" 228
cap "diff2_2/xnr2v8x05_0/vss" "diff2_2/xor2v2x2_0/vdd" 405
cap "diff2_2/xnr2v8x05_0/vss" "diff2_2/xnr2v8x05_0/vss" 114
cap "diff2_1/or2v0x3_0/z" "diff2_1/or2v0x3_0/vdd" 3639
=======
cap "m1_1009_n514#" "m1_1195_n628#" 945
cap "m1_1262_n482#" "m1_1263_n411#" 540
cap "m1_1195_n636#" "m1_1195_n628#" 945
cap "m1_1009_n514#" "m1_884_n612#" 405
cap "m1_1245_n432#" "m1_1292_n552#" 1260
cap "m1_1242_n400#" "m1_1292_n552#" 540
cap "m1_724_n394#" "m1_1292_n552#" 945
cap "m1_1195_n636#" "m1_884_n612#" 405
cap "m1_752_n387#" "m1_1292_n552#" 39420
cap "m1_1292_n552#" "m1_1263_n411#" 540
cap "m1_1245_n432#" "m1_1263_n411#" 3960
>>>>>>> 686b8c316a1cb0a5aedb2e80fc0402879db13148
cap "m1_1242_n400#" "m2_507_n598#" 405
cap "m1_724_n394#" "m1_1242_n400#" 405
cap "m1_752_n387#" "m1_1263_n411#" 405
cap "m1_1263_n411#" "m2_507_n598#" 405
cap "m1_1292_n552#" "m1_1242_n400#" 540
cap "m1_884_n612#" "m1_749_n514#" 405
cap "m1_752_n387#" "m1_722_n401#" 405
cap "m1_622_n613#" "m1_749_n514#" 405
cap "m1_1292_n552#" "m1_1263_n411#" 540
cap "m1_1195_n628#" "m1_1009_n514#" 945
cap "m1_884_n612#" "m1_1195_n628#" 945
cap "m1_752_n387#" "m2_507_n598#" 18405
cap "m1_752_n387#" "m1_724_n394#" 810
cap "m1_724_n394#" "m2_507_n598#" 405
cap "m1_752_n387#" "m1_1292_n552#" 39420
cap "m1_1245_n432#" "m1_1263_n411#" 3960
cap "m1_1195_n636#" "m1_1009_n514#" 405
cap "m1_1195_n636#" "m1_884_n612#" 405
cap "m1_724_n394#" "m1_1292_n552#" 945
cap "m1_1263_n411#" "m1_1262_n482#" 540
cap "m1_1292_n552#" "m1_1245_n432#" 1260
cap "m1_884_n612#" "m1_1009_n514#" 405
cap "m1_622_n613#" "m1_884_n612#" 405
cap "m1_1195_n636#" "m1_1195_n628#" 945
cap "m1_752_n387#" "m1_1242_n400#" 405
cap "diff2_0/in_2c" "diff2_0/xor2v2x2_0/w_n4_32#" 1549
cap "diff2_0/xor2v2x2_0/vss" "diff2_0/an2v0x2_2/z" 2329
cap "diff2_0/in_c" "diff2_0/an2v0x2_2/z" 1080
cap "diff2_1/an2v0x2_2/w_n4_n4#" "diff2_1/an2v0x2_2/z" 1681
cap "diff2_1/an2v0x2_2/vss" "diff2_1/an2v0x2_2/z" 1080
cap "m2_507_n598#" "diff2_0/m1_n4_n91#" 12420
cap "m1_665_n587#" "diff2_0/an2v0x2_2/w_n4_32#" 987
cap "diff2_0/or2v0x3_0/vdd" "diff2_0/or2v0x3_0/z" 2413
cap "diff2_1/xnr2v8x05_0/vss" "diff2_0/or2v0x3_0/z" 405
cap "diff2_0/or2v0x3_0/z" "m1_752_n387#" 405
cap "diff2_0/or2v0x3_0/vdd" "diff2_0/or2v0x3_0/z" 360
cap "diff2_1/xnr2v8x05_0/vss" "m1_752_n387#" 1485
cap "m1_752_n387#" "diff2_0/or2v0x3_0/vss" 1083
cap "diff2_1/xnr2v8x05_0/vss" "diff2_1/xor3v1x2_0/vss" 114
cap "diff2_1/xor2v2x2_0/vdd" "diff2_1/xnr2v8x05_0/vss" 405
cap "diff2_1/xor2v2x2_0/vdd" "m1_752_n387#" 9180
cap "diff2_1/or2v0x3_0/vdd" "diff2_1/or2v0x3_0/z" 3639
cap "diff2_2/xnr2v8x05_0/vss" "diff2_2/xnr2v8x05_0/vss" 114
cap "diff2_1/or2v0x3_0/vdd" "diff2_1/or2v0x3_0/z" 228
cap "diff2_2/xor2v2x2_0/vdd" "diff2_2/xnr2v8x05_0/vss" 405
cap "diff2_1/or2v0x3_0/z" "diff2_2/xnr2v8x05_0/vss" 405
cap "diff2_2/or2v0x3_0/vss" "diff2_2/or2v0x3_0/z" 399
<<<<<<< HEAD
cap "mux_0/a1" "diff2_2/or2v0x3_0/vss" 399
cap "diff2_2/or2v0x3_0/vss" "diff2_2/or2v0x3_0/z" 854
cap "diff2_0/m1_n4_n91#" "m2_507_n598#" 9990
cap "diff2_0/iv1v0x3_0/vdd" "diff2_0/iv1v0x3_0/vdd" 282
cap "diff2_0/iv1v0x3_0/vdd" "diff2_0/m1_6_36#" -30
cap "diff2_0/iv1v0x3_0/vdd" "diff2_0/m1_6_36#" 270
=======
>>>>>>> 4bb61a4fc053bb152ea2b2de7f467b33f155054d
cap "diff2_2/or2v0x3_0/z" "diff2_2/or2v0x3_0/vss" 854
cap "mux_0/a1" "diff2_2/or2v0x3_0/vss" 399
cap "diff2_2/or2v0x3_0/z" "diff2_2/or2v0x3_0/vss" 399
cap "diff2_0/m1_n4_n91#" "m2_507_n598#" 9990
cap "diff2_0/m1_6_36#" "diff2_0/iv1v0x3_0/vdd" 270
<<<<<<< HEAD
cap "diff2_0/iv1v0x3_0/vdd" "diff2_0/iv1v0x3_0/vdd" 282
cap "diff2_0/iv1v0x3_0/vdd" "diff2_0/m1_6_36#" -30
cap "diff2_1/iv1v0x3_0/vdd" "diff2_1/m1_6_36#" 156
cap "diff2_2/iv1v0x3_0/vdd" "diff2_2/iv1v0x3_0/a" 156
=======
cap "diff2_0/m1_6_36#" "diff2_0/iv1v0x3_0/vdd" -30
>>>>>>> 686b8c316a1cb0a5aedb2e80fc0402879db13148
cap "diff2_1/iv1v0x3_0/vdd" "diff2_1/m1_6_36#" 156
cap "diff2_2/iv1v0x3_0/a" "diff2_2/iv1v0x3_0/vdd" 156
>>>>>>> 4bb61a4fc053bb152ea2b2de7f467b33f155054d
merge "diff2_2/xor3v1x2_0/vdd" "diff2_1/iv1v0x3_0/vdd" -3666 0 0 0 0 0 0 0 0 0 0 0 0 -72 -57 0 0 0 0
merge "diff2_1/iv1v0x3_0/vdd" "m1_984_n401#"
merge "mux_0/a0" "diff2_0/m1_6_36#" -24346 0 0 0 0 0 0 0 0 0 0 0 0 -503 -1008 -3 -8 0 0
merge "diff2_0/m1_6_36#" "m1_724_n394#"
merge "mux_0/gnd" "diff2_2/an2v0x2_2/vss" -37506 0 0 0 0 0 0 0 0 0 0 0 0 -798 -256 0 0 0 0
merge "diff2_2/an2v0x2_2/vss" "m1_1195_n628#"
merge "diff2_1/in_2c" "diff2_0/an2v0x2_2/z" -3597 0 0 0 0 0 0 0 0 0 0 0 0 -10 -14 -12 -14 0 0
merge "diff2_0/an2v0x2_2/z" "m1_622_n613#"
merge "diff2_0/or2v0x3_0/z" "diff2_1/in_c" -3868 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -15 -16 0 0
merge "diff2_1/in_c" "m1_749_n514#"
merge "diff2_0/an2v0x2_2/vss" "diff2_0/in_c" -1504 0 0 0 0 0 0 0 0 0 0 0 0 -32 -32 0 0 0 0
merge "diff2_0/in_c" "m1_674_n627#"
merge "mux_0/vdd" "diff2_2/iv1v0x3_0/vdd" -1316 0 0 0 0 0 0 0 0 0 0 0 0 -22 -28 0 0 0 0
merge "diff2_2/iv1v0x3_0/vdd" "m1_1242_n400#"
merge "diff2_1/m1_6_36#" "mux_0/a1" -6190 0 0 0 0 0 0 0 0 0 0 0 0 -8 -16 -329 -196 0 0
merge "mux_0/a1" "m1_1292_n552#"
merge "diff2_2/iv1v0x3_0/a" "mux_0/a2" -799 0 0 0 0 0 0 0 0 0 0 0 0 -17 -24 0 0 0 0
merge "mux_0/a2" "m1_1245_n432#"
merge "diff2_1/xnr2v8x05_0/vss" "diff2_0/or2v0x3_0/vss" -1789 0 0 0 0 0 0 0 0 0 0 0 0 -32 -32 0 0 0 0
merge "diff2_0/or2v0x3_0/vss" "m1_759_n482#"
merge "mux_0/b2" "diff2_2/xor2v2x2_0/z" -9116 0 0 0 0 0 0 0 0 0 0 0 0 -46 -82 -427 -503 0 0
merge "diff2_2/xor2v2x2_0/z" "m1_1195_n636#"
merge "diff2_2/xnr2v8x05_0/vss" "diff2_1/or2v0x3_0/vss" -1789 0 0 0 0 0 0 0 0 0 0 0 0 -32 -32 0 0 0 0
merge "diff2_1/or2v0x3_0/vss" "m1_1019_n482#"
merge "diff2_2/in_2c" "diff2_1/an2v0x2_2/z" -2986 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 -9 -12 0 0
merge "diff2_1/an2v0x2_2/z" "m1_884_n612#"
merge "diff2_2/or2v0x3_0/vss" "m1_1262_n482#" -1128 0 0 0 0 0 0 0 0 0 0 0 0 -24 -20 0 0 0 0
merge "mux_0/b0" "diff2_0/m1_6_n125#" -10811 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -561 -389 0 0
merge "diff2_0/m1_6_n125#" "m2_507_n598#"
merge "diff2_0/in_2c" "diff2_0/an2v0x2_2/vdd" -3243 0 0 0 0 0 0 0 0 0 0 0 0 -49 -76 0 0 0 0
merge "diff2_0/an2v0x2_2/vdd" "m1_665_n587#"
merge "mux_0/b1" "diff2_1/m1_6_n125#" -11810 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -594 -405 0 0
merge "diff2_1/m1_6_n125#" "m1_752_n387#"
merge "mux_0/s" "diff2_2/or2v0x3_0/z" -3539 0 0 0 0 0 0 0 0 0 0 0 0 -28 -30 0 0 0 0
merge "diff2_2/or2v0x3_0/z" "m1_1263_n411#"
merge "diff2_1/or2v0x3_0/z" "diff2_2/in_c" -3374 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -8 -12 0 0
merge "diff2_2/in_c" "m1_1009_n514#"
merge "diff2_1/xor3v1x2_0/vdd" "diff2_0/iv1v0x3_0/vdd" -987 0 0 0 0 0 0 0 0 0 0 0 0 -15 -22 0 0 0 0
merge "diff2_0/iv1v0x3_0/vdd" "m1_722_n401#"
