INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/Verilog/Lab2/alu_32/alu_32.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/Verilog/Lab2/alu_32/alu_32.srcs/sim_1/new/alu_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Steven/Desktop/Verilog/Lab2/alu_32/alu_32.srcs/sim_1/new/alu_32_tb.v:46]
