// Seed: 1673340111
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign (strong1, highz0) id_9 = id_5;
  wire id_11;
  assign id_1 = id_4;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output tri id_2,
    input supply1 id_3,
    output wand id_4,
    input tri0 id_5,
    output tri1 id_6,
    output tri1 id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13 = 1 - id_0;
  wire id_14;
  or (id_4, id_9, id_10, id_5, id_0, id_15, id_11, id_3, id_14, id_13);
  supply0 id_15 = 1;
  module_0(
      id_13, id_11, id_11, id_13, id_9, id_15, id_15, id_14, id_11, id_12
  );
endmodule
