Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 19 12:46:16 2018
| Host         : DESKTOP-ECK2RKS running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/convolveMedium_timing_synth.rpt
| Design       : convolveMedium
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 tmp14_reg_1392_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_1_0_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 1.883ns (32.490%)  route 3.913ns (67.510%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=950, unset)          0.973     0.973    ap_clk
                         FDRE                                         r  tmp14_reg_1392_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.340     1.313 r  tmp14_reg_1392_reg[1]/Q
                         net (fo=1, unplaced)         0.806     2.119    convolveMedium_convm_s_axi_U/int_out_r/tmp14_reg_1392_reg[15][1]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.414 r  convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_0_0_0_i_78__0/O
                         net (fo=3, unplaced)         0.920     3.334    convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_0_0_0_i_78__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.150     3.484 r  convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_0_0_0_i_61/O
                         net (fo=2, unplaced)         0.913     4.397    convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_0_0_0_i_61_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     4.521 r  convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_0_0_0_i_52__0/O
                         net (fo=1, unplaced)         0.474     4.995    convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_0_0_0_i_52__0_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.393 r  convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_0_0_0_i_32__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.393    convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_0_0_0_i_32__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.507 r  convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_0_0_4_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.507    convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_0_0_4_i_1__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.621 r  convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_1_0_0_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.621    convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_1_0_0_i_1__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.969 r  convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_1_0_4_i_1__0/O[1]
                         net (fo=2, unplaced)         0.800     6.769    convolveMedium_convm_s_axi_U/int_out_r/out_r_d0[13]
                         RAMB36E1                                     r  convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_1_0_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=950, unset)          0.924     8.924    convolveMedium_convm_s_axi_U/int_out_r/ap_clk
                         RAMB36E1                                     r  convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_1_0_5/CLKARDCLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.420     8.469    convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_1_0_5
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  1.700    




