// Seed: 3980672864
module module_0 (
    output logic id_0,
    inout id_1,
    input id_2,
    input id_3,
    output logic id_4
);
  always @(posedge 1 & id_2 or posedge (1)) id_0 = !id_2;
  assign id_4 = id_2;
  assign id_1 = id_1;
  assign id_0 = 1;
  initial id_1 = 1'h0;
endmodule
