Hi, Iâ€™m Shaheed Basha Shaik ğŸ‘‹

ğŸ“ M.S. Computer Engineering @ San Diego State University
ğŸ’¡ ASIC / SoC Design â€¢ RTL & Verification â€¢ FPGA Prototyping
ğŸ“ San Diego, CA | ğŸ“§ skshaheed34@gmail.com
 | LinkedIn

ğŸš€ About Me

Iâ€™m a Computer Engineering graduate student with hands-on experience across ASIC/SoC design, RTL development, and design verification. My work focuses on building reliable and efficient hardware systems through SystemVerilog/UVM-based verification, RTL implementation, FPGA prototyping, and automation-driven validation.

I enjoy working across the designâ€“verification boundary, debugging complex functional and timing issues using waveform analysis, coverage feedback, and structured validation workflows.

Iâ€™m currently seeking Full-Time opportunities in:

ASIC / RTL Design

SoC / Design Verification

FPGA & Hardware Validation

ğŸ”§ Tech Stack & Tools

Design Verification & RTL
SystemVerilog â€¢ Verilog â€¢ UVM â€¢ SVA â€¢ Functional Coverage

ASIC / SoC Flow
RTL Design â€¢ Synthesis â€¢ STA â€¢ GLS â€¢ Formal Verification

Automation & Scripting
Python â€¢ Tcl â€¢ Bash

FPGA & Prototyping
Vivado â€¢ ModelSim â€¢ FPGA Bring-Up

Hardware & Lab
Oscilloscope â€¢ Logic Analyzer â€¢ Signal Generator

Workflow
Linux â€¢ Git â€¢ GitHub â€¢ JIRA

ğŸ› ï¸ Featured Projects
ğŸ”¹ SoC Subsystem Verification using SystemVerilog/UVM

Built a UVM-based verification environment for a SoC-level subsystem with bus interfaces, control registers, and memory-mapped peripherals

Implemented constrained-random stimulus, functional coverage, and assertion-based checks to validate corner cases and drive coverage closure

Debugged RTL issues using waveform analysis and coverage feedback; automated regressions with Python/Tcl

ğŸ”¹ FPGA-Based ALU Design, Integration, and Verification

Designed a 32-bit ALU in Verilog supporting arithmetic and logical operations

Developed SystemVerilog testbenches with directed and randomized tests

Synthesized and validated the design on FPGA, analyzing timing and resource utilization

ğŸ”¹ Formal Property Verification of Control Logic

Authored SystemVerilog Assertions (SVA) to verify FSM behavior, protocol correctness, and clock-gating conditions

Applied formal verification techniques to explore corner cases and unreachable states

Improved robustness through optimized state transitions

ğŸ”¹ Low-Power Memory Controller Design

Designed an SRAM controller with clock-gating and low-power operating modes

Balanced latency, power, and timing constraints through RTL refinement and STA-driven analysis

Achieved ~20% power efficiency improvement without functional impact

ğŸ”¹ Digital System Integration & Timing Validation

Integrated multiple RTL blocks into a system-level design with clean interfaces

Performed synthesis, static timing analysis, and gate-level simulation

Validated post-synthesis correctness through equivalence checking

ğŸ”¹ Phase-Locked Loop (PLL) Design & Simulation

Designed and simulated a complete PLL including VCO, PFD, charge pump, and loop filter

Analyzed stability, lock time, and frequency behavior using LTspice and MATLAB

Evaluated clocking-related design tradeoffs relevant to SoC systems

ğŸ¯ Current Focus

RTL and IP block design in SystemVerilog

UVM-based verification and coverage closure

Automation for SoC and FPGA validation

ğŸ“« Letâ€™s Connect

ğŸ’¼ LinkedIn: https://www.linkedin.com/in/shaheed-basha-shaik/

ğŸ“§ skshaheed34@gmail.com

ğŸŒ Portfolio: https://skshaheed-34.github.io/portfolio/

â­ â€œBridging hardware and intelligence â€” one design at a time.â€
