INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/imports/new/Bin2BCD8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bin2BCD8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/imports/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pwrite, assumed default net type wire [D:/vivado/CPU/CPU.srcs/sources_1/new/dMemoryDecoder.sv:39]
INFO: [VRFC 10-2458] undeclared symbol mwrite, assumed default net type wire [D:/vivado/CPU/CPU.srcs/sources_1/new/dMemoryDecoder.sv:40]
INFO: [VRFC 10-2458] undeclared symbol writedata, assumed default net type wire [D:/vivado/CPU/CPU.srcs/sources_1/new/dMemoryDecoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol readdata, assumed default net type wire [D:/vivado/CPU/CPU.srcs/sources_1/new/dMemoryDecoder.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/floper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/getx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/m7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol dataadr, assumed default net type wire [D:/vivado/CPU/CPU.srcs/sources_1/new/top.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado/CPU/CPU.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
