$date
	Wed Sep 28 00:26:40 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tFlipflop_tb $end
$var wire 1 ! Q $end
$var reg 1 " T $end
$var reg 1 # clk $end
$scope module UUT $end
$var wire 1 $ T $end
$var wire 1 % clk $end
$var reg 1 & Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
0%
0$
0#
0"
x!
$end
#5
0&
0!
1#
1%
#10
0#
0%
1"
1$
#15
1#
1%
#20
0#
0%
0"
0$
#25
1#
1%
1"
1$
#30
0#
0%
0"
0$
#35
1#
1%
1"
1$
#40
0#
0%
