WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 18 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 18 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 0 min 18 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 31795371 heartbeat IPC: 0.341352 cumulative IPC: 0.341352 (Simulation time: 0 hr 2 min 18 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 60779530 heartbeat IPC: 0.345017 cumulative IPC: 0.343174 (Simulation time: 0 hr 4 min 18 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 90838107 heartbeat IPC: 0.332684 cumulative IPC: 0.339605 (Simulation time: 0 hr 6 min 23 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 119937792 heartbeat IPC: 0.343647 cumulative IPC: 0.340607 (Simulation time: 0 hr 8 min 25 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 149188127 heartbeat IPC: 0.341877 cumulative IPC: 0.34086 (Simulation time: 0 hr 10 min 27 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 146688081 cumulative IPC: 0.34086 (Simulation time: 0 hr 10 min 27 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 146688081 (Simulation time: 0 hr 10 min 27 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.34086 instructions: 50000003 cycles: 146688081
CPU 0 Branch Prediction Accuracy: 99.9696% MPKI: 0.04748 Average ROB Occupancy at Mispredict: 268.747
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.04748
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    3637228  HIT:    1501780  MISS:    2135448
LLC LOAD         ACCESS:    1405796  HIT:     129633  MISS:    1276163
LLC RFO          ACCESS:      50422  HIT:      50413  MISS:          9
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1108956  HIT:    1108956  MISS:          0
LLC TRANSLATION  ACCESS:    1072054  HIT:     212778  MISS:     859276
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 490.913 cycles
cpu0_DTLB TOTAL       ACCESS:   11624705  HIT:    8220961  MISS:    3403744
cpu0_DTLB LOAD         ACCESS:   11624705  HIT:    8220961  MISS:    3403744
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 142.295 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   13085506  HIT:    7670633  MISS:    5414873
cpu0_L1D LOAD         ACCESS:    9574445  HIT:    5454839  MISS:    4119606
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    2203836  HIT:    2056027  MISS:     147809
cpu0_L1D TRANSLATION  ACCESS:    1307225  HIT:     159767  MISS:    1147458
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 210.7 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    4782946  HIT:    2254674  MISS:    2528272
cpu0_L2C LOAD         ACCESS:    2390767  HIT:     984971  MISS:    1405796
cpu0_L2C RFO          ACCESS:     144656  HIT:      94234  MISS:      50422
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    1114796  HIT:    1114796  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:    1132727  HIT:      60673  MISS:    1072054
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 435.521 cycles
cpu0_STLB TOTAL       ACCESS:    1312977  HIT:     191552  MISS:    1121425
cpu0_STLB LOAD         ACCESS:    1312977  HIT:     191552  MISS:    1121425
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 421.522 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     107610
  ROW_BUFFER_MISS:    2027834
 AVG DBUS CONGESTED CYCLE:    3.98047
 WQ ROW_BUFFER_HIT:       5771
  ROW_BUFFER_MISS:    1102399  FULL:          0
