

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Thu Jan 29 14:28:02 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    79234|    79234|  0.792 ms|  0.792 ms|  79235|  79235|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |    45824|    45824|       179|          -|          -|   256|        no|
        |- VITIS_LOOP_31_4  |    33408|    33408|       522|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:11]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc5 = alloca i64 1"   --->   Operation 12 'alloca' 'p_loc5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 13 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [top.cpp:5]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %A"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %C"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln11 = store i9 0, i9 %i" [top.cpp:11]   --->   Operation 19 'store' 'store_ln11' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_15_2" [top.cpp:11]   --->   Operation 20 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.26>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_2 = load i9 %i" [top.cpp:11]   --->   Operation 21 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.92ns)   --->   "%icmp_ln11 = icmp_eq  i9 %i_2, i9 256" [top.cpp:11]   --->   Operation 22 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.92ns)   --->   "%add_ln11 = add i9 %i_2, i9 1" [top.cpp:11]   --->   Operation 23 'add' 'add_ln11' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_15_2.split, void %VITIS_LOOP_35_5.preheader" [top.cpp:11]   --->   Operation 24 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i9 %i_2" [top.cpp:11]   --->   Operation 25 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln11, i6 0" [top.cpp:26]   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.34ns)   --->   "%call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_15_2, i14 %tmp_s, i24 %A, i24 %p_loc" [top.cpp:26]   --->   Operation 27 'call' 'call_ln26' <Predicate = (!icmp_ln11)> <Delay = 2.34> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln11 = store i9 %add_ln11, i9 %i" [top.cpp:11]   --->   Operation 28 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.48>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:31]   --->   Operation 29 'alloca' 'j' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln31 = store i7 0, i7 %j" [top.cpp:31]   --->   Operation 30 'store' 'store_ln31' <Predicate = (icmp_ln11)> <Delay = 0.48>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_35_5" [top.cpp:31]   --->   Operation 31 'br' 'br_ln31' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 32 [1/2] (1.87ns)   --->   "%call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_15_2, i14 %tmp_s, i24 %A, i24 %p_loc" [top.cpp:26]   --->   Operation 32 'call' 'call_ln26' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.88>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%p_loc_load = load i24 %p_loc"   --->   Operation 33 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i24 %p_loc_load" [top.cpp:21]   --->   Operation 34 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.10ns)   --->   "%add_ln21 = add i25 %sext_ln21, i25 65536" [top.cpp:21]   --->   Operation 35 'add' 'add_ln21' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln21, i32 24" [top.cpp:21]   --->   Operation 36 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%denom = trunc i25 %add_ln21" [top.cpp:21]   --->   Operation 37 'trunc' 'denom' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln21, i32 23" [top.cpp:21]   --->   Operation 38 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln21 = xor i1 %tmp_1, i1 1" [top.cpp:21]   --->   Operation 39 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%and_ln21 = and i1 %tmp_8, i1 %xor_ln21" [top.cpp:21]   --->   Operation 40 'and' 'and_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln21_1 = xor i1 %tmp_1, i1 %tmp_8" [top.cpp:21]   --->   Operation 41 'xor' 'xor_ln21_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%select_ln21 = select i1 %and_ln21, i24 8388607, i24 8388608" [top.cpp:21]   --->   Operation 42 'select' 'select_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_1 = select i1 %xor_ln21_1, i24 %select_ln21, i24 %denom" [top.cpp:21]   --->   Operation 43 'select' 'denom_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [2/2] (2.34ns)   --->   "%call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_24_3, i14 %tmp_s, i24 %A, i24 %denom_1, i24 %tmp" [top.cpp:26]   --->   Operation 44 'call' 'call_ln26' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:11]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [top.cpp:11]   --->   Operation 46 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_24_3, i14 %tmp_s, i24 %A, i24 %denom_1, i24 %tmp" [top.cpp:26]   --->   Operation 47 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_15_2" [top.cpp:11]   --->   Operation 48 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.24>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [top.cpp:31]   --->   Operation 49 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.89ns)   --->   "%icmp_ln31 = icmp_eq  i7 %j_2, i7 64" [top.cpp:31]   --->   Operation 50 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.89ns)   --->   "%add_ln31 = add i7 %j_2, i7 1" [top.cpp:31]   --->   Operation 51 'add' 'add_ln31' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_35_5.split, void %for.end69" [top.cpp:31]   --->   Operation 52 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i7 %j_2" [top.cpp:31]   --->   Operation 53 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 54 [2/2] (1.35ns)   --->   "%call_ln31 = call void @top_kernel_Pipeline_VITIS_LOOP_35_5, i6 %trunc_ln31, i24 %p_loc5, i24 %tmp" [top.cpp:31]   --->   Operation 54 'call' 'call_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 55 [1/1] (0.48ns)   --->   "%store_ln31 = store i7 %add_ln31, i7 %j" [top.cpp:31]   --->   Operation 55 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.48>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [top.cpp:49]   --->   Operation 56 'ret' 'ret_ln49' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.89>
ST_7 : Operation 57 [1/2] (1.89ns)   --->   "%call_ln31 = call void @top_kernel_Pipeline_VITIS_LOOP_35_5, i6 %trunc_ln31, i24 %p_loc5, i24 %tmp" [top.cpp:31]   --->   Operation 57 'call' 'call_ln31' <Predicate = true> <Delay = 1.89> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 4> <Delay = 7.25>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%p_loc5_load = load i24 %p_loc5"   --->   Operation 58 'load' 'p_loc5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %p_loc5_load, i16 0" [top.cpp:41]   --->   Operation 59 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i40 %shl_ln" [top.cpp:41]   --->   Operation 60 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (4.26ns)   --->   "%mul_ln41 = mul i81 %sext_ln41, i81 1099511758849" [top.cpp:41]   --->   Operation 61 'mul' 'mul_ln41' <Predicate = true> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (1.53ns)   --->   "%sub_ln41 = sub i81 0, i81 %mul_ln41" [top.cpp:41]   --->   Operation 62 'sub' 'sub_ln41' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_loc5_load, i32 23" [top.cpp:41]   --->   Operation 63 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node sub_ln41_1)   --->   "%tmp_19_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln41, i32 63, i32 79" [top.cpp:41]   --->   Operation 64 'partselect' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_20_cast8 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln41, i32 63, i32 80" [top.cpp:41]   --->   Operation 65 'partselect' 'tmp_20_cast8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sub_ln41_1)   --->   "%tmp_20_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln41, i32 63, i32 79" [top.cpp:41]   --->   Operation 66 'partselect' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sub_ln41_1)   --->   "%select_ln41_1 = select i1 %tmp_9, i17 %tmp_19_cast, i17 %tmp_20_cast" [top.cpp:41]   --->   Operation 67 'select' 'select_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sub_ln41_1)   --->   "%zext_ln41 = zext i17 %select_ln41_1" [top.cpp:41]   --->   Operation 68 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln41_1 = sub i18 0, i18 %zext_ln41" [top.cpp:41]   --->   Operation 69 'sub' 'sub_ln41_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.42ns)   --->   "%scale = select i1 %tmp_9, i18 %sub_ln41_1, i18 %tmp_20_cast8" [top.cpp:41]   --->   Operation 70 'select' 'scale' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %scale, i32 17" [top.cpp:41]   --->   Operation 71 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 2.11>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i18 %scale" [top.cpp:41]   --->   Operation 72 'sext' 'sext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln41_1, i32 39" [top.cpp:41]   --->   Operation 73 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%sext_ln41_2 = sext i18 %scale" [top.cpp:41]   --->   Operation 74 'sext' 'sext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln41_1, i32 23" [top.cpp:41]   --->   Operation 75 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%or_ln41 = or i1 %tmp_11, i1 %tmp_12" [top.cpp:41]   --->   Operation 76 'or' 'or_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%xor_ln41 = xor i1 %tmp_10, i1 1" [top.cpp:41]   --->   Operation 77 'xor' 'xor_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln41 = and i1 %or_ln41, i1 %xor_ln41" [top.cpp:41]   --->   Operation 78 'and' 'and_ln41' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%and_ln41_2 = and i1 %tmp_12, i1 %tmp_11" [top.cpp:41]   --->   Operation 79 'and' 'and_ln41_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%xor_ln41_1 = xor i1 %and_ln41_2, i1 1" [top.cpp:41]   --->   Operation 80 'xor' 'xor_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%and_ln41_1 = and i1 %tmp_10, i1 %xor_ln41_1" [top.cpp:41]   --->   Operation 81 'and' 'and_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%select_ln41 = select i1 %and_ln41, i24 8388607, i24 8388608" [top.cpp:41]   --->   Operation 82 'select' 'select_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%or_ln41_1 = or i1 %and_ln41, i1 %and_ln41_1" [top.cpp:41]   --->   Operation 83 'or' 'or_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_1 = select i1 %or_ln41_1, i24 %select_ln41, i24 %sext_ln41_2" [top.cpp:41]   --->   Operation 84 'select' 'scale_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 85 [2/2] (1.35ns)   --->   "%call_ln31 = call void @top_kernel_Pipeline_VITIS_LOOP_44_6, i6 %trunc_ln31, i24 %C, i24 %scale_1, i24 %tmp" [top.cpp:31]   --->   Operation 85 'call' 'call_ln31' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:31]   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [top.cpp:31]   --->   Operation 87 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln31 = call void @top_kernel_Pipeline_VITIS_LOOP_44_6, i6 %trunc_ln31, i24 %C, i24 %scale_1, i24 %tmp" [top.cpp:31]   --->   Operation 88 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_35_5" [top.cpp:31]   --->   Operation 89 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 9 bit ('i', top.cpp:11) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln11', top.cpp:11) of constant 0 on local variable 'i', top.cpp:11 [12]  (0.489 ns)

 <State 2>: 3.261ns
The critical path consists of the following:
	'load' operation 9 bit ('i', top.cpp:11) on local variable 'i', top.cpp:11 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln11', top.cpp:11) [16]  (0.921 ns)
	'call' operation 0 bit ('call_ln26', top.cpp:26) to 'top_kernel_Pipeline_VITIS_LOOP_15_2' [24]  (2.341 ns)

 <State 3>: 1.875ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln26', top.cpp:26) to 'top_kernel_Pipeline_VITIS_LOOP_15_2' [24]  (1.875 ns)

 <State 4>: 3.885ns
The critical path consists of the following:
	'load' operation 24 bit ('p_loc_load') on local variable 'p_loc' [25]  (0.000 ns)
	'add' operation 25 bit ('add_ln21', top.cpp:21) [27]  (1.110 ns)
	'select' operation 24 bit ('denom', top.cpp:21) [35]  (0.435 ns)
	'call' operation 0 bit ('call_ln26', top.cpp:26) to 'top_kernel_Pipeline_VITIS_LOOP_24_3' [36]  (2.341 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 2.249ns
The critical path consists of the following:
	'load' operation 7 bit ('j', top.cpp:31) on local variable 'j', top.cpp:31 [44]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln31', top.cpp:31) [45]  (0.897 ns)
	'call' operation 0 bit ('call_ln31', top.cpp:31) to 'top_kernel_Pipeline_VITIS_LOOP_35_5' [52]  (1.352 ns)

 <State 7>: 1.899ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln31', top.cpp:31) to 'top_kernel_Pipeline_VITIS_LOOP_35_5' [52]  (1.899 ns)

 <State 8>: 7.257ns
The critical path consists of the following:
	'load' operation 24 bit ('p_loc5_load') on local variable 'p_loc5' [53]  (0.000 ns)
	'mul' operation 81 bit ('mul_ln41', top.cpp:41) [56]  (4.264 ns)
	'sub' operation 81 bit ('sub_ln41', top.cpp:41) [57]  (1.536 ns)
	'select' operation 17 bit ('select_ln41_1', top.cpp:41) [62]  (0.000 ns)
	'sub' operation 18 bit ('sub_ln41_1', top.cpp:41) [64]  (1.028 ns)
	'select' operation 18 bit ('scale', top.cpp:41) [65]  (0.429 ns)

 <State 9>: 2.118ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln41', top.cpp:41) [71]  (0.000 ns)
	'and' operation 1 bit ('and_ln41', top.cpp:41) [73]  (0.331 ns)
	'select' operation 24 bit ('select_ln41', top.cpp:41) [77]  (0.000 ns)
	'select' operation 24 bit ('scale', top.cpp:41) [79]  (0.435 ns)
	'call' operation 0 bit ('call_ln31', top.cpp:31) to 'top_kernel_Pipeline_VITIS_LOOP_44_6' [80]  (1.352 ns)

 <State 10>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
