{
  "id": "yt:video:2V41i4xVTZ8",
  "yt:videoId": "2V41i4xVTZ8",
  "yt:channelId": "UCsdA-aNqtMA1_2T15aXePWw",
  "title": "Setup, Hold, Propagation Delay, Timing Errors, Metastability in FPGA",
  "link": "",
  "author": {
    "name": "nandland",
    "uri": "https://www.youtube.com/channel/UCsdA-aNqtMA1_2T15aXePWw"
  },
  "published": "2019-09-06T00:13:38+00:00",
  "updated": "2022-01-14T02:41:31+00:00",
  "media:group": {
    "media:title": "Setup, Hold, Propagation Delay, Timing Errors, Metastability in FPGA",
    "media:content": "",
    "media:thumbnail": "",
    "media:description": "Learn all about:\nSetup Time violations\nHold Time violations\nPropagation Delay between two flip-flops\nWhat it means to have Timing Errors in your design\nHow to fix Timing Errors\nMetastability and how to fix!\n\nSupport this channel!  Buy a Go Board, the best development board for beginners to FPGA: \nhttps://www.nandland.com/goboard/introduction.html\n\nLike my content? Help me make more at Patreon!\nhttps://www.patreon.com/nandland",
    "media:community": {
      "media:starRating": "",
      "media:statistics": ""
    }
  }
}