awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/csehome/dohbaek/HSD_2018_T1/simulation/simulation.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/csehome/dohbaek/HSD_2018_T1/simulation/simulation.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/csehome/dohbaek/HSD_2018_T1/HSD_LAB8/hw_2/pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "/csehome/dohbaek/HSD_2018_T1/HSD_LAB8/hw_2/pe_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_con
INFO: [VRFC 10-2263] Analyzing Verilog file "/csehome/dohbaek/HSD_2018_T1/HSD_LAB8/hw_2/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/csehome/dohbaek/HSD_2018_T1/HSD_LAB8/hw_2/tb_pecon_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pecon_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/csehome/dohbaek/HSD_2018_T1/simulation/simulation.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/csehome/dohbaek/HSD_2018_T1/simulation/simulation.srcs/sources_1/ip/floating_point_0/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
