<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'weightIndexAdded' is power-on initialization." projectName="Neuron_1" solutionName="solution1" date="2022-03-10T13:30:35.278+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="Neuron_1" solutionName="solution1" date="2022-03-10T13:30:35.211+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'nnlayer/input' to 'nnlayer/input_r' to avoid the conflict with HDL keywords or other object names." projectName="Neuron_1" solutionName="solution1" date="2022-03-10T13:30:33.525+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_44_2' (Neuron_1/neural_layer.cpp:46:35) in function 'nnlayer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html" projectName="Neuron_1" solutionName="solution1" date="2022-03-10T13:30:33.373+0100" type="Warning"/>
        <logs message="WARNING: [HLS 207-997] '/*' within block comment (Neuron_1/neural_layer.cpp:86:2)" projectName="Neuron_1" solutionName="solution1" date="2022-03-10T13:30:26.776+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
