

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Tue Dec  3 11:19:05 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       bigger_II
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.096|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2409|  2409|  2409|  2409|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- row     |  2408|  2408|        86|          -|          -|    28|    no    |
        | + col    |    84|    84|         3|          -|          -|    28|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     162|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      52|
|Register         |        -|      -|     147|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     147|     214|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |j_3_fu_88_p2      |     +    |      0|  0|  15|           5|           1|
    |k_1_fu_130_p2     |     +    |      0|  0|  15|           5|           1|
    |tmp_28_fu_140_p2  |     +    |      0|  0|  18|          11|          11|
    |tmp_27_fu_118_p2  |     -    |      0|  0|  18|          11|          11|
    |tmp_13_fu_124_p2  |   icmp   |      0|  0|  11|           5|           4|
    |tmp_15_fu_150_p2  |   icmp   |      0|  0|  24|          48|           1|
    |tmp_fu_82_p2      |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1   |    or    |      0|  0|   2|           1|           1|
    |activations_V_d0  |  select  |      0|  0|  48|           1|          48|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0| 162|          92|          82|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  25|          6|    1|          6|
    |ap_done    |   9|          2|    1|          2|
    |j_reg_60   |   9|          2|    5|         10|
    |k_reg_71   |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  52|         12|   12|         28|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   5|   0|    5|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |in_features_V_load_reg_194  |  48|   0|   48|          0|
    |j_3_reg_166                 |   5|   0|    5|          0|
    |j_reg_60                    |   5|   0|    5|          0|
    |k_1_reg_179                 |   5|   0|    5|          0|
    |k_reg_71                    |   5|   0|    5|          0|
    |tmp_27_reg_171              |   9|   0|   11|          2|
    |tmp_31_cast_reg_184         |  64|   0|   64|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 147|   0|  149|          2|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |      relu     | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |      relu     | return value |
|ap_start                |  in |    1| ap_ctrl_hs |      relu     | return value |
|ap_done                 | out |    1| ap_ctrl_hs |      relu     | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |      relu     | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |      relu     | return value |
|ap_ready                | out |    1| ap_ctrl_hs |      relu     | return value |
|in_features_V_address0  | out |   10|  ap_memory | in_features_V |     array    |
|in_features_V_ce0       | out |    1|  ap_memory | in_features_V |     array    |
|in_features_V_q0        |  in |   48|  ap_memory | in_features_V |     array    |
|activations_V_address0  | out |   10|  ap_memory | activations_V |     array    |
|activations_V_ce0       | out |    1|  ap_memory | activations_V |     array    |
|activations_V_we0       | out |    1|  ap_memory | activations_V |     array    |
|activations_V_d0        | out |   48|  ap_memory | activations_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

