
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0
Automatically selected td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:304$129 in module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:230$106 in module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:220$98 in module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:210$90 in module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:197$83 in module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:184$76 in module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:175$74 in module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:166$72 in module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:154$68 in module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:142$64 in module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 14 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:64$127'.
  Set init value: \empty_n = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:63$126'.
  Set init value: \full_n = 1'1
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:62$125'.
  Set init value: \count = 2'00
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:61$124'.
  Set init value: \reg_valid1 = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:60$123'.
  Set init value: \reg_q1 = 16'0000000000000000
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:59$122'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:58$121'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:57$120'.
  Set init value: \prev_tptr = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:56$119'.
  Set init value: \prev_iptr = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:55$118'.
  Set init value: \tptr = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:54$117'.
  Set init value: \iptr = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:314$140'.
     1/1: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:304$129'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:308$128_EN[15:0]$138
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:308$128_DATA[15:0]$137
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:308$128_ADDR[6:0]$136
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:308$128_EN[15:0]$135
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:308$128_DATA[15:0]$134
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:308$128_ADDR[6:0]$133
     7/7: $0\q0[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:64$127'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:63$126'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:62$125'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:61$124'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:60$123'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:59$122'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:58$121'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:57$120'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:56$119'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:55$118'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:54$117'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:230$106'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:220$98'.
     1/1: $0\full_n[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:210$90'.
     1/1: $0\count[1:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:197$83'.
     1/2: $0\reg_valid1[0:0]
     2/2: $0\reg_q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:184$76'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:175$74'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:166$72'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:154$68'.
     1/1: $0\tptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:142$64'.
     1/1: $0\iptr[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:314$140'.
  created $dff cell `$procdff$248' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:304$129'.
  created $dff cell `$procdff$249' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:308$128_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:304$129'.
  created $dff cell `$procdff$250' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:308$128_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:304$129'.
  created $dff cell `$procdff$251' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:308$128_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:304$129'.
  created $dff cell `$procdff$252' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\empty_n' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:230$106'.
  created $dff cell `$procdff$253' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\full_n' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:220$98'.
  created $dff cell `$procdff$254' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\count' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:210$90'.
  created $dff cell `$procdff$255' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\reg_q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:197$83'.
  created $dff cell `$procdff$256' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\reg_valid1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:197$83'.
  created $dff cell `$procdff$257' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\reg_q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:184$76'.
  created $dff cell `$procdff$258' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\reg_valid0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:184$76'.
  created $dff cell `$procdff$259' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\prev_tptr' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:175$74'.
  created $dff cell `$procdff$260' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\prev_iptr' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:166$72'.
  created $dff cell `$procdff$261' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\tptr' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:154$68'.
  created $dff cell `$procdff$262' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.\iptr' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:142$64'.
  created $dff cell `$procdff$263' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:314$140'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:314$140'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:304$129'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:304$129'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:64$127'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:63$126'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:62$125'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:61$124'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:60$123'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:59$122'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:58$121'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:57$120'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:56$119'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:55$118'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:54$117'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:230$106'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:230$106'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:220$98'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:220$98'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:210$90'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:210$90'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:197$83'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:197$83'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:184$76'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:184$76'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:175$74'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:175$74'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:166$72'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:166$72'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:154$68'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:154$68'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:142$64'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:142$64'.
Cleaned up 26 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
<suppressed ~40 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$160.
    dead port 2/2 on $mux $procmux$154.
    dead port 2/2 on $mux $procmux$148.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 3 multiplexer ports.
<suppressed ~32 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$146:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$146_Y
      New ports: A=1'0, B=1'1, Y=$procmux$146_Y [0]
      New connections: $procmux$146_Y [15:1] = { $procmux$146_Y [0] $procmux$146_Y [0] $procmux$146_Y [0] $procmux$146_Y [0] $procmux$146_Y [0] $procmux$146_Y [0] $procmux$146_Y [0] $procmux$146_Y [0] $procmux$146_Y [0] $procmux$146_Y [0] $procmux$146_Y [0] $procmux$146_Y [0] $procmux$146_Y [0] $procmux$146_Y [0] $procmux$146_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$163:
      Old ports: A=16'0000000000000000, B=$procmux$146_Y, Y=$procmux$163_Y
      New ports: A=1'0, B=$procmux$146_Y [0], Y=$procmux$163_Y [0]
      New connections: $procmux$163_Y [15:1] = { $procmux$163_Y [0] $procmux$163_Y [0] $procmux$163_Y [0] $procmux$163_Y [0] $procmux$163_Y [0] $procmux$163_Y [0] $procmux$163_Y [0] $procmux$163_Y [0] $procmux$163_Y [0] $procmux$163_Y [0] $procmux$163_Y [0] $procmux$163_Y [0] $procmux$163_Y [0] $procmux$163_Y [0] $procmux$163_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Performed a total of 2 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$248 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:317$141_DATA, Q = \q1).
Adding EN signal on $procdff$249 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:309$139_DATA, Q = \q0).
Adding SRST signal on $procdff$263 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$243_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$267 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$241_Y, Q = \iptr).
Adding SRST signal on $procdff$262 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$235_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$269 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$233_Y, Q = \tptr).
Adding SRST signal on $procdff$261 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$260 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$259 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$215_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$273 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$215_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$258 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$221_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$277 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:189$82_Y, Q = \reg_q0).
Adding SRST signal on $procdff$257 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$201_Y, Q = \reg_valid1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$279 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$201_Y, Q = \reg_valid1).
Adding SRST signal on $procdff$256 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$207_Y, Q = \reg_q1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$283 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v:202$89_Y, Q = \reg_q1).
Adding SRST signal on $procdff$255 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$193_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$285 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$193_Y, Q = \count).
Adding SRST signal on $procdff$254 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$185_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$289 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$185_Y, Q = \full_n).
Adding SRST signal on $procdff$253 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = $procmux$174_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$293 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 (D = 1'1, Q = \empty_n).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0..
Removed 23 unused cells and 168 unused wires.
<suppressed ~25 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
<suppressed ~4 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0 ===

   Number of wires:                101
   Number of wire bits:            397
   Number of public wires:          51
   Number of public wire bits:     313
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          180
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             67
   Number of public wires:          10
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            176
   Number of public wires:           9
   Number of public wire bits:      66
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                 11
     $dffe                          32
     $mux                           48

=== design hierarchy ===

   td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0      1
     td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore      0
       td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram      0

   Number of wires:                101
   Number of wire bits:            397
   Number of public wires:          51
   Number of public wire bits:     313
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          180
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

End of script. Logfile hash: c00704aef5, CPU: user 0.08s system 0.00s, MEM: 12.62 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 36% 4x opt_expr (0 sec), 21% 2x read_verilog (0 sec), ...
