<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: SIInstrInfo.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">SIInstrInfo.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Interface definition for SIInstrInfo.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="SIDefines_8h_source.html">SIDefines.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for SIInstrInfo.h:</div>
<div class="dyncontent">
<div class="center"><img src="SIInstrInfo_8h__incl.png" border="0" usemap="#SIInstrInfo_8h" alt=""/></div>
<map name="SIInstrInfo_8h" id="SIInstrInfo_8h">
<area shape="rect" id="node2" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="923,80,1066,107"/><area shape="rect" id="node47" href="SIDefines_8h.html" title="SIDefines.h" alt="" coords="458,80,553,107"/><area shape="rect" id="node48" href="SIRegisterInfo_8h.html" title="Interface definition for SIRegisterInfo. " alt="" coords="348,155,468,181"/><area shape="rect" id="node3" href="AMDGPURegisterInfo_8h.html" title="TargetRegisterInfo interface that is implemented by all hw codegen targets. " alt="" coords="1038,237,1205,263"/><area shape="rect" id="node33" href="TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="1480,155,1677,181"/><area shape="rect" id="node4" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="1125,490,1275,517"/><area shape="rect" id="node13" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="1573,319,1758,360"/><area shape="rect" id="node5" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="1319,654,1494,681"/><area shape="rect" id="node6" href="ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="706,572,913,599"/><area shape="rect" id="node7" href="MathExtras_8h.html" title="llvm/Support/MathExtras.h" alt="" coords="1178,572,1369,599"/><area shape="rect" id="node14" href="ArrayRef_8h.html" title="llvm/ADT/ArrayRef.h" alt="" coords="1592,408,1739,435"/><area shape="rect" id="node22" href="MachineBasicBlock_8h.html" title="llvm/CodeGen/MachineBasic\lBlock.h" alt="" coords="3076,483,3279,524"/><area shape="rect" id="node25" href="MachineValueType_8h.html" title="llvm/CodeGen/MachineValue\lType.h" alt="" coords="897,483,1100,524"/><area shape="rect" id="node26" href="CallingConv_8h.html" title="llvm/IR/CallingConv.h" alt="" coords="1763,408,1915,435"/><area shape="rect" id="node27" href="MCRegisterInfo_8h.html" title="llvm/MC/MCRegisterInfo.h" alt="" coords="718,408,901,435"/><area shape="rect" id="node15" href="None_8h.html" title="llvm/ADT/None.h" alt="" coords="1664,490,1792,517"/><area shape="rect" id="node16" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="1352,490,1523,517"/><area shape="rect" id="node17" href="AlignOf_8h.html" title="llvm/Support/AlignOf.h" alt="" coords="1892,572,2055,599"/><area shape="rect" id="node19" href="type__traits_8h.html" title="llvm/Support/type_traits.h" alt="" coords="2735,654,2921,681"/><area shape="rect" id="node28" href="DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="2036,490,2199,517"/><area shape="rect" id="node29" href="DenseMapInfo_8h.html" title="llvm/ADT/DenseMapInfo.h" alt="" coords="2802,572,2987,599"/><area shape="rect" id="node30" href="PointerLikeTypeTraits_8h.html" title="llvm/Support/PointerLike\lTypeTraits.h" alt="" coords="2511,647,2689,688"/><area shape="rect" id="node34" href="SmallSet_8h.html" title="llvm/ADT/SmallSet.h" alt="" coords="1416,408,1568,435"/><area shape="rect" id="node37" href="MachineCombinerPattern_8h.html" title="llvm/CodeGen/MachineCombiner\lPattern.h" alt="" coords="1463,229,1694,271"/><area shape="rect" id="node38" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="2226,408,2459,435"/><area shape="rect" id="node41" href="MCInstrInfo_8h.html" title="llvm/MC/MCInstrInfo.h" alt="" coords="545,237,703,263"/><area shape="rect" id="node35" href="SmallPtrSet_8h.html" title="llvm/ADT/SmallPtrSet.h" alt="" coords="2180,572,2351,599"/><area shape="rect" id="node39" href="ilist_8h.html" title="llvm/ADT/ilist.h" alt="" coords="1847,490,1961,517"/><area shape="rect" id="node40" href="DebugLoc_8h.html" title="llvm/IR/DebugLoc.h" alt="" coords="2946,654,3089,681"/><area shape="rect" id="node42" href="MCInstrDesc_8h.html" title="llvm/MC/MCInstrDesc.h" alt="" coords="419,326,587,353"/><area shape="rect" id="node43" href="MCInst_8h.html" title="llvm/MC/MCInst.h" alt="" coords="456,408,587,435"/><area shape="rect" id="node44" href="MCSubtargetInfo_8h.html" title="llvm/MC/MCSubtargetInfo.h" alt="" coords="237,408,432,435"/><area shape="rect" id="node49" href="Debug_8h.html" title="llvm/Support/Debug.h" alt="" coords="177,237,338,263"/><area shape="rect" id="node50" href="raw__ostream_8h.html" title="llvm/Support/raw_ostream.h" alt="" coords="5,572,208,599"/></map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="SIInstrInfo_8h__dep__incl.png" border="0" usemap="#SIInstrInfo_8hdep" alt=""/></div>
<map name="SIInstrInfo_8hdep" id="SIInstrInfo_8hdep">
<area shape="rect" id="node2" href="SIISelLowering_8h.html" title="SI DAG Lowering interface definition. " alt="" coords="363,80,488,107"/><area shape="rect" id="node4" href="AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="5,155,176,181"/><area shape="rect" id="node5" href="AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="426,155,625,181"/><area shape="rect" id="node6" href="SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="649,155,789,181"/><area shape="rect" id="node7" href="AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="613,80,800,107"/><area shape="rect" id="node8" href="SIFixSGPRCopies_8cpp.html" title="SIFixSGPRCopies.cpp" alt="" coords="824,80,979,107"/><area shape="rect" id="node9" href="SIFixSGPRLiveRanges_8cpp.html" title="SIFixSGPRLiveRanges.cpp" alt="" coords="1003,80,1187,107"/><area shape="rect" id="node10" href="SIFoldOperands_8cpp.html" title="SIFoldOperands.cpp" alt="" coords="1211,80,1360,107"/><area shape="rect" id="node11" href="SIInsertWaits_8cpp.html" title="Insert wait instructions for memory reads and writes. " alt="" coords="1384,80,1515,107"/><area shape="rect" id="node12" href="SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="1539,80,1651,107"/><area shape="rect" id="node13" href="SILoadStoreOptimizer_8cpp.html" title="SILoadStoreOptimizer.cpp" alt="" coords="1675,80,1863,107"/><area shape="rect" id="node14" href="SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions. " alt="" coords="1888,80,2059,107"/><area shape="rect" id="node15" href="SILowerI1Copies_8cpp.html" title="SILowerI1Copies.cpp" alt="" coords="2083,80,2235,107"/><area shape="rect" id="node16" href="SIMachineFunctionInfo_8cpp.html" title="SIMachineFunctionInfo.cpp" alt="" coords="2259,80,2450,107"/><area shape="rect" id="node17" href="SIPrepareScratchRegs_8cpp.html" title="SIPrepareScratchRegs.cpp" alt="" coords="2474,80,2665,107"/><area shape="rect" id="node18" href="SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="2689,80,2823,107"/><area shape="rect" id="node19" href="SIShrinkInstructions_8cpp.html" title="SIShrinkInstructions.cpp" alt="" coords="2847,80,3022,107"/><area shape="rect" id="node3" href="AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="201,155,402,181"/></map>
</div>
</div>
<p><a href="SIInstrInfo_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of target independent CodeGen pass IDs. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html">llvm::AMDGPU</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1SI"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1SI.html">llvm::SI</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1SI_1_1KernelInputOffsets"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html">llvm::SI::KernelInputOffsets</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a58b4eae4b0a45d478c7c0f3959b04612"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">llvm::SI::KernelInputOffsets::Offsets</a> { <br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a857fe4edfc845f9b0eee86ace55971c8">llvm::SI::KernelInputOffsets::NGROUPS_X</a> = 0, 
<a class="el" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a114e8b572de0ca0a14b4beec74337b9f">llvm::SI::KernelInputOffsets::NGROUPS_Y</a> = 4, 
<a class="el" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a50479b16c92722ed623d81fe63879639">llvm::SI::KernelInputOffsets::NGROUPS_Z</a> = 8, 
<a class="el" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612acaf6a7dc31f80148ce9ad3eaa8871db2">llvm::SI::KernelInputOffsets::GLOBAL_SIZE_X</a> = 12, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aa0fc2d47a80ef17faaee718a2659384d">llvm::SI::KernelInputOffsets::GLOBAL_SIZE_Y</a> = 16, 
<a class="el" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a517d5b2e170532fbf6c01d5b69d7b7d6">llvm::SI::KernelInputOffsets::GLOBAL_SIZE_Z</a> = 20, 
<a class="el" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aad70bdccb9143514e90e2ffed213e4ae">llvm::SI::KernelInputOffsets::LOCAL_SIZE_X</a> = 24, 
<a class="el" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a89d4956fc6fdfd046ec5650281c75e6b">llvm::SI::KernelInputOffsets::LOCAL_SIZE_Y</a> = 28, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a8397b2e7a714eebb964c86930299ba2e">llvm::SI::KernelInputOffsets::LOCAL_SIZE_Z</a> = 32
<br/>
 }</td></tr>
<tr class="memdesc:a58b4eae4b0a45d478c7c0f3959b04612"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offsets in bytes from the start of the input buffer.  <a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">More...</a><br/></td></tr>
<tr class="separator:a58b4eae4b0a45d478c7c0f3959b04612"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a174a22e4761efae879317ddbdaa599b8"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a174a22e4761efae879317ddbdaa599b8">llvm::AMDGPU::getVOPe64</a> (uint16_t Opcode)</td></tr>
<tr class="separator:a174a22e4761efae879317ddbdaa599b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f9a7dd7b67941d8bd2b60c6e8ff5d7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa6f9a7dd7b67941d8bd2b60c6e8ff5d7">llvm::AMDGPU::getVOPe32</a> (uint16_t Opcode)</td></tr>
<tr class="separator:aa6f9a7dd7b67941d8bd2b60c6e8ff5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e12da455f5ce0c4a83b4267f82ae366"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6e12da455f5ce0c4a83b4267f82ae366">llvm::AMDGPU::getCommuteRev</a> (uint16_t Opcode)</td></tr>
<tr class="separator:a6e12da455f5ce0c4a83b4267f82ae366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02284451a0c9745add36a0016d9e52e4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a02284451a0c9745add36a0016d9e52e4">llvm::AMDGPU::getCommuteOrig</a> (uint16_t Opcode)</td></tr>
<tr class="separator:a02284451a0c9745add36a0016d9e52e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e8b9728b1b2b76c0327d4dc91fb7fd"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a66e8b9728b1b2b76c0327d4dc91fb7fd">llvm::AMDGPU::getAddr64Inst</a> (uint16_t Opcode)</td></tr>
<tr class="separator:a66e8b9728b1b2b76c0327d4dc91fb7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03a5d6b52ed9db25f6ff7af92dfef543"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a03a5d6b52ed9db25f6ff7af92dfef543">llvm::AMDGPU::getAtomicRetOp</a> (uint16_t Opcode)</td></tr>
<tr class="separator:a03a5d6b52ed9db25f6ff7af92dfef543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e235d22fa05c7fe8bc5236cfb46fb7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a34e235d22fa05c7fe8bc5236cfb46fb7">llvm::AMDGPU::getAtomicNoRetOp</a> (uint16_t Opcode)</td></tr>
<tr class="separator:a34e235d22fa05c7fe8bc5236cfb46fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a062b134de5c9143eab05c83faab131e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">llvm::AMDGPU::RSRC_DATA_FORMAT</a> = 0xf00000000000LL</td></tr>
<tr class="separator:a062b134de5c9143eab05c83faab131e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823f64d5695b8da6f9b418bd4dc55176"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">llvm::AMDGPU::RSRC_TID_ENABLE</a> = 1LL &lt;&lt; 55</td></tr>
<tr class="separator:a823f64d5695b8da6f9b418bd4dc55176"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Interface definition for SIInstrInfo. </p>

<p>Definition in file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>
</div></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:54 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
