Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2.qsys --block-symbol-file --output-directory=/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2 --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading UART/NIOS2.qsys
Progress: Reading input file
Progress: Adding Control_PIO [altera_avalon_pio 22.1]
Progress: Parameterizing module Control_PIO
Progress: Adding DIP_TX_Data_PIO [altera_avalon_pio 22.1]
Progress: Parameterizing module DIP_TX_Data_PIO
Progress: Adding ParsedLoop_IRQ [altera_avalon_pio 22.1]
Progress: Parameterizing module ParsedLoop_IRQ
Progress: Adding Start_Timer [altera_avalon_pio 22.1]
Progress: Parameterizing module Start_Timer
Progress: Adding Status_LEDS_PIO [altera_avalon_pio 22.1]
Progress: Parameterizing module Status_LEDS_PIO
Progress: Adding UART_RX [altera_avalon_pio 22.1]
Progress: Parameterizing module UART_RX
Progress: Adding UART_RX_32_PO [altera_avalon_pio 22.1]
Progress: Parameterizing module UART_RX_32_PO
Progress: Adding UART_RX_DATA_REG [altera_avalon_pio 22.1]
Progress: Parameterizing module UART_RX_DATA_REG
Progress: Adding UART_RX_STATUS_REG [altera_avalon_pio 22.1]
Progress: Parameterizing module UART_RX_STATUS_REG
Progress: Adding UART_TX [altera_avalon_pio 22.1]
Progress: Parameterizing module UART_TX
Progress: Adding UART_TX_32_PO [altera_avalon_pio 22.1]
Progress: Parameterizing module UART_TX_32_PO
Progress: Adding UART_TX_DATA_REG [altera_avalon_pio 22.1]
Progress: Parameterizing module UART_TX_DATA_REG
Progress: Adding UART_TX_START [altera_avalon_pio 22.1]
Progress: Parameterizing module UART_TX_START
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 22.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS2.Control_PIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2.DIP_TX_Data_PIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2.ParsedLoop_IRQ: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2.UART_RX: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2.UART_RX_DATA_REG: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2.UART_RX_STATUS_REG: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2.UART_TX: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2.qsys --synthesis=VHDL --output-directory=/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading UART/NIOS2.qsys
Progress: Reading input file
Progress: Adding Control_PIO [altera_avalon_pio 22.1]
Progress: Parameterizing module Control_PIO
Progress: Adding DIP_TX_Data_PIO [altera_avalon_pio 22.1]
Progress: Parameterizing module DIP_TX_Data_PIO
Progress: Adding ParsedLoop_IRQ [altera_avalon_pio 22.1]
Progress: Parameterizing module ParsedLoop_IRQ
Progress: Adding Start_Timer [altera_avalon_pio 22.1]
Progress: Parameterizing module Start_Timer
Progress: Adding Status_LEDS_PIO [altera_avalon_pio 22.1]
Progress: Parameterizing module Status_LEDS_PIO
Progress: Adding UART_RX [altera_avalon_pio 22.1]
Progress: Parameterizing module UART_RX
Progress: Adding UART_RX_32_PO [altera_avalon_pio 22.1]
Progress: Parameterizing module UART_RX_32_PO
Progress: Adding UART_RX_DATA_REG [altera_avalon_pio 22.1]
Progress: Parameterizing module UART_RX_DATA_REG
Progress: Adding UART_RX_STATUS_REG [altera_avalon_pio 22.1]
Progress: Parameterizing module UART_RX_STATUS_REG
Progress: Adding UART_TX [altera_avalon_pio 22.1]
Progress: Parameterizing module UART_TX
Progress: Adding UART_TX_32_PO [altera_avalon_pio 22.1]
Progress: Parameterizing module UART_TX_32_PO
Progress: Adding UART_TX_DATA_REG [altera_avalon_pio 22.1]
Progress: Parameterizing module UART_TX_DATA_REG
Progress: Adding UART_TX_START [altera_avalon_pio 22.1]
Progress: Parameterizing module UART_TX_START
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 22.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS2.Control_PIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2.DIP_TX_Data_PIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2.ParsedLoop_IRQ: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2.UART_RX: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2.UART_RX_DATA_REG: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2.UART_RX_STATUS_REG: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2.UART_TX: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: NIOS2: Generating NIOS2 "NIOS2" for QUARTUS_SYNTH
Info: Control_PIO: Starting RTL generation for module 'NIOS2_Control_PIO'
Info: Control_PIO:   Generation command is [exec /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS2_Control_PIO --dir=/tmp/alt9693_4075451964039832098.dir/0002_Control_PIO_gen/ --quartus_dir=/opt/intelFPGA_lite/22.1.2/quartus --verilog --config=/tmp/alt9693_4075451964039832098.dir/0002_Control_PIO_gen//NIOS2_Control_PIO_component_configuration.pl  --do_build_sim=0  ]
Info: Control_PIO: Done RTL generation for module 'NIOS2_Control_PIO'
Info: Control_PIO: "NIOS2" instantiated altera_avalon_pio "Control_PIO"
Info: DIP_TX_Data_PIO: Starting RTL generation for module 'NIOS2_DIP_TX_Data_PIO'
Info: DIP_TX_Data_PIO:   Generation command is [exec /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS2_DIP_TX_Data_PIO --dir=/tmp/alt9693_4075451964039832098.dir/0003_DIP_TX_Data_PIO_gen/ --quartus_dir=/opt/intelFPGA_lite/22.1.2/quartus --verilog --config=/tmp/alt9693_4075451964039832098.dir/0003_DIP_TX_Data_PIO_gen//NIOS2_DIP_TX_Data_PIO_component_configuration.pl  --do_build_sim=0  ]
Info: DIP_TX_Data_PIO: Done RTL generation for module 'NIOS2_DIP_TX_Data_PIO'
Info: DIP_TX_Data_PIO: "NIOS2" instantiated altera_avalon_pio "DIP_TX_Data_PIO"
Info: ParsedLoop_IRQ: Starting RTL generation for module 'NIOS2_ParsedLoop_IRQ'
Info: ParsedLoop_IRQ:   Generation command is [exec /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS2_ParsedLoop_IRQ --dir=/tmp/alt9693_4075451964039832098.dir/0004_ParsedLoop_IRQ_gen/ --quartus_dir=/opt/intelFPGA_lite/22.1.2/quartus --verilog --config=/tmp/alt9693_4075451964039832098.dir/0004_ParsedLoop_IRQ_gen//NIOS2_ParsedLoop_IRQ_component_configuration.pl  --do_build_sim=0  ]
Info: ParsedLoop_IRQ: Done RTL generation for module 'NIOS2_ParsedLoop_IRQ'
Info: ParsedLoop_IRQ: "NIOS2" instantiated altera_avalon_pio "ParsedLoop_IRQ"
Info: Start_Timer: Starting RTL generation for module 'NIOS2_Start_Timer'
Info: Start_Timer:   Generation command is [exec /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS2_Start_Timer --dir=/tmp/alt9693_4075451964039832098.dir/0005_Start_Timer_gen/ --quartus_dir=/opt/intelFPGA_lite/22.1.2/quartus --verilog --config=/tmp/alt9693_4075451964039832098.dir/0005_Start_Timer_gen//NIOS2_Start_Timer_component_configuration.pl  --do_build_sim=0  ]
Info: Start_Timer: Done RTL generation for module 'NIOS2_Start_Timer'
Info: Start_Timer: "NIOS2" instantiated altera_avalon_pio "Start_Timer"
Info: Status_LEDS_PIO: Starting RTL generation for module 'NIOS2_Status_LEDS_PIO'
Info: Status_LEDS_PIO:   Generation command is [exec /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS2_Status_LEDS_PIO --dir=/tmp/alt9693_4075451964039832098.dir/0006_Status_LEDS_PIO_gen/ --quartus_dir=/opt/intelFPGA_lite/22.1.2/quartus --verilog --config=/tmp/alt9693_4075451964039832098.dir/0006_Status_LEDS_PIO_gen//NIOS2_Status_LEDS_PIO_component_configuration.pl  --do_build_sim=0  ]
Info: Status_LEDS_PIO: Done RTL generation for module 'NIOS2_Status_LEDS_PIO'
Info: Status_LEDS_PIO: "NIOS2" instantiated altera_avalon_pio "Status_LEDS_PIO"
Info: UART_RX: Starting RTL generation for module 'NIOS2_UART_RX'
Info: UART_RX:   Generation command is [exec /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS2_UART_RX --dir=/tmp/alt9693_4075451964039832098.dir/0007_UART_RX_gen/ --quartus_dir=/opt/intelFPGA_lite/22.1.2/quartus --verilog --config=/tmp/alt9693_4075451964039832098.dir/0007_UART_RX_gen//NIOS2_UART_RX_component_configuration.pl  --do_build_sim=0  ]
Info: UART_RX: Done RTL generation for module 'NIOS2_UART_RX'
Info: UART_RX: "NIOS2" instantiated altera_avalon_pio "UART_RX"
Info: UART_RX_32_PO: Starting RTL generation for module 'NIOS2_UART_RX_32_PO'
Info: UART_RX_32_PO:   Generation command is [exec /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS2_UART_RX_32_PO --dir=/tmp/alt9693_4075451964039832098.dir/0008_UART_RX_32_PO_gen/ --quartus_dir=/opt/intelFPGA_lite/22.1.2/quartus --verilog --config=/tmp/alt9693_4075451964039832098.dir/0008_UART_RX_32_PO_gen//NIOS2_UART_RX_32_PO_component_configuration.pl  --do_build_sim=0  ]
Info: UART_RX_32_PO: Done RTL generation for module 'NIOS2_UART_RX_32_PO'
Info: UART_RX_32_PO: "NIOS2" instantiated altera_avalon_pio "UART_RX_32_PO"
Info: UART_RX_STATUS_REG: Starting RTL generation for module 'NIOS2_UART_RX_STATUS_REG'
Info: UART_RX_STATUS_REG:   Generation command is [exec /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS2_UART_RX_STATUS_REG --dir=/tmp/alt9693_4075451964039832098.dir/0009_UART_RX_STATUS_REG_gen/ --quartus_dir=/opt/intelFPGA_lite/22.1.2/quartus --verilog --config=/tmp/alt9693_4075451964039832098.dir/0009_UART_RX_STATUS_REG_gen//NIOS2_UART_RX_STATUS_REG_component_configuration.pl  --do_build_sim=0  ]
Info: UART_RX_STATUS_REG: Done RTL generation for module 'NIOS2_UART_RX_STATUS_REG'
Info: UART_RX_STATUS_REG: "NIOS2" instantiated altera_avalon_pio "UART_RX_STATUS_REG"
Info: UART_TX_DATA_REG: Starting RTL generation for module 'NIOS2_UART_TX_DATA_REG'
Info: UART_TX_DATA_REG:   Generation command is [exec /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS2_UART_TX_DATA_REG --dir=/tmp/alt9693_4075451964039832098.dir/0010_UART_TX_DATA_REG_gen/ --quartus_dir=/opt/intelFPGA_lite/22.1.2/quartus --verilog --config=/tmp/alt9693_4075451964039832098.dir/0010_UART_TX_DATA_REG_gen//NIOS2_UART_TX_DATA_REG_component_configuration.pl  --do_build_sim=0  ]
Info: UART_TX_DATA_REG: Done RTL generation for module 'NIOS2_UART_TX_DATA_REG'
Info: UART_TX_DATA_REG: "NIOS2" instantiated altera_avalon_pio "UART_TX_DATA_REG"
Info: jtag_uart_0: Starting RTL generation for module 'NIOS2_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS2_jtag_uart_0 --dir=/tmp/alt9693_4075451964039832098.dir/0011_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA_lite/22.1.2/quartus --verilog --config=/tmp/alt9693_4075451964039832098.dir/0011_jtag_uart_0_gen//NIOS2_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'NIOS2_jtag_uart_0'
Info: jtag_uart_0: "NIOS2" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "NIOS2" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'NIOS2_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/22.1.2/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS2_onchip_memory2_0 --dir=/tmp/alt9693_4075451964039832098.dir/0012_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA_lite/22.1.2/quartus --verilog --config=/tmp/alt9693_4075451964039832098.dir/0012_onchip_memory2_0_gen//NIOS2_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'NIOS2_onchip_memory2_0'
Info: onchip_memory2_0: "NIOS2" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "NIOS2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "NIOS2" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "NIOS2" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'NIOS2_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /opt/intelFPGA_lite/22.1.2/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/22.1.2/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/22.1.2/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/22.1.2/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=NIOS2_nios2_gen2_0_cpu --dir=/tmp/alt9693_4075451964039832098.dir/0015_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/22.1.2/quartus/linux64/ --verilog --config=/tmp/alt9693_4075451964039832098.dir/0015_cpu_gen//NIOS2_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.12.02 00:10:48 (*) Starting Nios II generation
Info: cpu: # 2023.12.02 00:10:48 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.12.02 00:10:48 (*)   Creating all objects for CPU
Info: cpu: # 2023.12.02 00:10:48 (*)     Testbench
Info: cpu: # 2023.12.02 00:10:49 (*)     Instruction decoding
Info: cpu: # 2023.12.02 00:10:49 (*)       Instruction fields
Info: cpu: # 2023.12.02 00:10:49 (*)       Instruction decodes
Info: cpu: # 2023.12.02 00:10:49 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2023.12.02 00:10:49 (*)       Instruction controls
Info: cpu: # 2023.12.02 00:10:49 (*)     Pipeline frontend
Info: cpu: # 2023.12.02 00:10:49 (*)     Pipeline backend
Info: cpu: # 2023.12.02 00:10:50 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.12.02 00:10:50 (*)   Creating plain-text RTL
Info: cpu: # 2023.12.02 00:10:50 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'NIOS2_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file /home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: NIOS2: Done "NIOS2" with 37 modules, 60 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
