*****************************************************************

  Device    [devAQ_S]

  Author    [guoxi]

  Abstract  [FF WITH A PART OF CLMS]

  Revision History:

********************************************************************************/
gate
device devAQ_S : device devA_S
{
    parameter
    (   
        config string CP_GRS_EN    = "TRUE",  
        config string CP_Y0MUX_SEL  = "FX",         //"FX":F0 "CYX":CYA "MF":QP0
        config string CP_Q0MUX_SEL  := "MX",         //"YX":Y0 "MX":M0 "SRQ":SRCI
        config string CP_RS_MODE    = "ASYNC",       //"ASYNC" "SYNC"
        config string CP_FF0_RS     = "SET",         //"SET" "RESET"
        config string CP_RSMUX_SEL  = "LOCAL",      //"LOCAL":RS; "CHAIN":RSIN
        config string CP_CEMUX_SEL  = "LOCAL",      //"LOCAL":CE; "CHAIN":CEIN
        config string CP_LRS_EN     = "TRUE",        //"TRUE" "FALSE"
        config string CP_LRS_POL    = "FALSE",       //"TRUE" "FALSE"
        config string CP_LCE_EN     = "TRUE",        //"TRUE" "FALSE"
        config string CP_LCE_POL    = "FALSE",       //"TRUE" "FALSE"
        config string CP_CLK_POL    = "FALSE",       //"TRUE" "FALSE"    
        config string CP_MASK_LUTA     := "FALSE"        //1'b0: Disable; 1'b1: Enable    
    );
    port
    (          
        input    M0,
        input    RS,
        input    CE,
        input    CLK,
        input    RSCI,
        input    CECI,
        
        output   Q0,
        output   RSCO,
        output   CECO
    );
}; // end of device devAQ_S


/*******************************************************************************

  Device    [devAQ_S]

  Author    [guoxi]

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devAQ_S
{
    // Wires for input ports
    wire ntM0;
    wire ntRS;
    wire ntCE;
    wire ntCLK;  
    wire ntRSCI;
    wire ntCECI;

    // Wires connecting to output ports
    wire ntQ0;
    wire ntCECO;
    wire ntRSCO;

    // Internal wires
    wire ntQD0;
    wire ntCE_P;
    wire ntRS_P;
    wire ntCLKCO;
    
    //
    // Connection to ports
    //
    ntM0      <= M0;
    ntRS      <= RS;
    ntCE      <= CE;
    ntCLK     <= CLK;
    ntRSCI    <= RSCI;
    ntCECI    <= CECI;

    Q0       <= ntQ0;
    RSCO     <= ntRSCO;
    CECO     <= ntCECO;
    
    //
    // Instances. FGA section
    //

    device QMUX  Q0MUX
        parameter map
        (
            CP_OUT_SEL => CP_Q0MUX_SEL
        )
        port map
        (
            Q    => ntQD0,
            MX   => ntM0
        );
    
    device FF FF0
        parameter map
        (
            CP_GRS_EN  => CP_GRS_EN,
            CP_RS_MODE => CP_RS_MODE,
            CP_FF_RS   => CP_FF0_RS
        )
        port map
        (
            Q   => ntQ0,
            D   => ntQD0,
            CE  => ntCECO,
            CLK => ntCLKCO,
            RS  => ntRSCO
        );   

    device MUX2_P  CEMUX
        parameter map
        (
            SEL => CP_CEMUX_SEL
        )
        port map
        (
            DOUT  => ntCECO,
            DI1   => ntCECI,
            DI0   => ntCE_P
        );
    
    device MUX2_P  RSMUX
        parameter map
        (
            SEL => CP_RSMUX_SEL
        )
        port map
        (
            DOUT  => ntRSCO,
            DI1   => ntRSCI,
            DI0   => ntRS_P
        );

    device CLK_POLMUX  CLKPOLMUX
        parameter map
        (
            CP_CLK_POL => CP_CLK_POL
        )
        port map
        (
            Y  => ntCLKCO,
            IN => ntCLK
        );
        
    device LCE_POLMUX  LCEPOLMUX
        parameter map
        (
            CP_LCE_EN  => CP_LCE_EN,
            CP_LCE_POL => CP_LCE_POL
        )
        port map
        (
            Y  => ntCE_P,
            IN => ntCE
        );
        
    device LRS_POLMUX  LRSPOLMUX
        parameter map
        (
            CP_LRS_EN  => CP_LRS_EN,
            CP_LRS_POL => CP_LRS_POL
        )
        port map
        (
            Y  => ntRS_P,
            IN => ntRS
        );
}; // end of structure netlist of devAQ_S

