
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _366_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013754    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000660    0.000330    0.000330 ^ clkbuf_0_clk_CPU/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.017893    0.040052    0.107819    0.108149 ^ clkbuf_0_clk_CPU/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk_CPU (net)
                      0.040053    0.000402    0.108552 ^ clkbuf_1_0__f_clk_CPU/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.024711    0.046023    0.127987    0.236538 ^ clkbuf_1_0__f_clk_CPU/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk_CPU (net)
                      0.046032    0.000611    0.237149 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.011166    0.075498    0.396776    0.633925 v _362_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         uart1.counter[0] (net)
                      0.075498    0.000208    0.634133 v _239_/A_N (sky130_fd_sc_hd__and2b_1)
     3    0.008795    0.090834    0.234651    0.868784 ^ _239_/X (sky130_fd_sc_hd__and2b_1)
                                                         _065_ (net)
                      0.090834    0.000215    0.868999 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_1)
     1    0.003474    0.116839    0.167045    1.036044 ^ _243_/Y (sky130_fd_sc_hd__a21boi_1)
                                                         _069_ (net)
                      0.116839    0.000088    1.036132 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_1)
     2    0.012712    0.135662    0.266517    1.302649 ^ _244_/X (sky130_fd_sc_hd__o2111a_1)
                                                         _070_ (net)
                      0.135662    0.000443    1.303093 ^ _268_/B (sky130_fd_sc_hd__nand4_4)
    10    0.016154    0.121224    0.134731    1.437823 v _268_/Y (sky130_fd_sc_hd__nand4_4)
                                                         _094_ (net)
                      0.121224    0.000000    1.437823 v _321_/A (sky130_fd_sc_hd__and2_1)
     1    0.003851    0.039454    0.171288    1.609111 v _321_/X (sky130_fd_sc_hd__and2_1)
                                                         _012_ (net)
                      0.039454    0.000139    1.609250 v _366_/D (sky130_fd_sc_hd__dfrtp_1)
                                              1.609250   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.013754    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000660    0.000330   10.000331 ^ clkbuf_0_clk_CPU/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.017893    0.040052    0.107819   10.108150 ^ clkbuf_0_clk_CPU/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk_CPU (net)
                      0.040053    0.000402   10.108552 ^ clkbuf_1_0__f_clk_CPU/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.024711    0.046023    0.127987   10.236538 ^ clkbuf_1_0__f_clk_CPU/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk_CPU (net)
                      0.046033    0.000634   10.237172 ^ _366_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.000000   10.237172   clock reconvergence pessimism
                                 -0.111618   10.125555   library setup time
                                             10.125555   data required time
---------------------------------------------------------------------------------------------
                                             10.125555   data required time
                                             -1.609250   data arrival time
---------------------------------------------------------------------------------------------
                                              8.516305   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 _376__32/HI
 _377__33/HI
Found 26 partially unannotated drivers.
 DATA_IN_Tx[0]
 DATA_IN_Tx[2]
 DATA_IN_Tx[7]
 UART_BITS
 bitrate[3]
 _178_/Y
 _179_/Y
 _192_/X
 _211_/X
 _212_/X
 _213_/X
 _220_/X
 _225_/Y
 _237_/X
 _260_/Y
 _266_/Y
 _268_/Y
 _276_/Y
 _301_/X
 _350_/Q
 clkbuf_1_1__f_clk_CPU/X
 input3/X
 input5/X
 input6/X
 input8/X
 input9/X

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 18 input ports missing set_input_delay.
  DATA_IN_Rx
  DATA_IN_Tx[0]
  DATA_IN_Tx[1]
  DATA_IN_Tx[2]
  DATA_IN_Tx[3]
  DATA_IN_Tx[4]
  DATA_IN_Tx[5]
  DATA_IN_Tx[6]
  DATA_IN_Tx[7]
  EN
  RST
  UART_BITS
  UART_PARITY
  UART_WRITE
  bitrate[0]
  bitrate[1]
  bitrate[2]
  bitrate[3]
Warning: There are 10 unclocked register/latch pins.
  _346_/CLK
  _347_/CLK
  _348_/CLK
  _349_/CLK
  _357_/CLK
  _358_/CLK
  _359_/CLK
  _360_/CLK
  _361_/CLK
  _373_/CLK
Warning: There are 25 unconstrained endpoints.
  DATA_OUT_Rx[0]
  DATA_OUT_Rx[1]
  DATA_OUT_Rx[2]
  DATA_OUT_Rx[3]
  DATA_OUT_Rx[4]
  DATA_OUT_Rx[5]
  DATA_OUT_Rx[6]
  DATA_OUT_Rx[7]
  DATA_OUT_Rx[8]
  DATA_OUT_Rx[9]
  DATA_OUT_Tx
  IRQ_Rx
  IRQ_Tx
  UART_AVAIL
  uart_clock
  _346_/D
  _347_/D
  _348_/D
  _349_/D
  _357_/D
  _358_/D
  _359_/D
  _360_/D
  _361_/D
  _373_/D
