{
    "@graph": [
        {
            "@id": "gnd:17228242X",
            "sameAs": "Nebel, Wolfgang"
        },
        {
            "@id": "gnd:4010319-5",
            "sameAs": "CMOS"
        },
        {
            "@id": "gnd:4060646-6",
            "sameAs": "Transistor"
        },
        {
            "@id": "gnd:4187886-3",
            "sameAs": "Verluststrom"
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A729791831",
            "@type": "bibo:Thesis",
            "P1053": "Online-Ressource (PDF-Datei: V, 137 S., 7,9 MB)",
            "http://purl.org/dc/elements/1.1/contributor": "Teich, J\u00fcrgen",
            "creator": "Rosinger, Sven",
            "identifier": [
                "(ppn)729791831",
                "(firstid)DNB:1026725321"
            ],
            "subject": [
                "(classificationName=ddc-dbn)620",
                "(classificationName=linseach:mapping)tec"
            ],
            "title": "RT-Level power-gating models optimizing dynamic leakage-management",
            "abstract": [
                "Power-gating is the most promising run-time technique in order to reduce leakage currents in sub-100nm CMOS devices but its application is associated with numerous problems. Overhead costs occur, the targeted circuit is slowed down, and in general the total impact of the power-gating technique is hard to predict at early design stages. The goal of this thesis is to develop power-gating models for functional units at RT-level to enable design tradeoffs and to optimize the high-level synthesis for the use of this design technique. Main contributions of this work are models for estimating the functional unit\u2019s energy demand during active and sleep state as well as during a state transition, optimized scheduling, binding, and allocation approaches to increase the profitability of power-gating, and a consistent design flow of the high-level synthesis decisions to subsequent design tools. The models estimate the energy reduction of functional RT-level components to be 46% in average. The optimized synthesis approaches can even further reduce the remaining energy demand by up to 43% at an average reduction of 19.8%. <engl.>",
                "Power-Gating ist die vielversprechendste zur Laufzeit angewandte Technik, um Leckstr\u00f6me in Sub-100nm CMOS Transistoren zu verringern. Ihre Anwendung ist aber mit Zahlreichen Problemen wie Mehrkosten in Fl\u00e4che und Energie und eine Verlangsamung der Schaltung verbunden. Generell ist eine Vorhersage des Einflusses dieser Technik in fr\u00fchen Entwurfsphasen schwierig. Das Ziel dieser Arbeit ist die Entwicklung von Modellen f\u00fcr funktionale Komponenten auf RT-Ebene um fr\u00fche Entwurfsentscheidungen zu erm\u00f6glichen und um die High-Level Synthese f\u00fcr diese zu optimieren. Hauptbestandteile dieser Arbeit sind daher Modelle zur Absch\u00e4tzung des Energieverbrauchs im aktiven und ausgeschalteten Zustand sowie des \u00dcbergangs, optimierende Scheduling-, Bindungs- und Allokations-Verfahren zur Erh\u00f6hung der Profitabilit\u00e4t von Power-Gating sowie ein konsistenter Entwurfsfluss von der High-Level Synthese zu nachgelagerten Design Tools. Die Modelle sch\u00e4tzen die Energiereduktion von funktionalen RT-Komponenten auf durchschnittlich 46%. Die optimierte Synthese kann den verbleibenden Energiebedarf um bis zu weitere 43% bzw. um durchschnittlich 19,8% senken. <dt.>"
            ],
            "alternative": "Power-Gating Modelle auf RT-Ebene zur Optimierung des dynamischen Leckstrom-Managements",
            "contributor": [
                "Technische Informationsbibliothek (TIB)",
                {
                    "@id": "gnd:17228242X"
                }
            ],
            "isPartOf": "(collectioncode)GBV-ODiss",
            "issued": "2012",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "dcterms:subject": [
                {
                    "@id": "gnd:4060646-6"
                },
                {
                    "@id": "gnd:4187886-3"
                },
                {
                    "@id": "gnd:4010319-5"
                }
            ]
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "contributor": "http://purl.org/dc/terms/contributor",
        "license": "http://purl.org/dc/terms/license",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "issued": "http://purl.org/dc/terms/issued",
        "alternative": "http://purl.org/dc/terms/alternative",
        "title": "http://purl.org/dc/elements/1.1/title",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "abstract": "http://purl.org/dc/terms/abstract",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}