$date
	Wed Feb  9 07:33:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! SLL $end
$var wire 1 " zero $end
$var wire 8 # RESULT [7:0] $end
$var reg 8 $ DATA1 [7:0] $end
$var reg 8 % DATA2 [7:0] $end
$var reg 3 & SELECT [2:0] $end
$scope module alu $end
$var wire 8 ' DATA1 [7:0] $end
$var wire 8 ( DATA2 [7:0] $end
$var wire 3 ) SELECT [2:0] $end
$var wire 1 ! SLL $end
$var wire 1 " ZERO $end
$var wire 8 * SRL_OUT [7:0] $end
$var wire 8 + SRA_OUT [7:0] $end
$var wire 8 , SLL_OUT [7:0] $end
$var wire 8 - ROR_OUT [7:0] $end
$var wire 8 . OR_OUT [7:0] $end
$var wire 8 / MUL_OUT [7:0] $end
$var wire 8 0 FORWARD_OUT [7:0] $end
$var wire 8 1 AND_OUT [7:0] $end
$var wire 8 2 ADD_OUT [7:0] $end
$var reg 8 3 RESULT [7:0] $end
$scope module add1 $end
$var wire 8 4 DATA1 [7:0] $end
$var wire 8 5 DATA2 [7:0] $end
$var wire 8 6 ADD_OUT [7:0] $end
$upscope $end
$scope module and1 $end
$var wire 8 7 AND_OUT [7:0] $end
$var wire 8 8 DATA1 [7:0] $end
$var wire 8 9 DATA2 [7:0] $end
$upscope $end
$scope module fwd1 $end
$var wire 8 : DATA2 [7:0] $end
$var wire 8 ; FORWARD_OUT [7:0] $end
$upscope $end
$scope module mul1 $end
$var wire 8 < DATA1 [7:0] $end
$var wire 8 = DATA2 [7:0] $end
$var wire 1 > MSB $end
$var wire 8 ? val [7:0] $end
$var wire 7 @ data2 [6:0] $end
$var wire 7 A data1 [6:0] $end
$var wire 7 B comp [6:0] $end
$var wire 8 C NEWD2 [7:0] $end
$var wire 8 D NEWD1 [7:0] $end
$var reg 8 E MUL_OUT [7:0] $end
$scope module ct $end
$var wire 8 F DATA1 [7:0] $end
$var wire 8 G DATA2 [7:0] $end
$var wire 1 > MSB $end
$var wire 7 H data2 [6:0] $end
$var wire 7 I data1 [6:0] $end
$var reg 8 J ND1 [7:0] $end
$var reg 8 K ND2 [7:0] $end
$upscope $end
$scope module m1 $end
$var wire 8 L INPUT1 [7:0] $end
$var wire 8 M INPUT2 [7:0] $end
$var wire 1 N carry_f20 $end
$var wire 1 O h0 $end
$var wire 1 P h1 $end
$var wire 1 Q h10 $end
$var wire 1 R h11 $end
$var wire 1 S h12 $end
$var wire 1 T h13 $end
$var wire 1 U h14 $end
$var wire 1 V h15 $end
$var wire 1 W h16 $end
$var wire 1 X h17 $end
$var wire 1 Y h18 $end
$var wire 1 Z h19 $end
$var wire 1 [ h2 $end
$var wire 1 \ h20 $end
$var wire 1 ] h21 $end
$var wire 1 ^ h22 $end
$var wire 1 _ h23 $end
$var wire 1 ` h24 $end
$var wire 1 a h25 $end
$var wire 1 b h26 $end
$var wire 1 c h27 $end
$var wire 1 d h28 $end
$var wire 1 e h29 $end
$var wire 1 f h3 $end
$var wire 1 g h30 $end
$var wire 1 h h31 $end
$var wire 1 i h32 $end
$var wire 1 j h33 $end
$var wire 1 k h4 $end
$var wire 1 l h5 $end
$var wire 1 m h6 $end
$var wire 1 n h7 $end
$var wire 1 o h8 $end
$var wire 1 p h9 $end
$var wire 1 q temp0 $end
$var wire 1 r temp7 $end
$var wire 1 s temp6 $end
$var wire 1 t temp5 $end
$var wire 1 u temp4 $end
$var wire 1 v temp3 $end
$var wire 1 w temp2 $end
$var wire 1 x temp1 $end
$var wire 1 y sum_f9 $end
$var wire 1 z sum_f8 $end
$var wire 1 { sum_f7 $end
$var wire 1 | sum_f6 $end
$var wire 1 } sum_f5 $end
$var wire 1 ~ sum_f4 $end
$var wire 1 !" sum_f3 $end
$var wire 1 "" sum_f21 $end
$var wire 1 #" sum_f20 $end
$var wire 1 $" sum_f2 $end
$var wire 1 %" sum_f19 $end
$var wire 1 &" sum_f18 $end
$var wire 1 '" sum_f17 $end
$var wire 1 (" sum_f16 $end
$var wire 1 )" sum_f15 $end
$var wire 1 *" sum_f14 $end
$var wire 1 +" sum_f13 $end
$var wire 1 ," sum_f12 $end
$var wire 1 -" sum_f11 $end
$var wire 1 ." sum_f10 $end
$var wire 1 /" sum_f1 $end
$var wire 1 0" carry_h7 $end
$var wire 1 1" carry_h6 $end
$var wire 1 2" carry_h5 $end
$var wire 1 3" carry_h4 $end
$var wire 1 4" carry_h3 $end
$var wire 1 5" carry_h2 $end
$var wire 1 6" carry_h1 $end
$var wire 1 7" carry_f9 $end
$var wire 1 8" carry_f8 $end
$var wire 1 9" carry_f7 $end
$var wire 1 :" carry_f6 $end
$var wire 1 ;" carry_f5 $end
$var wire 1 <" carry_f4 $end
$var wire 1 =" carry_f3 $end
$var wire 1 >" carry_f2 $end
$var wire 1 ?" carry_f19 $end
$var wire 1 @" carry_f18 $end
$var wire 1 A" carry_f17 $end
$var wire 1 B" carry_f16 $end
$var wire 1 C" carry_f15 $end
$var wire 1 D" carry_f14 $end
$var wire 1 E" carry_f13 $end
$var wire 1 F" carry_f12 $end
$var wire 1 G" carry_f11 $end
$var wire 1 H" carry_f10 $end
$var wire 1 I" carry_f1 $end
$var wire 8 J" RESULT [7:0] $end
$scope module c1r1_h $end
$var wire 1 6" CARRY $end
$var wire 1 O INPUT1 $end
$var wire 1 P INPUT2 $end
$var wire 1 x SUM $end
$upscope $end
$scope module c2r1_f $end
$var wire 1 I" CARRY $end
$var wire 1 [ INPUT1 $end
$var wire 1 f INPUT2 $end
$var wire 1 6" INPUT3 $end
$var wire 1 K" SUMOUT $end
$var wire 1 /" SUM $end
$var wire 1 L" CARRYOUT2 $end
$var wire 1 M" CARRYOUT $end
$scope module h1 $end
$var wire 1 M" CARRY $end
$var wire 1 [ INPUT1 $end
$var wire 1 f INPUT2 $end
$var wire 1 K" SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 L" CARRY $end
$var wire 1 6" INPUT1 $end
$var wire 1 K" INPUT2 $end
$var wire 1 /" SUM $end
$upscope $end
$upscope $end
$scope module c2r2_h $end
$var wire 1 5" CARRY $end
$var wire 1 U INPUT1 $end
$var wire 1 /" INPUT2 $end
$var wire 1 w SUM $end
$upscope $end
$scope module c3r1_f $end
$var wire 1 >" CARRY $end
$var wire 1 k INPUT1 $end
$var wire 1 l INPUT2 $end
$var wire 1 I" INPUT3 $end
$var wire 1 N" SUMOUT $end
$var wire 1 $" SUM $end
$var wire 1 O" CARRYOUT2 $end
$var wire 1 P" CARRYOUT $end
$scope module h1 $end
$var wire 1 P" CARRY $end
$var wire 1 k INPUT1 $end
$var wire 1 l INPUT2 $end
$var wire 1 N" SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 O" CARRY $end
$var wire 1 I" INPUT1 $end
$var wire 1 N" INPUT2 $end
$var wire 1 $" SUM $end
$upscope $end
$upscope $end
$scope module c3r2_f $end
$var wire 1 9" CARRY $end
$var wire 1 V INPUT1 $end
$var wire 1 $" INPUT2 $end
$var wire 1 5" INPUT3 $end
$var wire 1 Q" SUMOUT $end
$var wire 1 { SUM $end
$var wire 1 R" CARRYOUT2 $end
$var wire 1 S" CARRYOUT $end
$scope module h1 $end
$var wire 1 S" CARRY $end
$var wire 1 V INPUT1 $end
$var wire 1 $" INPUT2 $end
$var wire 1 Q" SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 R" CARRY $end
$var wire 1 5" INPUT1 $end
$var wire 1 Q" INPUT2 $end
$var wire 1 { SUM $end
$upscope $end
$upscope $end
$scope module c3r3_h $end
$var wire 1 4" CARRY $end
$var wire 1 Z INPUT1 $end
$var wire 1 { INPUT2 $end
$var wire 1 v SUM $end
$upscope $end
$scope module c4r1_f $end
$var wire 1 =" CARRY $end
$var wire 1 m INPUT1 $end
$var wire 1 n INPUT2 $end
$var wire 1 >" INPUT3 $end
$var wire 1 T" SUMOUT $end
$var wire 1 !" SUM $end
$var wire 1 U" CARRYOUT2 $end
$var wire 1 V" CARRYOUT $end
$scope module h1 $end
$var wire 1 V" CARRY $end
$var wire 1 m INPUT1 $end
$var wire 1 n INPUT2 $end
$var wire 1 T" SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 U" CARRY $end
$var wire 1 >" INPUT1 $end
$var wire 1 T" INPUT2 $end
$var wire 1 !" SUM $end
$upscope $end
$upscope $end
$scope module c4r2_f $end
$var wire 1 8" CARRY $end
$var wire 1 W INPUT1 $end
$var wire 1 !" INPUT2 $end
$var wire 1 9" INPUT3 $end
$var wire 1 W" SUMOUT $end
$var wire 1 z SUM $end
$var wire 1 X" CARRYOUT2 $end
$var wire 1 Y" CARRYOUT $end
$scope module h1 $end
$var wire 1 Y" CARRY $end
$var wire 1 W INPUT1 $end
$var wire 1 !" INPUT2 $end
$var wire 1 W" SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 X" CARRY $end
$var wire 1 9" INPUT1 $end
$var wire 1 W" INPUT2 $end
$var wire 1 z SUM $end
$upscope $end
$upscope $end
$scope module c4r3_f $end
$var wire 1 F" CARRY $end
$var wire 1 \ INPUT1 $end
$var wire 1 z INPUT2 $end
$var wire 1 4" INPUT3 $end
$var wire 1 Z" SUMOUT $end
$var wire 1 ," SUM $end
$var wire 1 [" CARRYOUT2 $end
$var wire 1 \" CARRYOUT $end
$scope module h1 $end
$var wire 1 \" CARRY $end
$var wire 1 \ INPUT1 $end
$var wire 1 z INPUT2 $end
$var wire 1 Z" SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 [" CARRY $end
$var wire 1 4" INPUT1 $end
$var wire 1 Z" INPUT2 $end
$var wire 1 ," SUM $end
$upscope $end
$upscope $end
$scope module c4r4_h $end
$var wire 1 3" CARRY $end
$var wire 1 ` INPUT1 $end
$var wire 1 ," INPUT2 $end
$var wire 1 u SUM $end
$upscope $end
$scope module c5r1_f $end
$var wire 1 <" CARRY $end
$var wire 1 o INPUT1 $end
$var wire 1 p INPUT2 $end
$var wire 1 =" INPUT3 $end
$var wire 1 ]" SUMOUT $end
$var wire 1 ~ SUM $end
$var wire 1 ^" CARRYOUT2 $end
$var wire 1 _" CARRYOUT $end
$scope module h1 $end
$var wire 1 _" CARRY $end
$var wire 1 o INPUT1 $end
$var wire 1 p INPUT2 $end
$var wire 1 ]" SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 ^" CARRY $end
$var wire 1 =" INPUT1 $end
$var wire 1 ]" INPUT2 $end
$var wire 1 ~ SUM $end
$upscope $end
$upscope $end
$scope module c5r2_f $end
$var wire 1 7" CARRY $end
$var wire 1 X INPUT1 $end
$var wire 1 ~ INPUT2 $end
$var wire 1 8" INPUT3 $end
$var wire 1 `" SUMOUT $end
$var wire 1 y SUM $end
$var wire 1 a" CARRYOUT2 $end
$var wire 1 b" CARRYOUT $end
$scope module h1 $end
$var wire 1 b" CARRY $end
$var wire 1 X INPUT1 $end
$var wire 1 ~ INPUT2 $end
$var wire 1 `" SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 a" CARRY $end
$var wire 1 8" INPUT1 $end
$var wire 1 `" INPUT2 $end
$var wire 1 y SUM $end
$upscope $end
$upscope $end
$scope module c5r3_f $end
$var wire 1 E" CARRY $end
$var wire 1 ] INPUT1 $end
$var wire 1 y INPUT2 $end
$var wire 1 F" INPUT3 $end
$var wire 1 c" SUMOUT $end
$var wire 1 +" SUM $end
$var wire 1 d" CARRYOUT2 $end
$var wire 1 e" CARRYOUT $end
$scope module h1 $end
$var wire 1 e" CARRY $end
$var wire 1 ] INPUT1 $end
$var wire 1 y INPUT2 $end
$var wire 1 c" SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 d" CARRY $end
$var wire 1 F" INPUT1 $end
$var wire 1 c" INPUT2 $end
$var wire 1 +" SUM $end
$upscope $end
$upscope $end
$scope module c5r4_f $end
$var wire 1 B" CARRY $end
$var wire 1 a INPUT1 $end
$var wire 1 +" INPUT2 $end
$var wire 1 3" INPUT3 $end
$var wire 1 f" SUMOUT $end
$var wire 1 (" SUM $end
$var wire 1 g" CARRYOUT2 $end
$var wire 1 h" CARRYOUT $end
$scope module h1 $end
$var wire 1 h" CARRY $end
$var wire 1 a INPUT1 $end
$var wire 1 +" INPUT2 $end
$var wire 1 f" SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 g" CARRY $end
$var wire 1 3" INPUT1 $end
$var wire 1 f" INPUT2 $end
$var wire 1 (" SUM $end
$upscope $end
$upscope $end
$scope module c5r5_h $end
$var wire 1 2" CARRY $end
$var wire 1 d INPUT1 $end
$var wire 1 (" INPUT2 $end
$var wire 1 t SUM $end
$upscope $end
$scope module c6r1_f $end
$var wire 1 ;" CARRY $end
$var wire 1 Q INPUT1 $end
$var wire 1 R INPUT2 $end
$var wire 1 <" INPUT3 $end
$var wire 1 i" SUMOUT $end
$var wire 1 } SUM $end
$var wire 1 j" CARRYOUT2 $end
$var wire 1 k" CARRYOUT $end
$scope module h1 $end
$var wire 1 k" CARRY $end
$var wire 1 Q INPUT1 $end
$var wire 1 R INPUT2 $end
$var wire 1 i" SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 j" CARRY $end
$var wire 1 <" INPUT1 $end
$var wire 1 i" INPUT2 $end
$var wire 1 } SUM $end
$upscope $end
$upscope $end
$scope module c6r2_f $end
$var wire 1 H" CARRY $end
$var wire 1 Y INPUT1 $end
$var wire 1 } INPUT2 $end
$var wire 1 7" INPUT3 $end
$var wire 1 l" SUMOUT $end
$var wire 1 ." SUM $end
$var wire 1 m" CARRYOUT2 $end
$var wire 1 n" CARRYOUT $end
$scope module h1 $end
$var wire 1 n" CARRY $end
$var wire 1 Y INPUT1 $end
$var wire 1 } INPUT2 $end
$var wire 1 l" SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 m" CARRY $end
$var wire 1 7" INPUT1 $end
$var wire 1 l" INPUT2 $end
$var wire 1 ." SUM $end
$upscope $end
$upscope $end
$scope module c6r3_f $end
$var wire 1 D" CARRY $end
$var wire 1 ^ INPUT1 $end
$var wire 1 ." INPUT2 $end
$var wire 1 E" INPUT3 $end
$var wire 1 o" SUMOUT $end
$var wire 1 *" SUM $end
$var wire 1 p" CARRYOUT2 $end
$var wire 1 q" CARRYOUT $end
$scope module h1 $end
$var wire 1 q" CARRY $end
$var wire 1 ^ INPUT1 $end
$var wire 1 ." INPUT2 $end
$var wire 1 o" SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 p" CARRY $end
$var wire 1 E" INPUT1 $end
$var wire 1 o" INPUT2 $end
$var wire 1 *" SUM $end
$upscope $end
$upscope $end
$scope module c6r4_f $end
$var wire 1 A" CARRY $end
$var wire 1 a INPUT1 $end
$var wire 1 *" INPUT2 $end
$var wire 1 B" INPUT3 $end
$var wire 1 r" SUMOUT $end
$var wire 1 '" SUM $end
$var wire 1 s" CARRYOUT2 $end
$var wire 1 t" CARRYOUT $end
$scope module h1 $end
$var wire 1 t" CARRY $end
$var wire 1 a INPUT1 $end
$var wire 1 *" INPUT2 $end
$var wire 1 r" SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 s" CARRY $end
$var wire 1 B" INPUT1 $end
$var wire 1 r" INPUT2 $end
$var wire 1 '" SUM $end
$upscope $end
$upscope $end
$scope module c6r5_f $end
$var wire 1 ?" CARRY $end
$var wire 1 e INPUT1 $end
$var wire 1 '" INPUT2 $end
$var wire 1 2" INPUT3 $end
$var wire 1 u" SUMOUT $end
$var wire 1 %" SUM $end
$var wire 1 v" CARRYOUT2 $end
$var wire 1 w" CARRYOUT $end
$scope module h1 $end
$var wire 1 w" CARRY $end
$var wire 1 e INPUT1 $end
$var wire 1 '" INPUT2 $end
$var wire 1 u" SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 v" CARRY $end
$var wire 1 2" INPUT1 $end
$var wire 1 u" INPUT2 $end
$var wire 1 %" SUM $end
$upscope $end
$upscope $end
$scope module c6r6_h $end
$var wire 1 1" CARRY $end
$var wire 1 h INPUT1 $end
$var wire 1 %" INPUT2 $end
$var wire 1 s SUM $end
$upscope $end
$scope module c7r1_f $end
$var wire 1 :" CARRY $end
$var wire 1 S INPUT1 $end
$var wire 1 T INPUT2 $end
$var wire 1 ;" INPUT3 $end
$var wire 1 x" SUMOUT $end
$var wire 1 | SUM $end
$var wire 1 y" CARRYOUT2 $end
$var wire 1 z" CARRYOUT $end
$scope module h1 $end
$var wire 1 z" CARRY $end
$var wire 1 S INPUT1 $end
$var wire 1 T INPUT2 $end
$var wire 1 x" SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 y" CARRY $end
$var wire 1 ;" INPUT1 $end
$var wire 1 x" INPUT2 $end
$var wire 1 | SUM $end
$upscope $end
$upscope $end
$scope module c7r2_f $end
$var wire 1 G" CARRY $end
$var wire 1 Y INPUT1 $end
$var wire 1 | INPUT2 $end
$var wire 1 H" INPUT3 $end
$var wire 1 {" SUMOUT $end
$var wire 1 -" SUM $end
$var wire 1 |" CARRYOUT2 $end
$var wire 1 }" CARRYOUT $end
$scope module h1 $end
$var wire 1 }" CARRY $end
$var wire 1 Y INPUT1 $end
$var wire 1 | INPUT2 $end
$var wire 1 {" SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 |" CARRY $end
$var wire 1 H" INPUT1 $end
$var wire 1 {" INPUT2 $end
$var wire 1 -" SUM $end
$upscope $end
$upscope $end
$scope module c7r3_f $end
$var wire 1 C" CARRY $end
$var wire 1 _ INPUT1 $end
$var wire 1 -" INPUT2 $end
$var wire 1 D" INPUT3 $end
$var wire 1 ~" SUMOUT $end
$var wire 1 )" SUM $end
$var wire 1 !# CARRYOUT2 $end
$var wire 1 "# CARRYOUT $end
$scope module h1 $end
$var wire 1 "# CARRY $end
$var wire 1 _ INPUT1 $end
$var wire 1 -" INPUT2 $end
$var wire 1 ~" SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 !# CARRY $end
$var wire 1 D" INPUT1 $end
$var wire 1 ~" INPUT2 $end
$var wire 1 )" SUM $end
$upscope $end
$upscope $end
$scope module c7r4_f $end
$var wire 1 @" CARRY $end
$var wire 1 c INPUT1 $end
$var wire 1 )" INPUT2 $end
$var wire 1 A" INPUT3 $end
$var wire 1 ## SUMOUT $end
$var wire 1 &" SUM $end
$var wire 1 $# CARRYOUT2 $end
$var wire 1 %# CARRYOUT $end
$scope module h1 $end
$var wire 1 %# CARRY $end
$var wire 1 c INPUT1 $end
$var wire 1 )" INPUT2 $end
$var wire 1 ## SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 $# CARRY $end
$var wire 1 A" INPUT1 $end
$var wire 1 ## INPUT2 $end
$var wire 1 &" SUM $end
$upscope $end
$upscope $end
$scope module c7r5_f $end
$var wire 1 N CARRY $end
$var wire 1 g INPUT1 $end
$var wire 1 &" INPUT2 $end
$var wire 1 ?" INPUT3 $end
$var wire 1 &# SUMOUT $end
$var wire 1 #" SUM $end
$var wire 1 '# CARRYOUT2 $end
$var wire 1 (# CARRYOUT $end
$scope module h1 $end
$var wire 1 (# CARRY $end
$var wire 1 g INPUT1 $end
$var wire 1 &" INPUT2 $end
$var wire 1 &# SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 '# CARRY $end
$var wire 1 ?" INPUT1 $end
$var wire 1 &# INPUT2 $end
$var wire 1 #" SUM $end
$upscope $end
$upscope $end
$scope module c7r6_f $end
$var wire 1 N CARRY $end
$var wire 1 i INPUT1 $end
$var wire 1 #" INPUT2 $end
$var wire 1 1" INPUT3 $end
$var wire 1 )# SUMOUT $end
$var wire 1 "" SUM $end
$var wire 1 *# CARRYOUT2 $end
$var wire 1 +# CARRYOUT $end
$scope module h1 $end
$var wire 1 +# CARRY $end
$var wire 1 i INPUT1 $end
$var wire 1 #" INPUT2 $end
$var wire 1 )# SUM $end
$upscope $end
$scope module h2 $end
$var wire 1 *# CARRY $end
$var wire 1 1" INPUT1 $end
$var wire 1 )# INPUT2 $end
$var wire 1 "" SUM $end
$upscope $end
$upscope $end
$scope module c7r7_h $end
$var wire 1 0" CARRY $end
$var wire 1 j INPUT1 $end
$var wire 1 "" INPUT2 $end
$var wire 1 r SUM $end
$upscope $end
$upscope $end
$scope module tc1 $end
$var wire 7 ,# INPUT [6:0] $end
$var wire 7 -# OUTPUT [6:0] $end
$upscope $end
$scope module tc2 $end
$var wire 7 .# INPUT [6:0] $end
$var wire 7 /# OUTPUT [6:0] $end
$upscope $end
$scope module tc4 $end
$var wire 7 0# INPUT [6:0] $end
$var wire 7 1# OUTPUT [6:0] $end
$upscope $end
$upscope $end
$scope module or1 $end
$var wire 8 2# DATA1 [7:0] $end
$var wire 8 3# DATA2 [7:0] $end
$var wire 8 4# OR_OUT [7:0] $end
$upscope $end
$scope module ror1 $end
$var wire 8 5# DATA1 [7:0] $end
$var wire 8 6# DATA2 [7:0] $end
$var wire 8 7# ROR_OUT [7:0] $end
$var reg 8 8# shifted [7:0] $end
$var reg 1 9# temp $end
$var integer 32 :# i [31:0] $end
$var integer 32 ;# j [31:0] $end
$upscope $end
$scope module slll1 $end
$var wire 8 <# DATA1 [7:0] $end
$var wire 8 =# DATA2 [7:0] $end
$var wire 8 ># SLL_OUT [7:0] $end
$var reg 8 ?# shifted [7:0] $end
$var integer 32 @# i [31:0] $end
$var integer 32 A# j [31:0] $end
$upscope $end
$scope module sra1 $end
$var wire 8 B# DATA1 [7:0] $end
$var wire 8 C# DATA2 [7:0] $end
$var wire 8 D# SRA_OUT [7:0] $end
$var reg 8 E# shifted [7:0] $end
$var integer 32 F# i [31:0] $end
$var integer 32 G# j [31:0] $end
$upscope $end
$scope module srl1 $end
$var wire 8 H# DATA1 [7:0] $end
$var wire 8 I# DATA2 [7:0] $end
$var wire 8 J# SRL_OUT [7:0] $end
$var reg 8 K# shifted [7:0] $end
$var integer 32 L# i [31:0] $end
$var integer 32 M# j [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx M#
bx L#
bx K#
bx J#
b11111111 I#
b101 H#
bx G#
bx F#
bx E#
bx D#
b11111111 C#
b101 B#
bx A#
bx @#
bx ?#
bx >#
b11111111 =#
b101 <#
bx ;#
bx :#
x9#
bx 8#
bx 7#
b11111111 6#
b101 5#
bx 4#
b11111111 3#
b101 2#
bx 1#
bx 0#
b1 /#
b1111111 .#
b1111011 -#
b101 ,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
bx J"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
bx M
bx L
bx K
bx J
b1111011 I
b1 H
b11111111 G
b101 F
bx E
bx D
bx C
bx B
b1111011 A
b1 @
bx ?
1>
b11111111 =
b101 <
bx ;
b11111111 :
b11111111 9
b101 8
bx 7
bx 6
b11111111 5
b101 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
b100 )
b11111111 (
b101 '
b100 &
b11111111 %
b101 $
bx #
x"
z!
$end
#1
0r
b1111011 B
b1111011 1#
0""
0)#
0s
0#"
0%"
0&#
0u"
0&"
0'"
0##
0t
0r"
0)"
0("
0*"
0u
0~"
0f"
0o"
0C"
0,"
0-"
0+"
0."
0!#
0v
0Z"
0H"
0G"
0c"
07"
0D"
0@"
0{
0z
0m"
0|"
0y
0a"
0p"
0$#
0Q"
0W"
0`"
0l"
0{"
08"
0E"
0A"
0N
0$"
0!"
0~
0}
0|
0X"
0d"
0s"
0'#
1w
0I"
0>"
0="
0<"
0;"
0:"
09"
0F"
0B"
0?"
1/"
0L"
0O"
0U"
0^"
0j"
0y"
0R"
0["
0g"
0v"
0*#
b101 0#
0x
06"
1K"
0M"
0N"
0P"
0T"
0V"
0]"
0_"
0i"
0k"
0x"
0z"
05"
0S"
0Y"
0b"
0n"
0}"
04"
0\"
0e"
0q"
0"#
03"
0h"
0t"
0%#
02"
0w"
0(#
01"
0+#
00"
b101 ?
b101 J"
1q
0O
0P
1[
0f
0k
0l
0m
0n
0o
0p
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0g
0h
0i
0j
b1 C
b1 K
b1 M
b101 D
b101 J
b101 L
b11111111 .
b11111111 4#
b101 1
b101 7
b11111111 0
b11111111 ;
b111 ;#
09#
b11111111 :#
b1010 8#
b111 G#
b11111111 F#
b0 E#
b111 M#
b11111111 L#
b0 K#
b0 A#
b11111111 @#
b0 ?#
#2
0"
b11111011 #
b11111011 3
b1010 -
b1010 7#
b0 +
b0 D#
b0 *
b0 J#
b0 ,
b0 >#
b11111011 /
b11111011 E
b100 2
b100 6
#5
