Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Thu Dec  3 01:58:40 2015
| Host         : leonal4 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file /home/aglt93/Desktop/proyectoElectrico/proyectoLeon/codigo/reportes/tea/timing/8_32.txt
| Design       : dut_impl
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

iStartCipher
iStartDecipher
rst
serial_port_in[0]
serial_port_in[1]
serial_port_in[2]
serial_port_in[3]
serial_port_in[4]
serial_port_in[5]
serial_port_in[6]
serial_port_in[7]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

oDoneCipher
oDoneDecipher
serial_port_out[0]
serial_port_out[1]
serial_port_out[2]
serial_port_out[3]
serial_port_out[4]
serial_port_out[5]
serial_port_out[6]
serial_port_out[7]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.107        0.000                      0                  290        0.124        0.000                      0                  290        0.700        0.000                       0                   177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.150}        2.300           434.783         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.107        0.000                      0                  290        0.124        0.000                      0                  290        0.700        0.000                       0                   177  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.300ns  (clk rise@2.300ns - clk rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 1.053ns (48.504%)  route 1.118ns (51.496%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 6.766 - 2.300 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.656     4.761    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.269     5.030 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          0.594     5.624    dut_implementacion/cifrar/state[2]
    SLICE_X1Y5                                                        f  dut_implementacion/cifrar/rAux3[3]_i_7/I1
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.053     5.677 r  dut_implementacion/cifrar/rAux3[3]_i_7/O
                         net (fo=2, routed)           0.290     5.967    dut_implementacion/cifrar/p_1_in[0]
    SLICE_X0Y5                                                        r  dut_implementacion/cifrar/rAux3[3]_i_11/I0
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.053     6.020 r  dut_implementacion/cifrar/rAux3[3]_i_11/O
                         net (fo=1, routed)           0.000     6.020    dut_implementacion/cifrar/rAux3[3]_i_11_n_0
    SLICE_X0Y5                                                        r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/S[0]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.333 r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.333    dut_implementacion/cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X0Y6                                                        r  dut_implementacion/cifrar/rAux3_reg[7]_i_4/CI
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.546 r  dut_implementacion/cifrar/rAux3_reg[7]_i_4/O[1]
                         net (fo=1, routed)           0.234     6.780    dut_implementacion/cifrar/p_2_out[5]
    SLICE_X1Y6                                                        r  dut_implementacion/cifrar/rAux3[5]_i_1/I4
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.152     6.932 r  dut_implementacion/cifrar/rAux3[5]_i_1/O
                         net (fo=1, routed)           0.000     6.932    dut_implementacion/cifrar/rAux3_nxt[5]
    SLICE_X1Y6           FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.300     2.300 r  
    P23                                               0.000     2.300 r  clk (IN)
                         net (fo=0)                   0.000     2.300    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.069 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.222 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     6.766    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[5]/C
                         clock pessimism              0.273     7.039    
                         clock uncertainty           -0.035     7.004    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)        0.035     7.039    dut_implementacion/cifrar/rAux3_reg[5]
  -------------------------------------------------------------------
                         required time                          7.039    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.300ns  (clk rise@2.300ns - clk rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 1.009ns (47.326%)  route 1.123ns (52.674%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 6.766 - 2.300 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.656     4.761    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.269     5.030 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          0.594     5.624    dut_implementacion/cifrar/state[2]
    SLICE_X1Y5                                                        f  dut_implementacion/cifrar/rAux3[3]_i_7/I1
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.053     5.677 r  dut_implementacion/cifrar/rAux3[3]_i_7/O
                         net (fo=2, routed)           0.290     5.967    dut_implementacion/cifrar/p_1_in[0]
    SLICE_X0Y5                                                        r  dut_implementacion/cifrar/rAux3[3]_i_11/I0
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.053     6.020 r  dut_implementacion/cifrar/rAux3[3]_i_11/O
                         net (fo=1, routed)           0.000     6.020    dut_implementacion/cifrar/rAux3[3]_i_11_n_0
    SLICE_X0Y5                                                        r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/S[0]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.333 r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.333    dut_implementacion/cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X0Y6                                                        r  dut_implementacion/cifrar/rAux3_reg[7]_i_4/CI
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.512 r  dut_implementacion/cifrar/rAux3_reg[7]_i_4/O[3]
                         net (fo=1, routed)           0.239     6.751    dut_implementacion/cifrar/p_2_out[7]
    SLICE_X0Y7                                                        r  dut_implementacion/cifrar/rAux3[7]_i_2/I4
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.142     6.893 r  dut_implementacion/cifrar/rAux3[7]_i_2/O
                         net (fo=1, routed)           0.000     6.893    dut_implementacion/cifrar/rAux3_nxt[7]
    SLICE_X0Y7           FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.300     2.300 r  
    P23                                               0.000     2.300 r  clk (IN)
                         net (fo=0)                   0.000     2.300    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.069 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.222 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     6.766    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[7]/C
                         clock pessimism              0.273     7.039    
                         clock uncertainty           -0.035     7.004    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.035     7.039    dut_implementacion/cifrar/rAux3_reg[7]
  -------------------------------------------------------------------
                         required time                          7.039    
                         arrival time                          -6.893    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.300ns  (clk rise@2.300ns - clk rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.982ns (46.594%)  route 1.126ns (53.406%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 6.766 - 2.300 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.656     4.761    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.269     5.030 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          0.594     5.624    dut_implementacion/cifrar/state[2]
    SLICE_X1Y5                                                        f  dut_implementacion/cifrar/rAux3[3]_i_7/I1
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.053     5.677 r  dut_implementacion/cifrar/rAux3[3]_i_7/O
                         net (fo=2, routed)           0.290     5.967    dut_implementacion/cifrar/p_1_in[0]
    SLICE_X0Y5                                                        r  dut_implementacion/cifrar/rAux3[3]_i_11/I0
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.053     6.020 r  dut_implementacion/cifrar/rAux3[3]_i_11/O
                         net (fo=1, routed)           0.000     6.020    dut_implementacion/cifrar/rAux3[3]_i_11_n_0
    SLICE_X0Y5                                                        r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/S[0]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.333 r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.333    dut_implementacion/cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X0Y6                                                        r  dut_implementacion/cifrar/rAux3_reg[7]_i_4/CI
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.472 r  dut_implementacion/cifrar/rAux3_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.242     6.714    dut_implementacion/cifrar/p_2_out[4]
    SLICE_X0Y7                                                        r  dut_implementacion/cifrar/rAux3[4]_i_1/I4
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.155     6.869 r  dut_implementacion/cifrar/rAux3[4]_i_1/O
                         net (fo=1, routed)           0.000     6.869    dut_implementacion/cifrar/rAux3_nxt[4]
    SLICE_X0Y7           FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.300     2.300 r  
    P23                                               0.000     2.300 r  clk (IN)
                         net (fo=0)                   0.000     2.300    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.069 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.222 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     6.766    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[4]/C
                         clock pessimism              0.273     7.039    
                         clock uncertainty           -0.035     7.004    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.035     7.039    dut_implementacion/cifrar/rAux3_reg[4]
  -------------------------------------------------------------------
                         required time                          7.039    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 dut_implementacion/descifrar/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/descifrar/rAux3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.300ns  (clk rise@2.300ns - clk rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.918ns (43.832%)  route 1.176ns (56.168%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 6.766 - 2.300 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.656     4.761    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.269     5.030 r  dut_implementacion/descifrar/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          0.540     5.570    dut_implementacion/descifrar/state[1]
    SLICE_X3Y5                                                        r  dut_implementacion/descifrar/rAux3[3]_i_6/I0
    SLICE_X3Y5           LUT4 (Prop_lut4_I0_O)        0.053     5.623 r  dut_implementacion/descifrar/rAux3[3]_i_6/O
                         net (fo=1, routed)           0.243     5.866    dut_implementacion/descifrar/p_1_in_0[1]
    SLICE_X2Y4                                                        r  dut_implementacion/descifrar/rAux3_reg[3]_i_3/DI[1]
    SLICE_X2Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     6.173 r  dut_implementacion/descifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.173    dut_implementacion/descifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X2Y5                                                        r  dut_implementacion/descifrar/rAux3_reg[7]_i_4/CI
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.310 r  dut_implementacion/descifrar/rAux3_reg[7]_i_4/O[2]
                         net (fo=1, routed)           0.394     6.703    dut_implementacion/descifrar/p_2_out[6]
    SLICE_X1Y3                                                        r  dut_implementacion/descifrar/rAux3[6]_i_1/I1
    SLICE_X1Y3           LUT5 (Prop_lut5_I1_O)        0.152     6.855 r  dut_implementacion/descifrar/rAux3[6]_i_1/O
                         net (fo=1, routed)           0.000     6.855    dut_implementacion/descifrar/rAux3_nxt[6]
    SLICE_X1Y3           FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.300     2.300 r  
    P23                                               0.000     2.300 r  clk (IN)
                         net (fo=0)                   0.000     2.300    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.069 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.222 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     6.766    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[6]/C
                         clock pessimism              0.273     7.039    
                         clock uncertainty           -0.035     7.004    
    SLICE_X1Y3           FDRE (Setup_fdre_C_D)        0.035     7.039    dut_implementacion/descifrar/rAux3_reg[6]
  -------------------------------------------------------------------
                         required time                          7.039    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.300ns  (clk rise@2.300ns - clk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.976ns (46.697%)  route 1.114ns (53.303%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 6.766 - 2.300 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.656     4.761    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.269     5.030 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          0.594     5.624    dut_implementacion/cifrar/state[2]
    SLICE_X1Y5                                                        f  dut_implementacion/cifrar/rAux3[3]_i_7/I1
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.053     5.677 r  dut_implementacion/cifrar/rAux3[3]_i_7/O
                         net (fo=2, routed)           0.290     5.967    dut_implementacion/cifrar/p_1_in[0]
    SLICE_X0Y5                                                        r  dut_implementacion/cifrar/rAux3[3]_i_11/I0
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.053     6.020 r  dut_implementacion/cifrar/rAux3[3]_i_11/O
                         net (fo=1, routed)           0.000     6.020    dut_implementacion/cifrar/rAux3[3]_i_11_n_0
    SLICE_X0Y5                                                        r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/S[0]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.333 r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.333    dut_implementacion/cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X0Y6                                                        r  dut_implementacion/cifrar/rAux3_reg[7]_i_4/CI
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.469 r  dut_implementacion/cifrar/rAux3_reg[7]_i_4/O[2]
                         net (fo=1, routed)           0.230     6.699    dut_implementacion/cifrar/p_2_out[6]
    SLICE_X1Y6                                                        r  dut_implementacion/cifrar/rAux3[6]_i_1/I4
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.152     6.851 r  dut_implementacion/cifrar/rAux3[6]_i_1/O
                         net (fo=1, routed)           0.000     6.851    dut_implementacion/cifrar/rAux3_nxt[6]
    SLICE_X1Y6           FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.300     2.300 r  
    P23                                               0.000     2.300 r  clk (IN)
                         net (fo=0)                   0.000     2.300    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.069 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.222 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     6.766    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[6]/C
                         clock pessimism              0.273     7.039    
                         clock uncertainty           -0.035     7.004    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)        0.034     7.038    dut_implementacion/cifrar/rAux3_reg[6]
  -------------------------------------------------------------------
                         required time                          7.038    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 dut_implementacion/descifrar/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/descifrar/rAux3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.300ns  (clk rise@2.300ns - clk rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.996ns (48.029%)  route 1.078ns (51.971%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 6.766 - 2.300 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.656     4.761    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.269     5.030 r  dut_implementacion/descifrar/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          0.540     5.570    dut_implementacion/descifrar/state[1]
    SLICE_X3Y5                                                        r  dut_implementacion/descifrar/rAux3[3]_i_6/I0
    SLICE_X3Y5           LUT4 (Prop_lut4_I0_O)        0.053     5.623 r  dut_implementacion/descifrar/rAux3[3]_i_6/O
                         net (fo=1, routed)           0.243     5.866    dut_implementacion/descifrar/p_1_in_0[1]
    SLICE_X2Y4                                                        r  dut_implementacion/descifrar/rAux3_reg[3]_i_3/DI[1]
    SLICE_X2Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     6.173 r  dut_implementacion/descifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.173    dut_implementacion/descifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X2Y5                                                        r  dut_implementacion/descifrar/rAux3_reg[7]_i_4/CI
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     6.385 r  dut_implementacion/descifrar/rAux3_reg[7]_i_4/O[1]
                         net (fo=1, routed)           0.295     6.680    dut_implementacion/descifrar/p_2_out[5]
    SLICE_X3Y4                                                        r  dut_implementacion/descifrar/rAux3[5]_i_1/I1
    SLICE_X3Y4           LUT5 (Prop_lut5_I1_O)        0.155     6.835 r  dut_implementacion/descifrar/rAux3[5]_i_1/O
                         net (fo=1, routed)           0.000     6.835    dut_implementacion/descifrar/rAux3_nxt[5]
    SLICE_X3Y4           FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.300     2.300 r  
    P23                                               0.000     2.300 r  clk (IN)
                         net (fo=0)                   0.000     2.300    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.069 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.222 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     6.766    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[5]/C
                         clock pessimism              0.273     7.039    
                         clock uncertainty           -0.035     7.004    
    SLICE_X3Y4           FDRE (Setup_fdre_C_D)        0.035     7.039    dut_implementacion/descifrar/rAux3_reg[5]
  -------------------------------------------------------------------
                         required time                          7.039    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 dut_implementacion/descifrar/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/descifrar/rAux3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.300ns  (clk rise@2.300ns - clk rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.952ns (46.876%)  route 1.079ns (53.124%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 6.766 - 2.300 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.656     4.761    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.269     5.030 r  dut_implementacion/descifrar/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          0.540     5.570    dut_implementacion/descifrar/state[1]
    SLICE_X3Y5                                                        r  dut_implementacion/descifrar/rAux3[3]_i_6/I0
    SLICE_X3Y5           LUT4 (Prop_lut4_I0_O)        0.053     5.623 r  dut_implementacion/descifrar/rAux3[3]_i_6/O
                         net (fo=1, routed)           0.243     5.866    dut_implementacion/descifrar/p_1_in_0[1]
    SLICE_X2Y4                                                        r  dut_implementacion/descifrar/rAux3_reg[3]_i_3/DI[1]
    SLICE_X2Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     6.173 r  dut_implementacion/descifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.173    dut_implementacion/descifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X2Y5                                                        r  dut_implementacion/descifrar/rAux3_reg[7]_i_4/CI
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     6.354 r  dut_implementacion/descifrar/rAux3_reg[7]_i_4/O[3]
                         net (fo=1, routed)           0.296     6.650    dut_implementacion/descifrar/p_2_out[7]
    SLICE_X3Y4                                                        r  dut_implementacion/descifrar/rAux3[7]_i_2/I1
    SLICE_X3Y4           LUT5 (Prop_lut5_I1_O)        0.142     6.792 r  dut_implementacion/descifrar/rAux3[7]_i_2/O
                         net (fo=1, routed)           0.000     6.792    dut_implementacion/descifrar/rAux3_nxt[7]
    SLICE_X3Y4           FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.300     2.300 r  
    P23                                               0.000     2.300 r  clk (IN)
                         net (fo=0)                   0.000     2.300    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.069 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.222 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     6.766    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[7]/C
                         clock pessimism              0.273     7.039    
                         clock uncertainty           -0.035     7.004    
    SLICE_X3Y4           FDRE (Setup_fdre_C_D)        0.035     7.039    dut_implementacion/descifrar/rAux3_reg[7]
  -------------------------------------------------------------------
                         required time                          7.039    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.300ns  (clk rise@2.300ns - clk rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.798ns (39.583%)  route 1.218ns (60.417%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 6.766 - 2.300 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.656     4.761    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.269     5.030 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          0.594     5.624    dut_implementacion/cifrar/state[2]
    SLICE_X1Y5                                                        f  dut_implementacion/cifrar/rAux3[3]_i_7/I1
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.053     5.677 r  dut_implementacion/cifrar/rAux3[3]_i_7/O
                         net (fo=2, routed)           0.290     5.967    dut_implementacion/cifrar/p_1_in[0]
    SLICE_X0Y5                                                        r  dut_implementacion/cifrar/rAux3[3]_i_11/I0
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.053     6.020 r  dut_implementacion/cifrar/rAux3[3]_i_11/O
                         net (fo=1, routed)           0.000     6.020    dut_implementacion/cifrar/rAux3[3]_i_11_n_0
    SLICE_X0Y5                                                        r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/S[0]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     6.291 r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/O[1]
                         net (fo=1, routed)           0.334     6.625    dut_implementacion/cifrar/p_2_out[1]
    SLICE_X1Y4                                                        r  dut_implementacion/cifrar/rAux3[1]_i_1/I4
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.152     6.777 r  dut_implementacion/cifrar/rAux3[1]_i_1/O
                         net (fo=1, routed)           0.000     6.777    dut_implementacion/cifrar/rAux3_nxt[1]
    SLICE_X1Y4           FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.300     2.300 r  
    P23                                               0.000     2.300 r  clk (IN)
                         net (fo=0)                   0.000     2.300    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.069 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.222 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     6.766    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[1]/C
                         clock pessimism              0.273     7.039    
                         clock uncertainty           -0.035     7.004    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)        0.035     7.039    dut_implementacion/cifrar/rAux3_reg[1]
  -------------------------------------------------------------------
                         required time                          7.039    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.300ns  (clk rise@2.300ns - clk rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.874ns (43.878%)  route 1.118ns (56.122%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 6.766 - 2.300 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.656     4.761    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.269     5.030 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          0.594     5.624    dut_implementacion/cifrar/state[2]
    SLICE_X1Y5                                                        f  dut_implementacion/cifrar/rAux3[3]_i_7/I1
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.053     5.677 r  dut_implementacion/cifrar/rAux3[3]_i_7/O
                         net (fo=2, routed)           0.290     5.967    dut_implementacion/cifrar/p_1_in[0]
    SLICE_X0Y5                                                        r  dut_implementacion/cifrar/rAux3[3]_i_11/I0
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.053     6.020 r  dut_implementacion/cifrar/rAux3[3]_i_11/O
                         net (fo=1, routed)           0.000     6.020    dut_implementacion/cifrar/rAux3[3]_i_11_n_0
    SLICE_X0Y5                                                        r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/S[0]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.357     6.377 r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/O[3]
                         net (fo=1, routed)           0.234     6.611    dut_implementacion/cifrar/p_2_out[3]
    SLICE_X1Y4                                                        r  dut_implementacion/cifrar/rAux3[3]_i_1/I4
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.142     6.753 r  dut_implementacion/cifrar/rAux3[3]_i_1/O
                         net (fo=1, routed)           0.000     6.753    dut_implementacion/cifrar/rAux3_nxt[3]
    SLICE_X1Y4           FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.300     2.300 r  
    P23                                               0.000     2.300 r  clk (IN)
                         net (fo=0)                   0.000     2.300    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.069 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.222 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     6.766    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[3]/C
                         clock pessimism              0.273     7.039    
                         clock uncertainty           -0.035     7.004    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)        0.035     7.039    dut_implementacion/cifrar/rAux3_reg[3]
  -------------------------------------------------------------------
                         required time                          7.039    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/cifrar/rAux2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.300ns  (clk rise@2.300ns - clk rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.322ns (18.658%)  route 1.404ns (81.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 6.765 - 2.300 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.656     4.761    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.269     5.030 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          0.963     5.993    dut_implementacion/cifrar/state[2]
    SLICE_X7Y6                                                        f  dut_implementacion/cifrar/rAux2[7]_i_1/I0
    SLICE_X7Y6           LUT4 (Prop_lut4_I0_O)        0.053     6.046 r  dut_implementacion/cifrar/rAux2[7]_i_1/O
                         net (fo=8, routed)           0.441     6.487    dut_implementacion/cifrar/rAux2_nxt
    SLICE_X6Y6           FDRE                                         r  dut_implementacion/cifrar/rAux2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.300     2.300 r  
    P23                                               0.000     2.300 r  clk (IN)
                         net (fo=0)                   0.000     2.300    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.069 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.222 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.543     6.765    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  dut_implementacion/cifrar/rAux2_reg[4]/C
                         clock pessimism              0.267     7.032    
                         clock uncertainty           -0.035     6.997    
    SLICE_X6Y6           FDRE (Setup_fdre_C_CE)      -0.219     6.778    dut_implementacion/cifrar/rAux2_reg[4]
  -------------------------------------------------------------------
                         required time                          6.778    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  0.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 iV0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/descifrar/oC0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.584%)  route 0.094ns (42.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.632     1.630    clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  iV0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.100     1.730 r  iV0_reg[4]/Q
                         net (fo=2, routed)           0.094     1.824    dut_implementacion/descifrar/iV0_reg[7][4]
    SLICE_X6Y4                                                        r  dut_implementacion/descifrar/oC0[4]_i_1/I0
    SLICE_X6Y4           LUT4 (Prop_lut4_I0_O)        0.028     1.852 r  dut_implementacion/descifrar/oC0[4]_i_1/O
                         net (fo=1, routed)           0.000     1.852    dut_implementacion/descifrar/oC0[4]_i_1_n_0
    SLICE_X6Y4           FDRE                                         r  dut_implementacion/descifrar/oC0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.854     2.169    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  dut_implementacion/descifrar/oC0_reg[4]/C
                         clock pessimism             -0.528     1.641    
    SLICE_X6Y4           FDRE (Hold_fdre_C_D)         0.087     1.728    dut_implementacion/descifrar/oC0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 iK0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/cifrar/rAux1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.146ns (55.597%)  route 0.117ns (44.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.603     1.601    clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  iK0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.118     1.719 r  iK0_reg[3]/Q
                         net (fo=2, routed)           0.117     1.836    dut_implementacion/cifrar/iK0_reg[7][3]
    SLICE_X8Y5                                                        r  dut_implementacion/cifrar/rAux1[3]_i_1/I2
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.028     1.864 r  dut_implementacion/cifrar/rAux1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.864    dut_implementacion/cifrar/p_4_in[3]
    SLICE_X8Y5           FDRE                                         r  dut_implementacion/cifrar/rAux1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.823     2.138    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  dut_implementacion/cifrar/rAux1_reg[3]/C
                         clock pessimism             -0.523     1.615    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.087     1.702    dut_implementacion/cifrar/rAux1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dut_implementacion/descifrar/rCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/descifrar/oDone_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.139%)  route 0.132ns (50.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.635     1.633    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  dut_implementacion/descifrar/rCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.100     1.733 r  dut_implementacion/descifrar/rCount_reg[4]/Q
                         net (fo=2, routed)           0.132     1.865    dut_implementacion/descifrar/rCount_reg__0[4]
    SLICE_X2Y1                                                        r  dut_implementacion/descifrar/oDone_i_1__0/I0
    SLICE_X2Y1           LUT6 (Prop_lut6_I0_O)        0.028     1.893 r  dut_implementacion/descifrar/oDone_i_1__0/O
                         net (fo=1, routed)           0.000     1.893    dut_implementacion/descifrar/oDone_i_1__0_n_0
    SLICE_X2Y1           FDRE                                         r  dut_implementacion/descifrar/oDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.856     2.171    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  dut_implementacion/descifrar/oDone_reg/C
                         clock pessimism             -0.527     1.644    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.087     1.731    dut_implementacion/descifrar/oDone_reg
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 iK2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/cifrar/rAux1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.146ns (62.317%)  route 0.088ns (37.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.603     1.601    clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  iK2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.118     1.719 r  iK2_reg[1]/Q
                         net (fo=2, routed)           0.088     1.807    dut_implementacion/cifrar/iK2_reg[7][1]
    SLICE_X9Y4                                                        r  dut_implementacion/cifrar/rAux1[1]_i_1/I0
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.028     1.835 r  dut_implementacion/cifrar/rAux1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.835    dut_implementacion/cifrar/p_4_in[1]
    SLICE_X9Y4           FDRE                                         r  dut_implementacion/cifrar/rAux1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.823     2.138    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  dut_implementacion/cifrar/rAux1_reg[1]/C
                         clock pessimism             -0.526     1.612    
    SLICE_X9Y4           FDRE (Hold_fdre_C_D)         0.060     1.672    dut_implementacion/cifrar/rAux1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrar/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/cifrar/rCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.146ns (54.315%)  route 0.123ns (45.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.633     1.631    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  dut_implementacion/cifrar/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.118     1.749 r  dut_implementacion/cifrar/rCount_reg[2]/Q
                         net (fo=4, routed)           0.123     1.872    dut_implementacion/cifrar/rCount_reg__0[2]
    SLICE_X2Y7                                                        r  dut_implementacion/cifrar/rCount[4]_i_2/I1
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.028     1.900 r  dut_implementacion/cifrar/rCount[4]_i_2/O
                         net (fo=1, routed)           0.000     1.900    dut_implementacion/cifrar/p_0_in__0[4]
    SLICE_X2Y7           FDRE                                         r  dut_implementacion/cifrar/rCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.854     2.169    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dut_implementacion/cifrar/rCount_reg[4]/C
                         clock pessimism             -0.524     1.645    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.087     1.732    dut_implementacion/cifrar/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrar/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/cifrar/rCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.114%)  route 0.124ns (45.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.633     1.631    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  dut_implementacion/cifrar/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.118     1.749 r  dut_implementacion/cifrar/rCount_reg[2]/Q
                         net (fo=4, routed)           0.124     1.873    dut_implementacion/cifrar/rCount_reg__0[2]
    SLICE_X2Y7                                                        r  dut_implementacion/cifrar/rCount[3]_i_1/I3
    SLICE_X2Y7           LUT4 (Prop_lut4_I3_O)        0.028     1.901 r  dut_implementacion/cifrar/rCount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.901    dut_implementacion/cifrar/p_0_in__0[3]
    SLICE_X2Y7           FDRE                                         r  dut_implementacion/cifrar/rCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.854     2.169    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dut_implementacion/cifrar/rCount_reg[3]/C
                         clock pessimism             -0.524     1.645    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.087     1.732    dut_implementacion/cifrar/rCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 iV0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/descifrar/oC0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (44.004%)  route 0.163ns (55.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.632     1.630    clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  iV0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.100     1.730 r  iV0_reg[5]/Q
                         net (fo=2, routed)           0.163     1.893    dut_implementacion/descifrar/iV0_reg[7][5]
    SLICE_X2Y3                                                        r  dut_implementacion/descifrar/oC0[5]_i_1/I0
    SLICE_X2Y3           LUT4 (Prop_lut4_I0_O)        0.028     1.921 r  dut_implementacion/descifrar/oC0[5]_i_1/O
                         net (fo=1, routed)           0.000     1.921    dut_implementacion/descifrar/oC0[5]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  dut_implementacion/descifrar/oC0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.855     2.170    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  dut_implementacion/descifrar/oC0_reg[5]/C
                         clock pessimism             -0.505     1.665    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.087     1.752    dut_implementacion/descifrar/oC0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dut_implementacion/descifrar/oC0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/descifrar/rAux1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.887%)  route 0.151ns (54.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.633     1.631    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  dut_implementacion/descifrar/oC0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.100     1.731 r  dut_implementacion/descifrar/oC0_reg[0]/Q
                         net (fo=6, routed)           0.151     1.882    dut_implementacion/descifrar/oV0[0]
    SLICE_X6Y2                                                        r  dut_implementacion/descifrar/rAux1[4]_i_1/I5
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.028     1.910 r  dut_implementacion/descifrar/rAux1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.910    dut_implementacion/descifrar/rAux1[4]_i_1_n_0
    SLICE_X6Y2           FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.855     2.170    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X6Y2           FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[4]/C
                         clock pessimism             -0.525     1.645    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.087     1.732    dut_implementacion/descifrar/rAux1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 iK0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/descifrar/rAux1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.146ns (57.517%)  route 0.108ns (42.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.603     1.601    clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  iK0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.118     1.719 r  iK0_reg[3]/Q
                         net (fo=2, routed)           0.108     1.827    dut_implementacion/descifrar/iK0_reg[7][3]
    SLICE_X9Y2                                                        r  dut_implementacion/descifrar/rAux1[3]_i_1/I2
    SLICE_X9Y2           LUT4 (Prop_lut4_I2_O)        0.028     1.855 r  dut_implementacion/descifrar/rAux1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.855    dut_implementacion/descifrar/p_4_in[3]
    SLICE_X9Y2           FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.824     2.139    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X9Y2           FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[3]/C
                         clock pessimism             -0.523     1.616    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.060     1.676    dut_implementacion/descifrar/rAux1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrar/rCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            dut_implementacion/cifrar/oDone_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.146ns (57.680%)  route 0.107ns (42.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.633     1.631    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  dut_implementacion/cifrar/rCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.118     1.749 r  dut_implementacion/cifrar/rCount_reg[4]/Q
                         net (fo=2, routed)           0.107     1.856    dut_implementacion/cifrar/rCount_reg__0[4]
    SLICE_X1Y7                                                        r  dut_implementacion/cifrar/oDone_i_1/I0
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.028     1.884 r  dut_implementacion/cifrar/oDone_i_1/O
                         net (fo=1, routed)           0.000     1.884    dut_implementacion/cifrar/oDone_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  dut_implementacion/cifrar/oDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.854     2.169    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  dut_implementacion/cifrar/oDone_reg/C
                         clock pessimism             -0.524     1.645    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.060     1.705    dut_implementacion/cifrar/oDone_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.150 }
Period(ns):         2.300
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         2.300       0.700      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         2.300       1.550      SLICE_X9Y6     dut_implementacion/cifrar/sum_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.300       1.550      SLICE_X8Y3     iK0_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.300       1.550      SLICE_X8Y3     iK0_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.300       1.550      SLICE_X9Y7     iV1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.300       1.550      SLICE_X9Y7     iV1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.300       1.550      SLICE_X9Y7     iV1_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.300       1.550      SLICE_X9Y5     iK2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.300       1.550      SLICE_X9Y7     iV1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.300       1.600      SLICE_X1Y5     dut_implementacion/cifrar/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.150       0.750      SLICE_X9Y6     dut_implementacion/cifrar/sum_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.150       0.750      SLICE_X8Y3     iK0_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.150       0.750      SLICE_X8Y3     iK0_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.150       0.750      SLICE_X9Y7     iV1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.150       0.750      SLICE_X9Y7     iV1_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.150       0.750      SLICE_X9Y7     iV1_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.150       0.750      SLICE_X9Y5     iK2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.150       0.750      SLICE_X9Y7     iV1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.150       0.750      SLICE_X9Y7     iV1_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.150       0.750      SLICE_X9Y7     iV1_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.150       0.800      SLICE_X1Y5     dut_implementacion/cifrar/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.150       0.800      SLICE_X1Y5     dut_implementacion/cifrar/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.150       0.800      SLICE_X7Y6     dut_implementacion/cifrar/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.150       0.800      SLICE_X7Y6     dut_implementacion/cifrar/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.150       0.800      SLICE_X1Y5     dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.150       0.800      SLICE_X1Y5     dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.150       0.800      SLICE_X1Y7     dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.150       0.800      SLICE_X1Y7     dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.150       0.800      SLICE_X5Y6     dut_implementacion/cifrar/oC0_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.150       0.800      SLICE_X5Y6     dut_implementacion/cifrar/oC0_reg[5]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut_implementacion/descifrar/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            oDoneDecipher
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.620ns  (logic 2.777ns (60.116%)  route 1.843ns (39.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.657     4.762    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  dut_implementacion/descifrar/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.308     5.070 r  dut_implementacion/descifrar/oDone_reg/Q
                         net (fo=5, routed)           1.843     6.913    oDoneDecipher_OBUF
    T24                                                               r  oDoneDecipher_OBUF_inst/I
    T24                  OBUF (Prop_obuf_I_O)         2.469     9.382 r  oDoneDecipher_OBUF_inst/O
                         net (fo=0)                   0.000     9.382    oDoneDecipher
    T24                                                               r  oDoneDecipher (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_implementacion/cifrar/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            oDoneCipher
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.362ns  (logic 2.741ns (62.845%)  route 1.621ns (37.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.655     4.760    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  dut_implementacion/cifrar/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.269     5.029 r  dut_implementacion/cifrar/oDone_reg/Q
                         net (fo=5, routed)           1.621     6.650    oDoneCipher_OBUF
    T25                                                               r  oDoneCipher_OBUF_inst/I
    T25                  OBUF (Prop_obuf_I_O)         2.472     9.122 r  oDoneCipher_OBUF_inst/O
                         net (fo=0)                   0.000     9.122    oDoneCipher
    T25                                                               r  oDoneCipher (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            serial_port_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.321ns  (logic 2.762ns (63.934%)  route 1.558ns (36.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.656     4.761    clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  serial_port_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.308     5.069 r  serial_port_out_reg[7]/Q
                         net (fo=1, routed)           1.558     6.627    serial_port_out_OBUF[7]
    T20                                                               r  serial_port_out_OBUF[7]_inst/I
    T20                  OBUF (Prop_obuf_I_O)         2.454     9.082 r  serial_port_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.082    serial_port_out[7]
    T20                                                               r  serial_port_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            serial_port_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.215ns  (logic 2.773ns (65.775%)  route 1.443ns (34.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.656     4.761    clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  serial_port_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.308     5.069 r  serial_port_out_reg[5]/Q
                         net (fo=1, routed)           1.443     6.512    serial_port_out_OBUF[5]
    T22                                                               r  serial_port_out_OBUF[5]_inst/I
    T22                  OBUF (Prop_obuf_I_O)         2.465     8.976 r  serial_port_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.976    serial_port_out[5]
    T22                                                               r  serial_port_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            serial_port_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.215ns  (logic 2.766ns (65.625%)  route 1.449ns (34.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.656     4.761    clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  serial_port_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.308     5.069 r  serial_port_out_reg[6]/Q
                         net (fo=1, routed)           1.449     6.518    serial_port_out_OBUF[6]
    R20                                                               r  serial_port_out_OBUF[6]_inst/I
    R20                  OBUF (Prop_obuf_I_O)         2.458     8.976 r  serial_port_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.976    serial_port_out[6]
    R20                                                               r  serial_port_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            serial_port_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.169ns  (logic 2.730ns (65.476%)  route 1.439ns (34.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.655     4.760    clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  serial_port_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.269     5.029 r  serial_port_out_reg[4]/Q
                         net (fo=1, routed)           1.439     6.468    serial_port_out_OBUF[4]
    T23                                                               r  serial_port_out_OBUF[4]_inst/I
    T23                  OBUF (Prop_obuf_I_O)         2.461     8.929 r  serial_port_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.929    serial_port_out[4]
    T23                                                               r  serial_port_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            serial_port_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.133ns  (logic 2.710ns (65.565%)  route 1.423ns (34.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.654     4.759    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  serial_port_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.269     5.028 r  serial_port_out_reg[3]/Q
                         net (fo=1, routed)           1.423     6.451    serial_port_out_OBUF[3]
    U19                                                               r  serial_port_out_OBUF[3]_inst/I
    U19                  OBUF (Prop_obuf_I_O)         2.441     8.892 r  serial_port_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.892    serial_port_out[3]
    U19                                                               r  serial_port_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            serial_port_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.114ns  (logic 2.705ns (65.748%)  route 1.409ns (34.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.654     4.759    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  serial_port_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.269     5.028 r  serial_port_out_reg[2]/Q
                         net (fo=1, routed)           1.409     6.437    serial_port_out_OBUF[2]
    U20                                                               r  serial_port_out_OBUF[2]_inst/I
    U20                  OBUF (Prop_obuf_I_O)         2.436     8.873 r  serial_port_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.873    serial_port_out[2]
    U20                                                               r  serial_port_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            serial_port_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.108ns  (logic 2.710ns (65.976%)  route 1.398ns (34.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.654     4.759    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  serial_port_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.269     5.028 r  serial_port_out_reg[0]/Q
                         net (fo=1, routed)           1.398     6.426    serial_port_out_OBUF[0]
    T19                                                               r  serial_port_out_OBUF[0]_inst/I
    T19                  OBUF (Prop_obuf_I_O)         2.441     8.867 r  serial_port_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.867    serial_port_out[0]
    T19                                                               r  serial_port_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            serial_port_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.106ns  (logic 2.716ns (66.144%)  route 1.390ns (33.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.654     4.759    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  serial_port_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.269     5.028 r  serial_port_out_reg[1]/Q
                         net (fo=1, routed)           1.390     6.418    serial_port_out_OBUF[1]
    T18                                                               r  serial_port_out_OBUF[1]_inst/I
    T18                  OBUF (Prop_obuf_I_O)         2.447     8.865 r  serial_port_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.865    serial_port_out[1]
    T18                                                               r  serial_port_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_port_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            serial_port_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.376ns (78.489%)  route 0.377ns (21.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.631     1.629    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  serial_port_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.100     1.729 r  serial_port_out_reg[1]/Q
                         net (fo=1, routed)           0.377     2.106    serial_port_out_OBUF[1]
    T18                                                               r  serial_port_out_OBUF[1]_inst/I
    T18                  OBUF (Prop_obuf_I_O)         1.276     3.382 r  serial_port_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.382    serial_port_out[1]
    T18                                                               r  serial_port_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            serial_port_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.365ns (77.643%)  route 0.393ns (22.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.631     1.629    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  serial_port_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.100     1.729 r  serial_port_out_reg[2]/Q
                         net (fo=1, routed)           0.393     2.122    serial_port_out_OBUF[2]
    U20                                                               r  serial_port_out_OBUF[2]_inst/I
    U20                  OBUF (Prop_obuf_I_O)         1.265     3.387 r  serial_port_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.387    serial_port_out[2]
    U20                                                               r  serial_port_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            serial_port_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.370ns (77.863%)  route 0.390ns (22.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.631     1.629    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  serial_port_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.100     1.729 r  serial_port_out_reg[0]/Q
                         net (fo=1, routed)           0.390     2.119    serial_port_out_OBUF[0]
    T19                                                               r  serial_port_out_OBUF[0]_inst/I
    T19                  OBUF (Prop_obuf_I_O)         1.270     3.389 r  serial_port_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.389    serial_port_out[0]
    T19                                                               r  serial_port_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            serial_port_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 1.370ns (77.527%)  route 0.397ns (22.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.631     1.629    clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  serial_port_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.100     1.729 r  serial_port_out_reg[3]/Q
                         net (fo=1, routed)           0.397     2.126    serial_port_out_OBUF[3]
    U19                                                               r  serial_port_out_OBUF[3]_inst/I
    U19                  OBUF (Prop_obuf_I_O)         1.270     3.396 r  serial_port_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.396    serial_port_out[3]
    U19                                                               r  serial_port_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            serial_port_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.390ns (77.075%)  route 0.413ns (22.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.633     1.631    clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  serial_port_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.100     1.731 r  serial_port_out_reg[4]/Q
                         net (fo=1, routed)           0.413     2.144    serial_port_out_OBUF[4]
    T23                                                               r  serial_port_out_OBUF[4]_inst/I
    T23                  OBUF (Prop_obuf_I_O)         1.290     3.434 r  serial_port_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.434    serial_port_out[4]
    T23                                                               r  serial_port_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            serial_port_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.819ns  (logic 1.405ns (77.245%)  route 0.414ns (22.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.634     1.632    clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  serial_port_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.118     1.750 r  serial_port_out_reg[6]/Q
                         net (fo=1, routed)           0.414     2.164    serial_port_out_OBUF[6]
    R20                                                               r  serial_port_out_OBUF[6]_inst/I
    R20                  OBUF (Prop_obuf_I_O)         1.287     3.451 r  serial_port_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.451    serial_port_out[6]
    R20                                                               r  serial_port_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            serial_port_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.412ns (77.380%)  route 0.413ns (22.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.634     1.632    clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  serial_port_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.118     1.750 r  serial_port_out_reg[5]/Q
                         net (fo=1, routed)           0.413     2.163    serial_port_out_OBUF[5]
    T22                                                               r  serial_port_out_OBUF[5]_inst/I
    T22                  OBUF (Prop_obuf_I_O)         1.294     3.456 r  serial_port_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.456    serial_port_out[5]
    T22                                                               r  serial_port_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            serial_port_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.401ns (75.037%)  route 0.466ns (24.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.634     1.632    clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  serial_port_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.118     1.750 r  serial_port_out_reg[7]/Q
                         net (fo=1, routed)           0.466     2.216    serial_port_out_OBUF[7]
    T20                                                               r  serial_port_out_OBUF[7]_inst/I
    T20                  OBUF (Prop_obuf_I_O)         1.283     3.500 r  serial_port_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.500    serial_port_out[7]
    T20                                                               r  serial_port_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_implementacion/cifrar/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            oDoneCipher
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.401ns (73.407%)  route 0.508ns (26.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.633     1.631    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  dut_implementacion/cifrar/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.100     1.731 r  dut_implementacion/cifrar/oDone_reg/Q
                         net (fo=5, routed)           0.508     2.238    oDoneCipher_OBUF
    T25                                                               r  oDoneCipher_OBUF_inst/I
    T25                  OBUF (Prop_obuf_I_O)         1.301     3.540 r  oDoneCipher_OBUF_inst/O
                         net (fo=0)                   0.000     3.540    oDoneCipher
    T25                                                               r  oDoneCipher (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_implementacion/descifrar/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Destination:            oDoneDecipher
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.416ns (69.979%)  route 0.608ns (30.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.635     1.633    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  dut_implementacion/descifrar/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.118     1.751 r  dut_implementacion/descifrar/oDone_reg/Q
                         net (fo=5, routed)           0.608     2.358    oDoneDecipher_OBUF
    T24                                                               r  oDoneDecipher_OBUF_inst/I
    T24                  OBUF (Prop_obuf_I_O)         1.298     3.657 r  oDoneDecipher_OBUF_inst/O
                         net (fo=0)                   0.000     3.657    oDoneDecipher
    T24                                                               r  oDoneDecipher (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           200 Endpoints
Min Delay           200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.027ns  (logic 0.847ns (21.038%)  route 3.180ns (78.962%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                                                               r  rst_IBUF_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.794     0.794 r  rst_IBUF_inst/O
                         net (fo=56, routed)          1.614     2.408    dut_implementacion/descifrar/rst_IBUF
    SLICE_X8Y3                                                        r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X8Y3           LUT2 (Prop_lut2_I0_O)        0.053     2.461 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=42, routed)          1.566     4.027    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X3Y3           FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     4.466    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.027ns  (logic 0.847ns (21.038%)  route 3.180ns (78.962%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                                                               r  rst_IBUF_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.794     0.794 r  rst_IBUF_inst/O
                         net (fo=56, routed)          1.614     2.408    dut_implementacion/descifrar/rst_IBUF
    SLICE_X8Y3                                                        r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X8Y3           LUT2 (Prop_lut2_I0_O)        0.053     2.461 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=42, routed)          1.566     4.027    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X3Y3           FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     4.466    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/FSM_sequential_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.027ns  (logic 0.847ns (21.038%)  route 3.180ns (78.962%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                                                               r  rst_IBUF_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.794     0.794 r  rst_IBUF_inst/O
                         net (fo=56, routed)          1.614     2.408    dut_implementacion/descifrar/rst_IBUF
    SLICE_X8Y3                                                        r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X8Y3           LUT2 (Prop_lut2_I0_O)        0.053     2.461 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=42, routed)          1.566     4.027    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X3Y3           FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     4.466    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/FSM_sequential_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.027ns  (logic 0.847ns (21.038%)  route 3.180ns (78.962%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                                                               r  rst_IBUF_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.794     0.794 r  rst_IBUF_inst/O
                         net (fo=56, routed)          1.614     2.408    dut_implementacion/descifrar/rst_IBUF
    SLICE_X8Y3                                                        r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X8Y3           LUT2 (Prop_lut2_I0_O)        0.053     2.461 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=42, routed)          1.566     4.027    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X3Y3           FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     4.466    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux3_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.014ns  (logic 0.847ns (21.103%)  route 3.167ns (78.897%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                                                               r  rst_IBUF_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.794     0.794 r  rst_IBUF_inst/O
                         net (fo=56, routed)          1.614     2.408    dut_implementacion/descifrar/rst_IBUF
    SLICE_X8Y3                                                        r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X8Y3           LUT2 (Prop_lut2_I0_O)        0.053     2.461 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=42, routed)          1.553     4.014    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X1Y3           FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     4.466    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.924ns  (logic 0.847ns (21.586%)  route 3.077ns (78.414%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                                                               r  rst_IBUF_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.794     0.794 r  rst_IBUF_inst/O
                         net (fo=56, routed)          1.614     2.408    dut_implementacion/descifrar/rst_IBUF
    SLICE_X8Y3                                                        r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X8Y3           LUT2 (Prop_lut2_I0_O)        0.053     2.461 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=42, routed)          1.463     3.924    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X3Y4           FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     4.466    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.924ns  (logic 0.847ns (21.586%)  route 3.077ns (78.414%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                                                               r  rst_IBUF_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.794     0.794 r  rst_IBUF_inst/O
                         net (fo=56, routed)          1.614     2.408    dut_implementacion/descifrar/rst_IBUF
    SLICE_X8Y3                                                        r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X8Y3           LUT2 (Prop_lut2_I0_O)        0.053     2.461 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=42, routed)          1.463     3.924    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X3Y4           FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     4.466    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.924ns  (logic 0.847ns (21.586%)  route 3.077ns (78.414%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                                                               r  rst_IBUF_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.794     0.794 r  rst_IBUF_inst/O
                         net (fo=56, routed)          1.614     2.408    dut_implementacion/descifrar/rst_IBUF
    SLICE_X8Y3                                                        r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X8Y3           LUT2 (Prop_lut2_I0_O)        0.053     2.461 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=42, routed)          1.463     3.924    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X3Y4           FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.544     4.466    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.815ns  (logic 0.847ns (22.206%)  route 2.968ns (77.794%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                                                               r  rst_IBUF_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.794     0.794 r  rst_IBUF_inst/O
                         net (fo=56, routed)          1.614     2.408    dut_implementacion/descifrar/rst_IBUF
    SLICE_X8Y3                                                        r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X8Y3           LUT2 (Prop_lut2_I0_O)        0.053     2.461 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=42, routed)          1.354     3.815    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X2Y2           FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.545     4.467    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.815ns  (logic 0.847ns (22.206%)  route 2.968ns (77.794%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                                                               r  rst_IBUF_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.794     0.794 r  rst_IBUF_inst/O
                         net (fo=56, routed)          1.614     2.408    dut_implementacion/descifrar/rst_IBUF
    SLICE_X8Y3                                                        r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X8Y3           LUT2 (Prop_lut2_I0_O)        0.053     2.461 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=42, routed)          1.354     3.815    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X3Y2           FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.545     4.467    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_port_in[6]
                            (input port)
  Destination:            iK3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.092ns (24.394%)  route 0.286ns (75.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  serial_port_in[6] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[6]
    N18                                                               r  serial_port_in_IBUF[6]_inst/I
    N18                  IBUF (Prop_ibuf_I_O)         0.092     0.092 r  serial_port_in_IBUF[6]_inst/O
                         net (fo=6, routed)           0.286     0.378    serial_port_in_IBUF[6]
    SLICE_X0Y6           FDRE                                         r  iK3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.855     2.170    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  iK3_reg[6]/C

Slack:                    inf
  Source:                 serial_port_in[5]
                            (input port)
  Destination:            iK3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.093ns (22.364%)  route 0.322ns (77.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  serial_port_in[5] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[5]
    M19                                                               r  serial_port_in_IBUF[5]_inst/I
    M19                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  serial_port_in_IBUF[5]_inst/O
                         net (fo=6, routed)           0.322     0.415    serial_port_in_IBUF[5]
    SLICE_X0Y6           FDRE                                         r  iK3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.855     2.170    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  iK3_reg[5]/C

Slack:                    inf
  Source:                 serial_port_in[4]
                            (input port)
  Destination:            iK3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.050ns (11.882%)  route 0.371ns (88.118%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  serial_port_in[4] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[4]
    U17                                                               r  serial_port_in_IBUF[4]_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  serial_port_in_IBUF[4]_inst/O
                         net (fo=6, routed)           0.371     0.421    serial_port_in_IBUF[4]
    SLICE_X0Y5           FDRE                                         r  iK3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.855     2.170    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  iK3_reg[4]/C

Slack:                    inf
  Source:                 serial_port_in[3]
                            (input port)
  Destination:            iK1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.052ns (12.272%)  route 0.370ns (87.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  serial_port_in[3] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[3]
    T17                                                               r  serial_port_in_IBUF[3]_inst/I
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 r  serial_port_in_IBUF[3]_inst/O
                         net (fo=6, routed)           0.370     0.422    serial_port_in_IBUF[3]
    SLICE_X2Y4           FDRE                                         r  iK1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.855     2.170    clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  iK1_reg[3]/C

Slack:                    inf
  Source:                 serial_port_in[0]
                            (input port)
  Destination:            iK1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.066ns (14.956%)  route 0.375ns (85.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  serial_port_in[0] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[0]
    U16                                                               r  serial_port_in_IBUF[0]_inst/I
    U16                  IBUF (Prop_ibuf_I_O)         0.066     0.066 r  serial_port_in_IBUF[0]_inst/O
                         net (fo=6, routed)           0.375     0.441    serial_port_in_IBUF[0]
    SLICE_X0Y3           FDRE                                         r  iK1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.855     2.170    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  iK1_reg[0]/C

Slack:                    inf
  Source:                 serial_port_in[7]
                            (input port)
  Destination:            iK1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.073ns (16.153%)  route 0.378ns (83.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  serial_port_in[7] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[7]
    R17                                                               r  serial_port_in_IBUF[7]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  serial_port_in_IBUF[7]_inst/O
                         net (fo=6, routed)           0.378     0.451    serial_port_in_IBUF[7]
    SLICE_X2Y5           FDRE                                         r  iK1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.855     2.170    clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  iK1_reg[7]/C

Slack:                    inf
  Source:                 serial_port_in[7]
                            (input port)
  Destination:            iK3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.073ns (16.153%)  route 0.378ns (83.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  serial_port_in[7] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[7]
    R17                                                               r  serial_port_in_IBUF[7]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  serial_port_in_IBUF[7]_inst/O
                         net (fo=6, routed)           0.378     0.451    serial_port_in_IBUF[7]
    SLICE_X3Y5           FDRE                                         r  iK3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.855     2.170    clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  iK3_reg[7]/C

Slack:                    inf
  Source:                 serial_port_in[1]
                            (input port)
  Destination:            iK1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.083ns (17.478%)  route 0.391ns (82.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  serial_port_in[1] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[1]
    P18                                                               r  serial_port_in_IBUF[1]_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.083     0.083 r  serial_port_in_IBUF[1]_inst/O
                         net (fo=6, routed)           0.391     0.474    serial_port_in_IBUF[1]
    SLICE_X2Y5           FDRE                                         r  iK1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.855     2.170    clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  iK1_reg[1]/C

Slack:                    inf
  Source:                 serial_port_in[4]
                            (input port)
  Destination:            iV0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.050ns (10.318%)  route 0.434ns (89.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  serial_port_in[4] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[4]
    U17                                                               r  serial_port_in_IBUF[4]_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  serial_port_in_IBUF[4]_inst/O
                         net (fo=6, routed)           0.434     0.484    serial_port_in_IBUF[4]
    SLICE_X7Y4           FDRE                                         r  iV0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.854     2.169    clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  iV0_reg[4]/C

Slack:                    inf
  Source:                 serial_port_in[2]
                            (input port)
  Destination:            iK1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.150ns period=2.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.078ns (16.146%)  route 0.406ns (83.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  serial_port_in[2] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[2]
    R18                                                               r  serial_port_in_IBUF[2]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.078     0.078 r  serial_port_in_IBUF[2]_inst/O
                         net (fo=6, routed)           0.406     0.485    serial_port_in_IBUF[2]
    SLICE_X2Y5           FDRE                                         r  iK1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.855     2.170    clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  iK1_reg[2]/C





