<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Minixionary: uart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Minixionary
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">uart.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>File dedicated to the interaction with the serial port.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;lcom/lcf.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for uart.h:</div>
<div class="dyncontent">
<div class="center"><img src="uart_8h__incl.png" border="0" usemap="#auart_8h" alt=""/></div>
<map name="uart_8h" id="auart_8h">
<area shape="rect" title="File dedicated to the interaction with the serial port." alt="" coords="17,5,72,32"/>
<area shape="rect" title=" " alt="" coords="5,80,84,107"/>
</map>
</div>
</div>
<p><a href="uart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structinterrupt__identification.html">interrupt_identification</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt identification info.  <a href="structinterrupt__identification.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaff2bfed027a9e9c4a9e89485a63356ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaff2bfed027a9e9c4a9e89485a63356ad">COM1_BASE_ADDR</a>&#160;&#160;&#160;0x3F8</td></tr>
<tr class="memdesc:gaff2bfed027a9e9c4a9e89485a63356ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base adress of COM1. <br /></td></tr>
<tr class="separator:gaff2bfed027a9e9c4a9e89485a63356ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3685c78b9bd6dd0fa3861807e24a4e1b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga3685c78b9bd6dd0fa3861807e24a4e1b">COM1_IRQ</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga3685c78b9bd6dd0fa3861807e24a4e1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM1 IRQ line. <br /></td></tr>
<tr class="separator:ga3685c78b9bd6dd0fa3861807e24a4e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5d5e060aebe6d83877539cc6131df7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga7f5d5e060aebe6d83877539cc6131df7">COM2_BASE_ADDR</a>&#160;&#160;&#160;0x2F8</td></tr>
<tr class="memdesc:ga7f5d5e060aebe6d83877539cc6131df7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base adress of COM2. <br /></td></tr>
<tr class="separator:ga7f5d5e060aebe6d83877539cc6131df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02d84052a299a0c207a8ea4c1a5636d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gab02d84052a299a0c207a8ea4c1a5636d">COM2_IRQ</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gab02d84052a299a0c207a8ea4c1a5636d"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM2 IRQ line. <br /></td></tr>
<tr class="separator:gab02d84052a299a0c207a8ea4c1a5636d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60dc7185c07a121eeb29f21662740e8e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga60dc7185c07a121eeb29f21662740e8e">RECEIVER_BUFFER_REG</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga60dc7185c07a121eeb29f21662740e8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver buffer register. <br /></td></tr>
<tr class="separator:ga60dc7185c07a121eeb29f21662740e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061ca5733cddf1ea7ca81d1af13ea386"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga061ca5733cddf1ea7ca81d1af13ea386">TRANSMITTER_HOLDING_REG</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga061ca5733cddf1ea7ca81d1af13ea386"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter holding register. <br /></td></tr>
<tr class="separator:ga061ca5733cddf1ea7ca81d1af13ea386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4887f946c4539cbbe03347c8a8d1cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gabb4887f946c4539cbbe03347c8a8d1cd">INTERRUPT_ENABLE_REG</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gabb4887f946c4539cbbe03347c8a8d1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register. <br /></td></tr>
<tr class="separator:gabb4887f946c4539cbbe03347c8a8d1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9824e1d0f3e501fa9031dcf2bc6afd76"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga9824e1d0f3e501fa9031dcf2bc6afd76">INTERRUPT_IDENTIFICATION_REG</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga9824e1d0f3e501fa9031dcf2bc6afd76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt identification register. <br /></td></tr>
<tr class="separator:ga9824e1d0f3e501fa9031dcf2bc6afd76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29432833b09d7fb87e2045094eb22a2b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga29432833b09d7fb87e2045094eb22a2b">FIFO_CTRL_REG</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga29432833b09d7fb87e2045094eb22a2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO control register. <br /></td></tr>
<tr class="separator:ga29432833b09d7fb87e2045094eb22a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8be7ba5a8c891cfe9563155faca0c6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gada8be7ba5a8c891cfe9563155faca0c6">LINE_CTRL_REG</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gada8be7ba5a8c891cfe9563155faca0c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line control register. <br /></td></tr>
<tr class="separator:gada8be7ba5a8c891cfe9563155faca0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a375d0d8943d1501138c208070e29f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga5a375d0d8943d1501138c208070e29f0">LINE_STATUS_REG</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga5a375d0d8943d1501138c208070e29f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line status register. <br /></td></tr>
<tr class="separator:ga5a375d0d8943d1501138c208070e29f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab801e055044a209a9870650479be14c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gab801e055044a209a9870650479be14c1">DIVISOR_LATCH_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab801e055044a209a9870650479be14c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor latch least significant byte. <br /></td></tr>
<tr class="separator:gab801e055044a209a9870650479be14c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d25bb245c875432c59dfad58587483"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga11d25bb245c875432c59dfad58587483">DIVISOR_LATCH_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga11d25bb245c875432c59dfad58587483"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor latch most significant byte. <br /></td></tr>
<tr class="separator:ga11d25bb245c875432c59dfad58587483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a460fb4af3fee43e9c9dbbec4b81016"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga0a460fb4af3fee43e9c9dbbec4b81016">DIVISOR_LATCH_DIVIDEND</a>&#160;&#160;&#160;115200</td></tr>
<tr class="memdesc:ga0a460fb4af3fee43e9c9dbbec4b81016"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant to be divided by bit rate to obtain the divisor latch value. <br /></td></tr>
<tr class="separator:ga0a460fb4af3fee43e9c9dbbec4b81016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49084d8590ce93c293d7d37c15f4d667"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga49084d8590ce93c293d7d37c15f4d667">LCR_WORD_LEN</a>&#160;&#160;&#160;(BIT(0) | BIT(1))</td></tr>
<tr class="memdesc:ga49084d8590ce93c293d7d37c15f4d667"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line control register word lenght mask. <br /></td></tr>
<tr class="separator:ga49084d8590ce93c293d7d37c15f4d667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga814227c6848f8b56451cc64b03a38261"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga814227c6848f8b56451cc64b03a38261">LCR_NO_STOP_BITS</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga814227c6848f8b56451cc64b03a38261"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line control register number of stop bits mask. <br /></td></tr>
<tr class="separator:ga814227c6848f8b56451cc64b03a38261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0efda63a135658ae9d70ed0f13ff0ad6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga0efda63a135658ae9d70ed0f13ff0ad6">LCR_NO_STOP_PARTIY</a>&#160;&#160;&#160;(BIT(3) | BIT(4) | BIT(5))</td></tr>
<tr class="memdesc:ga0efda63a135658ae9d70ed0f13ff0ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line control parity mask. <br /></td></tr>
<tr class="separator:ga0efda63a135658ae9d70ed0f13ff0ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad928a779a99f96dc5808d80d8ee09ba5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gad928a779a99f96dc5808d80d8ee09ba5">LCR_SET_BREAK_ENABLE</a>&#160;&#160;&#160;BIT(6)</td></tr>
<tr class="memdesc:gad928a779a99f96dc5808d80d8ee09ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line control register set break enable mask. <br /></td></tr>
<tr class="separator:gad928a779a99f96dc5808d80d8ee09ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2bd916f47a96ef67cf4f4d9be7108b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gabf2bd916f47a96ef67cf4f4d9be7108b">LCR_DLAB_SELECT_DL</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:gabf2bd916f47a96ef67cf4f4d9be7108b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line control register dlab mask. <br /></td></tr>
<tr class="separator:gabf2bd916f47a96ef67cf4f4d9be7108b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ac6e26903f2848772b729cddf1cd29e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga2ac6e26903f2848772b729cddf1cd29e">LSR_RECEIVER_READY</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:ga2ac6e26903f2848772b729cddf1cd29e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line status register receiver ready. <br /></td></tr>
<tr class="separator:ga2ac6e26903f2848772b729cddf1cd29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2e230078e0423a6f7681d30d8e3798"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga1a2e230078e0423a6f7681d30d8e3798">LSR_OVERRUN_ERROR</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga1a2e230078e0423a6f7681d30d8e3798"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line status register overrun error. <br /></td></tr>
<tr class="separator:ga1a2e230078e0423a6f7681d30d8e3798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33db06ef4a01ba3df88ea1ff7255032d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga33db06ef4a01ba3df88ea1ff7255032d">LSR_PARITY_ERROR</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga33db06ef4a01ba3df88ea1ff7255032d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line status register parity error. <br /></td></tr>
<tr class="separator:ga33db06ef4a01ba3df88ea1ff7255032d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8c453276843a913d454684a4069a58"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga3b8c453276843a913d454684a4069a58">LSR_FRAMING_ERROR</a>&#160;&#160;&#160;BIT(3)</td></tr>
<tr class="memdesc:ga3b8c453276843a913d454684a4069a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line status register framing error. <br /></td></tr>
<tr class="separator:ga3b8c453276843a913d454684a4069a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7627097cd345712b52b14a51fbb9356a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga7627097cd345712b52b14a51fbb9356a">LSR_BREAK_INTERRUPT</a>&#160;&#160;&#160;BIT(4)</td></tr>
<tr class="memdesc:ga7627097cd345712b52b14a51fbb9356a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line status register break interrupt. <br /></td></tr>
<tr class="separator:ga7627097cd345712b52b14a51fbb9356a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a9e9cf040bafea8d8a86f1569ead242"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga3a9e9cf040bafea8d8a86f1569ead242">LSR_TRANSMITTER_HOLDING_REGISTER_EMPTY</a>&#160;&#160;&#160;BIT(5)</td></tr>
<tr class="memdesc:ga3a9e9cf040bafea8d8a86f1569ead242"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line status register transmitter holding register empty. <br /></td></tr>
<tr class="separator:ga3a9e9cf040bafea8d8a86f1569ead242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9190bd9a868f59e4fd5a3e76e90b2386"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga9190bd9a868f59e4fd5a3e76e90b2386">LSR_TRANSMITTER_EMPTY</a>&#160;&#160;&#160;BIT(6)</td></tr>
<tr class="memdesc:ga9190bd9a868f59e4fd5a3e76e90b2386"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line status register transmitter empty. <br /></td></tr>
<tr class="separator:ga9190bd9a868f59e4fd5a3e76e90b2386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7afe0c8c2673984fc574786f8059df52"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga7afe0c8c2673984fc574786f8059df52">IER_ENABLE_RECEIVED_DATA_INTERRUPT</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:ga7afe0c8c2673984fc574786f8059df52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register enable received data interrupt. <br /></td></tr>
<tr class="separator:ga7afe0c8c2673984fc574786f8059df52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e150610858bc4b676f463b65cf8b9e9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga0e150610858bc4b676f463b65cf8b9e9">IER_ENABLE_TRANSMITTER_EMPTY_INTERRUPT</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga0e150610858bc4b676f463b65cf8b9e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register enable transmitter empty interrupt. <br /></td></tr>
<tr class="separator:ga0e150610858bc4b676f463b65cf8b9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d72bac6ba91c126d7cbe40b21125067"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga8d72bac6ba91c126d7cbe40b21125067">IER_ENABLE_RECEIVER_LINE_STATUS_INTERRUPT</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga8d72bac6ba91c126d7cbe40b21125067"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register enable receiver line status interrupt. <br /></td></tr>
<tr class="separator:ga8d72bac6ba91c126d7cbe40b21125067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a711fe12e6017bebcc7d086f0ea10f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga69a711fe12e6017bebcc7d086f0ea10f">IER_UNCHANGED_BITS</a>&#160;&#160;&#160;(BIT(3) | BIT(4) | BIT(5) | BIT(6) | BIT(7))</td></tr>
<tr class="memdesc:ga69a711fe12e6017bebcc7d086f0ea10f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register unchanged bits mask. <br /></td></tr>
<tr class="separator:ga69a711fe12e6017bebcc7d086f0ea10f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80134463e40501ac988b2b275fdcce60"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga80134463e40501ac988b2b275fdcce60">IIR_INTERRUPT_STATUS</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:ga80134463e40501ac988b2b275fdcce60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt identification register interrupt status mask. <br /></td></tr>
<tr class="separator:ga80134463e40501ac988b2b275fdcce60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d071bad54e38fdd9f14cd3be0f46b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga74d071bad54e38fdd9f14cd3be0f46b9">IIR_INTERRUPT_ORIGIN</a>&#160;&#160;&#160;(BIT(1) | BIT(2) | BIT(3))</td></tr>
<tr class="memdesc:ga74d071bad54e38fdd9f14cd3be0f46b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt identification register interrupt origin mask. <br /></td></tr>
<tr class="separator:ga74d071bad54e38fdd9f14cd3be0f46b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eeaa4018a3f83d123eea881983f70a1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga9eeaa4018a3f83d123eea881983f70a1">IIR_64_BYTE_FIFO</a>&#160;&#160;&#160;BIT(5)</td></tr>
<tr class="memdesc:ga9eeaa4018a3f83d123eea881983f70a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt identification register 64 byte FIFO mask. <br /></td></tr>
<tr class="separator:ga9eeaa4018a3f83d123eea881983f70a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32eb0e446021cd517ce250fc61392c5f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga32eb0e446021cd517ce250fc61392c5f">IIR_FIFO_STATUS</a>&#160;&#160;&#160;(BIT(6) | BIT(7))</td></tr>
<tr class="memdesc:ga32eb0e446021cd517ce250fc61392c5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt identification register FIFO status mask. <br /></td></tr>
<tr class="separator:ga32eb0e446021cd517ce250fc61392c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f6ea4f0e07fb12e8163349d4a95a87"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga13f6ea4f0e07fb12e8163349d4a95a87">FCR_ENABLE_FIFO</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:ga13f6ea4f0e07fb12e8163349d4a95a87"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO control register enable FIFO. <br /></td></tr>
<tr class="separator:ga13f6ea4f0e07fb12e8163349d4a95a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf306e9dc0f51f05584e7d9b1f760442d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaf306e9dc0f51f05584e7d9b1f760442d">FCR_CLEAR_RECEIVE_FIFO</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:gaf306e9dc0f51f05584e7d9b1f760442d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO control register clear receive FIFO. <br /></td></tr>
<tr class="separator:gaf306e9dc0f51f05584e7d9b1f760442d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990943af0dbd68dc7f41fbd2acf1ed3f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga990943af0dbd68dc7f41fbd2acf1ed3f">FCR_CLEAR_TRANSMIT_FIFO</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga990943af0dbd68dc7f41fbd2acf1ed3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO control register clear transmit FIFO. <br /></td></tr>
<tr class="separator:ga990943af0dbd68dc7f41fbd2acf1ed3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed424be3d89b098837d23561c4a04a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga5ed424be3d89b098837d23561c4a04a8">FCR_FIFO_INTERRUPT_TRIGGER_LEVEL</a>&#160;&#160;&#160;(BIT(6) | BIT(7))</td></tr>
<tr class="memdesc:ga5ed424be3d89b098837d23561c4a04a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO control register interrupt trigger level mask. <br /></td></tr>
<tr class="separator:ga5ed424be3d89b098837d23561c4a04a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126094edfacdb5b37c162ae16c8a56ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga126094edfacdb5b37c162ae16c8a56ab">UART_DELAY_US</a>&#160;&#160;&#160;20000</td></tr>
<tr class="memdesc:ga126094edfacdb5b37c162ae16c8a56ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay before retrying to read receiver buffer register when flushing it. <br /></td></tr>
<tr class="separator:ga126094edfacdb5b37c162ae16c8a56ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0b31963cd54f77e7493d534d8a2bf5a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gae0b31963cd54f77e7493d534d8a2bf5a">UART_MAX_TRIES</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gae0b31963cd54f77e7493d534d8a2bf5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of tries to read receiver buffer register when flushing it. <br /></td></tr>
<tr class="separator:gae0b31963cd54f77e7493d534d8a2bf5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gabe2e24e3b68fa430a865b2b98afa79a4"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group__uart.html#ga54dcfc42834e0f55df8676c5381f64d3">word_len</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gabe2e24e3b68fa430a865b2b98afa79a4">word_len_t</a></td></tr>
<tr class="memdesc:gabe2e24e3b68fa430a865b2b98afa79a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated type for specifying the word lenght parameter of the communication protocol. <br /></td></tr>
<tr class="separator:gabe2e24e3b68fa430a865b2b98afa79a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb076254374c4a07f6cbc7385a56f423"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group__uart.html#ga62d49d97117baa12d4ccc139f067ffdb">parity</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gabb076254374c4a07f6cbc7385a56f423">parity_t</a></td></tr>
<tr class="memdesc:gabb076254374c4a07f6cbc7385a56f423"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated type for specifying the parity parameter of the communication protocol. <br /></td></tr>
<tr class="separator:gabb076254374c4a07f6cbc7385a56f423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be85794f87bb907dc13afd7cf517f87"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group__uart.html#ga6aa174597b135a579c4669238f471105">no_stop_bits</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga4be85794f87bb907dc13afd7cf517f87">no_stop_bits_t</a></td></tr>
<tr class="memdesc:ga4be85794f87bb907dc13afd7cf517f87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated type for specifying the number of stop bits parameter of the communication protocol. <br /></td></tr>
<tr class="separator:ga4be85794f87bb907dc13afd7cf517f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a278341de54ab62d2b4f9dbab137e07"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group__uart.html#ga598aa077992ce6f68c609808961b16a0">fifo_int_trigger_level</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga1a278341de54ab62d2b4f9dbab137e07">fifo_int_trigger_level_t</a></td></tr>
<tr class="memdesc:ga1a278341de54ab62d2b4f9dbab137e07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated type for specifying the FIFO interrupt trigger level. <br /></td></tr>
<tr class="separator:ga1a278341de54ab62d2b4f9dbab137e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeaa41e9dfd6859dfd91af954e2df00f"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group__uart.html#ga307372288602ea8501c646dd2070ab20">interrupt_origin</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaeeaa41e9dfd6859dfd91af954e2df00f">interrupt_origin_t</a></td></tr>
<tr class="memdesc:gaeeaa41e9dfd6859dfd91af954e2df00f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated type for representing the origin of the interrupt. <br /></td></tr>
<tr class="separator:gaeeaa41e9dfd6859dfd91af954e2df00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c25ca1c0f55a1f933d7dc07cc90e3b9"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group__uart.html#gad69d56e458c2228695b44e7a9b2446dd">fifo_status</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga9c25ca1c0f55a1f933d7dc07cc90e3b9">fifo_status_t</a></td></tr>
<tr class="memdesc:ga9c25ca1c0f55a1f933d7dc07cc90e3b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated type for representing the FIFO status. <br /></td></tr>
<tr class="separator:ga9c25ca1c0f55a1f933d7dc07cc90e3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166712c10fd306ea6bffdc1926573627"><td class="memItemLeft" align="right" valign="top">
typedef struct <a class="el" href="structinterrupt__identification.html">interrupt_identification</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga166712c10fd306ea6bffdc1926573627">interrupt_identification_t</a></td></tr>
<tr class="memdesc:ga166712c10fd306ea6bffdc1926573627"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt identification info. <br /></td></tr>
<tr class="separator:ga166712c10fd306ea6bffdc1926573627"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga54dcfc42834e0f55df8676c5381f64d3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga54dcfc42834e0f55df8676c5381f64d3">word_len</a> { <a class="el" href="group__uart.html#gga54dcfc42834e0f55df8676c5381f64d3abaf2f1716107773d12e26dc368aba9e5">WORD_LEN_5_BITS</a> = 0, 
<a class="el" href="group__uart.html#gga54dcfc42834e0f55df8676c5381f64d3a097069665ba0bd123b06a8fd7c0acbf7">WORD_LEN_6_BITS</a> = 1, 
<a class="el" href="group__uart.html#gga54dcfc42834e0f55df8676c5381f64d3a785f16c9bb70a94bb5fa923a9b2073af">WORD_LEN_7_BITS</a> = 2, 
<a class="el" href="group__uart.html#gga54dcfc42834e0f55df8676c5381f64d3a9467ab32491c7209065f0d0e683cf005">WORD_LEN_8_BITS</a> = 3
 }</td></tr>
<tr class="memdesc:ga54dcfc42834e0f55df8676c5381f64d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated type for specifying the word lenght parameter of the communication protocol.  <a href="group__uart.html#ga54dcfc42834e0f55df8676c5381f64d3">More...</a><br /></td></tr>
<tr class="separator:ga54dcfc42834e0f55df8676c5381f64d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d49d97117baa12d4ccc139f067ffdb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga62d49d97117baa12d4ccc139f067ffdb">parity</a> { <br />
&#160;&#160;<a class="el" href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdba90674e2854f8cd4ce76ea0b4cd4546cc">PARITY_NONE</a> = 0, 
<a class="el" href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdba41443d13b163ffeaf59c4667472bc49c">PARITY_ODD</a> = 1, 
<a class="el" href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdbae6172576b70fc73aefabd529c103c9b8">PARITY_EVEN</a> = 3, 
<a class="el" href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdba8eeff3cfe6d6c5485fe51e6bbaf63ab3">PARITY_ONE</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group__uart.html#gga62d49d97117baa12d4ccc139f067ffdbab64bf159007d02ae19b88748bc20dd81">PARITY_ZERO</a> = 7
<br />
 }</td></tr>
<tr class="memdesc:ga62d49d97117baa12d4ccc139f067ffdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated type for specifying the parity parameter of the communication protocol.  <a href="group__uart.html#ga62d49d97117baa12d4ccc139f067ffdb">More...</a><br /></td></tr>
<tr class="separator:ga62d49d97117baa12d4ccc139f067ffdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aa174597b135a579c4669238f471105"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga6aa174597b135a579c4669238f471105">no_stop_bits</a> { <a class="el" href="group__uart.html#gga6aa174597b135a579c4669238f471105ad5532387a525860bca665f556b235a61">STOP_BITS_1</a> = 0, 
<a class="el" href="group__uart.html#gga6aa174597b135a579c4669238f471105a47dc89ff50980f11f25190d3a05ed055">STOP_BITS_2</a> = 1
 }</td></tr>
<tr class="memdesc:ga6aa174597b135a579c4669238f471105"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated type for specifying the number of stop bits parameter of the communication protocol.  <a href="group__uart.html#ga6aa174597b135a579c4669238f471105">More...</a><br /></td></tr>
<tr class="separator:ga6aa174597b135a579c4669238f471105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga598aa077992ce6f68c609808961b16a0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga598aa077992ce6f68c609808961b16a0">fifo_int_trigger_level</a> { <a class="el" href="group__uart.html#gga598aa077992ce6f68c609808961b16a0a324a56513ad1e6068ecc295965093321">FIFO_1_BYTE</a> = 0, 
<a class="el" href="group__uart.html#gga598aa077992ce6f68c609808961b16a0ac907b3f68f94fc48cfa3aebd15245fd8">FIFO_4_BYTES</a> = 1, 
<a class="el" href="group__uart.html#gga598aa077992ce6f68c609808961b16a0ab9e1e48875547dc551b7c8c5454a4727">FIFO_8_BYTES</a> = 2, 
<a class="el" href="group__uart.html#gga598aa077992ce6f68c609808961b16a0ad2f5a2a092234eb04ea981eb340c9412">FIFO_14_BYTES</a> = 3
 }</td></tr>
<tr class="memdesc:ga598aa077992ce6f68c609808961b16a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated type for specifying the FIFO interrupt trigger level.  <a href="group__uart.html#ga598aa077992ce6f68c609808961b16a0">More...</a><br /></td></tr>
<tr class="separator:ga598aa077992ce6f68c609808961b16a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga307372288602ea8501c646dd2070ab20"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga307372288602ea8501c646dd2070ab20">interrupt_origin</a> { <br />
&#160;&#160;<a class="el" href="group__uart.html#gga307372288602ea8501c646dd2070ab20a02b6c676ce9b93ea9670e5ee280985f6">INT_ORIGIN_MODEM_STATUS</a> = 0, 
<a class="el" href="group__uart.html#gga307372288602ea8501c646dd2070ab20a92dbe8a49329211ecaabb3cdc677f9f4">INT_ORIGIN_TRANSMITTER_EMPTY</a> = 1, 
<a class="el" href="group__uart.html#gga307372288602ea8501c646dd2070ab20afed6c50aef4cf567c3af39407070eaca">INT_ORIGIN_CHAR_TIMEOUT</a> = 6, 
<a class="el" href="group__uart.html#gga307372288602ea8501c646dd2070ab20aca7b9bbf00dbcf600aabe18f189c3859">INT_ORIGIN_RECEIVED_DATA</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group__uart.html#gga307372288602ea8501c646dd2070ab20a645a7449bbdfc48aeb346cbb3b5c97de">INT_ORIGIN_LINE_STATUS</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:ga307372288602ea8501c646dd2070ab20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated type for representing the origin of the interrupt.  <a href="group__uart.html#ga307372288602ea8501c646dd2070ab20">More...</a><br /></td></tr>
<tr class="separator:ga307372288602ea8501c646dd2070ab20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad69d56e458c2228695b44e7a9b2446dd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gad69d56e458c2228695b44e7a9b2446dd">fifo_status</a> { <a class="el" href="group__uart.html#ggad69d56e458c2228695b44e7a9b2446ddabe035f29d7f2323f11006b228d714a09">NO_FIFO</a> = 0, 
<a class="el" href="group__uart.html#ggad69d56e458c2228695b44e7a9b2446dda0e6d88bc473b9720343d4fa4bade1752">FIFO_UNUSABLE</a> = 2, 
<a class="el" href="group__uart.html#ggad69d56e458c2228695b44e7a9b2446dda24e8a278e1b012c2087925cd26bbdd9c">FIFO_ENABLED</a> = 3
 }</td></tr>
<tr class="memdesc:gad69d56e458c2228695b44e7a9b2446dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated type for representing the FIFO status.  <a href="group__uart.html#gad69d56e458c2228695b44e7a9b2446dd">More...</a><br /></td></tr>
<tr class="separator:gad69d56e458c2228695b44e7a9b2446dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gada1e08319ec7cbdee656119d432065a0"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gada1e08319ec7cbdee656119d432065a0">com1_subscribe_int</a> (uint8_t *bit_no)</td></tr>
<tr class="memdesc:gada1e08319ec7cbdee656119d432065a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Subscribes COM1 interrupts.  <a href="group__uart.html#gada1e08319ec7cbdee656119d432065a0">More...</a><br /></td></tr>
<tr class="separator:gada1e08319ec7cbdee656119d432065a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085298fb12885a08ca7ad943fdd5b22d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga085298fb12885a08ca7ad943fdd5b22d">com1_unsubscribe_int</a> ()</td></tr>
<tr class="memdesc:ga085298fb12885a08ca7ad943fdd5b22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unsubscribes COM1 interrupts.  <a href="group__uart.html#ga085298fb12885a08ca7ad943fdd5b22d">More...</a><br /></td></tr>
<tr class="separator:ga085298fb12885a08ca7ad943fdd5b22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2820f530017133c17706dbc238f738d9"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga2820f530017133c17706dbc238f738d9">com1_ih</a> ()</td></tr>
<tr class="memdesc:ga2820f530017133c17706dbc238f738d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM1 interrupt handler. <br /></td></tr>
<tr class="separator:ga2820f530017133c17706dbc238f738d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e27c3effc4daed84fb28ade5e853cb"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gac9e27c3effc4daed84fb28ade5e853cb">uart_handle_error</a> ()</td></tr>
<tr class="memdesc:gac9e27c3effc4daed84fb28ade5e853cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handles a serial port error interrupt. <br /></td></tr>
<tr class="separator:gac9e27c3effc4daed84fb28ade5e853cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4aa4e56e05d1a1907de15efa9f098dd"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gad4aa4e56e05d1a1907de15efa9f098dd">uart_identify_interrupt</a> (<a class="el" href="group__uart.html#ga166712c10fd306ea6bffdc1926573627">interrupt_identification_t</a> *int_ident)</td></tr>
<tr class="memdesc:gad4aa4e56e05d1a1907de15efa9f098dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indentifies the serial port interrupt.  <a href="group__uart.html#gad4aa4e56e05d1a1907de15efa9f098dd">More...</a><br /></td></tr>
<tr class="separator:gad4aa4e56e05d1a1907de15efa9f098dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac56dcef886bb66f75de8fe196316995d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gac56dcef886bb66f75de8fe196316995d">uart_config_params</a> (<a class="el" href="group__uart.html#gabe2e24e3b68fa430a865b2b98afa79a4">word_len_t</a> <a class="el" href="group__uart.html#ga54dcfc42834e0f55df8676c5381f64d3">word_len</a>, <a class="el" href="group__uart.html#gabb076254374c4a07f6cbc7385a56f423">parity_t</a> <a class="el" href="group__uart.html#ga62d49d97117baa12d4ccc139f067ffdb">parity</a>, <a class="el" href="group__uart.html#ga4be85794f87bb907dc13afd7cf517f87">no_stop_bits_t</a> <a class="el" href="group__uart.html#ga6aa174597b135a579c4669238f471105">no_stop_bits</a>, uint16_t bit_rate)</td></tr>
<tr class="memdesc:gac56dcef886bb66f75de8fe196316995d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the parameters of the serial port.  <a href="group__uart.html#gac56dcef886bb66f75de8fe196316995d">More...</a><br /></td></tr>
<tr class="separator:gac56dcef886bb66f75de8fe196316995d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5a56e4469594d67651f2b6d9d380f56"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gab5a56e4469594d67651f2b6d9d380f56">uart_config_int</a> (bool received_data_int, bool transmitter_empty_int, bool receiver_line_status_int)</td></tr>
<tr class="memdesc:gab5a56e4469594d67651f2b6d9d380f56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the interrupts of the serial port.  <a href="group__uart.html#gab5a56e4469594d67651f2b6d9d380f56">More...</a><br /></td></tr>
<tr class="separator:gab5a56e4469594d67651f2b6d9d380f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf159013e818705c412e6585603c55da2"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaf159013e818705c412e6585603c55da2">uart_enable_fifo</a> (<a class="el" href="group__uart.html#ga1a278341de54ab62d2b4f9dbab137e07">fifo_int_trigger_level_t</a> trigger_level)</td></tr>
<tr class="memdesc:gaf159013e818705c412e6585603c55da2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables serial port hardware FIFOs.  <a href="group__uart.html#gaf159013e818705c412e6585603c55da2">More...</a><br /></td></tr>
<tr class="separator:gaf159013e818705c412e6585603c55da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab82e10e73e8b9986637482bc794f33e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaab82e10e73e8b9986637482bc794f33e">uart_disable_fifo</a> ()</td></tr>
<tr class="memdesc:gaab82e10e73e8b9986637482bc794f33e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables serial port hardware FIFOs.  <a href="group__uart.html#gaab82e10e73e8b9986637482bc794f33e">More...</a><br /></td></tr>
<tr class="separator:gaab82e10e73e8b9986637482bc794f33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1975f8b129ad7fe81b0199dadabc703a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga1975f8b129ad7fe81b0199dadabc703a">uart_set_bit_rate</a> (uint16_t bit_rate)</td></tr>
<tr class="memdesc:ga1975f8b129ad7fe81b0199dadabc703a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the bit rate for the serial port.  <a href="group__uart.html#ga1975f8b129ad7fe81b0199dadabc703a">More...</a><br /></td></tr>
<tr class="separator:ga1975f8b129ad7fe81b0199dadabc703a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d220a27d08a43a58c904f3f2113d14"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gac3d220a27d08a43a58c904f3f2113d14">uart_init_sw_queues</a> ()</td></tr>
<tr class="memdesc:gac3d220a27d08a43a58c904f3f2113d14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes serial port software queues.  <a href="group__uart.html#gac3d220a27d08a43a58c904f3f2113d14">More...</a><br /></td></tr>
<tr class="separator:gac3d220a27d08a43a58c904f3f2113d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd1e39d413095e8cb2d5026e6232e65"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaffd1e39d413095e8cb2d5026e6232e65">uart_delete_sw_queues</a> ()</td></tr>
<tr class="memdesc:gaffd1e39d413095e8cb2d5026e6232e65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frees the memory allocated for serial port software queues. <br /></td></tr>
<tr class="separator:gaffd1e39d413095e8cb2d5026e6232e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga044300424f25aaf6d622538cafe79d90"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga044300424f25aaf6d622538cafe79d90">uart_receive_bytes</a> ()</td></tr>
<tr class="memdesc:ga044300424f25aaf6d622538cafe79d90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receives bytes from the serial port and puts them in a software queue.  <a href="group__uart.html#ga044300424f25aaf6d622538cafe79d90">More...</a><br /></td></tr>
<tr class="separator:ga044300424f25aaf6d622538cafe79d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8219117bdd64ba6474c847fd89efbd41"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga8219117bdd64ba6474c847fd89efbd41">uart_send_bytes</a> ()</td></tr>
<tr class="memdesc:ga8219117bdd64ba6474c847fd89efbd41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sends bytes from a software queue into the serial port.  <a href="group__uart.html#ga8219117bdd64ba6474c847fd89efbd41">More...</a><br /></td></tr>
<tr class="separator:ga8219117bdd64ba6474c847fd89efbd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00a2984ead2b73e2871dfda7c1ac49e3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga00a2984ead2b73e2871dfda7c1ac49e3">uart_send_byte</a> (uint8_t byte)</td></tr>
<tr class="memdesc:ga00a2984ead2b73e2871dfda7c1ac49e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds a byte to the software queue of bytes to be sent and tries to send bytes.  <a href="group__uart.html#ga00a2984ead2b73e2871dfda7c1ac49e3">More...</a><br /></td></tr>
<tr class="separator:ga00a2984ead2b73e2871dfda7c1ac49e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac447d0f6cdbf08eb8522cebae17e7e77"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gac447d0f6cdbf08eb8522cebae17e7e77">uart_read_byte</a> (uint8_t *byte)</td></tr>
<tr class="memdesc:gac447d0f6cdbf08eb8522cebae17e7e77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads a byte from the software queue of bytes received.  <a href="group__uart.html#gac447d0f6cdbf08eb8522cebae17e7e77">More...</a><br /></td></tr>
<tr class="separator:gac447d0f6cdbf08eb8522cebae17e7e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac45f99478cc354b6836c7bfbcb84d679"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gac45f99478cc354b6836c7bfbcb84d679">uart_received_bytes</a> ()</td></tr>
<tr class="memdesc:gac45f99478cc354b6836c7bfbcb84d679"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if there are unread received bytes in the software queue.  <a href="group__uart.html#gac45f99478cc354b6836c7bfbcb84d679">More...</a><br /></td></tr>
<tr class="separator:gac45f99478cc354b6836c7bfbcb84d679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadce4962e8e0ec14a02056e7d8db4eb28"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gadce4962e8e0ec14a02056e7d8db4eb28">uart_flush_received_bytes</a> (uint8_t *no_bytes, uint8_t *<a class="el" href="group__canvas.html#ga68ff4f58382ab8a42f53d17ff22007a3">first</a>, uint8_t *<a class="el" href="group__canvas.html#ga2681df6f3cada25746895f63ffbede9e">last</a>)</td></tr>
<tr class="memdesc:gadce4962e8e0ec14a02056e7d8db4eb28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flushes all bytes being received from the serial port.  <a href="group__uart.html#gadce4962e8e0ec14a02056e7d8db4eb28">More...</a><br /></td></tr>
<tr class="separator:gadce4962e8e0ec14a02056e7d8db4eb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac96631fa37beaf3259b9237b806c1f98"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gac96631fa37beaf3259b9237b806c1f98">uart_clear_hw_fifos</a> ()</td></tr>
<tr class="memdesc:gac96631fa37beaf3259b9237b806c1f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears both serial port hardware FIFOs.  <a href="group__uart.html#gac96631fa37beaf3259b9237b806c1f98">More...</a><br /></td></tr>
<tr class="separator:gac96631fa37beaf3259b9237b806c1f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>File dedicated to the interaction with the serial port. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
</small></address>
</body>
</html>
