# do simulate.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vlog 10.7d Compiler 2019.02 Feb 15 2019
# Start time: 20:12:08 on Jan 08,2025
# vlog -sv /fs/student/harim_choe/Solving-SAT-in-FPGA-UCSB/rtl/src/AXI4_Memory_Controller.v 
# -- Compiling module AXI4_Memory_Controller
# 
# Top level modules:
# 	AXI4_Memory_Controller
# End time: 20:12:11 on Jan 08,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7d Compiler 2019.02 Feb 15 2019
# Start time: 20:12:11 on Jan 08,2025
# vlog -sv /fs/student/harim_choe/Solving-SAT-in-FPGA-UCSB/rtl/tb/AXI4_Memory_Controller_tb.v 
# -- Compiling module AXI4_Memory_Controller_tb
# 
# Top level modules:
# 	AXI4_Memory_Controller_tb
# End time: 20:12:11 on Jan 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c AXI4_Memory_Controller_tb -do "run -all; quit" 
# Start time: 20:12:11 on Jan 08,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  ModelSim SE-64 10.7d Feb 15 2019 Linux 4.18.0-553.33.1.el8_10.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.AXI4_Memory_Controller_tb(fast)
# run -all
# ========================================
# TESTCASE: SINGLE BEAT WRITE (BURST HANDLING)
# [100000] TB: SINGLE BEAT WRITE => addr=0x00000004, data=0xdeadbeef
# ** single-beat handshake done
#   => PASS: BRESP=OKAY
# ========================================
# TESTCASE: MULTI-BEAT WRITE (4 beats) => Clause Table
# [155000] TB: MULTI-BEAT WRITE => base=0x00010000, beats=4
# [165000] TB: AW handshake => base=0x00010000, len=3
# [165000] TB:  Writing beat 0 => wdata=0xc0000000, wlast=0
# [175000] TB:   => W handshake done for beat 0
# [185000] TB:  Writing beat 1 => wdata=0xc0000001, wlast=0
# [195000] TB:   => W handshake done for beat 1
# [205000] TB:  Writing beat 2 => wdata=0xc0000002, wlast=0
# [215000] TB:   => W handshake done for beat 2
# [225000] TB:  Writing beat 3 => wdata=0xc0000003, wlast=1
# [235000] TB:   => W handshake done for beat 3
# [255000] TB:  => BVALID handshake => bresp=0x00
#   => PASS: multi-beat write => OKAY
# ========================================
# TESTCASE: WAIT-STATE HANDLING => single write with manual stall
#   => PASS: Wait-state single write => OKAY
# ========================================
# TESTCASE: OUT-OF-RANGE ADDRESS => Expect SLVERR
# [335000] TB: SINGLE BEAT WRITE => addr=0xfffff000, data=0xbad0beef
# ** single-beat handshake done
#   => PASS: SLVERR as expected
# ========================================
# TESTCASE: INVALID BURST (FIXED=00) => Expect SLVERR
#   => PASS: invalid burst => SLVERR
# ========================================
# TESTCASE: MULTI-BEAT READ => pipelined => varcl2 region
# [455000] TB: MULTI-BEAT READ => base=0x00030200, beats=3
# [495000] TB: READ beat 0 => rdata=0x00000001, rresp=00, rlast=0
# [505000] TB: READ beat 1 => rdata=0x00000001, rresp=00, rlast=0
# [515000] TB: READ beat 2 => rdata=0x00000001, rresp=00, rlast=0
#   => PASS: multi-beat read => OKAY
# ====================================================
# TEST SUMMARY => test_passed=6, test_failed=0
# ALL PASSED!
# ** Note: $stop    : /fs/student/harim_choe/Solving-SAT-in-FPGA-UCSB/rtl/tb/AXI4_Memory_Controller_tb.v(209)
#    Time: 725 ns  Iteration: 0  Instance: /AXI4_Memory_Controller_tb
# Break at /fs/student/harim_choe/Solving-SAT-in-FPGA-UCSB/rtl/tb/AXI4_Memory_Controller_tb.v line 209
# Stopped at /fs/student/harim_choe/Solving-SAT-in-FPGA-UCSB/rtl/tb/AXI4_Memory_Controller_tb.v line 209
#  quit
# End time: 20:12:12 on Jan 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
