





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-44687.html">
    <link rel="next" href="x86-46760.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-44687.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-46760.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">DIV             Division, Unsigned                   Flags: O D I T S Z A P C</span></span><br /><span class="line">                                                            ? - - - ? ? ? ? ?</span><br /><span class="line"><span class="ngb">DIV</span> source</span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   AL ← AX / source</span><br /><span class="line">                AH ← remainder</span><br /><span class="line">             or</span><br /><span class="line">                AX ← DX:AX / source</span><br /><span class="line">                DX ← remainder</span><br /><span class="line">             or</span><br /><span class="line">                EAX ← EDX:EAX / source  ; 386+</span><br /><span class="line">                EDX ← remainder</span><br /><span class="line"></span><br /><span class="line">    DIV performs an unsigned division. The dividend is implicit; only</span><br /><span class="line">    the divisor is given as an operand. The type of the divisor</span><br /><span class="line">    determines which registers are used:</span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Size   Dividend  Divisor   Quotient  Remainder</span></span><br /><span class="line">        byte      AX      r/m8        AL        AH</span><br /><span class="line">        word    DX:AX     r/m16       AX        DX</span><br /><span class="line">        dword  EDX:EAX    r/m32       EAX       EDX    ; 386+</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Notes</span></span><br /><span class="line">    If the result is too large to fit in the destination, an INT 0</span><br /><span class="line">    (Divide by Zero) is generated, and the quotient and remainder are</span><br /><span class="line">    undefined.</span><br /><span class="line"></span><br /><span class="line">    When an Interrupt 0 (Divide by Zero) is generated, the saved CS:IP</span><br /><span class="line">    value on the 80286+ points to the instruction that failed (the DIV</span><br /><span class="line">    instruction).  On the 8086, however, CS:IP points to the</span><br /><span class="line">    instruction following the failed DIV instruction.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    F6 /6       DIV  r/m8</span><br /><span class="line">    F7 /6       DIV  r/m16</span><br /><span class="line">    F7 /6       DIV  r/m32</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Length and timing</span></span><br /><span class="line">    Operands    Bytes   8088    186     286     386     486     Pentium</span><br /><span class="line">    r8           2     80-90     29     14      14      16      17   NP</span><br /><span class="line">    r16          2    144-162    38     22      22      24      25   NP</span><br /><span class="line">    r32          2       -       -       -      38      40      41   NP</span><br /><span class="line">    mem8    2+d(0-2)   86-96+EA  35     17      17      16      17   NP</span><br /><span class="line">    mem16   2+d(0-2)  150-168+EA 44     25      25      24      25   NP</span><br /><span class="line">    mem32   2+d(0-2)     -       -       -      41      40      41   NP</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-51378.html">IDIV</a></li>
        
          <li><a href="x86-149277.html">SHR</a></li>
        
          <li><a href="x86-150912.html">SHRD</a></li>
        
          <li><a href="x86-7032.html">AAD</a></li>
        
          <li><a href="x86-7638.html">AAM</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

