
*** Running vivado
    with args -log design_1_Arty_RGB_RTL_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Arty_RGB_RTL_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_Arty_RGB_RTL_0_0.tcl -notrace
Command: synth_design -top design_1_Arty_RGB_RTL_0_0 -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 351.930 ; gain = 97.023
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Arty_RGB_RTL_0_0' [c:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/ip/design_1_Arty_RGB_RTL_0_0/synth/design_1_Arty_RGB_RTL_0_0.vhd:75]
	Parameter Note bound to: CLK_freq>=PWM_freq*LED_reso - type: string 
	Parameter clk_freq_MHz bound to: 100 - type: integer 
	Parameter pwm_freq_hz bound to: 1000 - type: integer 
	Parameter led_bit_reso bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RGB_controller' declared at 'c:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/ipshared/da46/src/RGB_controller.vhd:26' bound to instance 'U0' of component 'RGB_controller' [c:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/ip/design_1_Arty_RGB_RTL_0_0/synth/design_1_Arty_RGB_RTL_0_0.vhd:113]
INFO: [Synth 8-638] synthesizing module 'RGB_controller' [c:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/ipshared/da46/src/RGB_controller.vhd:51]
	Parameter Note bound to: CLK_freq>=PWM_freq*LED_reso - type: string 
	Parameter clk_freq_MHz bound to: 100 - type: integer 
	Parameter pwm_freq_hz bound to: 1000 - type: integer 
	Parameter led_bit_reso bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RGB_controller' (1#1) [c:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/ipshared/da46/src/RGB_controller.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_Arty_RGB_RTL_0_0' (2#1) [c:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/ip/design_1_Arty_RGB_RTL_0_0/synth/design_1_Arty_RGB_RTL_0_0.vhd:75]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 404.016 ; gain = 149.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 404.016 ; gain = 149.109
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 700.000 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 700.000 ; gain = 445.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 700.000 ; gain = 445.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 700.000 ; gain = 445.094
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "freq_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pwm_counter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element freq_counter_reg was removed.  [c:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/ipshared/da46/src/RGB_controller.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element pwm_counter_reg was removed.  [c:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/ipshared/da46/src/RGB_controller.vhd:81]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 700.000 ; gain = 445.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RGB_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U0/pwm_counter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U0/freq_counter_reg was removed.  [c:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/ipshared/da46/src/RGB_controller.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element U0/pwm_counter_reg was removed.  [c:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/ipshared/da46/src/RGB_controller.vhd:81]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 700.000 ; gain = 445.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 719.492 ; gain = 464.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 719.566 ; gain = 464.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 741.422 ; gain = 486.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 741.422 ; gain = 486.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 741.422 ; gain = 486.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 741.422 ; gain = 486.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 741.422 ; gain = 486.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 741.422 ; gain = 486.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 741.422 ; gain = 486.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT1   |     4|
|3     |LUT2   |    22|
|4     |LUT3   |     2|
|5     |LUT4   |    52|
|6     |LUT5   |     3|
|7     |LUT6   |    19|
|8     |FDRE   |    24|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   132|
|2     |  U0     |RGB_controller |   132|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 741.422 ; gain = 486.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 741.422 ; gain = 190.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 741.422 ; gain = 486.516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 742.809 ; gain = 487.902
INFO: [Common 17-1381] The checkpoint 'C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.runs/design_1_Arty_RGB_RTL_0_0_synth_1/design_1_Arty_RGB_RTL_0_0.dcp' has been generated.
