

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s'
================================================================
* Date:           Thu Jul 11 13:31:00 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.935 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      107|      107|  0.535 us|  0.535 us|  107|  107|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      105|      105|         3|          1|          1|   104|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer5_out, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %layer4_out, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln109 = store i7 0, i7 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 9 'store' 'store_ln109' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln109 = br void %entry2.i" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 10 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%icmp_ln109 = icmp_eq  i7 %indvar_flatten_load, i7 104" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 12 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln109 = add i7 %indvar_flatten_load, i7 1" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 13 'add' 'add_ln109' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc15, void %for.end17" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 14 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sX_1_load = load i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 15 'load' 'sX_1_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%icmp_ln55 = icmp_eq  i32 %sX_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 16 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pX_1_load = load i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 17 'load' 'pX_1_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %if.end.i, void %land.lhs.true.i" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 18 'br' 'br_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pY_1_load = load i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 19 'load' 'pY_1_load' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.88ns)   --->   "%icmp_ln55_5 = icmp_sgt  i32 %pY_1_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 20 'icmp' 'icmp_ln55_5' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.88ns)   --->   "%icmp_ln55_6 = icmp_sgt  i32 %pX_1_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 21 'icmp' 'icmp_ln55_6' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.88ns)   --->   "%add_ln76 = add i32 %pX_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 22 'add' 'add_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%icmp_ln76 = icmp_eq  i32 %add_ln76, i32 13" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 23 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %if.else40.i, void %if.then29.i" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 24 'br' 'br_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln89 = store i32 %add_ln76, i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:89->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 25 'store' 'store_ln89' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%select_ln91 = select i1 %icmp_ln55, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:91->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 26 'select' 'select_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln91 = add i32 %sX_1_load, i32 %select_ln91" [firmware/nnet_utils/nnet_pooling_stream.h:91->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 27 'add' 'add_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:91->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 28 'store' 'store_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln78 = store i32 0, i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:78->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 30 'store' 'store_ln78' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln79 = store i32 0, i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:79->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 31 'store' 'store_ln79' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pY_1_load_1 = load i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 32 'load' 'pY_1_load_1' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.88ns)   --->   "%add_ln80 = add i32 %pY_1_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 33 'add' 'add_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.88ns)   --->   "%icmp_ln80 = icmp_eq  i32 %add_ln80, i32 8" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 34 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %if.else.i, void %if.then32.i" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 35 'br' 'br_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln84 = store i32 %add_ln80, i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:84->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 36 'store' 'store_ln84' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln81 = store i32 0, i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:81->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 37 'store' 'store_ln81' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln83 = br void %if.end39.i" [firmware/nnet_utils/nnet_pooling_stream.h:83->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 38 'br' 'br_ln83' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln111 = store i7 %add_ln109, i7 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 39 'store' 'store_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln111 = br void %entry2.i" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 40 'br' 'br_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.93>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 104, i64 104, i64 104"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [firmware/nnet_utils/nnet_pooling_stream.h:113]   --->   Operation 43 'specpipeline' 'specpipeline_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 44 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.26ns)   --->   "%layer4_out_read = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %layer4_out" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 45 'read' 'layer4_out_read' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 104> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i40 %layer4_out_read" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 46 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln115_8 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %layer4_out_read, i32 20, i32 29" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 47 'partselect' 'trunc_ln115_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln115_9 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %layer4_out_read, i32 30, i32 39" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 48 'partselect' 'trunc_ln115_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln115_s = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %layer4_out_read, i32 10, i32 19" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 49 'partselect' 'trunc_ln115_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.61ns)   --->   "%p_s = memshiftread i10 @_ssdm_op_MemShiftRead.[13 x i10]P0A, i10 12, i10 %trunc_ln115, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 50 'memshiftread' 'p_s' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 10> <Depth = 13> <ShiftMem>
ST_2 : Operation 51 [1/1] (0.61ns)   --->   "%p_3 = memshiftread i10 @_ssdm_op_MemShiftRead.[13 x i10]P0A, i10 12, i10 %trunc_ln115_s, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 51 'memshiftread' 'p_3' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 10> <Depth = 13> <ShiftMem>
ST_2 : Operation 52 [1/1] (0.61ns)   --->   "%p_4 = memshiftread i10 @_ssdm_op_MemShiftRead.[13 x i10]P0A, i10 12, i10 %trunc_ln115_8, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 52 'memshiftread' 'p_4' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 10> <Depth = 13> <ShiftMem>
ST_2 : Operation 53 [1/1] (0.61ns)   --->   "%p_0 = memshiftread i10 @_ssdm_op_MemShiftRead.[13 x i10]P0A, i10 12, i10 %trunc_ln115_9, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 53 'memshiftread' 'p_0' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 10> <Depth = 13> <ShiftMem>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10 = load i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 54 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11 = load i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 55 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12 = load i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 56 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13 = load i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 57 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_26 = load i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 58 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_27 = load i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 59 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_28 = load i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 60 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_29 = load i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 61 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln214 = store i10 %p_s, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 62 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln214 = store i10 %p_3, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 63 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln214 = store i10 %p_4, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 64 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln214 = store i10 %p_0, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 65 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln214 = store i10 %trunc_ln115, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 66 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln214 = store i10 %trunc_ln115_s, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 67 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln214 = store i10 %trunc_ln115_8, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 68 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln214 = store i10 %trunc_ln115_9, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 69 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sY_1_load = load i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 70 'load' 'sY_1_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.88ns)   --->   "%icmp_ln55_4 = icmp_eq  i32 %sY_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 71 'icmp' 'icmp_ln55_4' <Predicate = (icmp_ln55)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_2)   --->   "%and_ln55 = and i1 %icmp_ln55_5, i1 %icmp_ln55_6" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 72 'and' 'and_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_2 = and i1 %and_ln55, i1 %icmp_ln55_4" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 73 'and' 'and_ln55_2' <Predicate = (icmp_ln55)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %and_ln55_2, void %if.end.i, void %for.body19.i" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 74 'br' 'br_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.72ns)   --->   "%icmp_ln65 = icmp_ult  i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10, i10 %p_s" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 75 'icmp' 'icmp_ln65' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln65 = xor i1 %icmp_ln65, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 76 'xor' 'xor_ln65' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln65, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10, i10 %p_s" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 77 'select' 'select_ln65' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.72ns)   --->   "%icmp_ln65_21 = icmp_ult  i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_26, i10 %trunc_ln115" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 78 'icmp' 'icmp_ln65_21' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_21)   --->   "%xor_ln65_21 = xor i1 %icmp_ln65_21, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 79 'xor' 'xor_ln65_21' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_21 = select i1 %xor_ln65_21, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_26, i10 %trunc_ln115" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 80 'select' 'select_ln65_21' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.72ns)   --->   "%icmp_ln65_22 = icmp_ult  i10 %select_ln65, i10 %select_ln65_21" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 81 'icmp' 'icmp_ln65_22' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_22)   --->   "%xor_ln65_22 = xor i1 %icmp_ln65_22, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 82 'xor' 'xor_ln65_22' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_22 = select i1 %xor_ln65_22, i10 %select_ln65, i10 %select_ln65_21" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 83 'select' 'select_ln65_22' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.72ns)   --->   "%icmp_ln65_23 = icmp_ult  i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11, i10 %p_3" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 84 'icmp' 'icmp_ln65_23' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_23)   --->   "%xor_ln65_23 = xor i1 %icmp_ln65_23, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 85 'xor' 'xor_ln65_23' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_23 = select i1 %xor_ln65_23, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11, i10 %p_3" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 86 'select' 'select_ln65_23' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.72ns)   --->   "%icmp_ln65_24 = icmp_ult  i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_27, i10 %trunc_ln115_s" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 87 'icmp' 'icmp_ln65_24' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_24)   --->   "%xor_ln65_24 = xor i1 %icmp_ln65_24, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 88 'xor' 'xor_ln65_24' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_24 = select i1 %xor_ln65_24, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_27, i10 %trunc_ln115_s" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 89 'select' 'select_ln65_24' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.72ns)   --->   "%icmp_ln65_25 = icmp_ult  i10 %select_ln65_23, i10 %select_ln65_24" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 90 'icmp' 'icmp_ln65_25' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_25)   --->   "%xor_ln65_25 = xor i1 %icmp_ln65_25, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 91 'xor' 'xor_ln65_25' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_25 = select i1 %xor_ln65_25, i10 %select_ln65_23, i10 %select_ln65_24" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 92 'select' 'select_ln65_25' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.72ns)   --->   "%icmp_ln65_26 = icmp_ult  i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12, i10 %p_4" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 93 'icmp' 'icmp_ln65_26' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_26)   --->   "%xor_ln65_26 = xor i1 %icmp_ln65_26, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 94 'xor' 'xor_ln65_26' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_26 = select i1 %xor_ln65_26, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12, i10 %p_4" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 95 'select' 'select_ln65_26' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.72ns)   --->   "%icmp_ln65_27 = icmp_ult  i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_28, i10 %trunc_ln115_8" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 96 'icmp' 'icmp_ln65_27' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_27)   --->   "%xor_ln65_27 = xor i1 %icmp_ln65_27, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 97 'xor' 'xor_ln65_27' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_27 = select i1 %xor_ln65_27, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_28, i10 %trunc_ln115_8" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 98 'select' 'select_ln65_27' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.72ns)   --->   "%icmp_ln65_28 = icmp_ult  i10 %select_ln65_26, i10 %select_ln65_27" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 99 'icmp' 'icmp_ln65_28' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_28)   --->   "%xor_ln65_28 = xor i1 %icmp_ln65_28, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 100 'xor' 'xor_ln65_28' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_28 = select i1 %xor_ln65_28, i10 %select_ln65_26, i10 %select_ln65_27" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 101 'select' 'select_ln65_28' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.72ns)   --->   "%icmp_ln65_29 = icmp_ult  i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13, i10 %p_0" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 102 'icmp' 'icmp_ln65_29' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_29)   --->   "%xor_ln65_29 = xor i1 %icmp_ln65_29, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 103 'xor' 'xor_ln65_29' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_29 = select i1 %xor_ln65_29, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13, i10 %p_0" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 104 'select' 'select_ln65_29' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.72ns)   --->   "%icmp_ln65_30 = icmp_ult  i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_29, i10 %trunc_ln115_9" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 105 'icmp' 'icmp_ln65_30' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_30)   --->   "%xor_ln65_30 = xor i1 %icmp_ln65_30, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 106 'xor' 'xor_ln65_30' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_30 = select i1 %xor_ln65_30, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_29, i10 %trunc_ln115_9" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 107 'select' 'select_ln65_30' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.72ns)   --->   "%icmp_ln65_31 = icmp_ult  i10 %select_ln65_29, i10 %select_ln65_30" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 108 'icmp' 'icmp_ln65_31' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_31)   --->   "%xor_ln65_31 = xor i1 %icmp_ln65_31, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 109 'xor' 'xor_ln65_31' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_31 = select i1 %xor_ln65_31, i10 %select_ln65_29, i10 %select_ln65_30" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 110 'select' 'select_ln65_31' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sY_1_load_1 = load i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 111 'load' 'sY_1_load_1' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.88ns)   --->   "%icmp_ln86 = icmp_eq  i32 %sY_1_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 112 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%select_ln86 = select i1 %icmp_ln86, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 113 'select' 'select_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln86 = add i32 %sY_1_load_1, i32 %select_ln86" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 114 'add' 'add_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end39.i"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.38>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln86, void %if.else.i, i32 0, void %if.then32.i" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 116 'phi' 'storemerge' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln82 = store i32 %storemerge, i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:82->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 117 'store' 'store_ln82' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc" [firmware/nnet_utils/nnet_pooling_stream.h:88->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 118 'br' 'br_ln88' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [firmware/nnet_utils/nnet_pooling_stream.h:118]   --->   Operation 123 'ret' 'ret_ln118' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i10.i6.i10.i6.i10.i6.i10, i10 %select_ln65_31, i6 0, i10 %select_ln65_28, i6 0, i10 %select_ln65_25, i6 0, i10 %select_ln65_22" [firmware/nnet_utils/nnet_pooling_stream.h:72->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 119 'bitconcatenate' 'tmp_8' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i58 %tmp_8" [firmware/nnet_utils/nnet_pooling_stream.h:72->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 120 'zext' 'zext_ln72' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.45ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %layer5_out, i64 %zext_ln72" [firmware/nnet_utils/nnet_pooling_stream.h:72->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 121 'write' 'write_ln72' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 24> <FIFO>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln73 = br void %if.end.i" [firmware/nnet_utils/nnet_pooling_stream.h:73->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 122 'br' 'br_ln73' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer4_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer5_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sY_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pY_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pX_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sX_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten                                                                       (alloca           ) [ 0100]
specinterface_ln0                                                                    (specinterface    ) [ 0000]
specinterface_ln0                                                                    (specinterface    ) [ 0000]
store_ln109                                                                          (store            ) [ 0000]
br_ln109                                                                             (br               ) [ 0000]
indvar_flatten_load                                                                  (load             ) [ 0000]
icmp_ln109                                                                           (icmp             ) [ 0111]
add_ln109                                                                            (add              ) [ 0000]
br_ln109                                                                             (br               ) [ 0000]
sX_1_load                                                                            (load             ) [ 0000]
icmp_ln55                                                                            (icmp             ) [ 0111]
pX_1_load                                                                            (load             ) [ 0000]
br_ln55                                                                              (br               ) [ 0000]
pY_1_load                                                                            (load             ) [ 0000]
icmp_ln55_5                                                                          (icmp             ) [ 0110]
icmp_ln55_6                                                                          (icmp             ) [ 0110]
add_ln76                                                                             (add              ) [ 0000]
icmp_ln76                                                                            (icmp             ) [ 0111]
br_ln76                                                                              (br               ) [ 0000]
store_ln89                                                                           (store            ) [ 0000]
select_ln91                                                                          (select           ) [ 0000]
add_ln91                                                                             (add              ) [ 0000]
store_ln91                                                                           (store            ) [ 0000]
br_ln0                                                                               (br               ) [ 0000]
store_ln78                                                                           (store            ) [ 0000]
store_ln79                                                                           (store            ) [ 0000]
pY_1_load_1                                                                          (load             ) [ 0000]
add_ln80                                                                             (add              ) [ 0000]
icmp_ln80                                                                            (icmp             ) [ 0111]
br_ln80                                                                              (br               ) [ 0000]
store_ln84                                                                           (store            ) [ 0000]
store_ln81                                                                           (store            ) [ 0000]
br_ln83                                                                              (br               ) [ 0110]
store_ln111                                                                          (store            ) [ 0000]
br_ln111                                                                             (br               ) [ 0000]
specloopname_ln0                                                                     (specloopname     ) [ 0000]
speclooptripcount_ln0                                                                (speclooptripcount) [ 0000]
specpipeline_ln113                                                                   (specpipeline     ) [ 0000]
specloopname_ln111                                                                   (specloopname     ) [ 0000]
layer4_out_read                                                                      (read             ) [ 0000]
trunc_ln115                                                                          (trunc            ) [ 0000]
trunc_ln115_8                                                                        (partselect       ) [ 0000]
trunc_ln115_9                                                                        (partselect       ) [ 0000]
trunc_ln115_s                                                                        (partselect       ) [ 0000]
p_s                                                                                  (memshiftread     ) [ 0000]
p_3                                                                                  (memshiftread     ) [ 0000]
p_4                                                                                  (memshiftread     ) [ 0000]
p_0                                                                                  (memshiftread     ) [ 0000]
void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10         (load             ) [ 0000]
void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11         (load             ) [ 0000]
void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12         (load             ) [ 0000]
void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13         (load             ) [ 0000]
p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_26 (load             ) [ 0000]
p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_27 (load             ) [ 0000]
p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_28 (load             ) [ 0000]
p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_29 (load             ) [ 0000]
store_ln214                                                                          (store            ) [ 0000]
store_ln214                                                                          (store            ) [ 0000]
store_ln214                                                                          (store            ) [ 0000]
store_ln214                                                                          (store            ) [ 0000]
store_ln214                                                                          (store            ) [ 0000]
store_ln214                                                                          (store            ) [ 0000]
store_ln214                                                                          (store            ) [ 0000]
store_ln214                                                                          (store            ) [ 0000]
sY_1_load                                                                            (load             ) [ 0000]
icmp_ln55_4                                                                          (icmp             ) [ 0000]
and_ln55                                                                             (and              ) [ 0000]
and_ln55_2                                                                           (and              ) [ 0111]
br_ln55                                                                              (br               ) [ 0000]
icmp_ln65                                                                            (icmp             ) [ 0000]
xor_ln65                                                                             (xor              ) [ 0000]
select_ln65                                                                          (select           ) [ 0000]
icmp_ln65_21                                                                         (icmp             ) [ 0000]
xor_ln65_21                                                                          (xor              ) [ 0000]
select_ln65_21                                                                       (select           ) [ 0000]
icmp_ln65_22                                                                         (icmp             ) [ 0000]
xor_ln65_22                                                                          (xor              ) [ 0000]
select_ln65_22                                                                       (select           ) [ 0101]
icmp_ln65_23                                                                         (icmp             ) [ 0000]
xor_ln65_23                                                                          (xor              ) [ 0000]
select_ln65_23                                                                       (select           ) [ 0000]
icmp_ln65_24                                                                         (icmp             ) [ 0000]
xor_ln65_24                                                                          (xor              ) [ 0000]
select_ln65_24                                                                       (select           ) [ 0000]
icmp_ln65_25                                                                         (icmp             ) [ 0000]
xor_ln65_25                                                                          (xor              ) [ 0000]
select_ln65_25                                                                       (select           ) [ 0101]
icmp_ln65_26                                                                         (icmp             ) [ 0000]
xor_ln65_26                                                                          (xor              ) [ 0000]
select_ln65_26                                                                       (select           ) [ 0000]
icmp_ln65_27                                                                         (icmp             ) [ 0000]
xor_ln65_27                                                                          (xor              ) [ 0000]
select_ln65_27                                                                       (select           ) [ 0000]
icmp_ln65_28                                                                         (icmp             ) [ 0000]
xor_ln65_28                                                                          (xor              ) [ 0000]
select_ln65_28                                                                       (select           ) [ 0101]
icmp_ln65_29                                                                         (icmp             ) [ 0000]
xor_ln65_29                                                                          (xor              ) [ 0000]
select_ln65_29                                                                       (select           ) [ 0000]
icmp_ln65_30                                                                         (icmp             ) [ 0000]
xor_ln65_30                                                                          (xor              ) [ 0000]
select_ln65_30                                                                       (select           ) [ 0000]
icmp_ln65_31                                                                         (icmp             ) [ 0000]
xor_ln65_31                                                                          (xor              ) [ 0000]
select_ln65_31                                                                       (select           ) [ 0101]
sY_1_load_1                                                                          (load             ) [ 0000]
icmp_ln86                                                                            (icmp             ) [ 0000]
select_ln86                                                                          (select           ) [ 0000]
add_ln86                                                                             (add              ) [ 0000]
br_ln0                                                                               (br               ) [ 0000]
storemerge                                                                           (phi              ) [ 0110]
store_ln82                                                                           (store            ) [ 0000]
br_ln88                                                                              (br               ) [ 0000]
tmp_8                                                                                (bitconcatenate   ) [ 0000]
zext_ln72                                                                            (zext             ) [ 0000]
write_ln72                                                                           (write            ) [ 0000]
br_ln73                                                                              (br               ) [ 0000]
ret_ln118                                                                            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer4_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer5_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sY_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pY_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pX_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sX_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i40P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[13 x i10]P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i58.i10.i6.i10.i6.i10.i6.i10"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="layer4_out_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="40" slack="0"/>
<pin id="110" dir="0" index="1" bw="40" slack="0"/>
<pin id="111" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer4_out_read/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln72_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="0" index="2" bw="58" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln72/3 "/>
</bind>
</comp>

<comp id="121" class="1005" name="storemerge_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="storemerge_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln109_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="7" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="indvar_flatten_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln109_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="6" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln109_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sX_1_load_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_1_load/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln55_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="pX_1_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_1_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="pY_1_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_1_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln55_5_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_5/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln55_6_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_6/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln76_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln76_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="5" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln89_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln91_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln91_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln91_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln78_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln79_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="pY_1_load_1_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_1_load_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln80_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln80_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="5" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln84_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln81_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln111_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln115_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="40" slack="0"/>
<pin id="267" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln115/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln115_8_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="0" index="1" bw="40" slack="0"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="0" index="3" bw="6" slack="0"/>
<pin id="274" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln115_8/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="trunc_ln115_9_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="0" index="1" bw="40" slack="0"/>
<pin id="282" dir="0" index="2" bw="6" slack="0"/>
<pin id="283" dir="0" index="3" bw="7" slack="0"/>
<pin id="284" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln115_9/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln115_s_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="0" index="1" bw="40" slack="0"/>
<pin id="292" dir="0" index="2" bw="5" slack="0"/>
<pin id="293" dir="0" index="3" bw="6" slack="0"/>
<pin id="294" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln115_s/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_s_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="0"/>
<pin id="301" dir="0" index="1" bw="10" slack="0"/>
<pin id="302" dir="0" index="2" bw="10" slack="0"/>
<pin id="303" dir="0" index="3" bw="1" slack="0"/>
<pin id="304" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="0"/>
<pin id="311" dir="0" index="1" bw="10" slack="0"/>
<pin id="312" dir="0" index="2" bw="10" slack="0"/>
<pin id="313" dir="0" index="3" bw="1" slack="0"/>
<pin id="314" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_3/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_4_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="0"/>
<pin id="321" dir="0" index="1" bw="10" slack="0"/>
<pin id="322" dir="0" index="2" bw="10" slack="0"/>
<pin id="323" dir="0" index="3" bw="1" slack="0"/>
<pin id="324" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_4/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="p_0_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="10" slack="0"/>
<pin id="332" dir="0" index="2" bw="10" slack="0"/>
<pin id="333" dir="0" index="3" bw="1" slack="0"/>
<pin id="334" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="0"/>
<pin id="349" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_26_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_26/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_27_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_27/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_28_load_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="0"/>
<pin id="365" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_28/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_29_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_29/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln214_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="0"/>
<pin id="373" dir="0" index="1" bw="10" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln214_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="0" index="1" bw="10" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln214_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="0"/>
<pin id="385" dir="0" index="1" bw="10" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln214_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="0"/>
<pin id="391" dir="0" index="1" bw="10" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln214_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="0"/>
<pin id="397" dir="0" index="1" bw="10" slack="0"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln214_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="0"/>
<pin id="403" dir="0" index="1" bw="10" slack="0"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln214_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="0"/>
<pin id="409" dir="0" index="1" bw="10" slack="0"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="store_ln214_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="10" slack="0"/>
<pin id="415" dir="0" index="1" bw="10" slack="0"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sY_1_load_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_1_load/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln55_4_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_4/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="and_ln55_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="1" slack="1"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="and_ln55_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55_2/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln65_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="0"/>
<pin id="441" dir="0" index="1" bw="10" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="xor_ln65_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="select_ln65_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="10" slack="0"/>
<pin id="454" dir="0" index="2" bw="10" slack="0"/>
<pin id="455" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln65_21_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="10" slack="0"/>
<pin id="461" dir="0" index="1" bw="10" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_21/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="xor_ln65_21_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_21/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln65_21_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="10" slack="0"/>
<pin id="474" dir="0" index="2" bw="10" slack="0"/>
<pin id="475" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_21/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln65_22_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="10" slack="0"/>
<pin id="481" dir="0" index="1" bw="10" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_22/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="xor_ln65_22_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_22/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="select_ln65_22_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="10" slack="0"/>
<pin id="494" dir="0" index="2" bw="10" slack="0"/>
<pin id="495" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_22/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln65_23_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="10" slack="0"/>
<pin id="501" dir="0" index="1" bw="10" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_23/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="xor_ln65_23_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_23/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="select_ln65_23_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="10" slack="0"/>
<pin id="514" dir="0" index="2" bw="10" slack="0"/>
<pin id="515" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_23/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln65_24_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="10" slack="0"/>
<pin id="521" dir="0" index="1" bw="10" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_24/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="xor_ln65_24_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_24/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="select_ln65_24_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="10" slack="0"/>
<pin id="534" dir="0" index="2" bw="10" slack="0"/>
<pin id="535" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_24/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="icmp_ln65_25_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="10" slack="0"/>
<pin id="541" dir="0" index="1" bw="10" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_25/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="xor_ln65_25_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_25/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="select_ln65_25_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="10" slack="0"/>
<pin id="554" dir="0" index="2" bw="10" slack="0"/>
<pin id="555" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_25/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln65_26_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="10" slack="0"/>
<pin id="561" dir="0" index="1" bw="10" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_26/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="xor_ln65_26_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_26/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="select_ln65_26_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="10" slack="0"/>
<pin id="574" dir="0" index="2" bw="10" slack="0"/>
<pin id="575" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_26/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="icmp_ln65_27_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="10" slack="0"/>
<pin id="581" dir="0" index="1" bw="10" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_27/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="xor_ln65_27_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_27/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="select_ln65_27_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="10" slack="0"/>
<pin id="594" dir="0" index="2" bw="10" slack="0"/>
<pin id="595" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_27/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="icmp_ln65_28_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="10" slack="0"/>
<pin id="601" dir="0" index="1" bw="10" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_28/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="xor_ln65_28_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_28/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="select_ln65_28_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="10" slack="0"/>
<pin id="614" dir="0" index="2" bw="10" slack="0"/>
<pin id="615" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_28/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="icmp_ln65_29_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="10" slack="0"/>
<pin id="621" dir="0" index="1" bw="10" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_29/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="xor_ln65_29_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_29/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="select_ln65_29_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="10" slack="0"/>
<pin id="634" dir="0" index="2" bw="10" slack="0"/>
<pin id="635" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_29/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="icmp_ln65_30_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="0"/>
<pin id="641" dir="0" index="1" bw="10" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_30/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="xor_ln65_30_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_30/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="select_ln65_30_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="10" slack="0"/>
<pin id="654" dir="0" index="2" bw="10" slack="0"/>
<pin id="655" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_30/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="icmp_ln65_31_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="0"/>
<pin id="661" dir="0" index="1" bw="10" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_31/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="xor_ln65_31_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_31/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="select_ln65_31_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="10" slack="0"/>
<pin id="674" dir="0" index="2" bw="10" slack="0"/>
<pin id="675" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_31/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sY_1_load_1_load_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_1_load_1/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="icmp_ln86_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="select_ln86_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="0" index="2" bw="1" slack="0"/>
<pin id="693" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln86_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="0"/>
<pin id="700" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="store_ln82_store_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_8_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="58" slack="0"/>
<pin id="712" dir="0" index="1" bw="10" slack="1"/>
<pin id="713" dir="0" index="2" bw="1" slack="0"/>
<pin id="714" dir="0" index="3" bw="10" slack="1"/>
<pin id="715" dir="0" index="4" bw="1" slack="0"/>
<pin id="716" dir="0" index="5" bw="10" slack="1"/>
<pin id="717" dir="0" index="6" bw="1" slack="0"/>
<pin id="718" dir="0" index="7" bw="10" slack="1"/>
<pin id="719" dir="1" index="8" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln72_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="58" slack="0"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/3 "/>
</bind>
</comp>

<comp id="729" class="1005" name="indvar_flatten_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="7" slack="0"/>
<pin id="731" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="736" class="1005" name="icmp_ln109_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="740" class="1005" name="icmp_ln55_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="744" class="1005" name="icmp_ln55_5_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="1"/>
<pin id="746" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln55_5 "/>
</bind>
</comp>

<comp id="749" class="1005" name="icmp_ln55_6_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="1"/>
<pin id="751" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln55_6 "/>
</bind>
</comp>

<comp id="754" class="1005" name="icmp_ln76_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="758" class="1005" name="icmp_ln80_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="762" class="1005" name="and_ln55_2_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln55_2 "/>
</bind>
</comp>

<comp id="766" class="1005" name="select_ln65_22_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="10" slack="1"/>
<pin id="768" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_22 "/>
</bind>
</comp>

<comp id="771" class="1005" name="select_ln65_25_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="10" slack="1"/>
<pin id="773" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_25 "/>
</bind>
</comp>

<comp id="776" class="1005" name="select_ln65_28_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="10" slack="1"/>
<pin id="778" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_28 "/>
</bind>
</comp>

<comp id="781" class="1005" name="select_ln65_31_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="10" slack="1"/>
<pin id="783" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="70" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="102" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="137" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="52" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="162" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="162" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="182" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="156" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="152" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="200" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="42" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="236" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="6" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="42" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="6" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="146" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="108" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="72" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="108" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="74" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="76" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="285"><net_src comp="72" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="108" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="78" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="80" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="295"><net_src comp="72" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="108" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="82" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="84" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="305"><net_src comp="86" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="88" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="265" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="90" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="315"><net_src comp="86" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="92" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="289" pin="4"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="90" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="325"><net_src comp="86" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="94" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="269" pin="4"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="90" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="335"><net_src comp="86" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="96" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="279" pin="4"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="90" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="342"><net_src comp="12" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="14" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="16" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="18" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="20" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="22" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="24" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="26" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="299" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="12" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="309" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="14" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="319" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="16" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="329" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="18" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="265" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="20" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="289" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="22" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="269" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="24" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="279" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="26" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="4" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="36" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="437"><net_src comp="429" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="423" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="339" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="299" pin="4"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="90" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="339" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="299" pin="4"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="355" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="265" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="90" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="355" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="265" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="451" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="471" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="90" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="451" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="471" pin="3"/><net_sink comp="491" pin=2"/></net>

<net id="503"><net_src comp="343" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="309" pin="4"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="90" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="516"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="343" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="309" pin="4"/><net_sink comp="511" pin=2"/></net>

<net id="523"><net_src comp="359" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="289" pin="4"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="90" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="359" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="289" pin="4"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="511" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="531" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="90" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="511" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="531" pin="3"/><net_sink comp="551" pin=2"/></net>

<net id="563"><net_src comp="347" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="319" pin="4"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="559" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="90" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="347" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="319" pin="4"/><net_sink comp="571" pin=2"/></net>

<net id="583"><net_src comp="363" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="269" pin="4"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="90" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="363" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="269" pin="4"/><net_sink comp="591" pin=2"/></net>

<net id="603"><net_src comp="571" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="591" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="90" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="616"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="571" pin="3"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="591" pin="3"/><net_sink comp="611" pin=2"/></net>

<net id="623"><net_src comp="351" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="329" pin="4"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="619" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="90" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="636"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="351" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="329" pin="4"/><net_sink comp="631" pin=2"/></net>

<net id="643"><net_src comp="367" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="279" pin="4"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="90" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="656"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="367" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="279" pin="4"/><net_sink comp="651" pin=2"/></net>

<net id="663"><net_src comp="631" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="651" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="90" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="676"><net_src comp="665" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="631" pin="3"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="651" pin="3"/><net_sink comp="671" pin=2"/></net>

<net id="682"><net_src comp="4" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="679" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="36" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="683" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="46" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="36" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="701"><net_src comp="679" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="689" pin="3"/><net_sink comp="697" pin=1"/></net>

<net id="703"><net_src comp="697" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="708"><net_src comp="125" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="4" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="720"><net_src comp="98" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="721"><net_src comp="100" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="722"><net_src comp="100" pin="0"/><net_sink comp="710" pin=4"/></net>

<net id="723"><net_src comp="100" pin="0"/><net_sink comp="710" pin=6"/></net>

<net id="727"><net_src comp="710" pin="8"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="732"><net_src comp="104" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="735"><net_src comp="729" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="739"><net_src comp="140" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="156" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="170" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="752"><net_src comp="176" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="757"><net_src comp="188" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="242" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="433" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="491" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="710" pin=7"/></net>

<net id="774"><net_src comp="551" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="710" pin=5"/></net>

<net id="779"><net_src comp="611" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="710" pin=3"/></net>

<net id="784"><net_src comp="671" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="710" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer5_out | {3 }
	Port: sY_1 | {2 }
	Port: pY_1 | {1 }
	Port: pX_1 | {1 }
	Port: sX_1 | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 | {2 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 | {2 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 | {2 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 | {2 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14 | {2 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13 | {2 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12 | {2 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11 | {2 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3 | {2 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2 | {2 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1 | {2 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer | {2 }
 - Input state : 
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> : layer4_out | {2 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> : sY_1 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> : pY_1 | {1 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> : pX_1 | {1 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> : sX_1 | {1 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> : void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> : void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> : void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5> : void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer | {2 }
  - Chain level:
	State 1
		store_ln109 : 1
		indvar_flatten_load : 1
		icmp_ln109 : 2
		add_ln109 : 2
		br_ln109 : 3
		icmp_ln55 : 1
		br_ln55 : 2
		icmp_ln55_5 : 1
		icmp_ln55_6 : 1
		add_ln76 : 1
		icmp_ln76 : 2
		br_ln76 : 3
		store_ln89 : 2
		select_ln91 : 2
		add_ln91 : 3
		store_ln91 : 4
		add_ln80 : 1
		icmp_ln80 : 2
		br_ln80 : 3
		store_ln84 : 2
		store_ln111 : 3
	State 2
		p_s : 1
		p_3 : 1
		p_4 : 1
		p_0 : 1
		store_ln214 : 2
		store_ln214 : 2
		store_ln214 : 2
		store_ln214 : 2
		store_ln214 : 1
		store_ln214 : 1
		store_ln214 : 1
		store_ln214 : 1
		icmp_ln55_4 : 1
		and_ln55_2 : 2
		br_ln55 : 2
		icmp_ln65 : 2
		xor_ln65 : 3
		select_ln65 : 3
		icmp_ln65_21 : 1
		xor_ln65_21 : 2
		select_ln65_21 : 2
		icmp_ln65_22 : 4
		xor_ln65_22 : 5
		select_ln65_22 : 5
		icmp_ln65_23 : 2
		xor_ln65_23 : 3
		select_ln65_23 : 3
		icmp_ln65_24 : 1
		xor_ln65_24 : 2
		select_ln65_24 : 2
		icmp_ln65_25 : 4
		xor_ln65_25 : 5
		select_ln65_25 : 5
		icmp_ln65_26 : 2
		xor_ln65_26 : 3
		select_ln65_26 : 3
		icmp_ln65_27 : 1
		xor_ln65_27 : 2
		select_ln65_27 : 2
		icmp_ln65_28 : 4
		xor_ln65_28 : 5
		select_ln65_28 : 5
		icmp_ln65_29 : 2
		xor_ln65_29 : 3
		select_ln65_29 : 3
		icmp_ln65_30 : 1
		xor_ln65_30 : 2
		select_ln65_30 : 2
		icmp_ln65_31 : 4
		xor_ln65_31 : 5
		select_ln65_31 : 5
		icmp_ln86 : 1
		select_ln86 : 2
		add_ln86 : 3
		storemerge : 4
		store_ln82 : 5
	State 3
		zext_ln72 : 1
		write_ln72 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln109_fu_140      |    0    |    14   |
|          |       icmp_ln55_fu_156      |    0    |    39   |
|          |      icmp_ln55_5_fu_170     |    0    |    39   |
|          |      icmp_ln55_6_fu_176     |    0    |    39   |
|          |       icmp_ln76_fu_188      |    0    |    39   |
|          |       icmp_ln80_fu_242      |    0    |    39   |
|          |      icmp_ln55_4_fu_423     |    0    |    39   |
|          |       icmp_ln65_fu_439      |    0    |    17   |
|          |     icmp_ln65_21_fu_459     |    0    |    17   |
|   icmp   |     icmp_ln65_22_fu_479     |    0    |    17   |
|          |     icmp_ln65_23_fu_499     |    0    |    17   |
|          |     icmp_ln65_24_fu_519     |    0    |    17   |
|          |     icmp_ln65_25_fu_539     |    0    |    17   |
|          |     icmp_ln65_26_fu_559     |    0    |    17   |
|          |     icmp_ln65_27_fu_579     |    0    |    17   |
|          |     icmp_ln65_28_fu_599     |    0    |    17   |
|          |     icmp_ln65_29_fu_619     |    0    |    17   |
|          |     icmp_ln65_30_fu_639     |    0    |    17   |
|          |     icmp_ln65_31_fu_659     |    0    |    17   |
|          |       icmp_ln86_fu_683      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |       add_ln109_fu_146      |    0    |    14   |
|          |       add_ln76_fu_182       |    0    |    39   |
|    add   |       add_ln91_fu_208       |    0    |    39   |
|          |       add_ln80_fu_236       |    0    |    39   |
|          |       add_ln86_fu_697       |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |      select_ln91_fu_200     |    0    |    2    |
|          |      select_ln65_fu_451     |    0    |    10   |
|          |    select_ln65_21_fu_471    |    0    |    10   |
|          |    select_ln65_22_fu_491    |    0    |    10   |
|          |    select_ln65_23_fu_511    |    0    |    10   |
|          |    select_ln65_24_fu_531    |    0    |    10   |
|  select  |    select_ln65_25_fu_551    |    0    |    10   |
|          |    select_ln65_26_fu_571    |    0    |    10   |
|          |    select_ln65_27_fu_591    |    0    |    10   |
|          |    select_ln65_28_fu_611    |    0    |    10   |
|          |    select_ln65_29_fu_631    |    0    |    10   |
|          |    select_ln65_30_fu_651    |    0    |    10   |
|          |    select_ln65_31_fu_671    |    0    |    10   |
|          |      select_ln86_fu_689     |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |       xor_ln65_fu_445       |    0    |    2    |
|          |      xor_ln65_21_fu_465     |    0    |    2    |
|          |      xor_ln65_22_fu_485     |    0    |    2    |
|          |      xor_ln65_23_fu_505     |    0    |    2    |
|          |      xor_ln65_24_fu_525     |    0    |    2    |
|    xor   |      xor_ln65_25_fu_545     |    0    |    2    |
|          |      xor_ln65_26_fu_565     |    0    |    2    |
|          |      xor_ln65_27_fu_585     |    0    |    2    |
|          |      xor_ln65_28_fu_605     |    0    |    2    |
|          |      xor_ln65_29_fu_625     |    0    |    2    |
|          |      xor_ln65_30_fu_645     |    0    |    2    |
|          |      xor_ln65_31_fu_665     |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln55_fu_429       |    0    |    2    |
|          |      and_ln55_2_fu_433      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | layer4_out_read_read_fu_108 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln72_write_fu_114   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln115_fu_265     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     trunc_ln115_8_fu_269    |    0    |    0    |
|partselect|     trunc_ln115_9_fu_279    |    0    |    0    |
|          |     trunc_ln115_s_fu_289    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          p_s_fu_299         |    0    |    0    |
|memshiftread|          p_3_fu_309         |    0    |    0    |
|          |          p_4_fu_319         |    0    |    0    |
|          |          p_0_fu_329         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|         tmp_8_fu_710        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln72_fu_724      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   813   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  and_ln55_2_reg_762  |    1   |
|  icmp_ln109_reg_736  |    1   |
|  icmp_ln55_5_reg_744 |    1   |
|  icmp_ln55_6_reg_749 |    1   |
|   icmp_ln55_reg_740  |    1   |
|   icmp_ln76_reg_754  |    1   |
|   icmp_ln80_reg_758  |    1   |
|indvar_flatten_reg_729|    7   |
|select_ln65_22_reg_766|   10   |
|select_ln65_25_reg_771|   10   |
|select_ln65_28_reg_776|   10   |
|select_ln65_31_reg_781|   10   |
|  storemerge_reg_121  |   32   |
+----------------------+--------+
|         Total        |   86   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   813  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   86   |    -   |
+-----------+--------+--------+
|   Total   |   86   |   813  |
+-----------+--------+--------+
