--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-12.10" *)
+(* top =  1  *)
 module dffs(d, clk, pre, clr, q);
 (* src = "dut.sv:1.20-1.21" *)
 input d;
@@ -18,6 +18,7 @@
 (* src = "dut.sv:1.49-1.50" *)
 output q;
 wire q;
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-11.16" *)
 \$_SDFF_PP1_  q_reg /* _0_ */ (
 .C(clk),
