Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Mar 24 10:17:49 2020
| Host         : rochor-Swift-SF315-51G running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ac/sclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bl/c1/cout_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c2p0/cout_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sd/c200/cout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 317 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.710        0.000                      0                  290        0.056        0.000                      0                  290        4.500        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.710        0.000                      0                  290        0.056        0.000                      0                  290        4.500        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.014ns (21.433%)  route 3.717ns (78.567%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.222     6.882    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.006 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.292    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.416 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.568     7.984    counter_1[31]_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.108 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.826     8.934    counter_1[31]_i_6_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.058 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.815     9.873    counter_1[31]_i_1_n_0
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    14.845    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X60Y87         FDSE (Setup_fdse_C_S)       -0.524    14.583    counter_1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.014ns (21.433%)  route 3.717ns (78.567%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.222     6.882    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.006 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.292    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.416 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.568     7.984    counter_1[31]_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.108 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.826     8.934    counter_1[31]_i_6_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.058 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.815     9.873    counter_1[31]_i_1_n_0
    SLICE_X61Y87         FDSE                                         r  counter_1_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    14.845    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y87         FDSE                                         r  counter_1_reg[1]/C
                         clock pessimism              0.275    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X61Y87         FDSE (Setup_fdse_C_S)       -0.429    14.656    counter_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.014ns (21.433%)  route 3.717ns (78.567%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.222     6.882    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.006 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.292    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.416 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.568     7.984    counter_1[31]_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.108 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.826     8.934    counter_1[31]_i_6_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.058 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.815     9.873    counter_1[31]_i_1_n_0
    SLICE_X61Y87         FDSE                                         r  counter_1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    14.845    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y87         FDSE                                         r  counter_1_reg[2]/C
                         clock pessimism              0.275    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X61Y87         FDSE (Setup_fdse_C_S)       -0.429    14.656    counter_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.014ns (21.433%)  route 3.717ns (78.567%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.222     6.882    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.006 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.292    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.416 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.568     7.984    counter_1[31]_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.108 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.826     8.934    counter_1[31]_i_6_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.058 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.815     9.873    counter_1[31]_i_1_n_0
    SLICE_X61Y87         FDRE                                         r  counter_1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    14.845    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  counter_1_reg[3]/C
                         clock pessimism              0.275    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X61Y87         FDRE (Setup_fdre_C_R)       -0.429    14.656    counter_1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.014ns (21.433%)  route 3.717ns (78.567%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.222     6.882    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.006 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.292    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.416 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.568     7.984    counter_1[31]_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.108 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.826     8.934    counter_1[31]_i_6_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.058 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.815     9.873    counter_1[31]_i_1_n_0
    SLICE_X61Y87         FDRE                                         r  counter_1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    14.845    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  counter_1_reg[4]/C
                         clock pessimism              0.275    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X61Y87         FDRE (Setup_fdre_C_R)       -0.429    14.656    counter_1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.014ns (21.716%)  route 3.655ns (78.284%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.222     6.882    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.006 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.292    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.416 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.568     7.984    counter_1[31]_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.108 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.826     8.934    counter_1[31]_i_6_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.058 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.753     9.811    counter_1[31]_i_1_n_0
    SLICE_X61Y94         FDRE                                         r  counter_1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.849    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y94         FDRE                                         r  counter_1_reg[29]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y94         FDRE (Setup_fdre_C_R)       -0.429    14.657    counter_1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.014ns (21.716%)  route 3.655ns (78.284%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.222     6.882    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.006 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.292    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.416 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.568     7.984    counter_1[31]_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.108 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.826     8.934    counter_1[31]_i_6_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.058 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.753     9.811    counter_1[31]_i_1_n_0
    SLICE_X61Y94         FDRE                                         r  counter_1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.849    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y94         FDRE                                         r  counter_1_reg[30]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y94         FDRE (Setup_fdre_C_R)       -0.429    14.657    counter_1_reg[30]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.014ns (21.716%)  route 3.655ns (78.284%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.222     6.882    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.006 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.292    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.416 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.568     7.984    counter_1[31]_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.108 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.826     8.934    counter_1[31]_i_6_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.058 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.753     9.811    counter_1[31]_i_1_n_0
    SLICE_X61Y94         FDRE                                         r  counter_1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.849    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y94         FDRE                                         r  counter_1_reg[31]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y94         FDRE (Setup_fdre_C_R)       -0.429    14.657    counter_1_reg[31]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.014ns (22.063%)  route 3.582ns (77.937%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.222     6.882    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.006 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.292    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.416 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.568     7.984    counter_1[31]_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.108 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.826     8.934    counter_1[31]_i_6_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.058 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.679     9.738    counter_1[31]_i_1_n_0
    SLICE_X61Y88         FDRE                                         r  counter_1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.505    14.846    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  counter_1_reg[5]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y88         FDRE (Setup_fdre_C_R)       -0.429    14.654    counter_1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.014ns (22.063%)  route 3.582ns (77.937%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.222     6.882    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.006 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.292    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.416 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.568     7.984    counter_1[31]_i_12_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.108 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.826     8.934    counter_1[31]_i_6_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.058 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.679     9.738    counter_1[31]_i_1_n_0
    SLICE_X61Y88         FDRE                                         r  counter_1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.505    14.846    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  counter_1_reg[6]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y88         FDRE (Setup_fdre_C_R)       -0.429    14.654    counter_1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  4.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bl/c1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bl/c1/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.448    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  bl/c1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  bl/c1/counter_reg[7]/Q
                         net (fo=2, routed)           0.127     1.739    bl/c1/counter[7]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.895 r  bl/c1/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.895    bl/c1/counter1_carry__0_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.935 r  bl/c1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.935    bl/c1/counter1_carry__1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.988 r  bl/c1/counter1_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.988    bl/c1/data0[13]
    SLICE_X54Y100        FDRE                                         r  bl/c1/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.920     2.048    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  bl/c1/counter_reg[13]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    bl/c1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bl/c1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bl/c1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.448    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  bl/c1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  bl/c1/counter_reg[7]/Q
                         net (fo=2, routed)           0.127     1.739    bl/c1/counter[7]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.895 r  bl/c1/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.895    bl/c1/counter1_carry__0_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.935 r  bl/c1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.935    bl/c1/counter1_carry__1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.001 r  bl/c1/counter1_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.001    bl/c1/data0[15]
    SLICE_X54Y100        FDRE                                         r  bl/c1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.920     2.048    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  bl/c1/counter_reg[15]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    bl/c1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 bl/c1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bl/c1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.448    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  bl/c1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  bl/c1/counter_reg[7]/Q
                         net (fo=2, routed)           0.127     1.739    bl/c1/counter[7]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.895 r  bl/c1/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.895    bl/c1/counter1_carry__0_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.935 r  bl/c1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.935    bl/c1/counter1_carry__1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.024 r  bl/c1/counter1_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.024    bl/c1/data0[14]
    SLICE_X54Y100        FDRE                                         r  bl/c1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.920     2.048    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  bl/c1/counter_reg[14]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    bl/c1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bl/c1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bl/c1/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.448    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  bl/c1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  bl/c1/counter_reg[7]/Q
                         net (fo=2, routed)           0.127     1.739    bl/c1/counter[7]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.895 r  bl/c1/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.895    bl/c1/counter1_carry__0_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.935 r  bl/c1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.935    bl/c1/counter1_carry__1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.026 r  bl/c1/counter1_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.026    bl/c1/data0[16]
    SLICE_X54Y100        FDRE                                         r  bl/c1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.920     2.048    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  bl/c1/counter_reg[16]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    bl/c1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bl/c1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bl/c1/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.075%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.448    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  bl/c1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  bl/c1/counter_reg[7]/Q
                         net (fo=2, routed)           0.127     1.739    bl/c1/counter[7]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.895 r  bl/c1/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.895    bl/c1/counter1_carry__0_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.935 r  bl/c1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.935    bl/c1/counter1_carry__1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.975 r  bl/c1/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.975    bl/c1/counter1_carry__2_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.028 r  bl/c1/counter1_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.028    bl/c1/data0[17]
    SLICE_X54Y101        FDRE                                         r  bl/c1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.920     2.048    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y101        FDRE                                         r  bl/c1/counter_reg[17]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     1.933    bl/c1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bl/c1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bl/c1/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.556%)  route 0.127ns (21.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.448    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  bl/c1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  bl/c1/counter_reg[7]/Q
                         net (fo=2, routed)           0.127     1.739    bl/c1/counter[7]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.895 r  bl/c1/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.895    bl/c1/counter1_carry__0_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.935 r  bl/c1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.935    bl/c1/counter1_carry__1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.975 r  bl/c1/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.975    bl/c1/counter1_carry__2_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.041 r  bl/c1/counter1_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.041    bl/c1/data0[19]
    SLICE_X54Y101        FDRE                                         r  bl/c1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.920     2.048    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y101        FDRE                                         r  bl/c1/counter_reg[19]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     1.933    bl/c1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bl/c1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bl/c1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.489ns (79.356%)  route 0.127ns (20.644%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.448    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  bl/c1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  bl/c1/counter_reg[7]/Q
                         net (fo=2, routed)           0.127     1.739    bl/c1/counter[7]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.895 r  bl/c1/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.895    bl/c1/counter1_carry__0_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.935 r  bl/c1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.935    bl/c1/counter1_carry__1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.975 r  bl/c1/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.975    bl/c1/counter1_carry__2_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.064 r  bl/c1/counter1_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.064    bl/c1/data0[18]
    SLICE_X54Y101        FDRE                                         r  bl/c1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.920     2.048    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y101        FDRE                                         r  bl/c1/counter_reg[18]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     1.933    bl/c1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bl/c1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bl/c1/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.121%)  route 0.062ns (22.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.448    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y97         FDRE                                         r  bl/c1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  bl/c1/counter_reg[3]/Q
                         net (fo=3, routed)           0.062     1.674    bl/c1/counter[3]
    SLICE_X55Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.719 r  bl/c1/cout_i_1/O
                         net (fo=1, routed)           0.000     1.719    bl/c1/cout_i_1_n_0
    SLICE_X55Y97         FDRE                                         r  bl/c1/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.835     1.963    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  bl/c1/cout_reg/C
                         clock pessimism             -0.502     1.461    
    SLICE_X55Y97         FDRE (Hold_fdre_C_D)         0.091     1.552    bl/c1/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 counter_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  counter_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_1_reg[3]/Q
                         net (fo=5, routed)           0.067     1.680    counter_1[3]
    SLICE_X61Y87         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.807 r  counter_1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    counter_1_reg[4]_i_1_n_4
    SLICE_X61Y87         FDRE                                         r  counter_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.858     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  counter_1_reg[4]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.105     1.577    counter_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.475    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  counter_1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  counter_1_reg[25]/Q
                         net (fo=4, routed)           0.079     1.695    counter_1[25]
    SLICE_X61Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.819 r  counter_1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.819    counter_1_reg[28]_i_1_n_6
    SLICE_X61Y93         FDRE                                         r  counter_1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.861     1.989    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  counter_1_reg[26]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y93         FDRE (Hold_fdre_C_D)         0.105     1.580    counter_1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y93   ac/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y95   ac/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y95   ac/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y93   ac/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y93   ac/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y93   ac/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y94   ac/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y98   bl/c1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y99   bl/c1/counter_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   counter_1_reg[7]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   counter_1_reg[8]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   counter_1_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   sd/c200/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   sd/c200/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   sd/c200/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   sd/c200/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   sd/c200/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   sd/c200/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   sd/c200/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   ac/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y95   ac/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y95   ac/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   ac/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   ac/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   ac/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y94   ac/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   c2p0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   c2p0/cout_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91   counter_1_reg[18]/C



