# logic-4000

## 40106-DIP
Hex inverting Schmitt trigger

![40106-DIP__1__1](/images/logic-4000__40106-DIP__1__1.png?raw=true) 
![40106-DIP__2__1](/images/TexasInstruments__SN74LVC2G14DBV__2__1.png?raw=true) 
![40106-DIP__3__1](/images/logic-4000__40106-DIP__3__1.png?raw=true) 
![40106-DIP__4__1](/images/logic-4000__40106-DIP__4__1.png?raw=true) 
![40106-DIP__5__1](/images/logic-4000__40106-DIP__5__1.png?raw=true) 
![40106-DIP__6__1](/images/logic-4000__40106-DIP__6__1.png?raw=true) 
![40106-DIP__7__1](/images/logic-4000__40106-DIP__7__1.png?raw=true) 

## 40106-SO
Hex inverting Schmitt trigger

![40106-SO__1__1](/images/logic-4000__40106-DIP__1__1.png?raw=true) 
![40106-SO__2__1](/images/TexasInstruments__SN74LVC2G14DBV__2__1.png?raw=true) 
![40106-SO__3__1](/images/logic-4000__40106-DIP__3__1.png?raw=true) 
![40106-SO__4__1](/images/logic-4000__40106-DIP__4__1.png?raw=true) 
![40106-SO__5__1](/images/logic-4000__40106-DIP__5__1.png?raw=true) 
![40106-SO__6__1](/images/logic-4000__40106-DIP__6__1.png?raw=true) 
![40106-SO__7__1](/images/logic-4000__40106-DIP__7__1.png?raw=true) 

## 40106-SSOP
Hex inverting Schmitt trigger

![40106-SSOP__1__1](/images/logic-4000__40106-DIP__1__1.png?raw=true) 
![40106-SSOP__2__1](/images/TexasInstruments__SN74LVC2G14DBV__2__1.png?raw=true) 
![40106-SSOP__3__1](/images/logic-4000__40106-DIP__3__1.png?raw=true) 
![40106-SSOP__4__1](/images/logic-4000__40106-DIP__4__1.png?raw=true) 
![40106-SSOP__5__1](/images/logic-4000__40106-DIP__5__1.png?raw=true) 
![40106-SSOP__6__1](/images/logic-4000__40106-DIP__6__1.png?raw=true) 
![40106-SSOP__7__1](/images/logic-4000__40106-DIP__7__1.png?raw=true) 

## 40106-TSSOP
Hex inverting Schmitt trigger

![40106-TSSOP__1__1](/images/logic-4000__40106-DIP__1__1.png?raw=true) 
![40106-TSSOP__2__1](/images/TexasInstruments__SN74LVC2G14DBV__2__1.png?raw=true) 
![40106-TSSOP__3__1](/images/logic-4000__40106-DIP__3__1.png?raw=true) 
![40106-TSSOP__4__1](/images/logic-4000__40106-DIP__4__1.png?raw=true) 
![40106-TSSOP__5__1](/images/logic-4000__40106-DIP__5__1.png?raw=true) 
![40106-TSSOP__6__1](/images/logic-4000__40106-DIP__6__1.png?raw=true) 
![40106-TSSOP__7__1](/images/logic-4000__40106-DIP__7__1.png?raw=true) 

## 4011-DIP
Quad NAND gate

![4011-DIP__1__1](/images/logic-4000__4011-DIP__1__1.png?raw=true) 
![4011-DIP__2__1](/images/logic-4000__4011-DIP__2__1.png?raw=true) 
![4011-DIP__3__1](/images/logic-4000__4011-DIP__3__1.png?raw=true) 
![4011-DIP__4__1](/images/logic-4000__4011-DIP__4__1.png?raw=true) 
![4011-DIP__5__1](/images/logic-4000__4011-DIP__5__1.png?raw=true) 

## 4011-SO
Quad NAND gate

![4011-SO__1__1](/images/logic-4000__4011-DIP__1__1.png?raw=true) 
![4011-SO__2__1](/images/logic-4000__4011-DIP__2__1.png?raw=true) 
![4011-SO__3__1](/images/logic-4000__4011-DIP__3__1.png?raw=true) 
![4011-SO__4__1](/images/logic-4000__4011-DIP__4__1.png?raw=true) 
![4011-SO__5__1](/images/logic-4000__4011-DIP__5__1.png?raw=true) 

## 4011-SSOP
Quad NAND gate

![4011-SSOP__1__1](/images/logic-4000__4011-DIP__1__1.png?raw=true) 
![4011-SSOP__2__1](/images/logic-4000__4011-DIP__2__1.png?raw=true) 
![4011-SSOP__3__1](/images/logic-4000__4011-DIP__3__1.png?raw=true) 
![4011-SSOP__4__1](/images/logic-4000__4011-DIP__4__1.png?raw=true) 
![4011-SSOP__5__1](/images/logic-4000__4011-DIP__5__1.png?raw=true) 

## 4011-TSSOP
Quad NAND gate

![4011-TSSOP__1__1](/images/logic-4000__4011-DIP__1__1.png?raw=true) 
![4011-TSSOP__2__1](/images/logic-4000__4011-DIP__2__1.png?raw=true) 
![4011-TSSOP__3__1](/images/logic-4000__4011-DIP__3__1.png?raw=true) 
![4011-TSSOP__4__1](/images/logic-4000__4011-DIP__4__1.png?raw=true) 
![4011-TSSOP__5__1](/images/logic-4000__4011-DIP__5__1.png?raw=true) 

## 4046-DIP
![4046-DIP__1__1](/images/logic-4000__4046-DIP__1__1.png?raw=true) 
![4046-DIP__2__1](/images/logic-4000__4046-DIP__2__1.png?raw=true) 
![4046-DIP__3__1](/images/logic-4000__4046-DIP__3__1.png?raw=true) 

## 4046-SO
![4046-SO__1__1](/images/logic-4000__4046-DIP__1__1.png?raw=true) 
![4046-SO__2__1](/images/logic-4000__4046-DIP__2__1.png?raw=true) 
![4046-SO__3__1](/images/logic-4000__4046-DIP__3__1.png?raw=true) 

## 4046-SSOP
![4046-SSOP__1__1](/images/logic-4000__4046-DIP__1__1.png?raw=true) 
![4046-SSOP__2__1](/images/logic-4000__4046-DIP__2__1.png?raw=true) 
![4046-SSOP__3__1](/images/logic-4000__4046-DIP__3__1.png?raw=true) 

## 4046-TSSOP
![4046-TSSOP__1__1](/images/logic-4000__4046-DIP__1__1.png?raw=true) 
![4046-TSSOP__2__1](/images/logic-4000__4046-DIP__2__1.png?raw=true) 
![4046-TSSOP__3__1](/images/logic-4000__4046-DIP__3__1.png?raw=true) 

## 4051-DIP
8-channel analog (de)mux

![4051-DIP__1__1](/images/logic-4000__4051-DIP__1__1.png?raw=true) 
![4051-DIP__2__1](/images/logic-4000__4051-DIP__2__1.png?raw=true) 

## 4051-SO
8-channel analog (de)mux

![4051-SO__1__1](/images/logic-4000__4051-DIP__1__1.png?raw=true) 
![4051-SO__2__1](/images/logic-4000__4051-DIP__2__1.png?raw=true) 

## 4051-SSOP
8-channel analog (de)mux

![4051-SSOP__1__1](/images/logic-4000__4051-DIP__1__1.png?raw=true) 
![4051-SSOP__2__1](/images/logic-4000__4051-DIP__2__1.png?raw=true) 

## 4051-TSSOP
8-channel analog (de)mux

![4051-TSSOP__1__1](/images/logic-4000__4051-DIP__1__1.png?raw=true) 
![4051-TSSOP__2__1](/images/logic-4000__4051-DIP__2__1.png?raw=true) 

## 4052-DIP
8-channel analog (de)mux

![4052-DIP__1__1](/images/logic-4000__4052-DIP__1__1.png?raw=true) 
![4052-DIP__2__1](/images/logic-4000__4052-DIP__2__1.png?raw=true) 
![4052-DIP__3__1](/images/logic-4000__4052-DIP__3__1.png?raw=true) 
![4052-DIP__4__1](/images/logic-4000__4052-DIP__4__1.png?raw=true) 

## 4052-SO
8-channel analog (de)mux

![4052-SO__1__1](/images/logic-4000__4052-DIP__1__1.png?raw=true) 
![4052-SO__2__1](/images/logic-4000__4052-DIP__2__1.png?raw=true) 
![4052-SO__3__1](/images/logic-4000__4052-DIP__3__1.png?raw=true) 
![4052-SO__4__1](/images/logic-4000__4052-DIP__4__1.png?raw=true) 

## 4052-SSOP
8-channel analog (de)mux

![4052-SSOP__1__1](/images/logic-4000__4052-DIP__1__1.png?raw=true) 
![4052-SSOP__2__1](/images/logic-4000__4052-DIP__2__1.png?raw=true) 
![4052-SSOP__3__1](/images/logic-4000__4052-DIP__3__1.png?raw=true) 
![4052-SSOP__4__1](/images/logic-4000__4052-DIP__4__1.png?raw=true) 

## 4052-TSSOP
8-channel analog (de)mux

![4052-TSSOP__1__1](/images/logic-4000__4052-DIP__1__1.png?raw=true) 
![4052-TSSOP__2__1](/images/logic-4000__4052-DIP__2__1.png?raw=true) 
![4052-TSSOP__3__1](/images/logic-4000__4052-DIP__3__1.png?raw=true) 
![4052-TSSOP__4__1](/images/logic-4000__4052-DIP__4__1.png?raw=true) 

## 4053-DIP
8-channel analog (de)mux

![4053-DIP__1__1](/images/logic-4000__4053-DIP__1__1.png?raw=true) 
![4053-DIP__2__1](/images/logic-4000__4051-DIP__2__1.png?raw=true) 

## 4053-SO
8-channel analog (de)mux

![4053-SO__1__1](/images/logic-4000__4053-DIP__1__1.png?raw=true) 
![4053-SO__2__1](/images/logic-4000__4051-DIP__2__1.png?raw=true) 

## 4053-SSOP
8-channel analog (de)mux

![4053-SSOP__1__1](/images/logic-4000__4053-DIP__1__1.png?raw=true) 
![4053-SSOP__2__1](/images/logic-4000__4051-DIP__2__1.png?raw=true) 

## 4053-TSSOP
8-channel analog (de)mux

![4053-TSSOP__1__1](/images/logic-4000__4053-DIP__1__1.png?raw=true) 
![4053-TSSOP__2__1](/images/logic-4000__4051-DIP__2__1.png?raw=true) 

## 4059-DIP
Programmable divide-by-n counter

![4059-DIP__1__1](/images/logic-4000__4059-DIP__1__1.png?raw=true) 
![4059-DIP__2__1](/images/logic-4000__4059-DIP__2__1.png?raw=true) 

## 4059-DIP-W
Programmable divide-by-n counter

![4059-DIP-W__1__1](/images/logic-4000__4059-DIP__1__1.png?raw=true) 
![4059-DIP-W__2__1](/images/logic-4000__4059-DIP__2__1.png?raw=true) 

## 4059-SO
Programmable divide-by-n counter

![4059-SO__1__1](/images/logic-4000__4059-DIP__1__1.png?raw=true) 
![4059-SO__2__1](/images/logic-4000__4059-DIP__2__1.png?raw=true) 

## 4066-DIP
Quad analog switch

![4066-DIP__1__1](/images/logic-4000__4066-DIP__1__1.png?raw=true) 
![4066-DIP__2__1](/images/logic-4000__4066-DIP__2__1.png?raw=true) 
![4066-DIP__3__1](/images/logic-4000__4066-DIP__3__1.png?raw=true) 
![4066-DIP__4__1](/images/logic-4000__4066-DIP__4__1.png?raw=true) 
![4066-DIP__5__1](/images/logic-4000__4066-DIP__5__1.png?raw=true) 

## 4066-SO
Quad analog switch

![4066-SO__1__1](/images/logic-4000__4066-DIP__1__1.png?raw=true) 
![4066-SO__2__1](/images/logic-4000__4066-DIP__2__1.png?raw=true) 
![4066-SO__3__1](/images/logic-4000__4066-DIP__3__1.png?raw=true) 
![4066-SO__4__1](/images/logic-4000__4066-DIP__4__1.png?raw=true) 
![4066-SO__5__1](/images/logic-4000__4066-DIP__5__1.png?raw=true) 

## 4066-SSOP
Quad analog switch

![4066-SSOP__1__1](/images/logic-4000__4066-DIP__1__1.png?raw=true) 
![4066-SSOP__2__1](/images/logic-4000__4066-DIP__2__1.png?raw=true) 
![4066-SSOP__3__1](/images/logic-4000__4066-DIP__3__1.png?raw=true) 
![4066-SSOP__4__1](/images/logic-4000__4066-DIP__4__1.png?raw=true) 
![4066-SSOP__5__1](/images/logic-4000__4066-DIP__5__1.png?raw=true) 

## 4066-TSSOP
Quad analog switch

![4066-TSSOP__1__1](/images/logic-4000__4066-DIP__1__1.png?raw=true) 
![4066-TSSOP__2__1](/images/logic-4000__4066-DIP__2__1.png?raw=true) 
![4066-TSSOP__3__1](/images/logic-4000__4066-DIP__3__1.png?raw=true) 
![4066-TSSOP__4__1](/images/logic-4000__4066-DIP__4__1.png?raw=true) 
![4066-TSSOP__5__1](/images/logic-4000__4066-DIP__5__1.png?raw=true) 

