#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x39765ea0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x39766030 .scope module, "tb" "tb" 3 1;
 .timescale 0 0;
P_0x397661c0 .param/l "baud_rate" 0 3 2, +C4<00000000000000000010010110000000>;
P_0x39766200 .param/l "bit_period" 0 3 3, +C4<00000000000000011001011011100110>;
v0x39791b70_0 .var "clk", 0 0;
v0x39791c30_0 .var "rst", 0 0;
v0x39791cf0_0 .net "rx_done", 0 0, v0x3978fc70_0;  1 drivers
v0x39791d90_0 .net "rx_out", 7 0, v0x3978fe40_0;  1 drivers
v0x39791e80_0 .var "tx_data", 7 0;
v0x39791fc0_0 .net "tx_done", 0 0, v0x39790f40_0;  1 drivers
o0x7fe15fd134f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x397920b0_0 .net "tx_out", 0 0, o0x7fe15fd134f8;  0 drivers
v0x39792150_0 .var "tx_start", 0 0;
E_0x3976fef0 .event anyedge, v0x3978fc70_0;
S_0x3976def0 .scope module, "uut" "uart_top" 3 9, 4 150 0, S_0x39766030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "tx_done";
    .port_info 6 /OUTPUT 8 "rx_out";
    .port_info 7 /OUTPUT 1 "rx_done";
v0x39791300_0 .net "clk", 0 0, v0x39791b70_0;  1 drivers
v0x397913c0_0 .net "rst", 0 0, v0x39791c30_0;  1 drivers
v0x397914d0_0 .net "rx_done", 0 0, v0x3978fc70_0;  alias, 1 drivers
v0x39791570_0 .net "rx_out", 7 0, v0x3978fe40_0;  alias, 1 drivers
v0x39791640_0 .net "tx_data", 7 0, v0x39791e80_0;  1 drivers
v0x39791730_0 .net "tx_done", 0 0, v0x39790f40_0;  alias, 1 drivers
v0x39791800_0 .net "tx_out", 0 0, o0x7fe15fd134f8;  alias, 0 drivers
v0x397918a0_0 .net "tx_start", 0 0, v0x39792150_0;  1 drivers
v0x39791970_0 .net "w1", 0 0, v0x39791000_0;  1 drivers
S_0x3976e120 .scope module, "rx_inst" "uart_rx" 4 173, 4 77 0, S_0x3976def0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rx_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 8 "rx_out";
    .port_info 4 /OUTPUT 1 "rx_done";
P_0x3973a580 .param/l "baud_rate" 0 4 82, +C4<00000000000000000010010110000000>;
P_0x3973a5c0 .param/l "clock_freq" 0 4 83, +C4<00000010111110101111000010000000>;
P_0x3973a600 .param/l "cycles_per_bit" 1 4 84, +C4<00000000000000000001010001011000>;
P_0x3973a640 .param/l "data" 1 4 85, +C4<00000000000000000000000000000010>;
P_0x3973a680 .param/l "idle" 1 4 85, +C4<00000000000000000000000000000000>;
P_0x3973a6c0 .param/l "start" 1 4 85, +C4<00000000000000000000000000000001>;
P_0x3973a700 .param/l "stop" 1 4 85, +C4<00000000000000000000000000000011>;
v0x3975f200_0 .var "bit_count", 15 0;
v0x3978fa00_0 .var "bit_index", 2 0;
v0x3978fae0_0 .net "clk", 0 0, v0x39791b70_0;  alias, 1 drivers
v0x3978fbb0_0 .net "rst", 0 0, v0x39791c30_0;  alias, 1 drivers
v0x3978fc70_0 .var "rx_done", 0 0;
v0x3978fd80_0 .net "rx_in", 0 0, v0x39791000_0;  alias, 1 drivers
v0x3978fe40_0 .var "rx_out", 7 0;
v0x3978ff20_0 .var "state", 1 0;
E_0x397662a0 .event posedge, v0x3978fae0_0;
S_0x397900a0 .scope module, "tx_inst" "uart_tx" 4 163, 4 3 0, S_0x3976def0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "tx_done";
P_0x397902a0 .param/l "baud_rate" 0 4 10, +C4<00000000000000000010010110000000>;
P_0x397902e0 .param/l "clock_frequency" 0 4 11, +C4<00000010111110101111000010000000>;
P_0x39790320 .param/l "cycles_per_bit" 1 4 12, +C4<00000000000000000001010001011000>;
P_0x39790360 .param/l "data" 1 4 13, +C4<00000000000000000000000000000010>;
P_0x397903a0 .param/l "idle" 1 4 13, +C4<00000000000000000000000000000000>;
P_0x397903e0 .param/l "start" 1 4 13, +C4<00000000000000000000000000000001>;
P_0x39790420 .param/l "stop" 1 4 13, +C4<00000000000000000000000000000011>;
v0x39790930_0 .var "bit_count", 15 0;
v0x39790a30_0 .var "bit_index", 3 0;
v0x39790b10_0 .net "clk", 0 0, v0x39791b70_0;  alias, 1 drivers
v0x39790c10_0 .var "data_reg", 7 0;
v0x39790cb0_0 .net "rst", 0 0, v0x39791c30_0;  alias, 1 drivers
v0x39790da0_0 .var "state", 1 0;
v0x39790e60_0 .net "tx_data", 7 0, v0x39791e80_0;  alias, 1 drivers
v0x39790f40_0 .var "tx_done", 0 0;
v0x39791000_0 .var "tx_out", 0 0;
v0x39791160_0 .net "tx_start", 0 0, v0x39792150_0;  alias, 1 drivers
E_0x397908d0 .event posedge, v0x3978fbb0_0, v0x3978fae0_0;
    .scope S_0x397900a0;
T_0 ;
    %wait E_0x397908d0;
    %load/vec4 v0x39790cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x39790da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x39791000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x39790f40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x39790da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x39791000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x39790f40_0, 0;
    %load/vec4 v0x39791160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x39790da0_0, 0;
    %load/vec4 v0x39790e60_0;
    %assign/vec4 v0x39790c10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x39790930_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x39791000_0, 0;
    %load/vec4 v0x39790930_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x39790da0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x39790930_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x39790a30_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x39790930_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x39790930_0, 0;
T_0.10 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x39790c10_0;
    %load/vec4 v0x39790a30_0;
    %part/u 1;
    %assign/vec4 v0x39791000_0, 0;
    %load/vec4 v0x39790930_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x39790930_0, 0;
    %load/vec4 v0x39790a30_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x39790da0_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x39790a30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x39790a30_0, 0;
T_0.14 ;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x39790930_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x39790930_0, 0;
T_0.12 ;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x39791000_0, 0;
    %load/vec4 v0x39790930_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_0.15, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x39790da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x39790f40_0, 0;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v0x39790930_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x39790930_0, 0;
T_0.16 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x3976e120;
T_1 ;
    %wait E_0x397662a0;
    %load/vec4 v0x3978fbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x3978ff20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x3978fc70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x3978fa00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x3975f200_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x3978ff20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x3978ff20_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x3978fd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x3978ff20_0, 0;
T_1.8 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x3975f200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x3978fc70_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0x3975f200_0;
    %pad/u 32;
    %cmpi/e 2604, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x3978fd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x3978ff20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x3975f200_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x3978fa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x3978fc70_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x3978ff20_0, 0;
T_1.13 ;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x3975f200_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x3975f200_0, 0;
T_1.11 ;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x3975f200_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x3978fd80_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x3978fa00_0;
    %assign/vec4/off/d v0x3978fe40_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x3975f200_0, 0;
    %load/vec4 v0x3978fa00_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x3978ff20_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v0x3978fa00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x3978fa00_0, 0;
T_1.17 ;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x3975f200_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x3975f200_0, 0;
T_1.15 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x3975f200_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x3975f200_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x3978ff20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x3978fc70_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0x3975f200_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x3975f200_0, 0;
T_1.19 ;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x39766030;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x39791b70_0, 0, 1;
T_2.0 ;
    %delay 10, 0;
    %load/vec4 v0x39791b70_0;
    %inv;
    %store/vec4 v0x39791b70_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x39766030;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x39791c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x39792150_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x39791c30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x39792150_0, 0, 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x39791e80_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x39792150_0, 0, 1;
T_3.0 ;
    %load/vec4 v0x39791cf0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.1, 6;
    %wait E_0x3976fef0;
    %jmp T_3.0;
T_3.1 ;
    %delay 20, 0;
    %load/vec4 v0x39791e80_0;
    %load/vec4 v0x39791d90_0;
    %cmp/e;
    %jmp/0xz  T_3.2, 4;
    %vpi_call/w 3 28 "$display", "success:done=%b,tx_data=%h,received data=%h", v0x39791cf0_0, v0x39791e80_0, v0x39791d90_0 {0 0 0};
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %vpi_call/w 3 33 "$display", "Transmission failed" {0 0 0};
T_3.3 ;
    %end;
    .thread T_3;
    .scope S_0x39766030;
T_4 ;
    %vpi_call/w 3 36 "$dumpfile", "uart_rx_tb.vcd" {0 0 0};
    %vpi_call/w 3 37 "$dumpvars", 32'sb00000000000000000000000000000001, v0x39791d90_0 {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000001, v0x39791cf0_0 {0 0 0};
    %vpi_call/w 3 39 "$dumpvars", 32'sb00000000000000000000000000000001, v0x39791e80_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "design.sv";
