/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_27z;
  wire [27:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [2:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [6:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_0z[0] ? celloutsig_1_2z : celloutsig_1_3z;
  assign celloutsig_1_10z = !(in_data[128] ? celloutsig_1_4z : celloutsig_1_4z);
  assign celloutsig_1_19z = !(celloutsig_1_18z ? celloutsig_1_2z : celloutsig_1_0z[2]);
  assign celloutsig_0_12z = !(celloutsig_0_0z[0] ? celloutsig_0_3z : in_data[20]);
  assign celloutsig_1_8z = celloutsig_1_7z[3:0] < { celloutsig_1_7z[6:4], celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_11z[6:4], celloutsig_1_3z, celloutsig_1_17z } < { celloutsig_1_7z[9:8], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_6z = celloutsig_0_1z[3:1] < celloutsig_0_4z[10:8];
  assign celloutsig_0_10z = { celloutsig_0_8z[2:0], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z } < celloutsig_0_4z;
  assign celloutsig_0_11z = celloutsig_0_9z < in_data[3:0];
  assign celloutsig_0_16z = { celloutsig_0_4z[8:1], celloutsig_0_12z, celloutsig_0_11z } < { celloutsig_0_4z[7:3], celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_23z = { celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_21z } < celloutsig_0_2z[19:7];
  assign celloutsig_0_0z = in_data[36:33] * in_data[41:38];
  assign celloutsig_1_0z = in_data[168:162] * in_data[180:174];
  assign celloutsig_1_7z = { celloutsig_1_6z[2], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z } * { celloutsig_1_0z[5], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_17z = in_data[155:150] * { celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_4z[6:4], celloutsig_0_6z } * { celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_9z = celloutsig_0_5z * celloutsig_0_0z;
  assign celloutsig_0_1z = in_data[36:31] * in_data[14:9];
  assign celloutsig_0_15z = celloutsig_0_1z[5:2] * { celloutsig_0_1z[1], celloutsig_0_7z };
  assign celloutsig_0_27z = { celloutsig_0_4z[8:3], celloutsig_0_19z } * { celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_32z = { celloutsig_0_4z[6:1], celloutsig_0_19z } * { celloutsig_0_27z[4:0], celloutsig_0_10z, celloutsig_0_23z };
  assign celloutsig_1_6z = - { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_5z = - celloutsig_0_4z[9:6];
  assign celloutsig_0_4z = in_data[73:63] | { celloutsig_0_1z[4], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_0z[1:0], celloutsig_0_9z } | celloutsig_0_4z[6:1];
  assign celloutsig_0_2z = in_data[74:47] | in_data[61:34];
  assign celloutsig_0_3z = ^ celloutsig_0_1z[3:0];
  assign celloutsig_1_1z = ^ celloutsig_1_0z;
  assign celloutsig_1_2z = ^ in_data[115:113];
  assign celloutsig_1_3z = ^ { in_data[186:154], celloutsig_1_0z };
  assign celloutsig_1_4z = ^ { in_data[170:147], celloutsig_1_2z };
  assign celloutsig_0_19z = ^ { celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_0_31z = ^ celloutsig_0_2z[27:22];
  always_latch
    if (clkin_data[64]) celloutsig_1_11z = 7'h00;
    else if (!clkin_data[32]) celloutsig_1_11z = in_data[114:108];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_7z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_7z = celloutsig_0_0z[2:0];
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
