# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../TP1_EJ2.srcs/sources_1/new/conv_encoder.vhd" \
"../../../../TP1_EJ2.srcs/sim_1/new/tb_conv_encoder.vhd" \

# Do not sort compile order
nosort
