

================================================================
== Vivado HLS Report for 'cal_mag_phase'
================================================================
* Date:           Tue Dec  2 14:36:13 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1061|  1061|  1061|  1061|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+----------+
        |                        |             |  Latency  |  Interval | Pipeline |
        |        Instance        |    Module   | min | max | min | max |   Type   |
        +------------------------+-------------+-----+-----+-----+-----+----------+
        |grp_cordic_sqrt_fu_139  |cordic_sqrt  |   35|   35|    1|    1| function |
        |grp_cordic_atan_fu_148  |cordic_atan  |   11|   11|    1|    1| function |
        +------------------------+-------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1059|  1059|        37|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    202|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|    3172|  12624|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     72|
|Register         |        -|      -|     151|      -|
|ShiftMemory      |        -|      -|       0|     30|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|    3323|  12928|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |       3|     24|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+------+------+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------+-------------+---------+-------+------+------+
    |grp_cordic_atan_fu_148  |cordic_atan  |        0|      0|  1060|  4206|
    |grp_cordic_sqrt_fu_139  |cordic_sqrt  |        0|      2|  2112|  8418|
    +------------------------+-------------+---------+-------+------+------+
    |Total                   |             |        0|      2|  3172| 12624|
    +------------------------+-------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |exitcond1_reg_244  |  0|   2|    1|          0|
    |tmp_129_reg_288    |  0|   2|    1|          0|
    |tmp_130_reg_292    |  0|   2|    1|          0|
    |tmp_reg_253        |  0|  22|   64|         53|
    |tmp_s_reg_284      |  0|   2|    1|          0|
    +-------------------+---+----+-----+-----------+
    |Total              |  0|  30|   68|         53|
    +-------------------+---+----+-----+-----------+

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_160_p2        |     +    |      0|  0|  11|          11|           1|
    |r_V_fu_215_p2        |     +    |      0|  0|  23|          23|          22|
    |r_V_s_fu_229_p2      |     +    |      0|  0|  24|          24|          23|
    |ap_sig_bdd_339       |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_545       |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_595       |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_597       |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_206_p2    |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_154_p2  |   icmp   |      0|  0|  14|          11|          12|
    |not2_fu_194_p2       |   icmp   |      0|  0|  40|          32|           1|
    |not3_fu_200_p2       |   icmp   |      0|  0|  40|          32|           1|
    |tmp_s_fu_172_p2      |   icmp   |      0|  0|  40|          32|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 202|         170|          66|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |i_reg_127              |  11|          2|   11|         22|
    |phaseFrame_V_address1  |  10|          3|   10|         30|
    |phaseFrame_V_d0        |  25|          2|   25|         50|
    |phaseFrame_V_d1        |  26|          3|   26|         78|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  72|         10|   72|        180|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+-----+-----------+
    |          Name          | FF | Bits| Const Bits|
    +------------------------+----+-----+-----------+
    |ap_CS_fsm               |   2|    2|          0|
    |ap_reg_ppiten_pp0_it0   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it10  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it11  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it12  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it13  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it14  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it15  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it16  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it17  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it18  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it19  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it20  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it21  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it22  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it23  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it24  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it25  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it26  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it27  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it28  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it29  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it3   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it30  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it31  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it32  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it33  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it34  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it35  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it36  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it4   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it5   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it6   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it7   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it8   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it9   |   1|    1|          0|
    |arctan_V_reg_300        |  22|   22|          0|
    |exitcond1_reg_244       |   1|    1|          0|
    |i_reg_127               |  11|   11|          0|
    |imag_V_load_reg_278     |  32|   32|          0|
    |real_V_load_reg_272     |  32|   32|          0|
    |tmp_129_reg_288         |   1|    1|          0|
    |tmp_130_reg_292         |   1|    1|          0|
    |tmp_reg_253             |  11|   64|         53|
    |tmp_s_reg_284           |   1|    1|          0|
    +------------------------+----+-----+-----------+
    |Total                   | 151|  204|         53|
    +------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+-----------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol | Source Object |    C Type    |
+-----------------------+-----+-----+-----------+---------------+--------------+
|ap_clk                 |  in |    1|          -| cal_mag_phase | return value |
|ap_rst                 |  in |    1|          -| cal_mag_phase | return value |
|ap_start               |  in |    1|          -| cal_mag_phase | return value |
|ap_done                | out |    1|          -| cal_mag_phase | return value |
|ap_idle                | out |    1|          -| cal_mag_phase | return value |
|ap_ready               | out |    1|          -| cal_mag_phase | return value |
|magFrame_V_address0    | out |   10| ap_memory |   magFrame_V  |     array    |
|magFrame_V_ce0         | out |    1| ap_memory |   magFrame_V  |     array    |
|magFrame_V_we0         | out |    1| ap_memory |   magFrame_V  |     array    |
|magFrame_V_d0          | out |   32| ap_memory |   magFrame_V  |     array    |
|phaseFrame_V_address0  | out |   10| ap_memory |  phaseFrame_V |     array    |
|phaseFrame_V_ce0       | out |    1| ap_memory |  phaseFrame_V |     array    |
|phaseFrame_V_we0       | out |    1| ap_memory |  phaseFrame_V |     array    |
|phaseFrame_V_d0        | out |   26| ap_memory |  phaseFrame_V |     array    |
|phaseFrame_V_address1  | out |   10| ap_memory |  phaseFrame_V |     array    |
|phaseFrame_V_ce1       | out |    1| ap_memory |  phaseFrame_V |     array    |
|phaseFrame_V_we1       | out |    1| ap_memory |  phaseFrame_V |     array    |
|phaseFrame_V_d1        | out |   26| ap_memory |  phaseFrame_V |     array    |
|real_V_address0        | out |   10| ap_memory |     real_V    |     array    |
|real_V_ce0             | out |    1| ap_memory |     real_V    |     array    |
|real_V_q0              |  in |   32| ap_memory |     real_V    |     array    |
|imag_V_address0        | out |   10| ap_memory |     imag_V    |     array    |
|imag_V_ce0             | out |    1| ap_memory |     imag_V    |     array    |
|imag_V_q0              |  in |   32| ap_memory |     imag_V    |     array    |
+-----------------------+-----+-----+-----------+---------------+--------------+

