[{"name": "\u8303\u80b2\u6210", "email": "skystar@ntut.edu.tw", "latestUpdate": "2009-09-20 10:59:07", "objective": "\u6b64\u8ab2\u7a0b\u4e4b\u76ee\u6a19\u70ba\u524d\u77bb\u6027\u6578\u4f4d\u7a4d\u9ad4\u96fb\u8def\u5f8c\u6bb5\u8a2d\u8a08\u6d41\u7a0b\u6574\u5408\u5be6\u52d9, \u53ef\u8a13\u7df4\u5b78\u751f\u719f\u6089\u4f7f\u7528\u6676\u7247\u8a2d\u8a08\u6d41\u7a0b, \u4ee5\u5b8c\u6210\u6676\u7247\u5f8c\u6bb5\u8a2d\u8a08\u4e4b\u5be6\u52d9\u3002\r\n\u8ab2\u7a0b\u5167\u5bb9\u5305\u542b:\r\n1. Design Flow Overview\r\n2. RTL Design in Verilog\r\n3. Basic placement & routing\r\n4. Post Layout Simulation\r\n5. LVS & DRC & ERC\r\n6. Time-Mill and Power-Mill Post Layout Simulation\r\n7. Module Compiler\r\n8. Physical Compiler\r\n9. Clock Tree Synthesis, Zero Skew Routing\r\n10. Scan Chain Optimization/Reordering\r\n11. Constraint driven placement &routing\r\n12. Buffer/wire sizing\r\n13. Cell library creation\r\n14. Verilog code design\r\n15. Pre_simulation\r\n16. LVS & DRC & ERC Flow\r\n17. Time-Mill and Power-Mill Post Layout Simulation Flow\r\n18. Design examples\r\n19. placement &routing flow", "schedule": "1. Design Flow Overview (1) \r\n2. Design Flow Overview (2)\r\n3. RTL Design in Verilog (1) \r\n4. RTL Design in Verilog (2)\r\n5. Logic Synthesis (1)\r\n6. Logic Synthesis (2)\r\n7. Logic Synthesis (3)\r\n8. Basic placement & routing (1)\r\n9. Basic placement & routing (2)\r\n10. Basic placement & routing(3) \r\n11. Post Layout Simulation \r\n12. Module Compiler \r\n13. Physical Compiler \r\n14. Clock Tree Synthesis, Zero Skew Routing \r\n15. Scan Chain Optimization/Reordering \r\n16. Constraint driven placement &routing \r\n17. Buffer/wire sizing \r\n18. Cell library creation", "scorePolicy": "1.\u671f\u4e2d\u8003         40%\r\n2.\u4f5c\u696d           30%  \r\n3.\u671f\u672b\u5831\u544a       30%\r\n", "materials": "1.\u6559\u80b2\u90e8SOC\u6559\u6539\u8a08\u756b\u6559\u6750\r\n2.CIC\u8b1b\u7fa9   \r\n", "foreignLanguageTextbooks": false}]