Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Sun Feb 16 18:57:07 2025
| Host              : nightt_insider running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/fir_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu5eg-sfvc784
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.648ns (26.337%)  route 1.812ns (73.662%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/Q
                         net (fo=84, routed)          0.595     0.726    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/grp_fir_Pipeline_loop_fu_80_ap_start_reg
    SLICE_X18Y1          LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     0.921 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ram_reg_0_31_0_0_i_8/O
                         net (fo=49, routed)          0.613     1.534    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__7/DPRA0
    SLICE_X17Y4          RAMD32 (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.179     1.713 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__7/DP/O
                         net (fo=1, routed)           0.255     1.968    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__7_n_0
    SLICE_X16Y5          LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     2.146 r  bd_0_i/hls_inst/inst/shift_reg_U/q1[4]_i_1/O
                         net (fo=2, routed)           0.349     2.495    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/B[4]
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X4Y0         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[4])
                                                     -0.303     9.706    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.706    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  7.210    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.555ns (22.696%)  route 1.890ns (77.304%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/Q
                         net (fo=84, routed)          0.595     0.726    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/grp_fir_Pipeline_loop_fu_80_ap_start_reg
    SLICE_X18Y1          LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     0.921 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ram_reg_0_31_0_0_i_8/O
                         net (fo=49, routed)          0.614     1.535    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__24/DPRA0
    SLICE_X17Y5          RAMD32 (Prop_G5LUT_SLICEM_RADR0_O)
                                                      0.201     1.736 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__24/DP/O
                         net (fo=1, routed)           0.372     2.108    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__24_n_0
    SLICE_X16Y4          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     2.171 r  bd_0_i/hls_inst/inst/shift_reg_U/q1[12]_i_1/O
                         net (fo=2, routed)           0.309     2.480    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/B[12]
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X4Y0         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[12])
                                                     -0.298     9.711    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.711    
                         arrival time                          -2.480    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.240ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.589ns (24.192%)  route 1.846ns (75.808%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X15Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=53, routed)          0.841     0.974    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X18Y0          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     1.169 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55/O
                         net (fo=15, routed)          0.369     1.538    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55_n_0
    SLICE_X15Y1          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     1.717 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/i2_fu_38[5]_i_1/O
                         net (fo=20, routed)          0.369     2.087    bd_0_i/hls_inst/inst/shift_reg_U/address1[4]
    SLICE_X18Y2          LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     2.204 r  bd_0_i/hls_inst/inst/shift_reg_U/q1[10]_i_1/O
                         net (fo=2, routed)           0.266     2.470    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/B[10]
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X4Y0         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[10])
                                                     -0.299     9.710    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                  7.240    

Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.669ns (27.629%)  route 1.752ns (72.371%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/Q
                         net (fo=84, routed)          0.595     0.726    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/grp_fir_Pipeline_loop_fu_80_ap_start_reg
    SLICE_X18Y1          LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     0.921 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ram_reg_0_31_0_0_i_8/O
                         net (fo=49, routed)          0.613     1.534    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__9/DPRA0
    SLICE_X17Y4          RAMD32 (Prop_A5LUT_SLICEM_RADR0_O)
                                                      0.200     1.734 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__9/DP/O
                         net (fo=1, routed)           0.285     2.019    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__9_n_0
    SLICE_X16Y2          LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     2.197 r  bd_0_i/hls_inst/inst/shift_reg_U/q1[5]_i_1/O
                         net (fo=2, routed)           0.259     2.456    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/B[5]
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X4Y0         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[5])
                                                     -0.299     9.710    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -2.456    
  -------------------------------------------------------------------
                         slack                                  7.253    

Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.572ns (23.910%)  route 1.820ns (76.090%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X15Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=53, routed)          0.841     0.974    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X18Y0          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     1.169 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55/O
                         net (fo=15, routed)          0.369     1.538    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55_n_0
    SLICE_X15Y1          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     1.717 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/i2_fu_38[5]_i_1/O
                         net (fo=20, routed)          0.323     2.040    bd_0_i/hls_inst/inst/shift_reg_U/address1[4]
    SLICE_X18Y2          LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.100     2.140 r  bd_0_i/hls_inst/inst/shift_reg_U/q1[6]_i_1/O
                         net (fo=2, routed)           0.287     2.427    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/B[6]
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X4Y0         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[6])
                                                     -0.299     9.710    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.606ns (25.226%)  route 1.796ns (74.774%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/Q
                         net (fo=84, routed)          0.595     0.726    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/grp_fir_Pipeline_loop_fu_80_ap_start_reg
    SLICE_X18Y1          LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     0.921 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ram_reg_0_31_0_0_i_8/O
                         net (fo=49, routed)          0.612     1.533    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_31_0_0__14/DPRA0
    SLICE_X17Y3          RAMD32 (Prop_A5LUT_SLICEM_RADR0_O)
                                                      0.200     1.733 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_31_0_0__14/DP/O
                         net (fo=1, routed)           0.207     1.940    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_31_0_0__14_n_0
    SLICE_X16Y4          LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115     2.055 r  bd_0_i/hls_inst/inst/shift_reg_U/q1[15]_i_1/O
                         net (fo=4, routed)           0.383     2.437    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/B[15]
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X4Y0         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[15])
                                                     -0.286     9.723    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/q1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.589ns (22.095%)  route 2.077ns (77.905%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X15Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=53, routed)          0.841     0.974    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X18Y0          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     1.169 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55/O
                         net (fo=15, routed)          0.369     1.538    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55_n_0
    SLICE_X15Y1          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     1.717 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/i2_fu_38[5]_i_1/O
                         net (fo=20, routed)          0.369     2.087    bd_0_i/hls_inst/inst/shift_reg_U/address1[4]
    SLICE_X18Y2          LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     2.204 r  bd_0_i/hls_inst/inst/shift_reg_U/q1[10]_i_1/O
                         net (fo=2, routed)           0.497     2.701    bd_0_i/hls_inst/inst/shift_reg_U/D[10]
    SLICE_X15Y3          FDRE                                         r  bd_0_i/hls_inst/inst/shift_reg_U/q1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.025    10.025    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    SLICE_X15Y3          FDRE                                         r  bd_0_i/hls_inst/inst/shift_reg_U/q1_reg[10]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X15Y3          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    10.017    bd_0_i/hls_inst/inst/shift_reg_U/q1_reg[10]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.588ns (24.961%)  route 1.768ns (75.039%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X15Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=53, routed)          0.841     0.974    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X18Y0          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     1.169 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55/O
                         net (fo=15, routed)          0.369     1.538    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55_n_0
    SLICE_X15Y1          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     1.717 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/i2_fu_38[5]_i_1/O
                         net (fo=20, routed)          0.364     2.082    bd_0_i/hls_inst/inst/shift_reg_U/address1[4]
    SLICE_X18Y2          LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     2.198 r  bd_0_i/hls_inst/inst/shift_reg_U/q1[7]_i_1/O
                         net (fo=2, routed)           0.193     2.391    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/B[7]
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X4Y0         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[7])
                                                     -0.285     9.724    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.724    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                  7.333    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[24]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.441ns (19.084%)  route 1.870ns (80.916%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X15Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=53, routed)          0.841     0.974    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X18Y0          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     1.169 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55/O
                         net (fo=15, routed)          0.365     1.534    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55_n_0
    SLICE_X15Y1          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.682 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_2/O
                         net (fo=15, routed)          0.664     2.346    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/A[24]
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X4Y0         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[24])
                                                     -0.322     9.687    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.687    
                         arrival time                          -2.346    
  -------------------------------------------------------------------
                         slack                                  7.341    

Slack (MET) :             7.355ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/A[29]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.586ns (25.426%)  route 1.719ns (74.574%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=31, routed)          0.256     0.388    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/Q[3]
    SLICE_X16Y1          LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     0.523 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ram_reg_0_31_0_0_i_4/O
                         net (fo=144, routed)         0.791     1.314    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__29/A1
    SLICE_X17Y4          RAMD32 (Prop_F5LUT_SLICEM_RADR1_O)
                                                      0.176     1.490 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__29/SP/O
                         net (fo=1, routed)           0.196     1.686    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__29_n_1
    SLICE_X16Y4          LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     1.864 r  bd_0_i/hls_inst/inst/shift_reg_U/mul_ln44_reg_132_reg_i_2/O
                         net (fo=15, routed)          0.476     2.340    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/A[29]
    DSP48E2_X4Y1         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
    DSP48E2_X4Y1         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X4Y1         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[29])
                                                     -0.314     9.695    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.695    
                         arrival time                          -2.340    
  -------------------------------------------------------------------
                         slack                                  7.355    




