Metadata-Version: 2.1
Name: peakrdl-regblock
Version: 0.1.0a1
Summary: Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input
Home-page: https://github.com/SystemRDL/PeakRDL-regblock
Author: Alex Mykyta
Author-email: amykyta3@github.com
License: UNKNOWN
Project-URL: Documentation, http://peakrdl-regblock.readthedocs.io
Project-URL: Source, https://github.com/SystemRDL/PeakRDL-regblock
Project-URL: Tracker, https://github.com/SystemRDL/PeakRDL-regblock/issues
Platform: UNKNOWN
Classifier: Development Status :: 3 - Alpha
Classifier: Programming Language :: Python
Classifier: Programming Language :: Python :: 3
Classifier: Programming Language :: Python :: 3.5
Classifier: Programming Language :: Python :: 3.6
Classifier: Programming Language :: Python :: 3.7
Classifier: Programming Language :: Python :: 3.8
Classifier: Programming Language :: Python :: 3.9
Classifier: Programming Language :: Python :: 3 :: Only
Classifier: Intended Audience :: Developers
Classifier: License :: OSI Approved :: GNU General Public License v3 (GPLv3)
Classifier: Operating System :: OS Independent
Classifier: Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)
Description-Content-Type: text/markdown
License-File: LICENSE

[![Documentation Status](https://readthedocs.org/projects/peakrdl-regblock/badge/?version=latest)](http://peakrdl-regblock.readthedocs.io)
[![PyPI - Python Version](https://img.shields.io/pypi/pyversions/peakrdl-regblock.svg)](https://pypi.org/project/peakrdl-regblock)

# PeakRDL-regblock
Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.

## Documentation
See the [PeakRDL-regblock Documentation](http://peakrdl-regblock.readthedocs.io) for more details


