

================================================================
== Vitis HLS Report for 'kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4'
================================================================
* Date:           Fri Sep 20 17:09:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        mvt.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1280010|  1280010|  4.262 ms|  4.262 ms|  1280010|  1280010|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_26_3_VITIS_LOOP_27_4  |  1280008|  1280008|        17|          8|          1|  160000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      138|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      139|    -|
|Register             |        -|     -|      301|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      301|      277|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_9ns_9ns_9ns_18_4_1_U10  |mac_muladd_9ns_9ns_9ns_18_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln26_1_fu_152_p2   |         +|   0|  0|  25|          18|           1|
    |add_ln26_fu_164_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln27_fu_243_p2     |         +|   0|  0|  16|           9|           1|
    |ap_condition_444       |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_fu_146_p2    |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln27_1_fu_248_p2  |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln27_fu_170_p2    |      icmp|   0|  0|  16|           9|           8|
    |or_ln21_fu_176_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln21_fu_182_p3  |    select|   0|  0|   9|           1|           1|
    |select_ln26_fu_190_p3  |    select|   0|  0|   9|           1|           9|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 138|          77|          51|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  49|          9|    1|          9|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_1_phi_fu_112_p4  |   9|          2|    1|          2|
    |empty_fu_60                            |   9|          2|   32|         64|
    |i_fu_52                                |   9|          2|    9|         18|
    |indvar_flatten9_fu_56                  |   9|          2|   18|         36|
    |j_fu_48                                |   9|          2|    9|         18|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 139|         29|   75|        157|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |A_load_reg_373                     |  32|   0|   32|          0|
    |add1_reg_397                       |  32|   0|   32|          0|
    |add_ln26_1_reg_312                 |  18|   0|   18|          0|
    |ap_CS_fsm                          |   8|   0|    8|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |empty_fu_60                        |  32|   0|   32|          0|
    |first_iter_1_reg_107               |   1|   0|    1|          0|
    |i_fu_52                            |   9|   0|    9|          0|
    |icmp_ln26_reg_308                  |   1|   0|    1|          0|
    |icmp_ln26_reg_308_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln27_1_reg_388                |   1|   0|    1|          0|
    |icmp_ln27_1_reg_388_pp0_iter2_reg  |   1|   0|    1|          0|
    |indvar_flatten9_fu_56              |  18|   0|   18|          0|
    |j_fu_48                            |   9|   0|    9|          0|
    |mul1_reg_363                       |  32|   0|   32|          0|
    |or_ln21_reg_317                    |   1|   0|    1|          0|
    |select_ln21_reg_321                |   9|   0|    9|          0|
    |select_ln26_reg_326                |   9|   0|    9|          0|
    |x2_addr_reg_332                    |   9|   0|    9|          0|
    |x2_addr_reg_332_pp0_iter1_reg      |   9|   0|    9|          0|
    |x2_load_reg_348                    |  32|   0|   32|          0|
    |y2_load_reg_353                    |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 301|   0|  301|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4|  return value|
|grp_fu_50_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4|  return value|
|grp_fu_50_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4|  return value|
|grp_fu_50_p_opcode  |  out|    2|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4|  return value|
|grp_fu_50_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4|  return value|
|grp_fu_50_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4|  return value|
|grp_fu_54_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4|  return value|
|grp_fu_54_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4|  return value|
|grp_fu_54_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4|  return value|
|grp_fu_54_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4|  return value|
|A_address0          |  out|   18|   ap_memory|                                                A|         array|
|A_ce0               |  out|    1|   ap_memory|                                                A|         array|
|A_q0                |   in|   32|   ap_memory|                                                A|         array|
|y2_address0         |  out|    9|   ap_memory|                                               y2|         array|
|y2_ce0              |  out|    1|   ap_memory|                                               y2|         array|
|y2_q0               |   in|   32|   ap_memory|                                               y2|         array|
|x2_address0         |  out|    9|   ap_memory|                                               x2|         array|
|x2_ce0              |  out|    1|   ap_memory|                                               x2|         array|
|x2_we0              |  out|    1|   ap_memory|                                               x2|         array|
|x2_d0               |  out|   32|   ap_memory|                                               x2|         array|
|x2_address1         |  out|    9|   ap_memory|                                               x2|         array|
|x2_ce1              |  out|    1|   ap_memory|                                               x2|         array|
|x2_q1               |   in|   32|   ap_memory|                                               x2|         array|
+--------------------+-----+-----+------------+-------------------------------------------------+--------------+

