<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4171" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4171{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4171{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4171{left:697px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4171{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_4171{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t6_4171{left:70px;bottom:1054px;letter-spacing:-0.17px;word-spacing:-1px;}
#t7_4171{left:70px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_4171{left:70px;bottom:979px;letter-spacing:0.13px;}
#t9_4171{left:152px;bottom:979px;letter-spacing:0.16px;word-spacing:0.01px;}
#ta_4171{left:70px;bottom:956px;letter-spacing:-0.15px;word-spacing:-1.22px;}
#tb_4171{left:70px;bottom:940px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_4171{left:70px;bottom:917px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#td_4171{left:70px;bottom:900px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_4171{left:70px;bottom:873px;}
#tf_4171{left:96px;bottom:877px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_4171{left:70px;bottom:850px;}
#th_4171{left:96px;bottom:854px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ti_4171{left:96px;bottom:837px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tj_4171{left:572px;bottom:837px;letter-spacing:-0.18px;}
#tk_4171{left:611px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tl_4171{left:96px;bottom:820px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_4171{left:96px;bottom:804px;letter-spacing:-0.14px;}
#tn_4171{left:70px;bottom:777px;}
#to_4171{left:96px;bottom:781px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_4171{left:70px;bottom:758px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#tq_4171{left:70px;bottom:741px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_4171{left:70px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_4171{left:70px;bottom:707px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_4171{left:70px;bottom:690px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tu_4171{left:70px;bottom:668px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#tv_4171{left:70px;bottom:651px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_4171{left:70px;bottom:634px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_4171{left:70px;bottom:617px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#ty_4171{left:70px;bottom:567px;letter-spacing:-0.09px;}
#tz_4171{left:156px;bottom:567px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t10_4171{left:70px;bottom:545px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t11_4171{left:70px;bottom:528px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t12_4171{left:70px;bottom:511px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t13_4171{left:70px;bottom:494px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_4171{left:70px;bottom:477px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t15_4171{left:70px;bottom:460px;letter-spacing:-0.14px;}
#t16_4171{left:70px;bottom:438px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t17_4171{left:70px;bottom:411px;}
#t18_4171{left:96px;bottom:415px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t19_4171{left:70px;bottom:388px;}
#t1a_4171{left:96px;bottom:392px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t1b_4171{left:96px;bottom:375px;letter-spacing:-0.17px;word-spacing:-1.35px;}
#t1c_4171{left:96px;bottom:358px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#t1d_4171{left:96px;bottom:341px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t1e_4171{left:70px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1f_4171{left:96px;bottom:294px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1g_4171{left:96px;bottom:270px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1h_4171{left:96px;bottom:245px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1i_4171{left:96px;bottom:221px;letter-spacing:-0.16px;}
#t1j_4171{left:278px;bottom:221px;letter-spacing:-0.24px;}
#t1k_4171{left:297px;bottom:221px;letter-spacing:-0.16px;word-spacing:0.01px;}

.s1_4171{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4171{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4171{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4171{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4171{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4171{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_4171{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4171{font-size:14px;font-family:CourierNew_b62;color:#000;}
.s9_4171{font-size:14px;font-family:CourierNew-Bold_b7b;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4171" type="text/css" >

@font-face {
	font-family: CourierNew-Bold_b7b;
	src: url("fonts/CourierNew-Bold_b7b.woff") format("woff");
}

@font-face {
	font-family: CourierNew_b62;
	src: url("fonts/CourierNew_b62.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4171Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4171" style="-webkit-user-select: none;"><object width="935" height="1210" data="4171/4171.svg" type="image/svg+xml" id="pdf4171" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4171" class="t s1_4171">Vol. 3C </span><span id="t2_4171" class="t s1_4171">33-9 </span>
<span id="t3_4171" class="t s2_4171">INTEL® PROCESSOR TRACE </span>
<span id="t4_4171" class="t s3_4171">After TraceEn is set, FilterEn is set to 1 at all times if there is no IP filter range configured by software </span>
<span id="t5_4171" class="t s3_4171">(IA32_RTIT_CTL.ADDRn_CFG != 1, for all n), or if the processor does not support IP filtering (i.e., </span>
<span id="t6_4171" class="t s3_4171">CPUID.(EAX=14H, ECX=0):EBX[bit 2] = 0). FilterEn will toggle only when TraceEn=1 and ContextEn=1, and when </span>
<span id="t7_4171" class="t s3_4171">at least one range is configured for IP filtering. </span>
<span id="t8_4171" class="t s4_4171">33.2.7 </span><span id="t9_4171" class="t s4_4171">Trace Output </span>
<span id="ta_4171" class="t s3_4171">Intel PT output should be viewed independently from trace content and filtering mechanisms. The options available </span>
<span id="tb_4171" class="t s3_4171">for trace output can vary across processor generations and platforms. </span>
<span id="tc_4171" class="t s3_4171">Trace output is written out using one of the following output schemes, as configured by the ToPA and FabricEn bit </span>
<span id="td_4171" class="t s3_4171">fields of IA32_RTIT_CTL (see Section 33.2.8.2): </span>
<span id="te_4171" class="t s5_4171">• </span><span id="tf_4171" class="t s3_4171">A single, contiguous region of physical address space. </span>
<span id="tg_4171" class="t s5_4171">• </span><span id="th_4171" class="t s3_4171">A collection of variable-sized regions of physical memory. These regions are linked together by tables of </span>
<span id="ti_4171" class="t s3_4171">pointers to those regions, referred to as Table of Physical Addresses (</span><span id="tj_4171" class="t s6_4171">ToPA</span><span id="tk_4171" class="t s3_4171">). The trace output stores bypass </span>
<span id="tl_4171" class="t s3_4171">the caches and the TLBs, but are not serializing. This is intended to minimize the performance impact of the </span>
<span id="tm_4171" class="t s3_4171">output. </span>
<span id="tn_4171" class="t s5_4171">• </span><span id="to_4171" class="t s3_4171">A platform-specific trace transport subsystem. </span>
<span id="tp_4171" class="t s3_4171">Regardless of the output scheme chosen, Intel PT stores bypass the processor caches by default. This ensures that </span>
<span id="tq_4171" class="t s3_4171">they don't consume precious cache space, but they do not have the serializing aspects associated with un-cache- </span>
<span id="tr_4171" class="t s3_4171">able (UC) stores. Software should avoid using MTRRs to mark any portion of the Intel PT output region as UC, as </span>
<span id="ts_4171" class="t s3_4171">this may override the behavior described above and force Intel PT stores to UC, thereby incurring severe perfor- </span>
<span id="tt_4171" class="t s3_4171">mance impact. </span>
<span id="tu_4171" class="t s3_4171">There is no guarantee that a packet will be written to memory or other trace endpoint after some fixed number of </span>
<span id="tv_4171" class="t s3_4171">cycles after a packet-producing instruction executes. The only way to assure that all packets generated have </span>
<span id="tw_4171" class="t s3_4171">reached their endpoint is to clear TraceEn and follow that with a store, fence, or serializing instruction; doing so </span>
<span id="tx_4171" class="t s3_4171">ensures that all buffered packets are flushed out of the processor. </span>
<span id="ty_4171" class="t s7_4171">33.2.7.1 </span><span id="tz_4171" class="t s7_4171">Single Range Output </span>
<span id="t10_4171" class="t s3_4171">When IA32_RTIT_CTL.ToPA and IA32_RTIT_CTL.FabricEn bits are clear, trace packet output is sent to a single, </span>
<span id="t11_4171" class="t s3_4171">contiguous memory (or MMIO if DRAM is not available) range defined by a base address in </span>
<span id="t12_4171" class="t s3_4171">IA32_RTIT_OUTPUT_BASE (Section 33.2.8.7) and mask value in IA32_RTIT_OUTPUT_MASK_PTRS (Section </span>
<span id="t13_4171" class="t s3_4171">33.2.8.8). The current write pointer in this range is also stored in IA32_RTIT_OUTPUT_MASK_PTRS. This output </span>
<span id="t14_4171" class="t s3_4171">range is circular, meaning that when the writes wrap around the end of the buffer they begin again at the base </span>
<span id="t15_4171" class="t s3_4171">address. </span>
<span id="t16_4171" class="t s3_4171">This output method is best suited for cases where Intel PT output is either: </span>
<span id="t17_4171" class="t s5_4171">• </span><span id="t18_4171" class="t s3_4171">Configured to be directed to a sufficiently large contiguous region of DRAM. </span>
<span id="t19_4171" class="t s5_4171">• </span><span id="t1a_4171" class="t s3_4171">Configured to go to an MMIO debug port, in order to route Intel PT output to a platform-specific trace endpoint </span>
<span id="t1b_4171" class="t s3_4171">(e.g., JTAG). In this scenario, a specific range of addresses is written in a circular manner, and SoC will intercept </span>
<span id="t1c_4171" class="t s3_4171">these writes and direct them to the proper device. Repeated writes to the same address do not overwrite each </span>
<span id="t1d_4171" class="t s3_4171">other, but are accumulated by the debugger, and hence no data is lost by the circular nature of the buffer. </span>
<span id="t1e_4171" class="t s3_4171">The processor will determine the address to which to write the next trace packet output byte as follows: </span>
<span id="t1f_4171" class="t s8_4171">OutputBase[63:0] := IA32_RTIT_OUTPUT_BASE[63:0] </span>
<span id="t1g_4171" class="t s8_4171">OutputMask[63:0] := ZeroExtend64(IA32_RTIT_OUTPUT_MASK_PTRS[31:0]) </span>
<span id="t1h_4171" class="t s8_4171">OutputOffset[63:0] := ZeroExtend64(IA32_RTIT_OUTPUT_MASK_PTRS[63:32]) </span>
<span id="t1i_4171" class="t s9_4171">trace_store_phys_addr </span><span id="t1j_4171" class="t s8_4171">:= </span><span id="t1k_4171" class="t s8_4171">(OutputBase &amp; ~OutputMask) + (OutputOffset &amp; OutputMask) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
