 
cpldfit:  version P.68d                             Xilinx Inc.
                                  Fitter Report
Design Name: control                             Date:  8-26-2017,  0:21AM
Device Used: XC95144XL-10-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
61 /144 ( 42%) 192 /720  ( 27%) 111/432 ( 26%)   30 /144 ( 21%) 59 /81  ( 73%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          13/18       17/54       71/90      10/11
FB2          12/18       16/54       21/90      10/10*
FB3           4/18       15/54       15/90       5/10
FB4           5/18       16/54       14/90       8/10
FB5           9/18       16/54       34/90       9/10
FB6          11/18       14/54       16/90       6/10
FB7           2/18        0/54        0/90       6/10
FB8           5/18       17/54       21/90       5/10
             -----       -----       -----      -----    
             61/144     111/432     192/720     59/81 

* - Resource is exhausted

** Global Control Resources **

Signal 'PLL_CLK' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   22          22    |  I/O              :    52      73
Output        :   35          35    |  GCK/IO           :     2       3
Bidirectional :    1           1    |  GTS/IO           :     4       4
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     59          59

** Power Data **

There are 61 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'control.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'A40<0>' based upon the LOC
   constraint 'P27'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'PLL_CLK' based upon the LOC
   constraint 'P22'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'OSC_CLK' based upon the LOC
   constraint 'P23'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:936 - The output buffer 'TCI40_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'BG40_OBUF' is missing an input and will be
   deleted.
WARNING:Cpld:936 - The output buffer 'BG30_OBUF' is missing an input and will be
   deleted.
WARNING:Cpld:936 - The output buffer 'A_OE_OBUF' is missing an input and will be
   deleted.
WARNING:Cpld:1007 - Removing unused input(s) 'BB40'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'BGACK30'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'BR30'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'BR40'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'CIOUT40'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'HALT30'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'LOCK40'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'LOCKE40'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'OSC_CLK'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'A40_0_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 36 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
BWL_BS<2>           5     6     FB1_2   11   I/O     O       STD  FAST 
BWL_BS<0>           6     9     FB1_3   12   I/O     O       STD  FAST 
BWL_BS<1>           7     9     FB1_5   13   I/O     O       STD  FAST 
CLK_BS              0     0     FB1_6   14   I/O     O       STD  FAST 
DIR_BS              1     1     FB1_8   15   I/O     O       STD  FAST 
LE_BS               4     6     FB1_9   16   I/O     O       STD  FAST RESET
RESET30             1     1     FB2_2   99   GSR/I/O I/O     STD  FAST 
SCLK                2     2     FB2_6   2    GTS/I/O O       STD  FAST RESET
ICACHE              1     3     FB2_8   3    GTS/I/O O       STD  FAST 
CLK_RAMC            1     1     FB2_11  6    I/O     O       STD  FAST RESET
AL<1>               4     6     FB2_12  7    I/O     O       STD  FAST 
AL<0>               4     6     FB2_14  8    I/O     O       STD  FAST 
A30_LE              0     0     FB2_15  9    I/O     O       STD  FAST 
OE_BS               2     3     FB2_17  10   I/O     O       STD  FAST 
FC30<1>             3     4     FB3_11  29   I/O     O       STD  FAST 
FC30<0>             2     4     FB3_12  30   I/O     O       STD  FAST 
FC30<2>             4     5     FB3_15  33   I/O     O       STD  FAST 
MDIS40              0     0     FB4_2   87   I/O     O       STD  FAST 
IPL40<0>            1     2     FB4_5   89   I/O     O       STD  FAST 
IPL40<2>            1     2     FB4_6   90   I/O     O       STD  FAST 
CDIS40              0     0     FB4_8   91   I/O     O       STD  FAST 
AS30                2     3     FB5_8   39   I/O     O       STD  FAST RESET
RW30                1     1     FB5_12  42   I/O     O       STD  FAST 
SIZ30<1>            5     5     FB5_14  43   I/O     O       STD  FAST 
DS30                2     3     FB5_15  46   I/O     O       STD  FAST RESET
SIZ30<0>            4     5     FB5_17  49   I/O     O       STD  FAST 
BGR60               0     0     FB6_6   77   I/O     O       STD  FAST 
TBI40               2     3     FB6_9   79   I/O     O       STD  FAST 
PCLK                0     0     FB6_12  81   I/O     O       STD  FAST RESET
BCLK                2     3     FB6_14  82   I/O     O       STD  FAST 
IPL40<1>            1     2     FB6_15  85   I/O     O       STD  FAST 
RSTI40              2     3     FB6_17  86   I/O     O       STD  FAST RESET
PLL_S<1>            0     0     FB7_5   52   I/O     O       STD  FAST 
PLL_S<0>            0     0     FB7_6   53   I/O     O       STD  FAST 
TA40                5     7     FB8_15  72   I/O     O       STD  FAST RESET
TEA40               0     0     FB8_17  73   I/O     O       STD  FAST 

** 25 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
SIZING_FSM_FFd3     7     10    FB1_4   STD  RESET
DS30_SIG            6     7     FB1_10  STD  RESET
AS30_SIG            5     6     FB1_11  STD  RESET
SIZING_FSM_FFd1     13    13    FB1_13  STD  RESET
SM_030_N_FSM_FFd1   4     6     FB1_15  STD  RESET
TIP/TIP_RSTF        2     3     FB1_16  STD  
SIZING_FSM_FFd2     11    11    FB1_17  STD  RESET
DSACK_SAMPLED<0>    1     1     FB2_10  STD  RESET
CLK30_SIG           1     1     FB2_13  STD  RESET
OE_BS_OBUF$Q12      2     3     FB2_16  STD  
BCLK060_SIG         2     2     FB2_18  STD  RESET
DSACK_VALID<1>      6     10    FB3_18  STD  RESET
SM_030_P_FSM_FFd2   12    13    FB4_17  STD  RESET
TACK_D1             4     7     FB5_11  STD  RESET
TACK_ARMED          4     6     FB5_13  STD  RESET
TACK_D0             6     8     FB5_16  STD  RESET
TACK                6     9     FB5_18  STD  RESET
STERM_SAMPLED       1     1     FB6_10  STD  RESET
DSACK_SAMPLED<1>    1     1     FB6_11  STD  RESET
TIP                 2     4     FB6_13  STD  RESET
BCLK_OBUF$Q__$INT   2     3     FB6_16  STD  
RSTINT              3     4     FB6_18  STD  RESET
SM_030_P_FSM_FFd1   5     7     FB8_14  STD  RESET
SM_030_N_FSM_FFd2   5     10    FB8_16  STD  RESET
DSACK_VALID<0>      6     10    FB8_18  STD  RESET

** 23 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
IPL30<1>            FB1_12  18   I/O     I
IPL30<0>            FB1_14  19   I/O     I
IPL30<2>            FB1_15  20   I/O     I
PLL_CLK             FB1_17  22   GCK/I/O GCK
A40<1>              FB2_5   1    GTS/I/O I
SEL16M              FB2_9   4    GTS/I/O I
A40<0>              FB3_8   27   GCK/I/O I
CLK30               FB3_17  34   I/O     I
CPU40_60            FB4_9   92   I/O     I
RSTO40              FB4_12  94   I/O     I
TT40<0>             FB4_15  96   I/O     I
TT40<1>             FB4_17  97   I/O     I
DSACK30<1>          FB5_2   35   I/O     I
DSACK30<0>          FB5_5   36   I/O     I
STERM30             FB5_9   40   I/O     I
BERR30              FB5_11  41   I/O     I
TM40<1>             FB7_8   54   I/O     I
TM40<0>             FB7_9   55   I/O     I
SIZ40<0>            FB7_15  60   I/O     I
SIZ40<1>            FB7_17  61   I/O     I
RW40                FB8_5   64   I/O     I
TM40<2>             FB8_8   66   I/O     I
TS40                FB8_11  68   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               17/37
Number of signals used by logic mapping into function block:  17
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/1   4     FB1_1         (b)     (b)
BWL_BS<2>             5       1<- \/1   0     FB1_2   11    I/O     O
BWL_BS<0>             6       1<-   0   0     FB1_3   12    I/O     O
SIZING_FSM_FFd3       7       2<-   0   0     FB1_4         (b)     (b)
BWL_BS<1>             7       4<- /\2   0     FB1_5   13    I/O     O
CLK_BS                0       0   /\4   1     FB1_6   14    I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
DIR_BS                1       0     0   4     FB1_8   15    I/O     O
LE_BS                 4       0   \/1   0     FB1_9   16    I/O     O
DS30_SIG              6       1<-   0   0     FB1_10        (b)     (b)
AS30_SIG              5       0     0   0     FB1_11  17    I/O     (b)
(unused)              0       0   \/3   2     FB1_12  18    I/O     I
SIZING_FSM_FFd1      13       8<-   0   0     FB1_13        (b)     (b)
(unused)              0       0   /\5   0     FB1_14  19    I/O     I
SM_030_N_FSM_FFd1     4       0     0   1     FB1_15  20    I/O     I
TIP/TIP_RSTF          2       0   \/3   0     FB1_16        (b)     (b)
SIZING_FSM_FFd2      11       6<-   0   0     FB1_17  22    GCK/I/O GCK
(unused)              0       0   /\3   2     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A40<0>             7: LE_BS             13: SIZING_FSM_FFd3 
  2: A40<1>             8: RSTI40            14: SM_030_N_FSM_FFd1 
  3: CLK30              9: SIZ40<0>          15: SM_030_N_FSM_FFd2 
  4: RW40              10: SIZ40<1>          16: SM_030_P_FSM_FFd1 
  5: DSACK_VALID<0>    11: SIZING_FSM_FFd1   17: SM_030_P_FSM_FFd2 
  6: DSACK_VALID<1>    12: SIZING_FSM_FFd2  

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
BWL_BS<2>            ...XXX....XXX........................... 6
BWL_BS<0>            X..XXX..XXXXX........................... 9
SIZING_FSM_FFd3      ..X.XXXXXXXXX........................... 10
BWL_BS<1>            .X.XXX..XXXXX........................... 9
CLK_BS               ........................................ 0
DIR_BS               ...X.................................... 1
LE_BS                ..X....X.....XXXX....................... 6
DS30_SIG             ..XX...X.....XXXX....................... 7
AS30_SIG             ..X....X.....XXXX....................... 6
SIZING_FSM_FFd1      .XX.XXXXXXXXX..XX....................... 13
SM_030_N_FSM_FFd1    ..X....X.....XXXX....................... 6
TIP/TIP_RSTF         .......X.......XX....................... 3
SIZING_FSM_FFd2      .XX.XXXXXXXXX........................... 11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               16/38
Number of signals used by logic mapping into function block:  16
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
RESET30               1       0     0   4     FB2_2   99    GSR/I/O I/O
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   1     GTS/I/O I
SCLK                  2       0     0   3     FB2_6   2     GTS/I/O O
(unused)              0       0     0   5     FB2_7         (b)     
ICACHE                1       0     0   4     FB2_8   3     GTS/I/O O
(unused)              0       0     0   5     FB2_9   4     GTS/I/O I
DSACK_SAMPLED<0>      1       0     0   4     FB2_10        (b)     (b)
CLK_RAMC              1       0     0   4     FB2_11  6     I/O     O
AL<1>                 4       0     0   1     FB2_12  7     I/O     O
CLK30_SIG             1       0     0   4     FB2_13        (b)     (b)
AL<0>                 4       0     0   1     FB2_14  8     I/O     O
A30_LE                0       0     0   5     FB2_15  9     I/O     O
OE_BS_OBUF$Q12        2       0     0   3     FB2_16        (b)     (b)
OE_BS                 2       0     0   3     FB2_17  10    I/O     O
BCLK060_SIG           2       0     0   3     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A40<0>             7: RSTO40            12: SIZING_FSM_FFd2 
  2: A40<1>             8: SEL16M            13: SIZING_FSM_FFd3 
  3: CLK30_SIG          9: SIZ40<0>          14: TM40<0> 
  4: DSACK30<0>        10: SIZ40<1>          15: TM40<1> 
  5: PCLK              11: SIZING_FSM_FFd1   16: TT40<1> 
  6: RSTI40           

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RESET30              ......X................................. 1
SCLK                 ..X.X................................... 2
ICACHE               .............XXX........................ 3
DSACK_SAMPLED<0>     ...X.................................... 1
CLK_RAMC             ....X................................... 1
AL<1>                .X......XXXXX........................... 6
CLK30_SIG            ....X................................... 1
AL<0>                X.......XXXXX........................... 6
A30_LE               ........................................ 0
OE_BS_OBUF$Q12       .....X.X.......X........................ 3
OE_BS                .....X.X.......X........................ 3
BCLK060_SIG          ..X.X................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               15/39
Number of signals used by logic mapping into function block:  15
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   23    GCK/I/O 
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   24    I/O     
(unused)              0       0     0   5     FB3_6   25    I/O     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   27    GCK/I/O I
(unused)              0       0     0   5     FB3_9   28    I/O     
(unused)              0       0     0   5     FB3_10        (b)     
FC30<1>               3       0     0   2     FB3_11  29    I/O     O
FC30<0>               2       0     0   3     FB3_12  30    I/O     O
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  32    I/O     
FC30<2>               4       0     0   1     FB3_15  33    I/O     O
(unused)              0       0     0   5     FB3_16        (b)     
(unused)              0       0   \/1   4     FB3_17  34    I/O     I
DSACK_VALID<1>        6       1<-   0   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: BERR30             6: SM_030_N_FSM_FFd1  11: TM40<0> 
  2: CLK30              7: SM_030_N_FSM_FFd2  12: TM40<1> 
  3: DSACK_SAMPLED<1>   8: SM_030_P_FSM_FFd1  13: TM40<2> 
  4: DSACK_VALID<1>     9: SM_030_P_FSM_FFd2  14: TT40<0> 
  5: RSTI40            10: STERM_SAMPLED      15: TT40<1> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
FC30<1>              ..........XX.XX......................... 4
FC30<0>              ..........XX.XX......................... 4
FC30<2>              ..........XXXXX......................... 5
DSACK_VALID<1>       XXXXXXXXXX.............................. 10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               16/38
Number of signals used by logic mapping into function block:  16
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
MDIS40                0       0     0   5     FB4_2   87    I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
IPL40<0>              1       0     0   4     FB4_5   89    I/O     O
IPL40<2>              1       0     0   4     FB4_6   90    I/O     O
(unused)              0       0     0   5     FB4_7         (b)     
CDIS40                0       0     0   5     FB4_8   91    I/O     O
(unused)              0       0     0   5     FB4_9   92    I/O     I
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  93    I/O     
(unused)              0       0     0   5     FB4_12  94    I/O     I
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  95    I/O     
(unused)              0       0     0   5     FB4_15  96    I/O     I
(unused)              0       0   \/2   3     FB4_16        (b)     (b)
SM_030_P_FSM_FFd2    12       7<-   0   0     FB4_17  97    I/O     I
(unused)              0       0   /\5   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CLK30              7: RSTI40            12: SIZING_FSM_FFd2 
  2: DSACK_VALID<0>     8: RSTINT            13: SIZING_FSM_FFd3 
  3: DSACK_VALID<1>     9: SIZ40<0>          14: SM_030_P_FSM_FFd1 
  4: IPL30<0>          10: SIZ40<1>          15: SM_030_P_FSM_FFd2 
  5: IPL30<2>          11: SIZING_FSM_FFd1   16: TIP 
  6: LE_BS            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
MDIS40               ........................................ 0
IPL40<0>             ...X...X................................ 2
IPL40<2>             ....X..X................................ 2
CDIS40               ........................................ 0
SM_030_P_FSM_FFd2    XXX..XX.XXXXXXXX........................ 13
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               16/38
Number of signals used by logic mapping into function block:  16
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB5_1         (b)     
(unused)              0       0     0   5     FB5_2   35    I/O     I
(unused)              0       0     0   5     FB5_3         (b)     
(unused)              0       0     0   5     FB5_4         (b)     
(unused)              0       0     0   5     FB5_5   36    I/O     I
(unused)              0       0     0   5     FB5_6   37    I/O     
(unused)              0       0     0   5     FB5_7         (b)     
AS30                  2       0     0   3     FB5_8   39    I/O     O
(unused)              0       0     0   5     FB5_9   40    I/O     I
(unused)              0       0     0   5     FB5_10        (b)     
TACK_D1               4       0     0   1     FB5_11  41    I/O     I
RW30                  1       0     0   4     FB5_12  42    I/O     O
TACK_ARMED            4       0     0   1     FB5_13        (b)     (b)
SIZ30<1>              5       0     0   0     FB5_14  43    I/O     O
DS30                  2       0   \/1   2     FB5_15  46    I/O     O
TACK_D0               6       1<-   0   0     FB5_16        (b)     (b)
SIZ30<0>              4       0   \/1   0     FB5_17  49    I/O     O
TACK                  6       1<-   0   0     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AS30_SIG           7: SIZ40<1>          12: TACK 
  2: RW40               8: SIZING_FSM_FFd1   13: TACK_ARMED 
  3: DS30_SIG           9: SIZING_FSM_FFd2   14: TACK_D0 
  4: PCLK              10: SIZING_FSM_FFd3   15: TACK_D1 
  5: RSTI40            11: TA40              16: TIP 
  6: SIZ40<0>         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
AS30                 X......XX............................... 3
TACK_D1              ...XX.....X.XXXX........................ 7
RW30                 .X...................................... 1
TACK_ARMED           ...XX.....X.X.XX........................ 6
SIZ30<1>             .....XXXXX.............................. 5
DS30                 ..X....XX............................... 3
TACK_D0              ...XX.....XXXXXX........................ 8
SIZ30<0>             .....XXXXX.............................. 5
TACK                 ...XX..XX.XXX.XX........................ 9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               14/40
Number of signals used by logic mapping into function block:  14
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB6_1         (b)     
(unused)              0       0     0   5     FB6_2   74    I/O     
(unused)              0       0     0   5     FB6_3         (b)     
(unused)              0       0     0   5     FB6_4         (b)     
(unused)              0       0     0   5     FB6_5   76    I/O     
BGR60                 0       0     0   5     FB6_6   77    I/O     O
(unused)              0       0     0   5     FB6_7         (b)     
(unused)              0       0     0   5     FB6_8   78    I/O     
TBI40                 2       0     0   3     FB6_9   79    I/O     O
STERM_SAMPLED         1       0     0   4     FB6_10        (b)     (b)
DSACK_SAMPLED<1>      1       0     0   4     FB6_11  80    I/O     (b)
PCLK                  0       0     0   5     FB6_12  81    I/O     O
TIP                   2       0     0   3     FB6_13        (b)     (b)
BCLK                  2       0     0   3     FB6_14  82    I/O     O
IPL40<1>              1       0     0   4     FB6_15  85    I/O     O
BCLK_OBUF$Q__$INT     2       0     0   3     FB6_16        (b)     (b)
RSTI40                2       0     0   3     FB6_17  86    I/O     O
RSTINT                3       0     0   2     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: BCLK060_SIG        6: RSTI40            11: STERM30 
  2: CPU40_60           7: RSTINT            12: TIP/TIP_RSTF 
  3: DSACK30<1>         8: RSTO40            13: TS40 
  4: IPL30<1>           9: SCLK              14: TT40<1> 
  5: RESET30.PIN       10: SEL16M           

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
BGR60                ........................................ 0
TBI40                .....X...X...X.......................... 3
STERM_SAMPLED        ..........X............................. 1
DSACK_SAMPLED<1>     ..X..................................... 1
PCLK                 ........................................ 0
TIP                  .........X.XXX.......................... 4
BCLK                 XX......X............................... 3
IPL40<1>             ...X..X................................. 2
BCLK_OBUF$Q__$INT    XX......X............................... 3
RSTI40               ....X..XX............................... 3
RSTINT               ....XX.XX............................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB7_1         (b)     
(unused)              0       0     0   5     FB7_2   50    I/O     
(unused)              0       0     0   5     FB7_3         (b)     
(unused)              0       0     0   5     FB7_4         (b)     
PLL_S<1>              0       0     0   5     FB7_5   52    I/O     O
PLL_S<0>              0       0     0   5     FB7_6   53    I/O     O
(unused)              0       0     0   5     FB7_7         (b)     
(unused)              0       0     0   5     FB7_8   54    I/O     I
(unused)              0       0     0   5     FB7_9   55    I/O     I
(unused)              0       0     0   5     FB7_10        (b)     
(unused)              0       0     0   5     FB7_11  56    I/O     
(unused)              0       0     0   5     FB7_12  58    I/O     
(unused)              0       0     0   5     FB7_13        (b)     
(unused)              0       0     0   5     FB7_14  59    I/O     
(unused)              0       0     0   5     FB7_15  60    I/O     I
(unused)              0       0     0   5     FB7_16        (b)     
(unused)              0       0     0   5     FB7_17  61    I/O     I
(unused)              0       0     0   5     FB7_18        (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
PLL_S<1>             ........................................ 0
PLL_S<0>             ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               17/37
Number of signals used by logic mapping into function block:  17
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB8_1         (b)     
(unused)              0       0     0   5     FB8_2   63    I/O     
(unused)              0       0     0   5     FB8_3         (b)     
(unused)              0       0     0   5     FB8_4         (b)     
(unused)              0       0     0   5     FB8_5   64    I/O     I
(unused)              0       0     0   5     FB8_6   65    I/O     
(unused)              0       0     0   5     FB8_7         (b)     
(unused)              0       0     0   5     FB8_8   66    I/O     I
(unused)              0       0     0   5     FB8_9   67    I/O     
(unused)              0       0     0   5     FB8_10        (b)     
(unused)              0       0     0   5     FB8_11  68    I/O     I
(unused)              0       0     0   5     FB8_12  70    I/O     
(unused)              0       0     0   5     FB8_13        (b)     
SM_030_P_FSM_FFd1     5       0     0   0     FB8_14  71    I/O     (b)
TA40                  5       0     0   0     FB8_15  72    I/O     O
SM_030_N_FSM_FFd2     5       0     0   0     FB8_16        (b)     (b)
TEA40                 0       0   \/1   4     FB8_17  73    I/O     O
DSACK_VALID<0>        6       1<-   0   0     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: BCLK_OBUF$Q__$INT   7: OE_BS_OBUF$Q12     13: STERM_SAMPLED 
  2: BERR30              8: RSTI40             14: TA40 
  3: CLK30               9: SM_030_N_FSM_FFd1  15: TACK_D1 
  4: DSACK_SAMPLED<0>   10: SM_030_N_FSM_FFd2  16: TT40<0> 
  5: DSACK_SAMPLED<1>   11: SM_030_P_FSM_FFd1  17: TT40<1> 
  6: DSACK_VALID<0>     12: SM_030_P_FSM_FFd2 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
SM_030_P_FSM_FFd1    ..X....XXXXXX........................... 7
TA40                 X.....XX.....XXXX....................... 7
SM_030_N_FSM_FFd2    .XXXX..XXXXXX........................... 10
TEA40                ........................................ 0
DSACK_VALID<0>       .XXX.X.XXXXXX........................... 10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


A30_LE <= '0';


AL(0) <= ((SIZING_FSM_FFd1 AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd2)
	OR (NOT SIZING_FSM_FFd1 AND SIZING_FSM_FFd3 AND 
	SIZING_FSM_FFd2)
	OR (SIZ40(1) AND NOT SIZ40(0) AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd2 AND A40(0))
	OR (NOT SIZ40(1) AND SIZ40(0) AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd2 AND A40(0)));


AL(1) <= ((SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd2)
	OR (NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd3 AND 
	SIZING_FSM_FFd2)
	OR (SIZ40(1) AND NOT SIZ40(0) AND NOT SIZING_FSM_FFd2 AND A40(1))
	OR (NOT SIZ40(1) AND SIZ40(0) AND NOT SIZING_FSM_FFd2 AND A40(1)));

FDCPE_AS30: FDCPE port map (AS30_I,AS30_SIG,PLL_CLK,'0','0');
AS30 <= AS30_I when AS30_OE = '1' else 'Z';
AS30_OE <= NOT ((SIZING_FSM_FFd1 AND SIZING_FSM_FFd2));

FDCPE_AS30_SIG: FDCPE port map (AS30_SIG,AS30_SIG_D,NOT CLK30,'0',NOT RSTI40);
AS30_SIG_D <= ((SM_030_N_FSM_FFd1 AND SM_030_N_FSM_FFd2)
	OR (NOT SM_030_P_FSM_FFd2 AND NOT SM_030_P_FSM_FFd1 AND 
	SM_030_N_FSM_FFd1)
	OR (NOT SM_030_P_FSM_FFd2 AND NOT SM_030_N_FSM_FFd1 AND 
	NOT SM_030_N_FSM_FFd2));


BCLK <= ((SCLK AND CPU40_60)
	OR (BCLK060_SIG AND NOT CPU40_60));

FDCPE_BCLK060_SIG: FDCPE port map (BCLK060_SIG,BCLK060_SIG_D,NOT PLL_CLK,'0','0');
BCLK060_SIG_D <= PCLK
	 XOR 
BCLK060_SIG_D <= CLK30_SIG;


BCLK_OBUF$Q__$INT <= ((SCLK AND CPU40_60)
	OR (BCLK060_SIG AND NOT CPU40_60));


BGR60 <= '0';


BWL_BS(0) <= ((NOT SIZ40(1) AND SIZ40(0) AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd2 AND A40(0) AND NOT RW40)
	OR (SIZING_FSM_FFd1 AND SIZING_FSM_FFd3)
	OR (SIZING_FSM_FFd3 AND SIZING_FSM_FFd2)
	OR (SIZING_FSM_FFd3 AND RW40)
	OR (NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd2)
	OR (NOT SIZING_FSM_FFd2 AND DSACK_VALID(0) AND 
	DSACK_VALID(1) AND RW40));


BWL_BS(1) <= ((SIZ40(1) AND NOT SIZ40(0) AND NOT SIZING_FSM_FFd2 AND A40(1) AND 
	NOT RW40)
	OR (NOT SIZ40(1) AND SIZ40(0) AND NOT SIZING_FSM_FFd2 AND A40(1) AND 
	NOT RW40)
	OR (SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd2 AND 
	DSACK_VALID(0) AND DSACK_VALID(1) AND RW40)
	OR (SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd2 AND 
	NOT DSACK_VALID(0) AND NOT DSACK_VALID(1) AND RW40)
	OR (SIZING_FSM_FFd1 AND SIZING_FSM_FFd3)
	OR (NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd3)
	OR (NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd2 AND NOT RW40));


BWL_BS(2) <= ((NOT SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd2 AND 
	NOT DSACK_VALID(1) AND RW40)
	OR (SIZING_FSM_FFd1 AND SIZING_FSM_FFd3 AND 
	SIZING_FSM_FFd2)
	OR (NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd2)
	OR (NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd2 AND RW40)
	OR (NOT SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd2 AND 
	DSACK_VALID(0) AND RW40));


CDIS40 <= '1';

FTCPE_CLK30_SIG: FTCPE port map (CLK30_SIG,PCLK,PLL_CLK,'0','0');


CLK_BS <= '1';

FDCPE_CLK_RAMC: FDCPE port map (CLK_RAMC,NOT PCLK,PLL_CLK,'0','0');


DIR_BS <= RW40;

FDCPE_DS30: FDCPE port map (DS30_I,DS30_SIG,PLL_CLK,'0','0');
DS30 <= DS30_I when DS30_OE = '1' else 'Z';
DS30_OE <= NOT ((SIZING_FSM_FFd1 AND SIZING_FSM_FFd2));

FDCPE_DS30_SIG: FDCPE port map (DS30_SIG,DS30_SIG_D,NOT CLK30,'0',NOT RSTI40);
DS30_SIG_D <= ((SM_030_P_FSM_FFd2 AND NOT SM_030_P_FSM_FFd1 AND 
	NOT SM_030_N_FSM_FFd1 AND RW40)
	OR (NOT SM_030_N_FSM_FFd1 AND SM_030_N_FSM_FFd2)
	OR (SM_030_P_FSM_FFd2 AND SM_030_N_FSM_FFd1 AND 
	NOT SM_030_N_FSM_FFd2)
	OR (SM_030_P_FSM_FFd1 AND SM_030_N_FSM_FFd1 AND 
	NOT SM_030_N_FSM_FFd2));

FDCPE_DSACK_SAMPLED0: FDCPE port map (DSACK_SAMPLED(0),DSACK30(0),PLL_CLK,'0','0');

FDCPE_DSACK_SAMPLED1: FDCPE port map (DSACK_SAMPLED(1),DSACK30(1),PLL_CLK,'0','0');

FDCPE_DSACK_VALID0: FDCPE port map (DSACK_VALID(0),DSACK_VALID_D(0),NOT CLK30,'0',NOT RSTI40);
DSACK_VALID_D(0) <= ((BERR30 AND SM_030_P_FSM_FFd1 AND SM_030_N_FSM_FFd1 AND 
	NOT SM_030_N_FSM_FFd2 AND STERM_SAMPLED AND DSACK_SAMPLED(0))
	OR (NOT SM_030_P_FSM_FFd2 AND NOT SM_030_N_FSM_FFd1 AND 
	NOT SM_030_N_FSM_FFd2)
	OR (DSACK_VALID(0) AND SM_030_N_FSM_FFd1 AND 
	SM_030_N_FSM_FFd2)
	OR (BERR30 AND SM_030_P_FSM_FFd2 AND SM_030_N_FSM_FFd1 AND 
	NOT SM_030_N_FSM_FFd2 AND STERM_SAMPLED AND DSACK_SAMPLED(0)));

FDCPE_DSACK_VALID1: FDCPE port map (DSACK_VALID(1),DSACK_VALID_D(1),NOT CLK30,'0',NOT RSTI40);
DSACK_VALID_D(1) <= ((BERR30 AND SM_030_P_FSM_FFd1 AND SM_030_N_FSM_FFd1 AND 
	NOT SM_030_N_FSM_FFd2 AND STERM_SAMPLED AND DSACK_SAMPLED(1))
	OR (NOT SM_030_P_FSM_FFd2 AND NOT SM_030_N_FSM_FFd1 AND 
	NOT SM_030_N_FSM_FFd2)
	OR (DSACK_VALID(1) AND SM_030_N_FSM_FFd1 AND 
	SM_030_N_FSM_FFd2)
	OR (BERR30 AND SM_030_P_FSM_FFd2 AND SM_030_N_FSM_FFd1 AND 
	NOT SM_030_N_FSM_FFd2 AND STERM_SAMPLED AND DSACK_SAMPLED(1)));
















FC30(0) <= NOT (((TT40(1) AND NOT TM40(0) AND NOT TT40(0))
	OR (NOT TT40(1) AND TM40(1) AND NOT TM40(0))));


FC30(1) <= ((TT40(1) AND TM40(1))
	OR (TT40(1) AND TT40(0))
	OR (TM40(1) AND NOT TM40(0)));


FC30(2) <= ((TT40(1) AND TT40(0))
	OR (TT40(1) AND TM40(2))
	OR (TM40(1) AND NOT TM40(0) AND TM40(2))
	OR (NOT TM40(1) AND TM40(0) AND TM40(2)));


ICACHE <= (NOT TT40(1) AND TM40(1) AND NOT TM40(0));


IPL40(0) <= NOT ((RSTINT AND NOT IPL30(0)));


IPL40(1) <= NOT ((RSTINT AND NOT IPL30(1)));


IPL40(2) <= NOT ((RSTINT AND NOT IPL30(2)));

FDCPE_LE_BS: FDCPE port map (LE_BS,LE_BS_D,NOT CLK30,'0',NOT RSTI40);
LE_BS_D <= ((SM_030_N_FSM_FFd1 AND SM_030_N_FSM_FFd2)
	OR (NOT SM_030_P_FSM_FFd2 AND NOT SM_030_P_FSM_FFd1 AND 
	SM_030_N_FSM_FFd1));


MDIS40 <= '1';


OE_BS <= ((TT40(1) AND RSTI40)
	OR (SEL16M AND RSTI40));


OE_BS_OBUF$Q12 <= ((TT40(1) AND RSTI40)
	OR (SEL16M AND RSTI40));

FTCPE_PCLK: FTCPE port map (PCLK,'1',PLL_CLK,'0','0');


PLL_S_I(0) <= '0';
PLL_S(0) <= PLL_S_I(0) when PLL_S_OE(0) = '1' else 'Z';
PLL_S_OE(0) <= '0';


PLL_S(1) <= '0';


RESET30_I <= '0';
RESET30 <= RESET30_I when RESET30_OE = '1' else 'Z';
RESET30_OE <= NOT RSTO40;

FDCPE_RSTI40: FDCPE port map (RSTI40,RSTI40_D,SCLK,'0','0');
RSTI40_D <= (RSTO40 AND NOT RESET30.PIN);

FDCPE_RSTINT: FDCPE port map (RSTINT,RSTINT_D,SCLK,'0','0');
RSTINT_D <= ((NOT RSTO40 AND RSTI40)
	OR (RESET30.PIN AND RSTI40));


RW30 <= RW40;

FDCPE_SCLK: FDCPE port map (SCLK,SCLK_D,PLL_CLK,'0','0');
SCLK_D <= PCLK
	 XOR 
SCLK_D <= CLK30_SIG;


SIZ30(0) <= ((NOT SIZ40(1) AND SIZ40(0) AND NOT SIZING_FSM_FFd1)
	OR (NOT SIZ40(1) AND SIZ40(0) AND NOT SIZING_FSM_FFd2)
	OR (SIZING_FSM_FFd1 AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd2)
	OR (NOT SIZING_FSM_FFd1 AND SIZING_FSM_FFd3 AND 
	SIZING_FSM_FFd2));


SIZ30(1) <= ((SIZ40(1) AND NOT SIZ40(0) AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd2)
	OR (SIZ40(1) AND SIZ40(0) AND NOT SIZING_FSM_FFd1 AND 
	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd2)
	OR (SIZ40(1) AND SIZ40(0) AND NOT SIZING_FSM_FFd1 AND 
	NOT SIZING_FSM_FFd3 AND SIZING_FSM_FFd2)
	OR (NOT SIZ40(1) AND NOT SIZ40(0) AND NOT SIZING_FSM_FFd1 AND 
	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd2)
	OR (NOT SIZ40(1) AND NOT SIZ40(0) AND NOT SIZING_FSM_FFd1 AND 
	NOT SIZING_FSM_FFd3 AND SIZING_FSM_FFd2));

FDCPE_SIZING_FSM_FFd1: FDCPE port map (SIZING_FSM_FFd1,SIZING_FSM_FFd1_D,CLK30,NOT RSTI40,'0');
SIZING_FSM_FFd1_D <= ((SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd2 AND 
	DSACK_VALID(0) AND DSACK_VALID(1))
	OR (SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd2 AND 
	NOT DSACK_VALID(0) AND NOT DSACK_VALID(1))
	OR (SIZ40(1) AND NOT SIZ40(0) AND LE_BS AND NOT SIZING_FSM_FFd1 AND 
	SIZING_FSM_FFd3)
	OR (SIZ40(1) AND NOT SIZ40(0) AND SIZING_FSM_FFd1 AND 
	NOT SIZING_FSM_FFd2 AND DSACK_VALID(0))
	OR (SIZ40(1) AND NOT SIZ40(0) AND SIZING_FSM_FFd1 AND 
	NOT SIZING_FSM_FFd2 AND A40(1))
	OR (NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd2 AND SM_030_P_FSM_FFd2 AND NOT SM_030_P_FSM_FFd1)
	OR (SIZ40(1) AND SIZ40(0) AND LE_BS AND NOT SIZING_FSM_FFd1 AND 
	NOT SIZING_FSM_FFd3 AND SIZING_FSM_FFd2)
	OR (NOT SIZ40(1) AND NOT SIZ40(0) AND LE_BS AND NOT SIZING_FSM_FFd1 AND 
	NOT SIZING_FSM_FFd3 AND SIZING_FSM_FFd2)
	OR (LE_BS AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd2)
	OR (NOT LE_BS AND SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd2)
	OR (NOT SIZ40(1) AND SIZ40(0) AND SIZING_FSM_FFd1 AND 
	NOT SIZING_FSM_FFd2));

FDCPE_SIZING_FSM_FFd2: FDCPE port map (SIZING_FSM_FFd2,SIZING_FSM_FFd2_D,CLK30,NOT RSTI40,'0');
SIZING_FSM_FFd2_D <= ((NOT SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd2 AND 
	DSACK_VALID(0) AND DSACK_VALID(1))
	OR (SIZ40(1) AND SIZ40(0) AND LE_BS AND NOT SIZING_FSM_FFd3 AND 
	SIZING_FSM_FFd2)
	OR (NOT SIZ40(1) AND NOT SIZ40(0) AND LE_BS AND NOT SIZING_FSM_FFd3 AND 
	SIZING_FSM_FFd2)
	OR (SIZ40(1) AND SIZ40(0) AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd2 AND DSACK_VALID(0))
	OR (NOT SIZ40(1) AND NOT SIZ40(0) AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd2 AND DSACK_VALID(0))
	OR (SIZ40(1) AND NOT SIZ40(0) AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd2 AND DSACK_VALID(1) AND A40(1))
	OR (NOT LE_BS AND NOT SIZING_FSM_FFd2)
	OR (SIZING_FSM_FFd1 AND SIZING_FSM_FFd2)
	OR (NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd2));

FTCPE_SIZING_FSM_FFd3: FTCPE port map (SIZING_FSM_FFd3,SIZING_FSM_FFd3_T,CLK30,NOT RSTI40,'0');
SIZING_FSM_FFd3_T <= ((SIZING_FSM_FFd1 AND SIZING_FSM_FFd3 AND 
	SIZING_FSM_FFd2)
	OR (SIZ40(1) AND SIZ40(0) AND LE_BS AND NOT SIZING_FSM_FFd1 AND 
	SIZING_FSM_FFd2)
	OR (NOT SIZ40(1) AND NOT SIZ40(0) AND LE_BS AND NOT SIZING_FSM_FFd1 AND 
	SIZING_FSM_FFd2)
	OR (LE_BS AND SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd2 AND NOT DSACK_VALID(0))
	OR (LE_BS AND SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd2 AND NOT DSACK_VALID(1)));

FDCPE_SM_030_N_FSM_FFd1: FDCPE port map (SM_030_N_FSM_FFd1,SM_030_N_FSM_FFd1_D,NOT CLK30,NOT RSTI40,'0');
SM_030_N_FSM_FFd1_D <= ((SM_030_P_FSM_FFd2 AND NOT SM_030_P_FSM_FFd1 AND 
	NOT SM_030_N_FSM_FFd2)
	OR (SM_030_P_FSM_FFd1 AND SM_030_N_FSM_FFd1 AND 
	NOT SM_030_N_FSM_FFd2));

FTCPE_SM_030_N_FSM_FFd2: FTCPE port map (SM_030_N_FSM_FFd2,SM_030_N_FSM_FFd2_T,NOT CLK30,NOT RSTI40,'0');
SM_030_N_FSM_FFd2_T <= ((NOT SM_030_N_FSM_FFd1 AND NOT SM_030_N_FSM_FFd2)
	OR (NOT SM_030_P_FSM_FFd2 AND NOT SM_030_P_FSM_FFd1 AND 
	NOT SM_030_N_FSM_FFd2)
	OR (BERR30 AND NOT SM_030_N_FSM_FFd2 AND STERM_SAMPLED AND 
	DSACK_SAMPLED(0) AND DSACK_SAMPLED(1)));

FDCPE_SM_030_P_FSM_FFd1: FDCPE port map (SM_030_P_FSM_FFd1,SM_030_P_FSM_FFd1_D,CLK30,NOT RSTI40,'0');
SM_030_P_FSM_FFd1_D <= ((SM_030_P_FSM_FFd2 AND NOT SM_030_P_FSM_FFd1 AND 
	STERM_SAMPLED)
	OR (NOT SM_030_P_FSM_FFd2 AND SM_030_P_FSM_FFd1 AND 
	NOT SM_030_N_FSM_FFd1)
	OR (NOT SM_030_P_FSM_FFd2 AND SM_030_P_FSM_FFd1 AND 
	NOT SM_030_N_FSM_FFd2));

FTCPE_SM_030_P_FSM_FFd2: FTCPE port map (SM_030_P_FSM_FFd2,SM_030_P_FSM_FFd2_T,CLK30,NOT RSTI40,'0');
SM_030_P_FSM_FFd2_T <= ((LE_BS AND NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd2 AND 
	NOT SM_030_P_FSM_FFd2 AND NOT TIP)
	OR (NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd2 AND NOT SM_030_P_FSM_FFd2 AND NOT TIP)
	OR (SIZ40(1) AND NOT SIZ40(0) AND LE_BS AND SIZING_FSM_FFd3 AND 
	NOT SM_030_P_FSM_FFd2 AND NOT TIP)
	OR (LE_BS AND SIZING_FSM_FFd1 AND NOT SM_030_P_FSM_FFd2 AND 
	NOT DSACK_VALID(0) AND NOT DSACK_VALID(1) AND NOT TIP)
	OR (SIZ40(1) AND NOT SIZ40(0) AND LE_BS AND SIZING_FSM_FFd1 AND 
	NOT SM_030_P_FSM_FFd2 AND NOT DSACK_VALID(1) AND NOT TIP)
	OR (NOT SIZ40(1) AND SIZ40(0) AND LE_BS AND SIZING_FSM_FFd1 AND 
	NOT SM_030_P_FSM_FFd2 AND NOT DSACK_VALID(0) AND NOT TIP)
	OR (NOT SIZ40(1) AND SIZ40(0) AND LE_BS AND SIZING_FSM_FFd1 AND 
	NOT SM_030_P_FSM_FFd2 AND NOT DSACK_VALID(1) AND NOT TIP)
	OR (NOT SM_030_P_FSM_FFd2 AND SM_030_P_FSM_FFd1)
	OR (SIZING_FSM_FFd1 AND SIZING_FSM_FFd2 AND 
	NOT SM_030_P_FSM_FFd2 AND NOT TIP)
	OR (LE_BS AND SIZING_FSM_FFd1 AND SIZING_FSM_FFd3 AND 
	NOT SM_030_P_FSM_FFd2 AND NOT TIP));

FDCPE_STERM_SAMPLED: FDCPE port map (STERM_SAMPLED,STERM30,PLL_CLK,'0','0');

FDCPE_TA40: FDCPE port map (TA40_I,TA40,NOT BCLK_OBUF$Q__$INT,'0',NOT RSTI40);
TA40 <= ((TA40 AND NOT TACK_D1)
	OR (TA40 AND TT40(1) AND TT40(0)));
TA40 <= TA40_I when TA40_OE = '1' else 'Z';
TA40_OE <= OE_BS_OBUF$Q12;

FDCPE_TACK: FDCPE port map (TACK,TACK_D,NOT PCLK,'0',NOT RSTI40);
TACK_D <= ((TACK_D1 AND TACK_ARMED AND SIZING_FSM_FFd1 AND 
	SIZING_FSM_FFd2 AND NOT TIP)
	OR (NOT TACK AND TIP)
	OR (TA40 AND NOT TACK_D1 AND NOT TACK)
	OR (TA40 AND NOT TACK_ARMED AND NOT TACK));

FDCPE_TACK_ARMED: FDCPE port map (TACK_ARMED,TACK_ARMED_D,NOT PCLK,NOT RSTI40,'0');
TACK_ARMED_D <= ((NOT TACK_ARMED AND NOT TIP)
	OR (NOT TA40 AND NOT TACK_D1 AND NOT TIP));

FDCPE_TACK_D0: FDCPE port map (TACK_D0,TACK_D0_D,NOT PCLK,'0',NOT RSTI40);
TACK_D0_D <= ((TACK_D1 AND TACK_ARMED AND NOT TACK AND NOT TIP)
	OR (NOT TACK_D0 AND TIP)
	OR (TA40 AND NOT TACK_D1 AND NOT TACK_D0)
	OR (TA40 AND NOT TACK_ARMED AND NOT TACK_D0));

FTCPE_TACK_D1: FTCPE port map (TACK_D1,TACK_D1_T,NOT PCLK,'0',NOT RSTI40);
TACK_D1_T <= ((NOT TA40 AND NOT TACK_D1 AND NOT TIP)
	OR (TACK_D1 AND TACK_ARMED AND NOT TACK_D0 AND NOT TIP));


TBI40 <= NOT (((TT40(1) AND RSTI40)
	OR (SEL16M AND RSTI40)));


TEA40 <= '1';

FDCPE_TIP: FDCPE port map (TIP,'1',TIP_C,TIP/TIP_RSTF,'0');
TIP_C <= (NOT TT40(1) AND SEL16M AND NOT TS40);


TIP/TIP_RSTF <= ((NOT RSTI40)
	OR (SM_030_P_FSM_FFd2 AND NOT SM_030_P_FSM_FFd1));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95144XL-10-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13              XC95144XL-10-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 A40<1>                           51 VCC                           
  2 SCLK                             52 PLL_S<1>                      
  3 ICACHE                           53 PLL_S<0>                      
  4 SEL16M                           54 TM40<1>                       
  5 VCC                              55 TM40<0>                       
  6 CLK_RAMC                         56 KPR                           
  7 AL<1>                            57 VCC                           
  8 AL<0>                            58 KPR                           
  9 A30_LE                           59 KPR                           
 10 OE_BS                            60 SIZ40<0>                      
 11 BWL_BS<2>                        61 SIZ40<1>                      
 12 BWL_BS<0>                        62 GND                           
 13 BWL_BS<1>                        63 KPR                           
 14 CLK_BS                           64 RW40                          
 15 DIR_BS                           65 KPR                           
 16 LE_BS                            66 TM40<2>                       
 17 KPR                              67 KPR                           
 18 IPL30<1>                         68 TS40                          
 19 IPL30<0>                         69 GND                           
 20 IPL30<2>                         70 KPR                           
 21 GND                              71 KPR                           
 22 PLL_CLK                          72 TA40                          
 23 KPR                              73 TEA40                         
 24 KPR                              74 KPR                           
 25 KPR                              75 GND                           
 26 VCC                              76 KPR                           
 27 A40<0>                           77 BGR60                         
 28 KPR                              78 KPR                           
 29 FC30<1>                          79 TBI40                         
 30 FC30<0>                          80 KPR                           
 31 GND                              81 PCLK                          
 32 KPR                              82 BCLK                          
 33 FC30<2>                          83 TDO                           
 34 CLK30                            84 GND                           
 35 DSACK30<1>                       85 IPL40<1>                      
 36 DSACK30<0>                       86 RSTI40                        
 37 KPR                              87 MDIS40                        
 38 VCC                              88 VCC                           
 39 AS30                             89 IPL40<0>                      
 40 STERM30                          90 IPL40<2>                      
 41 BERR30                           91 CDIS40                        
 42 RW30                             92 CPU40_60                      
 43 SIZ30<1>                         93 KPR                           
 44 GND                              94 RSTO40                        
 45 TDI                              95 KPR                           
 46 DS30                             96 TT40<0>                       
 47 TMS                              97 TT40<1>                       
 48 TCK                              98 VCC                           
 49 SIZ30<0>                         99 RESET30                       
 50 KPR                             100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
