\hypertarget{union__hw__mpu__rgdn__word2}{}\section{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2 Union Reference}
\label{union__hw__mpu__rgdn__word2}\index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2}}


H\+W\+\_\+\+M\+P\+U\+\_\+\+R\+G\+Dn\+\_\+\+W\+O\+R\+D2 -\/ Region Descriptor n, Word 2 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mpu.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields}{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__mpu__rgdn__word2_a70520f2535a34e504680e87cab4fd89b}{}\label{union__hw__mpu__rgdn__word2_a70520f2535a34e504680e87cab4fd89b}

\item 
struct \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields}{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__mpu__rgdn__word2_a2390eb3e73f4be7a54e2c222c66da5f5}{}\label{union__hw__mpu__rgdn__word2_a2390eb3e73f4be7a54e2c222c66da5f5}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+M\+P\+U\+\_\+\+R\+G\+Dn\+\_\+\+W\+O\+R\+D2 -\/ Region Descriptor n, Word 2 (RW) 

Reset value\+: 0x0061\+F7\+D\+FU

The third word of the region descriptor defines the access control rights of the memory region. The access control privileges depend on two broad classifications of bus masters\+: Bus masters 0-\/3 have a 5-\/bit field defining separate privilege rights for user and supervisor mode accesses, as well as the optional inclusion of a process identification field within the definition. Bus masters 4-\/7 are limited to separate read and write permissions. For the privilege rights of bus masters 0-\/3, there are three flags associated with this function\+: Read (r) refers to accessing the referenced memory address using an operand (data) fetch Write (w) refers to updating the referenced memory address using a store (data) instruction Execute (x) refers to reading the referenced memory address using an instruction fetch Writes to R\+G\+Dn\+\_\+\+W\+O\+R\+D2 clear the region descriptor\textquotesingle{}s valid bit (R\+G\+Dn\+\_\+\+W\+O\+R\+D3\mbox{[}V\+LD\mbox{]}). If only updating the access controls, write to R\+G\+D\+A\+A\+Cn instead because stores to these locations do not affect the descriptor\textquotesingle{}s valid bit. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mpu.\+h\end{DoxyCompactItemize}
