// Seed: 1788927045
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  assign id_1[1'b0] = 1;
  logic id_2;
  assign id_1[1] = 1;
endmodule
