/*****************************************************************************
 * NOTICE:
 * Copyright (c) 2018 Cambricon, Inc. All rights reserved.
 * All Rights Reserved.
 * Property of Cambricon, Inc.
 * This software is made available solely pursuant to the
 * terms of a Cambricon license agreement which governs its use.
 ****************************************************************************/
#include "cndrv_qos.h"
#ifndef __CAMBRICON_QOS_INTER_H__
#define __CAMBRICON_QOS_INTER_H__


#define MAX_QOS_BASE       5
#define MIN_QOS_BASE       3
#define MAX_QOS_UP         4
#define MIN_QOS_UP         1

#define CE3226_MAX_QOS_BASE       1
#define CE3226_MIN_QOS_BASE       1
#define CE3226_MAX_QOS_UP         1
#define CE3226_MIN_QOS_UP         1

#define MLU270_BASE			0xc00000
#define MLU270_IPU0			(MLU270_BASE + 0x17000)
#define MLU270_IPU1			(MLU270_BASE + 0x1b000)
#define MLU270_IPU2			(MLU270_BASE + 0x1f000)
#define MLU270_IPU3			(MLU270_BASE + 0x23000)
#define MLU270_VPU0			(MLU270_BASE + 0x3f000)
#define MLU270_VPU1			(MLU270_BASE + 0x43000)
#define MLU270_VPU2			(MLU270_BASE + 0x47000)
#define MLU270_VPU3			(MLU270_BASE + 0x4b000)
#define MLU270_VPU4			(MLU270_BASE + 0x4f000)
#define MLU270_VPU5			(MLU270_BASE + 0x53000)
#define MLU270_PCIE			(MLU270_BASE + 0x37000)

#define MLU220_BASE			0xe00000
#define MLU220_IPU0			(MLU220_BASE + 0x2b000)
#define MLU220_VPU0			(MLU220_BASE + 0x57000)
#define MLU220_VPU1			(MLU220_BASE + 0x5b000)
#define MLU220_PCIE0		(MLU220_BASE + 0x37000)
#define MLU220_PCIE1		(MLU220_BASE + 0x3f000)

#define MLU290_L0_BASE			0x1a00000
#define MLU290_L1_BASE			0x1c00000
#define MLU290_L0_IPU_CROSS_0_U_0	(MLU290_L0_BASE + 0x1b000)
#define MLU290_L0_IPU_CROSS_0_U_1	(MLU290_L0_BASE + 0x1f000)
#define MLU290_L0_IPU_CROSS_1_U_0	(MLU290_L0_BASE + 0x23000)
#define MLU290_L0_IPU_CROSS_1_U_1	(MLU290_L0_BASE + 0x27000)
#define MLU290_L0_IPU_CROSS_2_U_0	(MLU290_L0_BASE + 0x2b000)
#define MLU290_L0_IPU_CROSS_2_U_1	(MLU290_L0_BASE + 0x2f000)
#define MLU290_L0_IPU_CROSS_3_U_0	(MLU290_L0_BASE + 0x33000)
#define MLU290_L0_IPU_CROSS_3_U_1	(MLU290_L0_BASE + 0x37000)
#define MLU290_L1_IPU_CROSS_0_U_0	(MLU290_L1_BASE + 0x2f000)
#define MLU290_L1_IPU_CROSS_0_U_1	(MLU290_L1_BASE + 0x33000)
#define MLU290_L1_IPU_CROSS_1_U_0	(MLU290_L1_BASE + 0x37000)
#define MLU290_L1_IPU_CROSS_1_U_1	(MLU290_L1_BASE + 0x3b000)
#define MLU290_L1_IPU_CROSS_2_U_0	(MLU290_L1_BASE + 0x3f000)
#define MLU290_L1_IPU_CROSS_2_U_1	(MLU290_L1_BASE + 0x43000)
#define MLU290_L1_IPU_CROSS_3_U_0	(MLU290_L1_BASE + 0x47000)
#define MLU290_L1_IPU_CROSS_3_U_1	(MLU290_L1_BASE + 0x4b000)
#define MLU290_L0_VPU_0				(MLU290_L0_BASE + 0x5f000)
#define MLU290_L0_VPU_2				(MLU290_L0_BASE + 0x63000)
#define MLU290_L0_VPU_4				(MLU290_L0_BASE + 0x67000)
#define MLU290_L1_VPU_1				(MLU290_L1_BASE + 0x73000)
#define MLU290_L1_VPU_3				(MLU290_L1_BASE + 0x77000)
#define MLU290_L1_VPU_5				(MLU290_L1_BASE + 0x7b000)
#define MLU290_L1_VPU_6				(MLU290_L1_BASE + 0x7f000)
#define MLU290_L1_VPU_7				(MLU290_L1_BASE + 0x83000)
#define MLU290_PCIE					(MLU290_L0_BASE + 0x5b000)

#define MLU370_BASE			0x8900000
#define MLU370_DIE1_BASE	((MLU370_BASE) | 1 << 28)

#define MLU370_IPU_BAR0_M02_P0			(MLU370_BASE + 0xf000)
#define MLU370_IPU_BAR0_M02_P1			(MLU370_BASE + 0xf008)
#define MLU370_IPU_BAR0_M02_P2			(MLU370_BASE + 0xf010)
#define MLU370_IPU_BAR0_M02_P3			(MLU370_BASE + 0xf018)
#define MLU370_IPU_BAR0_M13_P0			(MLU370_BASE + 0x13000)
#define MLU370_IPU_BAR0_M13_P1			(MLU370_BASE + 0x13008)
#define MLU370_IPU_BAR0_M13_P2			(MLU370_BASE + 0x13010)
#define MLU370_IPU_BAR0_M13_P3			(MLU370_BASE + 0x13018)
#define MLU370_IPU_BAR1_M04_P0			(MLU370_BASE + 0x17000)
#define MLU370_IPU_BAR1_M04_P1			(MLU370_BASE + 0x17008)
#define MLU370_IPU_BAR1_M04_P2			(MLU370_BASE + 0x17010)
#define MLU370_IPU_BAR1_M04_P3			(MLU370_BASE + 0x17018)
#define MLU370_IPU_BAR1_M15_P0			(MLU370_BASE + 0x1b000)
#define MLU370_IPU_BAR1_M15_P1			(MLU370_BASE + 0x1b008)
#define MLU370_IPU_BAR1_M15_P2			(MLU370_BASE + 0x1b010)
#define MLU370_IPU_BAR1_M15_P3			(MLU370_BASE + 0x1b018)
#define MLU370_IPU_D1_BAR0_M02_P0		(MLU370_DIE1_BASE + 0xf000)
#define MLU370_IPU_D1_BAR0_M02_P1		(MLU370_DIE1_BASE + 0xf008)
#define MLU370_IPU_D1_BAR0_M02_P2		(MLU370_DIE1_BASE + 0xf010)
#define MLU370_IPU_D1_BAR0_M02_P3		(MLU370_DIE1_BASE + 0xf018)
#define MLU370_IPU_D1_BAR0_M13_P0		(MLU370_DIE1_BASE + 0x13000)
#define MLU370_IPU_D1_BAR0_M13_P1		(MLU370_DIE1_BASE + 0x13008)
#define MLU370_IPU_D1_BAR0_M13_P2		(MLU370_DIE1_BASE + 0x13010)
#define MLU370_IPU_D1_BAR0_M13_P3		(MLU370_DIE1_BASE + 0x13018)
#define MLU370_IPU_D1_BAR1_M04_P0		(MLU370_DIE1_BASE + 0x17000)
#define MLU370_IPU_D1_BAR1_M04_P1		(MLU370_DIE1_BASE + 0x17008)
#define MLU370_IPU_D1_BAR1_M04_P2		(MLU370_DIE1_BASE + 0x17010)
#define MLU370_IPU_D1_BAR1_M04_P3		(MLU370_DIE1_BASE + 0x17018)
#define MLU370_IPU_D1_BAR1_M15_P0		(MLU370_DIE1_BASE + 0x1b000)
#define MLU370_IPU_D1_BAR1_M15_P1		(MLU370_DIE1_BASE + 0x1b008)
#define MLU370_IPU_D1_BAR1_M15_P2		(MLU370_DIE1_BASE + 0x1b010)
#define MLU370_IPU_D1_BAR1_M15_P3		(MLU370_DIE1_BASE + 0x1b018)

#define MLU370_VPU0_P0			(MLU370_BASE + 0x73000)
#define MLU370_VPU0_P1			(MLU370_BASE + 0x73008)
#define MLU370_VPU0_P2			(MLU370_BASE + 0x73010)
#define MLU370_VPU0_P3			(MLU370_BASE + 0x73018)
#define MLU370_VPU1_P0			(MLU370_BASE + 0x77000)
#define MLU370_VPU1_P1			(MLU370_BASE + 0x77008)
#define MLU370_VPU1_P2			(MLU370_BASE + 0x77010)
#define MLU370_VPU1_P3			(MLU370_BASE + 0x77018)
#define MLU370_VPU2_P0			(MLU370_BASE + 0x7b000)
#define MLU370_VPU2_P1			(MLU370_BASE + 0x7b008)
#define MLU370_VPU2_P2			(MLU370_BASE + 0x7b010)
#define MLU370_VPU2_P3			(MLU370_BASE + 0x7b018)
#define MLU370_VPU3_P0			(MLU370_BASE + 0x7f000)
#define MLU370_VPU3_P1			(MLU370_BASE + 0x7f008)
#define MLU370_VPU3_P2			(MLU370_BASE + 0x7f010)
#define MLU370_VPU3_P3			(MLU370_BASE + 0x7f018)
#define MLU370_VPU4_P0			(MLU370_BASE + 0x83000)
#define MLU370_VPU4_P1			(MLU370_BASE + 0x83008)
#define MLU370_VPU4_P2			(MLU370_BASE + 0x83010)
#define MLU370_VPU4_P3			(MLU370_BASE + 0x83018)
#define MLU370_D1_VPU0_P0		(MLU370_DIE1_BASE + 0x73000)
#define MLU370_D1_VPU0_P1		(MLU370_DIE1_BASE + 0x73008)
#define MLU370_D1_VPU0_P2		(MLU370_DIE1_BASE + 0x73010)
#define MLU370_D1_VPU0_P3		(MLU370_DIE1_BASE + 0x73018)
#define MLU370_D1_VPU1_P0		(MLU370_DIE1_BASE + 0x77000)
#define MLU370_D1_VPU1_P1		(MLU370_DIE1_BASE + 0x77008)
#define MLU370_D1_VPU1_P2		(MLU370_DIE1_BASE + 0x77010)
#define MLU370_D1_VPU1_P3		(MLU370_DIE1_BASE + 0x77018)
#define MLU370_D1_VPU2_P0		(MLU370_DIE1_BASE + 0x7b000)
#define MLU370_D1_VPU2_P1		(MLU370_DIE1_BASE + 0x7b008)
#define MLU370_D1_VPU2_P2		(MLU370_DIE1_BASE + 0x7b010)
#define MLU370_D1_VPU2_P3		(MLU370_DIE1_BASE + 0x7b018)
#define MLU370_D1_VPU3_P0		(MLU370_DIE1_BASE + 0x7f000)
#define MLU370_D1_VPU3_P1		(MLU370_DIE1_BASE + 0x7f008)
#define MLU370_D1_VPU3_P2		(MLU370_DIE1_BASE + 0x7f010)
#define MLU370_D1_VPU3_P3		(MLU370_DIE1_BASE + 0x7f018)
#define MLU370_D1_VPU4_P0		(MLU370_DIE1_BASE + 0x83000)
#define MLU370_D1_VPU4_P1		(MLU370_DIE1_BASE + 0x83008)
#define MLU370_D1_VPU4_P2		(MLU370_DIE1_BASE + 0x83010)
#define MLU370_D1_VPU4_P3		(MLU370_DIE1_BASE + 0x83018)

#define MLU370_PCIE_0			(MLU370_BASE + 0x5f000)
#define MLU370_PCIE_1			(MLU370_BASE + 0x5f008)
#define MLU370_PCIE_2			(MLU370_BASE + 0x5f010)
#define MLU370_PCIE_3			(MLU370_BASE + 0x5f018)
#define MLU370_D1_PCIE_0		(MLU370_DIE1_BASE + 0x5f000)
#define MLU370_D1_PCIE_1		(MLU370_DIE1_BASE + 0x5f008)
#define MLU370_D1_PCIE_2		(MLU370_DIE1_BASE + 0x5f010)
#define MLU370_D1_PCIE_3		(MLU370_DIE1_BASE + 0x5f018)

#define CE3226_BASE				0xB000
#define CE3226_DIE1_BASE		((CE3226_BASE) | 1 << 27)
#define CE3226_IPU0				(CE3226_BASE + 0x390)
#define CE3226_VDEC				(CE3226_BASE + 0x690)
#define CE3226_VENC				(CE3226_BASE + 0x710)
#define CE3226_PCIE				(CE3226_BASE + 0x510)
#define CE3226_D1_IPU0			((CE3226_DIE1_BASE) + 0x390)
#define CE3226_D1_VDEC			((CE3226_DIE1_BASE) + 0x690)
#define CE3226_D1_VENC			((CE3226_DIE1_BASE) + 0x710)
#define CE3226_D1_PCIE			((CE3226_DIE1_BASE) + 0x510)


extern struct cndev_qos_setting_s mlu2x0_qos_setting;
extern struct cndev_qos_setting_s mlu220e_qos_setting;
extern struct cndev_qos_setting_s mlu370_qos_setting;
extern struct cndev_qos_setting_s ce3226_qos_setting;

extern struct cndev_qos_data_s mlu220_qos_infos[CNDEV_QOS_MAX];
extern struct cndev_qos_data_s mlu220e_qos_infos[2];
extern struct cndev_qos_data_s mlu270_qos_infos[CNDEV_QOS_MAX];
extern struct cndev_qos_data_s mlu290_qos_infos[CNDEV_QOS_MAX];
extern struct cndev_qos_data_s mlu370_qos_infos[CNDEV_QOS_MAX];
extern struct cndev_qos_data_s ce3226_qos_infos[CNDEV_QOS_MAX];
#endif
