INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:48:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_addr_3_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.070ns period=4.140ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.070ns period=4.140ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.140ns  (clk rise@4.140ns - clk rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.065ns (26.842%)  route 2.903ns (73.158%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.623 - 4.140 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1750, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X12Y150        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_addr_3_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_addr_3_q_reg[4]/Q
                         net (fo=7, routed)           0.521     1.283    lsq1/handshake_lsq_lsq1_core/ldq_addr_3_q[4]
    SLICE_X14Y149        LUT6 (Prop_lut6_I3_O)        0.043     1.326 f  lsq1/handshake_lsq_lsq1_core/a_storeEn_INST_0_i_72/O
                         net (fo=1, routed)           0.325     1.651    lsq1/handshake_lsq_lsq1_core/a_storeEn_INST_0_i_72_n_0
    SLICE_X14Y149        LUT4 (Prop_lut4_I3_O)        0.043     1.694 r  lsq1/handshake_lsq_lsq1_core/a_storeEn_INST_0_i_43/O
                         net (fo=6, routed)           0.305     1.998    lsq1/handshake_lsq_lsq1_core/a_storeEn_INST_0_i_43_n_0
    SLICE_X19Y149        LUT4 (Prop_lut4_I1_O)        0.043     2.041 r  lsq1/handshake_lsq_lsq1_core/a_loadEn_INST_0_i_24/O
                         net (fo=4, routed)           0.349     2.390    lsq1/handshake_lsq_lsq1_core/ld_st_conflict_3_5
    SLICE_X16Y148        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     2.666 r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.666    lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[31]_i_9_n_0
    SLICE_X16Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     2.774 f  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[31]_i_10/O[2]
                         net (fo=1, routed)           0.210     2.984    lsq1/handshake_lsq_lsq1_core/TEMP_41_double_out1[6]
    SLICE_X17Y149        LUT6 (Prop_lut6_I4_O)        0.126     3.110 f  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[30]_i_5/O
                         net (fo=33, routed)          0.255     3.366    lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[30]_i_5_n_0
    SLICE_X18Y149        LUT6 (Prop_lut6_I0_O)        0.043     3.409 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_3_q_i_8/O
                         net (fo=1, routed)           0.212     3.621    lsq1/handshake_lsq_lsq1_core/ldq_issue_3_q_i_8_n_0
    SLICE_X17Y149        LUT6 (Prop_lut6_I4_O)        0.043     3.664 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_3_q_i_3/O
                         net (fo=1, routed)           0.340     4.004    lsq1/handshake_lsq_lsq1_core/ldq_issue_3_q_i_3_n_0
    SLICE_X21Y147        LUT6 (Prop_lut6_I0_O)        0.043     4.047 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_3_q_i_2/O
                         net (fo=2, routed)           0.091     4.138    lsq1/handshake_lsq_lsq1_core/ldq_issue_3_q_i_2_n_0
    SLICE_X21Y147        LUT5 (Prop_lut5_I0_O)        0.043     4.181 r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[31]_i_1/O
                         net (fo=33, routed)          0.295     4.476    lsq1/handshake_lsq_lsq1_core/p_19_in
    SLICE_X19Y146        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.140     4.140 r  
                                                      0.000     4.140 r  clk (IN)
                         net (fo=1750, unset)         0.483     4.623    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X19Y146        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[26]/C
                         clock pessimism              0.000     4.623    
                         clock uncertainty           -0.035     4.587    
    SLICE_X19Y146        FDRE (Setup_fdre_C_CE)      -0.194     4.393    lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[26]
  -------------------------------------------------------------------
                         required time                          4.393    
                         arrival time                          -4.476    
  -------------------------------------------------------------------
                         slack                                 -0.082    




