// Seed: 1563458423
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  tri id_3;
  ;
  assign id_3 = id_1 == id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_7 = 32'd43
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire _id_7;
  inout logic [7:0] id_6;
  output logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_12 = 1;
  assign id_5[-1] = (id_6[(id_7)]) & 1'b0;
  wire id_13;
  or primCall (id_3, id_11, id_1, id_12, id_10, id_13, id_6, id_8, id_9);
  module_0 modCall_1 (
      id_13,
      id_3
  );
  wire id_14;
endmodule
