{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 18 12:52:22 2008 " "Info: Processing started: Tue Nov 18 12:52:22 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main_state_machine -c main_state_machine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main_state_machine -c main_state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter20b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter20b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter20b " "Info: Found entity 1: counter20b" {  } { { "counter20b.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/counter20b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawSprite/drawSprite.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawSprite/drawSprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawSprite " "Info: Found entity 1: drawSprite" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/W_H_Mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SpriteMem/W_H_Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 W_H_Mux " "Info: Found entity 1: W_H_Mux" {  } { { "../SpriteMem/W_H_Mux.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/W_H_Mux.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/DataOut_Mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SpriteMem/DataOut_Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataOut_Mux " "Info: Found entity 1: DataOut_Mux" {  } { { "../SpriteMem/DataOut_Mux.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/DataOut_Mux.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/SpriteMem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SpriteMem/SpriteMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 SpriteMem " "Info: Found entity 1: SpriteMem" {  } { { "../SpriteMem/SpriteMem.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/SpriteMem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/SpriteRAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SpriteMem/SpriteRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SpriteRAM " "Info: Found entity 1: SpriteRAM" {  } { { "../SpriteMem/SpriteRAM.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/SpriteRAM.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/TriState.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file ../SpriteMem/TriState.v" { { "Info" "ISGN_ENTITY_NAME" "1 NBitTristate " "Info: Found entity 1: NBitTristate" {  } { { "../SpriteMem/TriState.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/TriState.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 Tristate " "Info: Found entity 2: Tristate" {  } { { "../SpriteMem/TriState.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/TriState.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/TristateRegBlock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SpriteMem/TristateRegBlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 TristateRegBlock " "Info: Found entity 1: TristateRegBlock" {  } { { "../SpriteMem/TristateRegBlock.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/TristateRegBlock.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/AStep_Mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SpriteMem/AStep_Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 AStep_Mux " "Info: Found entity 1: AStep_Mux" {  } { { "../SpriteMem/AStep_Mux.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/AStep_Mux.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/addx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/addx.v" { { "Info" "ISGN_ENTITY_NAME" "1 addx " "Info: Found entity 1: addx" {  } { { "../drawTileMichael/addx.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addx.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/addy.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/addy.v" { { "Info" "ISGN_ENTITY_NAME" "1 addy " "Info: Found entity 1: addy" {  } { { "../drawTileMichael/addy.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addy.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/drawTile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/drawTile.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawTile " "Info: Found entity 1: drawTile" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/memCount.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/memCount.v" { { "Info" "ISGN_ENTITY_NAME" "1 memCount " "Info: Found entity 1: memCount" {  } { { "../drawTileMichael/memCount.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/memCount.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/nBitAddSub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/nBitAddSub.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubNbit " "Info: Found entity 1: AddSubNbit" {  } { { "../drawTileMichael/nBitAddSub.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/nBitAddSub.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/nBitRegister.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/nBitRegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBitRegister " "Info: Found entity 1: nBitRegister" {  } { { "../drawTileMichael/nBitRegister.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/nBitRegister.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/tileset.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/tileset.v" { { "Info" "ISGN_ENTITY_NAME" "1 tileset " "Info: Found entity 1: tileset" {  } { { "../drawBackground/tileset.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/tileset.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/tile1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/tile1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile1 " "Info: Found entity 1: tile1" {  } { { "../drawBackground/tile1.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/tile1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/counter4b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/counter4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4b " "Info: Found entity 1: counter4b" {  } { { "../drawBackground/counter4b.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter4b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/counter5b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/counter5b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter5b " "Info: Found entity 1: counter5b" {  } { { "../drawBackground/counter5b.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter5b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter32b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter32b " "Info: Found entity 1: counter32b" {  } { { "counter32b.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/counter32b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/level.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/level.v" { { "Info" "ISGN_ENTITY_NAME" "1 level " "Info: Found entity 1: level" {  } { { "../drawBackground/level.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/level.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/level1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/level1.v" { { "Info" "ISGN_ENTITY_NAME" "1 level1 " "Info: Found entity 1: level1" {  } { { "../drawBackground/level1.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/level1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/tile0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/tile0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile0 " "Info: Found entity 1: tile0" {  } { { "../drawBackground/tile0.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/tile0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/counter3b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/counter3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter3b " "Info: Found entity 1: counter3b" {  } { { "../drawBackground/counter3b.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter3b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info: Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info: Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info: Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info: Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(138) " "Warning (10273): Verilog HDL warning at drawBackground.v(138): extended using \"x\" or \"z\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 138 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/drawBackground.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/drawBackground.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawBackground " "Info: Found entity 1: drawBackground" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "main_state_machine.v(100) " "Warning (10273): Verilog HDL warning at main_state_machine.v(100): extended using \"x\" or \"z\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "main_state_machine.v(351) " "Warning (10273): Verilog HDL warning at main_state_machine.v(351): extended using \"x\" or \"z\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 351 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "main_state_machine.v(352) " "Warning (10273): Verilog HDL warning at main_state_machine.v(352): extended using \"x\" or \"z\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 352 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "main_state_machine.v(353) " "Warning (10273): Verilog HDL warning at main_state_machine.v(353): extended using \"x\" or \"z\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 353 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "main_state_machine.v(354) " "Warning (10273): Verilog HDL warning at main_state_machine.v(354): extended using \"x\" or \"z\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 354 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "draw_background_enable main_state_machine.v(124) " "Warning (10236): Verilog HDL Implicit Net warning at main_state_machine.v(124): created implicit net for \"draw_background_enable\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "y_position main_state_machine.v(147) " "Warning (10236): Verilog HDL Implicit Net warning at main_state_machine.v(147): created implicit net for \"y_position\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "draw_character_enable main_state_machine.v(153) " "Warning (10236): Verilog HDL Implicit Net warning at main_state_machine.v(153): created implicit net for \"draw_character_enable\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "done_character main_state_machine.v(161) " "Warning (10236): Verilog HDL Implicit Net warning at main_state_machine.v(161): created implicit net for \"done_character\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "draw_enemies_enable main_state_machine.v(245) " "Warning (10236): Verilog HDL Implicit Net warning at main_state_machine.v(245): created implicit net for \"draw_enemies_enable\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "detect_collisions_enable main_state_machine.v(247) " "Warning (10236): Verilog HDL Implicit Net warning at main_state_machine.v(247): created implicit net for \"detect_collisions_enable\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 247 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_background DRAW_BACKGROUND main_state_machine.v(125) " "Info (10281): Verilog HDL Declaration information at main_state_machine.v(125): object \"draw_background\" differs only in case from object \"DRAW_BACKGROUND\" in the same scope" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 125 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_character DRAW_CHARACTER main_state_machine.v(162) " "Info (10281): Verilog HDL Declaration information at main_state_machine.v(162): object \"draw_character\" differs only in case from object \"DRAW_CHARACTER\" in the same scope" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_state_machine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_state_machine " "Info: Found entity 1: main_state_machine" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_state_machine " "Info: Elaborating entity \"main_state_machine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "draw_enemies_enable main_state_machine.v(245) " "Warning (10036): Verilog HDL or VHDL warning at main_state_machine.v(245): object \"draw_enemies_enable\" assigned a value but never read" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "detect_collisions_enable main_state_machine.v(247) " "Warning (10036): Verilog HDL or VHDL warning at main_state_machine.v(247): object \"detect_collisions_enable\" assigned a value but never read" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_state_machine.v(351) " "Warning (10230): Verilog HDL assignment warning at main_state_machine.v(351): truncated value with size 32 to match size of target (8)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main_state_machine.v(352) " "Warning (10230): Verilog HDL assignment warning at main_state_machine.v(352): truncated value with size 32 to match size of target (7)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 main_state_machine.v(353) " "Warning (10230): Verilog HDL assignment warning at main_state_machine.v(353): truncated value with size 32 to match size of target (9)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main_state_machine.v(354) " "Warning (10230): Verilog HDL assignment warning at main_state_machine.v(354): truncated value with size 32 to match size of target (1)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[11\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[11\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[10\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[10\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[9\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[8\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[7\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[6\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[5\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[4\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[3\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDG\[7\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[6\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDG\[6\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDG\[5\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[4\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDG\[4\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDG\[3\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[2\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDG\[2\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[1\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDG\[1\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Info: Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "main_state_machine.v" "VGA" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Info: Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info: Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p3g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p3g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p3g1 " "Info: Found entity 1: altsyncram_p3g1" {  } { { "db/altsyncram_p3g1.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_p3g1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p3g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated " "Info: Elaborating entity \"altsyncram_p3g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ptq1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ptq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ptq1 " "Info: Found entity 1: altsyncram_ptq1" {  } { { "db/altsyncram_ptq1.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_ptq1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ptq1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1 " "Info: Elaborating entity \"altsyncram_ptq1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\"" {  } { { "db/altsyncram_p3g1.tdf" "altsyncram1" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_p3g1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning: Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_ptq1.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_ptq1.tdf" 46 2 0 } } { "db/altsyncram_p3g1.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_p3g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "vga_adapter/vga_adapter.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_adapter.v" 213 0 0 } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 60 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Info: Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/decode_6oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|decode_6oa:decode3 " "Info: Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_ptq1.tdf" "decode3" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_ptq1.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|decode_6oa:decode_a " "Info: Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_ptq1.tdf" "decode_a" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_ptq1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_nib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nib " "Info: Found entity 1: mux_nib" {  } { { "db/mux_nib.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/mux_nib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|mux_nib:mux5 " "Info: Elaborating entity \"mux_nib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|mux_nib:mux5\"" {  } { { "db/altsyncram_ptq1.tdf" "mux5" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_ptq1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Info: Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 462 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Info: Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level1 level1:level_mem " "Info: Elaborating entity \"level1\" for hierarchy \"level1:level_mem\"" {  } { { "main_state_machine.v" "level_mem" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram level1:level_mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\"" {  } { { "../drawBackground/level1.v" "altsyncram_component" { Text "W:/quartus/fpga2dsidescroller/drawBackground/level1.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "level1:level_mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"level1:level_mem\|altsyncram:altsyncram_component\"" {  } { { "../drawBackground/level1.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/level1.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7391.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7391 " "Info: Found entity 1: altsyncram_7391" {  } { { "db/altsyncram_7391.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_7391.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7391 level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated " "Info: Elaborating entity \"altsyncram_7391\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Info: Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/decode_9oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|decode_9oa:deep_decode " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|decode_9oa:deep_decode\"" {  } { { "db/altsyncram_7391.tdf" "deep_decode" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_7391.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Info: Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/mux_kib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kib level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|mux_kib:mux2 " "Info: Elaborating entity \"mux_kib\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|mux_kib:mux2\"" {  } { { "db/altsyncram_7391.tdf" "mux2" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_7391.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpriteRAM SpriteRAM:character_mem " "Info: Elaborating entity \"SpriteRAM\" for hierarchy \"SpriteRAM:character_mem\"" {  } { { "main_state_machine.v" "character_mem" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SpriteRAM:character_mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SpriteRAM:character_mem\|altsyncram:altsyncram_component\"" {  } { { "../SpriteMem/SpriteRAM.v" "altsyncram_component" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/SpriteRAM.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "SpriteRAM:character_mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"SpriteRAM:character_mem\|altsyncram:altsyncram_component\"" {  } { { "../SpriteMem/SpriteRAM.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/SpriteRAM.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gvd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gvd1 " "Info: Found entity 1: altsyncram_gvd1" {  } { { "db/altsyncram_gvd1.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_gvd1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gvd1 SpriteRAM:character_mem\|altsyncram:altsyncram_component\|altsyncram_gvd1:auto_generated " "Info: Elaborating entity \"altsyncram_gvd1\" for hierarchy \"SpriteRAM:character_mem\|altsyncram:altsyncram_component\|altsyncram_gvd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawBackground drawBackground:draw_background " "Info: Elaborating entity \"drawBackground\" for hierarchy \"drawBackground:draw_background\"" {  } { { "main_state_machine.v" "draw_background" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 125 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 drawBackground.v(98) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(98): truncated value with size 32 to match size of target (15)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tileset drawBackground:draw_background\|tileset:tileset0 " "Info: Elaborating entity \"tileset\" for hierarchy \"drawBackground:draw_background\|tileset:tileset0\"" {  } { { "../drawBackground/drawBackground.v" "tileset0" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram drawBackground:draw_background\|tileset:tileset0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"drawBackground:draw_background\|tileset:tileset0\|altsyncram:altsyncram_component\"" {  } { { "../drawBackground/tileset.v" "altsyncram_component" { Text "W:/quartus/fpga2dsidescroller/drawBackground/tileset.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|tileset:tileset0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|tileset:tileset0\|altsyncram:altsyncram_component\"" {  } { { "../drawBackground/tileset.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/tileset.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tu81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tu81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tu81 " "Info: Found entity 1: altsyncram_tu81" {  } { { "db/altsyncram_tu81.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_tu81.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tu81 drawBackground:draw_background\|tileset:tileset0\|altsyncram:altsyncram_component\|altsyncram_tu81:auto_generated " "Info: Elaborating entity \"altsyncram_tu81\" for hierarchy \"drawBackground:draw_background\|tileset:tileset0\|altsyncram:altsyncram_component\|altsyncram_tu81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter5b drawBackground:draw_background\|counter5b:tile_counterx " "Info: Elaborating entity \"counter5b\" for hierarchy \"drawBackground:draw_background\|counter5b:tile_counterx\"" {  } { { "../drawBackground/drawBackground.v" "tile_counterx" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\"" {  } { { "../drawBackground/counter5b.v" "lpm_counter_component" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter5b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\"" {  } { { "../drawBackground/counter5b.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter5b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4oi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4oi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4oi " "Info: Found entity 1: cntr_4oi" {  } { { "db/cntr_4oi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/cntr_4oi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4oi drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated " "Info: Elaborating entity \"cntr_4oi\" for hierarchy \"drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4b drawBackground:draw_background\|counter4b:tile_countery " "Info: Elaborating entity \"counter4b\" for hierarchy \"drawBackground:draw_background\|counter4b:tile_countery\"" {  } { { "../drawBackground/drawBackground.v" "tile_countery" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter drawBackground:draw_background\|counter4b:tile_countery\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"drawBackground:draw_background\|counter4b:tile_countery\|lpm_counter:lpm_counter_component\"" {  } { { "../drawBackground/counter4b.v" "lpm_counter_component" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter4b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|counter4b:tile_countery\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|counter4b:tile_countery\|lpm_counter:lpm_counter_component\"" {  } { { "../drawBackground/counter4b.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter4b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3oi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3oi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3oi " "Info: Found entity 1: cntr_3oi" {  } { { "db/cntr_3oi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/cntr_3oi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3oi drawBackground:draw_background\|counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated " "Info: Elaborating entity \"cntr_3oi\" for hierarchy \"drawBackground:draw_background\|counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawTile drawBackground:draw_background\|drawTile:tile_drawing_module " "Info: Elaborating entity \"drawTile\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\"" {  } { { "../drawBackground/drawBackground.v" "tile_drawing_module" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawTile.v(166) " "Warning (10230): Verilog HDL assignment warning at drawTile.v(166): truncated value with size 32 to match size of target (10)" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addx drawBackground:draw_background\|drawTile:tile_drawing_module\|addx:XoffAdder " "Info: Elaborating entity \"addx\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|addx:XoffAdder\"" {  } { { "../drawTileMichael/drawTile.v" "XoffAdder" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf" 102 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub drawBackground:draw_background\|drawTile:tile_drawing_module\|addx:XoffAdder\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|addx:XoffAdder\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../drawTileMichael/addx.v" "lpm_add_sub_component" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addx.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|drawTile:tile_drawing_module\|addx:XoffAdder\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|drawTile:tile_drawing_module\|addx:XoffAdder\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../drawTileMichael/addx.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addx.v" 67 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_big.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_big.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_big " "Info: Found entity 1: add_sub_big" {  } { { "db/add_sub_big.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/add_sub_big.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_big drawBackground:draw_background\|drawTile:tile_drawing_module\|addx:XoffAdder\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated " "Info: Elaborating entity \"add_sub_big\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|addx:XoffAdder\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRegister drawBackground:draw_background\|drawTile:tile_drawing_module\|nBitRegister:XOffsetReg " "Info: Elaborating entity \"nBitRegister\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|nBitRegister:XOffsetReg\"" {  } { { "../drawTileMichael/drawTile.v" "XOffsetReg" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addy drawBackground:draw_background\|drawTile:tile_drawing_module\|addy:YoffAdder " "Info: Elaborating entity \"addy\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|addy:YoffAdder\"" {  } { { "../drawTileMichael/drawTile.v" "YoffAdder" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub drawBackground:draw_background\|drawTile:tile_drawing_module\|addy:YoffAdder\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|addy:YoffAdder\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../drawTileMichael/addy.v" "lpm_add_sub_component" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addy.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|drawTile:tile_drawing_module\|addy:YoffAdder\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|drawTile:tile_drawing_module\|addy:YoffAdder\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../drawTileMichael/addy.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addy.v" 67 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aig.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_aig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aig " "Info: Found entity 1: add_sub_aig" {  } { { "db/add_sub_aig.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/add_sub_aig.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_aig drawBackground:draw_background\|drawTile:tile_drawing_module\|addy:YoffAdder\|lpm_add_sub:lpm_add_sub_component\|add_sub_aig:auto_generated " "Info: Elaborating entity \"add_sub_aig\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|addy:YoffAdder\|lpm_add_sub:lpm_add_sub_component\|add_sub_aig:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRegister drawBackground:draw_background\|drawTile:tile_drawing_module\|nBitRegister:YOffsetReg " "Info: Elaborating entity \"nBitRegister\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|nBitRegister:YOffsetReg\"" {  } { { "../drawTileMichael/drawTile.v" "YOffsetReg" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memCount drawBackground:draw_background\|drawTile:tile_drawing_module\|memCount:AddressCounter " "Info: Elaborating entity \"memCount\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|memCount:AddressCounter\"" {  } { { "../drawTileMichael/drawTile.v" "AddressCounter" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub drawBackground:draw_background\|drawTile:tile_drawing_module\|memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../drawTileMichael/memCount.v" "lpm_add_sub_component" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/memCount.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|drawTile:tile_drawing_module\|memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|drawTile:tile_drawing_module\|memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../drawTileMichael/memCount.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/memCount.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_llh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_llh " "Info: Found entity 1: add_sub_llh" {  } { { "db/add_sub_llh.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/add_sub_llh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_llh drawBackground:draw_background\|drawTile:tile_drawing_module\|memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated " "Info: Elaborating entity \"add_sub_llh\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawSprite drawSprite:draw_character " "Info: Elaborating entity \"drawSprite\" for hierarchy \"drawSprite:draw_character\"" {  } { { "main_state_machine.v" "draw_character" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 162 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter32b counter32b:x_position_counter " "Info: Elaborating entity \"counter32b\" for hierarchy \"counter32b:x_position_counter\"" {  } { { "main_state_machine.v" "x_position_counter" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter32b:x_position_counter\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter32b:x_position_counter\|lpm_counter:lpm_counter_component\"" {  } { { "counter32b.v" "lpm_counter_component" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/counter32b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter32b:x_position_counter\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter32b:x_position_counter\|lpm_counter:lpm_counter_component\"" {  } { { "counter32b.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/counter32b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kpi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_kpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kpi " "Info: Found entity 1: cntr_kpi" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/cntr_kpi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kpi counter32b:x_position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated " "Info: Elaborating entity \"cntr_kpi\" for hierarchy \"counter32b:x_position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter20b counter20b:count60fps " "Info: Elaborating entity \"counter20b\" for hierarchy \"counter20b:count60fps\"" {  } { { "main_state_machine.v" "count60fps" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 212 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter20b:count60fps\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter20b:count60fps\|lpm_counter:lpm_counter_component\"" {  } { { "counter20b.v" "lpm_counter_component" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/counter20b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter20b:count60fps\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter20b:count60fps\|lpm_counter:lpm_counter_component\"" {  } { { "counter20b.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/counter20b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hpi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_hpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hpi " "Info: Found entity 1: cntr_hpi" {  } { { "db/cntr_hpi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/cntr_hpi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hpi counter20b:count60fps\|lpm_counter:lpm_counter_component\|cntr_hpi:auto_generated " "Info: Elaborating entity \"cntr_hpi\" for hierarchy \"counter20b:count60fps\|lpm_counter:lpm_counter_component\|cntr_hpi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Xin draw_character 32 8 " "Warning: Port \"Xin\" on the entity instantiation of \"draw_character\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  Extra bits will be ignored." {  } { { "main_state_machine.v" "draw_character" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 162 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "Yin draw_character 1 7 " "Warning: Port \"Yin\" on the entity instantiation of \"draw_character\" is connected to a signal of width 1. The formal width of the signal in the module is 7.  Extra bits will be driven by GND." {  } { { "main_state_machine.v" "draw_character" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 162 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 AddressCounter 7 10 " "Warning: Port \"ordered port 0\" on the entity instantiation of \"AddressCounter\" is connected to a signal of width 7. The formal width of the signal in the module is 10.  Extra bits will be driven by GND." {  } { { "../drawTileMichael/drawTile.v" "AddressCounter" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 171 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "TileSel tile_drawing_module 3 4 " "Warning: Port \"TileSel\" on the entity instantiation of \"tile_drawing_module\" is connected to a signal of width 3. The formal width of the signal in the module is 4.  Extra bits will be driven by GND." {  } { { "../drawBackground/drawBackground.v" "tile_drawing_module" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 173 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Xin tile_drawing_module 32 8 " "Warning: Port \"Xin\" on the entity instantiation of \"tile_drawing_module\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  Extra bits will be ignored." {  } { { "../drawBackground/drawBackground.v" "tile_drawing_module" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 173 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Yin tile_drawing_module 32 7 " "Warning: Port \"Yin\" on the entity instantiation of \"tile_drawing_module\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  Extra bits will be ignored." {  } { { "../drawBackground/drawBackground.v" "tile_drawing_module" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 173 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "x_offset draw_background 32 11 " "Warning: Port \"x_offset\" on the entity instantiation of \"draw_background\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  Extra bits will be ignored." {  } { { "main_state_machine.v" "draw_background" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 125 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data character_mem 32 9 " "Warning: Port \"data\" on the entity instantiation of \"character_mem\" is connected to a signal of width 32. The formal width of the signal in the module is 9.  Extra bits will be ignored." {  } { { "main_state_machine.v" "character_mem" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 102 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "9 " "Info: Ignored 9 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "9 " "Info: Ignored 9 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|main_state_machine\|main_Q 5 " "Info: State machine \"\|main_state_machine\|main_Q\" contains 5 states" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 259 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|main_state_machine\|drawSprite:draw_character\|Q 5 " "Info: State machine \"\|main_state_machine\|drawSprite:draw_character\|Q\" contains 5 states" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q 5 " "Info: State machine \"\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q\" contains 5 states" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|main_state_machine\|main_Q " "Info: Selected Auto state machine encoding method for state machine \"\|main_state_machine\|main_Q\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 259 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|main_state_machine\|main_Q " "Info: Encoding result for state machine \"\|main_state_machine\|main_Q\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "main_Q.DRAW_CHARACTER " "Info: Encoded state bit \"main_Q.DRAW_CHARACTER\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 259 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "main_Q.DRAW_ENEMIES " "Info: Encoded state bit \"main_Q.DRAW_ENEMIES\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 259 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "main_Q.DETECT_COLLISIONS " "Info: Encoded state bit \"main_Q.DETECT_COLLISIONS\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 259 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "main_Q.000 " "Info: Encoded state bit \"main_Q.000\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 259 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "main_Q.MOVEMENT " "Info: Encoded state bit \"main_Q.MOVEMENT\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 259 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|main_Q.000 00000 " "Info: State \"\|main_state_machine\|main_Q.000\" uses code string \"00000\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 259 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|main_Q.DETECT_COLLISIONS 00110 " "Info: State \"\|main_state_machine\|main_Q.DETECT_COLLISIONS\" uses code string \"00110\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 259 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|main_Q.DRAW_ENEMIES 01010 " "Info: State \"\|main_state_machine\|main_Q.DRAW_ENEMIES\" uses code string \"01010\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 259 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|main_Q.DRAW_CHARACTER 10010 " "Info: State \"\|main_state_machine\|main_Q.DRAW_CHARACTER\" uses code string \"10010\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 259 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|main_Q.MOVEMENT 00011 " "Info: State \"\|main_state_machine\|main_Q.MOVEMENT\" uses code string \"00011\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 259 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 259 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|main_state_machine\|drawSprite:draw_character\|Q " "Info: Selected Auto state machine encoding method for state machine \"\|main_state_machine\|drawSprite:draw_character\|Q\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|main_state_machine\|drawSprite:draw_character\|Q " "Info: Encoding result for state machine \"\|main_state_machine\|drawSprite:draw_character\|Q\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawSprite:draw_character\|Q.IDLE " "Info: Encoded state bit \"drawSprite:draw_character\|Q.IDLE\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawSprite:draw_character\|Q.DRAW " "Info: Encoded state bit \"drawSprite:draw_character\|Q.DRAW\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawSprite:draw_character\|Q.INC_X " "Info: Encoded state bit \"drawSprite:draw_character\|Q.INC_X\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawSprite:draw_character\|Q.000 " "Info: Encoded state bit \"drawSprite:draw_character\|Q.000\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawSprite:draw_character\|Q.INC_Y " "Info: Encoded state bit \"drawSprite:draw_character\|Q.INC_Y\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawSprite:draw_character\|Q.000 00000 " "Info: State \"\|main_state_machine\|drawSprite:draw_character\|Q.000\" uses code string \"00000\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawSprite:draw_character\|Q.INC_X 00110 " "Info: State \"\|main_state_machine\|drawSprite:draw_character\|Q.INC_X\" uses code string \"00110\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawSprite:draw_character\|Q.DRAW 01010 " "Info: State \"\|main_state_machine\|drawSprite:draw_character\|Q.DRAW\" uses code string \"01010\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawSprite:draw_character\|Q.IDLE 10010 " "Info: State \"\|main_state_machine\|drawSprite:draw_character\|Q.IDLE\" uses code string \"10010\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawSprite:draw_character\|Q.INC_Y 00011 " "Info: State \"\|main_state_machine\|drawSprite:draw_character\|Q.INC_Y\" uses code string \"00011\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q " "Info: Selected Auto state machine encoding method for state machine \"\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q " "Info: Encoding result for state machine \"\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.IDLE " "Info: Encoded state bit \"drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.IDLE\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.DRAW " "Info: Encoded state bit \"drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.DRAW\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_X " "Info: Encoded state bit \"drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_X\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.000 " "Info: Encoded state bit \"drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.000\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_Y " "Info: Encoded state bit \"drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_Y\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.000 00000 " "Info: State \"\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.000\" uses code string \"00000\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_X 00110 " "Info: State \"\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_X\" uses code string \"00110\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.DRAW 01010 " "Info: State \"\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.DRAW\" uses code string \"01010\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.IDLE 10010 " "Info: State \"\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.IDLE\" uses code string \"10010\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_Y 00011 " "Info: State \"\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_Y\" uses code string \"00011\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf" 284 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|lpm_mult:Mult0\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 98 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6111.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_6111.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6111 " "Info: Found entity 1: mult_6111" {  } { { "db/mult_6111.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/mult_6111.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC VCC " "Warning: Pin \"VGA_SYNC\" stuck at VCC" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 25 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Warning: Pin \"VGA_R\[0\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 26 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Warning: Pin \"VGA_G\[0\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Warning: Pin \"VGA_B\[0\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 28 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning: Pin \"LEDR\[3\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning: Pin \"LEDR\[4\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning: Pin \"LEDR\[5\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning: Pin \"LEDR\[6\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning: Pin \"LEDR\[7\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning: Pin \"LEDR\[8\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning: Pin \"LEDR\[9\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning: Pin \"LEDR\[10\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning: Pin \"LEDR\[11\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning: Pin \"LEDG\[1\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning: Pin \"LEDG\[2\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning: Pin \"LEDG\[3\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning: Pin \"LEDG\[4\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning: Pin \"LEDG\[5\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning: Pin \"LEDG\[6\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning: Pin \"LEDG\[7\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 27 " "Info: 27 registers lost all their fanouts during netlist optimizations. The first 27 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[31\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[30\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[29\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[28\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[27\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[26\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[25\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[24\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[23\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[22\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[21\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[20\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[19\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[18\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[17\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[16\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[15\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[14\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[13\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[12\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[11\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_Q~14 " "Info: Register \"main_Q~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_Q~15 " "Info: Register \"main_Q~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "draw_character/Q~19 " "Info: Register \"draw_character/Q~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "draw_character/Q~20 " "Info: Register \"draw_character/Q~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "draw_background/tile_drawing_module/Q~19 " "Info: Register \"draw_background/tile_drawing_module/Q~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "draw_background/tile_drawing_module/Q~20 " "Info: Register \"draw_background/tile_drawing_module/Q~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "SpriteRAM:character_mem\|altsyncram:altsyncram_component\|altsyncram_gvd1:auto_generated\|ALTSYNCRAM 4 " "Info: Removed 4 MSB VCC or GND address nodes from RAM block \"SpriteRAM:character_mem\|altsyncram:altsyncram_component\|altsyncram_gvd1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_gvd1.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_gvd1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../SpriteMem/SpriteRAM.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/SpriteRAM.v" 78 0 0 } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 102 0 0 } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "main_D.DETECT_COLLISIONS " "Info: Logic cell \"main_D.DETECT_COLLISIONS\"" {  } { { "main_state_machine.v" "main_D.DETECT_COLLISIONS" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 259 -1 0 } }  } 0 0 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "main_D.DRAW_ENEMIES " "Info: Logic cell \"main_D.DRAW_ENEMIES\"" {  } { { "main_state_machine.v" "main_D.DRAW_ENEMIES" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 259 -1 0 } }  } 0 0 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "main_D.MOVEMENT " "Info: Logic cell \"main_D.MOVEMENT\"" {  } { { "main_state_machine.v" "main_D.MOVEMENT" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 259 -1 0 } }  } 0 0 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "drawSprite:draw_character\|D.INC_Y " "Info: Logic cell \"drawSprite:draw_character\|D.INC_Y\"" {  } { { "../drawSprite/drawSprite.v" "D.INC_Y" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "drawSprite:draw_character\|D.INC_X " "Info: Logic cell \"drawSprite:draw_character\|D.INC_X\"" {  } { { "../drawSprite/drawSprite.v" "D.INC_X" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "Logic cell \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.map.smsg " "Info: Generated suppressed messages file W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning: No output dependent on input pin \"KEY\[0\]\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning: No output dependent on input pin \"KEY\[1\]\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning: No output dependent on input pin \"KEY\[2\]\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "530 " "Info: Implemented 530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Info: Implemented 61 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "373 " "Info: Implemented 373 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "87 " "Info: Implemented 87 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Info: Implemented 2 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "150 " "Info: Allocated 150 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 18 12:52:39 2008 " "Info: Processing ended: Tue Nov 18 12:52:39 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
