
WheelMotorDriver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a64  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08004bf4  08004bf4  00014bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004cd4  08004cd4  00014cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004cdc  08004cdc  00014cdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08004ce0  08004ce0  00014ce0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  08004ce4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
  8 .bss          00003edc  20000070  20000070  00020070  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20003f4c  20003f4c  00020070  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 11 .debug_info   000253c7  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004af6  00000000  00000000  00045467  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000a88b  00000000  00000000  00049f5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f78  00000000  00000000  000547e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013c0  00000000  00000000  00055760  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000091dd  00000000  00000000  00056b20  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005fa3  00000000  00000000  0005fcfd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00065ca0  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003050  00000000  00000000  00065d1c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004bdc 	.word	0x08004bdc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004bdc 	.word	0x08004bdc

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800030e:	f1a4 0401 	sub.w	r4, r4, #1
 8000312:	d1e9      	bne.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f092 0f00 	teq	r2, #0
 80004ba:	bf14      	ite	ne
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e720      	b.n	8000314 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aedc 	beq.w	80002c2 <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6c1      	b.n	80002c2 <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_ldivmod>:
 8000af0:	b97b      	cbnz	r3, 8000b12 <__aeabi_ldivmod+0x22>
 8000af2:	b972      	cbnz	r2, 8000b12 <__aeabi_ldivmod+0x22>
 8000af4:	2900      	cmp	r1, #0
 8000af6:	bfbe      	ittt	lt
 8000af8:	2000      	movlt	r0, #0
 8000afa:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000afe:	e006      	blt.n	8000b0e <__aeabi_ldivmod+0x1e>
 8000b00:	bf08      	it	eq
 8000b02:	2800      	cmpeq	r0, #0
 8000b04:	bf1c      	itt	ne
 8000b06:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000b0a:	f04f 30ff 	movne.w	r0, #4294967295
 8000b0e:	f000 b9c5 	b.w	8000e9c <__aeabi_idiv0>
 8000b12:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b16:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b1a:	2900      	cmp	r1, #0
 8000b1c:	db09      	blt.n	8000b32 <__aeabi_ldivmod+0x42>
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	db1a      	blt.n	8000b58 <__aeabi_ldivmod+0x68>
 8000b22:	f000 f84d 	bl	8000bc0 <__udivmoddi4>
 8000b26:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2e:	b004      	add	sp, #16
 8000b30:	4770      	bx	lr
 8000b32:	4240      	negs	r0, r0
 8000b34:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	db1b      	blt.n	8000b74 <__aeabi_ldivmod+0x84>
 8000b3c:	f000 f840 	bl	8000bc0 <__udivmoddi4>
 8000b40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b48:	b004      	add	sp, #16
 8000b4a:	4240      	negs	r0, r0
 8000b4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b50:	4252      	negs	r2, r2
 8000b52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b56:	4770      	bx	lr
 8000b58:	4252      	negs	r2, r2
 8000b5a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b5e:	f000 f82f 	bl	8000bc0 <__udivmoddi4>
 8000b62:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b6a:	b004      	add	sp, #16
 8000b6c:	4240      	negs	r0, r0
 8000b6e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b72:	4770      	bx	lr
 8000b74:	4252      	negs	r2, r2
 8000b76:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b7a:	f000 f821 	bl	8000bc0 <__udivmoddi4>
 8000b7e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b86:	b004      	add	sp, #16
 8000b88:	4252      	negs	r2, r2
 8000b8a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_uldivmod>:
 8000b90:	b953      	cbnz	r3, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b92:	b94a      	cbnz	r2, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b94:	2900      	cmp	r1, #0
 8000b96:	bf08      	it	eq
 8000b98:	2800      	cmpeq	r0, #0
 8000b9a:	bf1c      	itt	ne
 8000b9c:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ba4:	f000 b97a 	b.w	8000e9c <__aeabi_idiv0>
 8000ba8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb0:	f000 f806 	bl	8000bc0 <__udivmoddi4>
 8000bb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bbc:	b004      	add	sp, #16
 8000bbe:	4770      	bx	lr

08000bc0 <__udivmoddi4>:
 8000bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc4:	468c      	mov	ip, r1
 8000bc6:	460d      	mov	r5, r1
 8000bc8:	4604      	mov	r4, r0
 8000bca:	9e08      	ldr	r6, [sp, #32]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d151      	bne.n	8000c74 <__udivmoddi4+0xb4>
 8000bd0:	428a      	cmp	r2, r1
 8000bd2:	4617      	mov	r7, r2
 8000bd4:	d96d      	bls.n	8000cb2 <__udivmoddi4+0xf2>
 8000bd6:	fab2 fe82 	clz	lr, r2
 8000bda:	f1be 0f00 	cmp.w	lr, #0
 8000bde:	d00b      	beq.n	8000bf8 <__udivmoddi4+0x38>
 8000be0:	f1ce 0c20 	rsb	ip, lr, #32
 8000be4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000be8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bec:	fa02 f70e 	lsl.w	r7, r2, lr
 8000bf0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000bf4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000bf8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000bfc:	0c25      	lsrs	r5, r4, #16
 8000bfe:	fbbc f8fa 	udiv	r8, ip, sl
 8000c02:	fa1f f987 	uxth.w	r9, r7
 8000c06:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c0a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c0e:	fb08 f309 	mul.w	r3, r8, r9
 8000c12:	42ab      	cmp	r3, r5
 8000c14:	d90a      	bls.n	8000c2c <__udivmoddi4+0x6c>
 8000c16:	19ed      	adds	r5, r5, r7
 8000c18:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c1c:	f080 8123 	bcs.w	8000e66 <__udivmoddi4+0x2a6>
 8000c20:	42ab      	cmp	r3, r5
 8000c22:	f240 8120 	bls.w	8000e66 <__udivmoddi4+0x2a6>
 8000c26:	f1a8 0802 	sub.w	r8, r8, #2
 8000c2a:	443d      	add	r5, r7
 8000c2c:	1aed      	subs	r5, r5, r3
 8000c2e:	b2a4      	uxth	r4, r4
 8000c30:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c34:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c38:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c3c:	fb00 f909 	mul.w	r9, r0, r9
 8000c40:	45a1      	cmp	r9, r4
 8000c42:	d909      	bls.n	8000c58 <__udivmoddi4+0x98>
 8000c44:	19e4      	adds	r4, r4, r7
 8000c46:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c4a:	f080 810a 	bcs.w	8000e62 <__udivmoddi4+0x2a2>
 8000c4e:	45a1      	cmp	r9, r4
 8000c50:	f240 8107 	bls.w	8000e62 <__udivmoddi4+0x2a2>
 8000c54:	3802      	subs	r0, #2
 8000c56:	443c      	add	r4, r7
 8000c58:	eba4 0409 	sub.w	r4, r4, r9
 8000c5c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c60:	2100      	movs	r1, #0
 8000c62:	2e00      	cmp	r6, #0
 8000c64:	d061      	beq.n	8000d2a <__udivmoddi4+0x16a>
 8000c66:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	6034      	str	r4, [r6, #0]
 8000c6e:	6073      	str	r3, [r6, #4]
 8000c70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c74:	428b      	cmp	r3, r1
 8000c76:	d907      	bls.n	8000c88 <__udivmoddi4+0xc8>
 8000c78:	2e00      	cmp	r6, #0
 8000c7a:	d054      	beq.n	8000d26 <__udivmoddi4+0x166>
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c82:	4608      	mov	r0, r1
 8000c84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c88:	fab3 f183 	clz	r1, r3
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	f040 808e 	bne.w	8000dae <__udivmoddi4+0x1ee>
 8000c92:	42ab      	cmp	r3, r5
 8000c94:	d302      	bcc.n	8000c9c <__udivmoddi4+0xdc>
 8000c96:	4282      	cmp	r2, r0
 8000c98:	f200 80fa 	bhi.w	8000e90 <__udivmoddi4+0x2d0>
 8000c9c:	1a84      	subs	r4, r0, r2
 8000c9e:	eb65 0503 	sbc.w	r5, r5, r3
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	46ac      	mov	ip, r5
 8000ca6:	2e00      	cmp	r6, #0
 8000ca8:	d03f      	beq.n	8000d2a <__udivmoddi4+0x16a>
 8000caa:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	b912      	cbnz	r2, 8000cba <__udivmoddi4+0xfa>
 8000cb4:	2701      	movs	r7, #1
 8000cb6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cba:	fab7 fe87 	clz	lr, r7
 8000cbe:	f1be 0f00 	cmp.w	lr, #0
 8000cc2:	d134      	bne.n	8000d2e <__udivmoddi4+0x16e>
 8000cc4:	1beb      	subs	r3, r5, r7
 8000cc6:	0c3a      	lsrs	r2, r7, #16
 8000cc8:	fa1f fc87 	uxth.w	ip, r7
 8000ccc:	2101      	movs	r1, #1
 8000cce:	fbb3 f8f2 	udiv	r8, r3, r2
 8000cd2:	0c25      	lsrs	r5, r4, #16
 8000cd4:	fb02 3318 	mls	r3, r2, r8, r3
 8000cd8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cdc:	fb0c f308 	mul.w	r3, ip, r8
 8000ce0:	42ab      	cmp	r3, r5
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x134>
 8000ce4:	19ed      	adds	r5, r5, r7
 8000ce6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x132>
 8000cec:	42ab      	cmp	r3, r5
 8000cee:	f200 80d1 	bhi.w	8000e94 <__udivmoddi4+0x2d4>
 8000cf2:	4680      	mov	r8, r0
 8000cf4:	1aed      	subs	r5, r5, r3
 8000cf6:	b2a3      	uxth	r3, r4
 8000cf8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000cfc:	fb02 5510 	mls	r5, r2, r0, r5
 8000d00:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d04:	fb0c fc00 	mul.w	ip, ip, r0
 8000d08:	45a4      	cmp	ip, r4
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x15c>
 8000d0c:	19e4      	adds	r4, r4, r7
 8000d0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x15a>
 8000d14:	45a4      	cmp	ip, r4
 8000d16:	f200 80b8 	bhi.w	8000e8a <__udivmoddi4+0x2ca>
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	eba4 040c 	sub.w	r4, r4, ip
 8000d20:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d24:	e79d      	b.n	8000c62 <__udivmoddi4+0xa2>
 8000d26:	4631      	mov	r1, r6
 8000d28:	4630      	mov	r0, r6
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	f1ce 0420 	rsb	r4, lr, #32
 8000d32:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d36:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d3a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d3e:	0c3a      	lsrs	r2, r7, #16
 8000d40:	fa25 f404 	lsr.w	r4, r5, r4
 8000d44:	ea48 0803 	orr.w	r8, r8, r3
 8000d48:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d4c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d50:	fb02 4411 	mls	r4, r2, r1, r4
 8000d54:	fa1f fc87 	uxth.w	ip, r7
 8000d58:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d5c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d60:	42ab      	cmp	r3, r5
 8000d62:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d66:	d909      	bls.n	8000d7c <__udivmoddi4+0x1bc>
 8000d68:	19ed      	adds	r5, r5, r7
 8000d6a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d6e:	f080 808a 	bcs.w	8000e86 <__udivmoddi4+0x2c6>
 8000d72:	42ab      	cmp	r3, r5
 8000d74:	f240 8087 	bls.w	8000e86 <__udivmoddi4+0x2c6>
 8000d78:	3902      	subs	r1, #2
 8000d7a:	443d      	add	r5, r7
 8000d7c:	1aeb      	subs	r3, r5, r3
 8000d7e:	fa1f f588 	uxth.w	r5, r8
 8000d82:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d86:	fb02 3310 	mls	r3, r2, r0, r3
 8000d8a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d8e:	fb00 f30c 	mul.w	r3, r0, ip
 8000d92:	42ab      	cmp	r3, r5
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x1e6>
 8000d96:	19ed      	adds	r5, r5, r7
 8000d98:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d9c:	d26f      	bcs.n	8000e7e <__udivmoddi4+0x2be>
 8000d9e:	42ab      	cmp	r3, r5
 8000da0:	d96d      	bls.n	8000e7e <__udivmoddi4+0x2be>
 8000da2:	3802      	subs	r0, #2
 8000da4:	443d      	add	r5, r7
 8000da6:	1aeb      	subs	r3, r5, r3
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	e78f      	b.n	8000cce <__udivmoddi4+0x10e>
 8000dae:	f1c1 0720 	rsb	r7, r1, #32
 8000db2:	fa22 f807 	lsr.w	r8, r2, r7
 8000db6:	408b      	lsls	r3, r1
 8000db8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dbc:	ea48 0303 	orr.w	r3, r8, r3
 8000dc0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dc4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dc8:	40fd      	lsrs	r5, r7
 8000dca:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dce:	fbb5 f9fc 	udiv	r9, r5, ip
 8000dd2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000dd6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dda:	fa1f f883 	uxth.w	r8, r3
 8000dde:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000de2:	fb09 f408 	mul.w	r4, r9, r8
 8000de6:	42ac      	cmp	r4, r5
 8000de8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dec:	fa00 fa01 	lsl.w	sl, r0, r1
 8000df0:	d908      	bls.n	8000e04 <__udivmoddi4+0x244>
 8000df2:	18ed      	adds	r5, r5, r3
 8000df4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000df8:	d243      	bcs.n	8000e82 <__udivmoddi4+0x2c2>
 8000dfa:	42ac      	cmp	r4, r5
 8000dfc:	d941      	bls.n	8000e82 <__udivmoddi4+0x2c2>
 8000dfe:	f1a9 0902 	sub.w	r9, r9, #2
 8000e02:	441d      	add	r5, r3
 8000e04:	1b2d      	subs	r5, r5, r4
 8000e06:	fa1f fe8e 	uxth.w	lr, lr
 8000e0a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e0e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e12:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e16:	fb00 f808 	mul.w	r8, r0, r8
 8000e1a:	45a0      	cmp	r8, r4
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x26e>
 8000e1e:	18e4      	adds	r4, r4, r3
 8000e20:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e24:	d229      	bcs.n	8000e7a <__udivmoddi4+0x2ba>
 8000e26:	45a0      	cmp	r8, r4
 8000e28:	d927      	bls.n	8000e7a <__udivmoddi4+0x2ba>
 8000e2a:	3802      	subs	r0, #2
 8000e2c:	441c      	add	r4, r3
 8000e2e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e32:	eba4 0408 	sub.w	r4, r4, r8
 8000e36:	fba0 8902 	umull	r8, r9, r0, r2
 8000e3a:	454c      	cmp	r4, r9
 8000e3c:	46c6      	mov	lr, r8
 8000e3e:	464d      	mov	r5, r9
 8000e40:	d315      	bcc.n	8000e6e <__udivmoddi4+0x2ae>
 8000e42:	d012      	beq.n	8000e6a <__udivmoddi4+0x2aa>
 8000e44:	b156      	cbz	r6, 8000e5c <__udivmoddi4+0x29c>
 8000e46:	ebba 030e 	subs.w	r3, sl, lr
 8000e4a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e4e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e52:	40cb      	lsrs	r3, r1
 8000e54:	431f      	orrs	r7, r3
 8000e56:	40cc      	lsrs	r4, r1
 8000e58:	6037      	str	r7, [r6, #0]
 8000e5a:	6074      	str	r4, [r6, #4]
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	4618      	mov	r0, r3
 8000e64:	e6f8      	b.n	8000c58 <__udivmoddi4+0x98>
 8000e66:	4690      	mov	r8, r2
 8000e68:	e6e0      	b.n	8000c2c <__udivmoddi4+0x6c>
 8000e6a:	45c2      	cmp	sl, r8
 8000e6c:	d2ea      	bcs.n	8000e44 <__udivmoddi4+0x284>
 8000e6e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e72:	eb69 0503 	sbc.w	r5, r9, r3
 8000e76:	3801      	subs	r0, #1
 8000e78:	e7e4      	b.n	8000e44 <__udivmoddi4+0x284>
 8000e7a:	4628      	mov	r0, r5
 8000e7c:	e7d7      	b.n	8000e2e <__udivmoddi4+0x26e>
 8000e7e:	4640      	mov	r0, r8
 8000e80:	e791      	b.n	8000da6 <__udivmoddi4+0x1e6>
 8000e82:	4681      	mov	r9, r0
 8000e84:	e7be      	b.n	8000e04 <__udivmoddi4+0x244>
 8000e86:	4601      	mov	r1, r0
 8000e88:	e778      	b.n	8000d7c <__udivmoddi4+0x1bc>
 8000e8a:	3802      	subs	r0, #2
 8000e8c:	443c      	add	r4, r7
 8000e8e:	e745      	b.n	8000d1c <__udivmoddi4+0x15c>
 8000e90:	4608      	mov	r0, r1
 8000e92:	e708      	b.n	8000ca6 <__udivmoddi4+0xe6>
 8000e94:	f1a8 0802 	sub.w	r8, r8, #2
 8000e98:	443d      	add	r5, r7
 8000e9a:	e72b      	b.n	8000cf4 <__udivmoddi4+0x134>

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ea0:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ea2:	4b0b      	ldr	r3, [pc, #44]	; (8000ed0 <HAL_Init+0x30>)
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000eaa:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000eb2:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000eba:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ebc:	2003      	movs	r0, #3
 8000ebe:	f000 f817 	bl	8000ef0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ec2:	2000      	movs	r0, #0
 8000ec4:	f003 fc96 	bl	80047f4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000ec8:	f003 fc64 	bl	8004794 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8000ecc:	2000      	movs	r0, #0
 8000ece:	bd08      	pop	{r3, pc}
 8000ed0:	40023c00 	.word	0x40023c00

08000ed4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000ed4:	4a02      	ldr	r2, [pc, #8]	; (8000ee0 <HAL_IncTick+0xc>)
 8000ed6:	6813      	ldr	r3, [r2, #0]
 8000ed8:	3301      	adds	r3, #1
 8000eda:	6013      	str	r3, [r2, #0]
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	20003e14 	.word	0x20003e14

08000ee4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000ee4:	4b01      	ldr	r3, [pc, #4]	; (8000eec <HAL_GetTick+0x8>)
 8000ee6:	6818      	ldr	r0, [r3, #0]
}
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	20003e14 	.word	0x20003e14

08000ef0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ef0:	4a07      	ldr	r2, [pc, #28]	; (8000f10 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000ef2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ef4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000ef8:	041b      	lsls	r3, r3, #16
 8000efa:	0c1b      	lsrs	r3, r3, #16
 8000efc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000f00:	0200      	lsls	r0, r0, #8
 8000f02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f06:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000f0a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000f0c:	60d3      	str	r3, [r2, #12]
 8000f0e:	4770      	bx	lr
 8000f10:	e000ed00 	.word	0xe000ed00

08000f14 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f14:	4b17      	ldr	r3, [pc, #92]	; (8000f74 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f16:	b530      	push	{r4, r5, lr}
 8000f18:	68dc      	ldr	r4, [r3, #12]
 8000f1a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f1e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f22:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f24:	2b04      	cmp	r3, #4
 8000f26:	bf28      	it	cs
 8000f28:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f2a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f2c:	f04f 0501 	mov.w	r5, #1
 8000f30:	fa05 f303 	lsl.w	r3, r5, r3
 8000f34:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f38:	bf8c      	ite	hi
 8000f3a:	3c03      	subhi	r4, #3
 8000f3c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f3e:	4019      	ands	r1, r3
 8000f40:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f42:	fa05 f404 	lsl.w	r4, r5, r4
 8000f46:	3c01      	subs	r4, #1
 8000f48:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000f4a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f4c:	ea42 0201 	orr.w	r2, r2, r1
 8000f50:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f54:	bfaf      	iteee	ge
 8000f56:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f5a:	f000 000f 	andlt.w	r0, r0, #15
 8000f5e:	4b06      	ldrlt	r3, [pc, #24]	; (8000f78 <HAL_NVIC_SetPriority+0x64>)
 8000f60:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f62:	bfa5      	ittet	ge
 8000f64:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000f68:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000f70:	bd30      	pop	{r4, r5, pc}
 8000f72:	bf00      	nop
 8000f74:	e000ed00 	.word	0xe000ed00
 8000f78:	e000ed14 	.word	0xe000ed14

08000f7c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000f7c:	0942      	lsrs	r2, r0, #5
 8000f7e:	2301      	movs	r3, #1
 8000f80:	f000 001f 	and.w	r0, r0, #31
 8000f84:	fa03 f000 	lsl.w	r0, r3, r0
 8000f88:	4b01      	ldr	r3, [pc, #4]	; (8000f90 <HAL_NVIC_EnableIRQ+0x14>)
 8000f8a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000f8e:	4770      	bx	lr
 8000f90:	e000e100 	.word	0xe000e100

08000f94 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f94:	3801      	subs	r0, #1
 8000f96:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000f9a:	d20a      	bcs.n	8000fb2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f9c:	4b06      	ldr	r3, [pc, #24]	; (8000fb8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f9e:	4a07      	ldr	r2, [pc, #28]	; (8000fbc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fa0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa2:	21f0      	movs	r1, #240	; 0xf0
 8000fa4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fa8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000faa:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fac:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000fb2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	e000e010 	.word	0xe000e010
 8000fbc:	e000ed00 	.word	0xe000ed00

08000fc0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000fc0:	4b04      	ldr	r3, [pc, #16]	; (8000fd4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000fc2:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000fc4:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000fc6:	bf0c      	ite	eq
 8000fc8:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000fcc:	f022 0204 	bicne.w	r2, r2, #4
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	4770      	bx	lr
 8000fd4:	e000e010 	.word	0xe000e010

08000fd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000fdc:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fde:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fe0:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8001190 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fe4:	4a68      	ldr	r2, [pc, #416]	; (8001188 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fe6:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8001194 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fea:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fec:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000fee:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ff2:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000ff4:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ff8:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8000ffc:	45b6      	cmp	lr, r6
 8000ffe:	f040 80ae 	bne.w	800115e <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001002:	684c      	ldr	r4, [r1, #4]
 8001004:	f024 0710 	bic.w	r7, r4, #16
 8001008:	2f02      	cmp	r7, #2
 800100a:	d116      	bne.n	800103a <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 800100c:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001010:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001014:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8001018:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800101c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001020:	f04f 0c0f 	mov.w	ip, #15
 8001024:	fa0c fc0b 	lsl.w	ip, ip, fp
 8001028:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800102c:	690d      	ldr	r5, [r1, #16]
 800102e:	fa05 f50b 	lsl.w	r5, r5, fp
 8001032:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8001036:	f8ca 5020 	str.w	r5, [sl, #32]
 800103a:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800103e:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001040:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001044:	fa05 f50a 	lsl.w	r5, r5, sl
 8001048:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800104a:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800104e:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001052:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001056:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001058:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800105c:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 800105e:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001062:	d811      	bhi.n	8001088 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8001064:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001066:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800106a:	68cf      	ldr	r7, [r1, #12]
 800106c:	fa07 fc0a 	lsl.w	ip, r7, sl
 8001070:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8001074:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001076:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001078:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800107c:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8001080:	409f      	lsls	r7, r3
 8001082:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001086:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001088:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800108a:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800108c:	688f      	ldr	r7, [r1, #8]
 800108e:	fa07 f70a 	lsl.w	r7, r7, sl
 8001092:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001094:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001096:	00e5      	lsls	r5, r4, #3
 8001098:	d561      	bpl.n	800115e <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800109a:	f04f 0b00 	mov.w	fp, #0
 800109e:	f8cd b00c 	str.w	fp, [sp, #12]
 80010a2:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010a6:	4d39      	ldr	r5, [pc, #228]	; (800118c <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010a8:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80010ac:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80010b0:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80010b4:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80010b8:	9703      	str	r7, [sp, #12]
 80010ba:	9f03      	ldr	r7, [sp, #12]
 80010bc:	f023 0703 	bic.w	r7, r3, #3
 80010c0:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80010c4:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010c8:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80010cc:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010d0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80010d4:	f04f 0e0f 	mov.w	lr, #15
 80010d8:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010dc:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010de:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010e2:	d043      	beq.n	800116c <HAL_GPIO_Init+0x194>
 80010e4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80010e8:	42a8      	cmp	r0, r5
 80010ea:	d041      	beq.n	8001170 <HAL_GPIO_Init+0x198>
 80010ec:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80010f0:	42a8      	cmp	r0, r5
 80010f2:	d03f      	beq.n	8001174 <HAL_GPIO_Init+0x19c>
 80010f4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80010f8:	42a8      	cmp	r0, r5
 80010fa:	d03d      	beq.n	8001178 <HAL_GPIO_Init+0x1a0>
 80010fc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001100:	42a8      	cmp	r0, r5
 8001102:	d03b      	beq.n	800117c <HAL_GPIO_Init+0x1a4>
 8001104:	4548      	cmp	r0, r9
 8001106:	d03b      	beq.n	8001180 <HAL_GPIO_Init+0x1a8>
 8001108:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800110c:	42a8      	cmp	r0, r5
 800110e:	d039      	beq.n	8001184 <HAL_GPIO_Init+0x1ac>
 8001110:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001114:	42a8      	cmp	r0, r5
 8001116:	bf14      	ite	ne
 8001118:	2508      	movne	r5, #8
 800111a:	2507      	moveq	r5, #7
 800111c:	fa05 f50c 	lsl.w	r5, r5, ip
 8001120:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001124:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001126:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001128:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800112a:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800112e:	bf0c      	ite	eq
 8001130:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001132:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001134:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8001136:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001138:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800113c:	bf0c      	ite	eq
 800113e:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001140:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8001142:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001144:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001146:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800114a:	bf0c      	ite	eq
 800114c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800114e:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8001150:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8001152:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001154:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001156:	bf54      	ite	pl
 8001158:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 800115a:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 800115c:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800115e:	3301      	adds	r3, #1
 8001160:	2b10      	cmp	r3, #16
 8001162:	f47f af44 	bne.w	8000fee <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8001166:	b005      	add	sp, #20
 8001168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800116c:	465d      	mov	r5, fp
 800116e:	e7d5      	b.n	800111c <HAL_GPIO_Init+0x144>
 8001170:	2501      	movs	r5, #1
 8001172:	e7d3      	b.n	800111c <HAL_GPIO_Init+0x144>
 8001174:	2502      	movs	r5, #2
 8001176:	e7d1      	b.n	800111c <HAL_GPIO_Init+0x144>
 8001178:	2503      	movs	r5, #3
 800117a:	e7cf      	b.n	800111c <HAL_GPIO_Init+0x144>
 800117c:	2504      	movs	r5, #4
 800117e:	e7cd      	b.n	800111c <HAL_GPIO_Init+0x144>
 8001180:	2505      	movs	r5, #5
 8001182:	e7cb      	b.n	800111c <HAL_GPIO_Init+0x144>
 8001184:	2506      	movs	r5, #6
 8001186:	e7c9      	b.n	800111c <HAL_GPIO_Init+0x144>
 8001188:	40013c00 	.word	0x40013c00
 800118c:	40020000 	.word	0x40020000
 8001190:	40023800 	.word	0x40023800
 8001194:	40021400 	.word	0x40021400

08001198 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001198:	6903      	ldr	r3, [r0, #16]
 800119a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800119c:	bf14      	ite	ne
 800119e:	2001      	movne	r0, #1
 80011a0:	2000      	moveq	r0, #0
 80011a2:	4770      	bx	lr

080011a4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011a4:	b10a      	cbz	r2, 80011aa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011a6:	6181      	str	r1, [r0, #24]
 80011a8:	4770      	bx	lr
 80011aa:	0409      	lsls	r1, r1, #16
 80011ac:	e7fb      	b.n	80011a6 <HAL_GPIO_WritePin+0x2>

080011ae <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80011ae:	6943      	ldr	r3, [r0, #20]
 80011b0:	4059      	eors	r1, r3
 80011b2:	6141      	str	r1, [r0, #20]
 80011b4:	4770      	bx	lr

080011b6 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80011b6:	4770      	bx	lr

080011b8 <HAL_GPIO_EXTI_IRQHandler>:
{
 80011b8:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80011ba:	4b04      	ldr	r3, [pc, #16]	; (80011cc <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80011bc:	6959      	ldr	r1, [r3, #20]
 80011be:	4201      	tst	r1, r0
 80011c0:	d002      	beq.n	80011c8 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80011c2:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80011c4:	f7ff fff7 	bl	80011b6 <HAL_GPIO_EXTI_Callback>
 80011c8:	bd08      	pop	{r3, pc}
 80011ca:	bf00      	nop
 80011cc:	40013c00 	.word	0x40013c00

080011d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011d2:	4604      	mov	r4, r0
 80011d4:	b910      	cbnz	r0, 80011dc <HAL_RCC_OscConfig+0xc>
  {
    return HAL_ERROR;
 80011d6:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80011d8:	b003      	add	sp, #12
 80011da:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011dc:	6803      	ldr	r3, [r0, #0]
 80011de:	07d8      	lsls	r0, r3, #31
 80011e0:	d43b      	bmi.n	800125a <HAL_RCC_OscConfig+0x8a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011e2:	6823      	ldr	r3, [r4, #0]
 80011e4:	0799      	lsls	r1, r3, #30
 80011e6:	f100 8084 	bmi.w	80012f2 <HAL_RCC_OscConfig+0x122>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011ea:	6823      	ldr	r3, [r4, #0]
 80011ec:	071e      	lsls	r6, r3, #28
 80011ee:	f100 80c6 	bmi.w	800137e <HAL_RCC_OscConfig+0x1ae>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011f2:	6823      	ldr	r3, [r4, #0]
 80011f4:	075d      	lsls	r5, r3, #29
 80011f6:	d52a      	bpl.n	800124e <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_PWR_CLK_ENABLE();
 80011f8:	2300      	movs	r3, #0
 80011fa:	9301      	str	r3, [sp, #4]
 80011fc:	4baa      	ldr	r3, [pc, #680]	; (80014a8 <HAL_RCC_OscConfig+0x2d8>)
    PWR->CR |= PWR_CR_DBP;
 80011fe:	4dab      	ldr	r5, [pc, #684]	; (80014ac <HAL_RCC_OscConfig+0x2dc>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8001200:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001202:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001206:	641a      	str	r2, [r3, #64]	; 0x40
 8001208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800120a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800120e:	9301      	str	r3, [sp, #4]
 8001210:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8001212:	682b      	ldr	r3, [r5, #0]
 8001214:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001218:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800121a:	f7ff fe63 	bl	8000ee4 <HAL_GetTick>
 800121e:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001220:	682b      	ldr	r3, [r5, #0]
 8001222:	05da      	lsls	r2, r3, #23
 8001224:	f140 80cd 	bpl.w	80013c2 <HAL_RCC_OscConfig+0x1f2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001228:	68a3      	ldr	r3, [r4, #8]
 800122a:	4d9f      	ldr	r5, [pc, #636]	; (80014a8 <HAL_RCC_OscConfig+0x2d8>)
 800122c:	2b01      	cmp	r3, #1
 800122e:	f040 80cf 	bne.w	80013d0 <HAL_RCC_OscConfig+0x200>
 8001232:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001234:	f043 0301 	orr.w	r3, r3, #1
 8001238:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800123a:	f7ff fe53 	bl	8000ee4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800123e:	4d9a      	ldr	r5, [pc, #616]	; (80014a8 <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 8001240:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001242:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001246:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001248:	079b      	lsls	r3, r3, #30
 800124a:	f140 80e2 	bpl.w	8001412 <HAL_RCC_OscConfig+0x242>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800124e:	69a2      	ldr	r2, [r4, #24]
 8001250:	2a00      	cmp	r2, #0
 8001252:	f040 80e5 	bne.w	8001420 <HAL_RCC_OscConfig+0x250>
  return HAL_OK;
 8001256:	2000      	movs	r0, #0
 8001258:	e7be      	b.n	80011d8 <HAL_RCC_OscConfig+0x8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800125a:	4b93      	ldr	r3, [pc, #588]	; (80014a8 <HAL_RCC_OscConfig+0x2d8>)
 800125c:	689a      	ldr	r2, [r3, #8]
 800125e:	f002 020c 	and.w	r2, r2, #12
 8001262:	2a04      	cmp	r2, #4
 8001264:	d007      	beq.n	8001276 <HAL_RCC_OscConfig+0xa6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001266:	689a      	ldr	r2, [r3, #8]
 8001268:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800126c:	2a08      	cmp	r2, #8
 800126e:	d10a      	bne.n	8001286 <HAL_RCC_OscConfig+0xb6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	025a      	lsls	r2, r3, #9
 8001274:	d507      	bpl.n	8001286 <HAL_RCC_OscConfig+0xb6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001276:	4b8c      	ldr	r3, [pc, #560]	; (80014a8 <HAL_RCC_OscConfig+0x2d8>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	039b      	lsls	r3, r3, #14
 800127c:	d5b1      	bpl.n	80011e2 <HAL_RCC_OscConfig+0x12>
 800127e:	6863      	ldr	r3, [r4, #4]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d1ae      	bne.n	80011e2 <HAL_RCC_OscConfig+0x12>
 8001284:	e7a7      	b.n	80011d6 <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001286:	6863      	ldr	r3, [r4, #4]
 8001288:	4d87      	ldr	r5, [pc, #540]	; (80014a8 <HAL_RCC_OscConfig+0x2d8>)
 800128a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800128e:	d111      	bne.n	80012b4 <HAL_RCC_OscConfig+0xe4>
 8001290:	682b      	ldr	r3, [r5, #0]
 8001292:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001296:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001298:	f7ff fe24 	bl	8000ee4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800129c:	4d82      	ldr	r5, [pc, #520]	; (80014a8 <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 800129e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012a0:	682b      	ldr	r3, [r5, #0]
 80012a2:	039f      	lsls	r7, r3, #14
 80012a4:	d49d      	bmi.n	80011e2 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012a6:	f7ff fe1d 	bl	8000ee4 <HAL_GetTick>
 80012aa:	1b80      	subs	r0, r0, r6
 80012ac:	2864      	cmp	r0, #100	; 0x64
 80012ae:	d9f7      	bls.n	80012a0 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
 80012b0:	2003      	movs	r0, #3
 80012b2:	e791      	b.n	80011d8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012b8:	d104      	bne.n	80012c4 <HAL_RCC_OscConfig+0xf4>
 80012ba:	682b      	ldr	r3, [r5, #0]
 80012bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012c0:	602b      	str	r3, [r5, #0]
 80012c2:	e7e5      	b.n	8001290 <HAL_RCC_OscConfig+0xc0>
 80012c4:	682a      	ldr	r2, [r5, #0]
 80012c6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80012ca:	602a      	str	r2, [r5, #0]
 80012cc:	682a      	ldr	r2, [r5, #0]
 80012ce:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80012d2:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d1df      	bne.n	8001298 <HAL_RCC_OscConfig+0xc8>
        tickstart = HAL_GetTick();
 80012d8:	f7ff fe04 	bl	8000ee4 <HAL_GetTick>
 80012dc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012de:	682b      	ldr	r3, [r5, #0]
 80012e0:	0398      	lsls	r0, r3, #14
 80012e2:	f57f af7e 	bpl.w	80011e2 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012e6:	f7ff fdfd 	bl	8000ee4 <HAL_GetTick>
 80012ea:	1b80      	subs	r0, r0, r6
 80012ec:	2864      	cmp	r0, #100	; 0x64
 80012ee:	d9f6      	bls.n	80012de <HAL_RCC_OscConfig+0x10e>
 80012f0:	e7de      	b.n	80012b0 <HAL_RCC_OscConfig+0xe0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80012f2:	4b6d      	ldr	r3, [pc, #436]	; (80014a8 <HAL_RCC_OscConfig+0x2d8>)
 80012f4:	689a      	ldr	r2, [r3, #8]
 80012f6:	f012 0f0c 	tst.w	r2, #12
 80012fa:	d007      	beq.n	800130c <HAL_RCC_OscConfig+0x13c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012fc:	689a      	ldr	r2, [r3, #8]
 80012fe:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001302:	2a08      	cmp	r2, #8
 8001304:	d112      	bne.n	800132c <HAL_RCC_OscConfig+0x15c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	0259      	lsls	r1, r3, #9
 800130a:	d40f      	bmi.n	800132c <HAL_RCC_OscConfig+0x15c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800130c:	4b66      	ldr	r3, [pc, #408]	; (80014a8 <HAL_RCC_OscConfig+0x2d8>)
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	0792      	lsls	r2, r2, #30
 8001312:	d503      	bpl.n	800131c <HAL_RCC_OscConfig+0x14c>
 8001314:	68e2      	ldr	r2, [r4, #12]
 8001316:	2a01      	cmp	r2, #1
 8001318:	f47f af5d 	bne.w	80011d6 <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	6921      	ldr	r1, [r4, #16]
 8001320:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001324:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8001328:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800132a:	e75e      	b.n	80011ea <HAL_RCC_OscConfig+0x1a>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800132c:	68e2      	ldr	r2, [r4, #12]
 800132e:	4b60      	ldr	r3, [pc, #384]	; (80014b0 <HAL_RCC_OscConfig+0x2e0>)
 8001330:	b1b2      	cbz	r2, 8001360 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_ENABLE();
 8001332:	2201      	movs	r2, #1
 8001334:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001336:	f7ff fdd5 	bl	8000ee4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800133a:	4d5b      	ldr	r5, [pc, #364]	; (80014a8 <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 800133c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800133e:	682b      	ldr	r3, [r5, #0]
 8001340:	079b      	lsls	r3, r3, #30
 8001342:	d507      	bpl.n	8001354 <HAL_RCC_OscConfig+0x184>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001344:	682b      	ldr	r3, [r5, #0]
 8001346:	6922      	ldr	r2, [r4, #16]
 8001348:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800134c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001350:	602b      	str	r3, [r5, #0]
 8001352:	e74a      	b.n	80011ea <HAL_RCC_OscConfig+0x1a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001354:	f7ff fdc6 	bl	8000ee4 <HAL_GetTick>
 8001358:	1b80      	subs	r0, r0, r6
 800135a:	2802      	cmp	r0, #2
 800135c:	d9ef      	bls.n	800133e <HAL_RCC_OscConfig+0x16e>
 800135e:	e7a7      	b.n	80012b0 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_DISABLE();
 8001360:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001362:	f7ff fdbf 	bl	8000ee4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001366:	4d50      	ldr	r5, [pc, #320]	; (80014a8 <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 8001368:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800136a:	682b      	ldr	r3, [r5, #0]
 800136c:	079f      	lsls	r7, r3, #30
 800136e:	f57f af3c 	bpl.w	80011ea <HAL_RCC_OscConfig+0x1a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001372:	f7ff fdb7 	bl	8000ee4 <HAL_GetTick>
 8001376:	1b80      	subs	r0, r0, r6
 8001378:	2802      	cmp	r0, #2
 800137a:	d9f6      	bls.n	800136a <HAL_RCC_OscConfig+0x19a>
 800137c:	e798      	b.n	80012b0 <HAL_RCC_OscConfig+0xe0>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800137e:	6962      	ldr	r2, [r4, #20]
 8001380:	4b4c      	ldr	r3, [pc, #304]	; (80014b4 <HAL_RCC_OscConfig+0x2e4>)
 8001382:	b17a      	cbz	r2, 80013a4 <HAL_RCC_OscConfig+0x1d4>
      __HAL_RCC_LSI_ENABLE();
 8001384:	2201      	movs	r2, #1
 8001386:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001388:	f7ff fdac 	bl	8000ee4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800138c:	4d46      	ldr	r5, [pc, #280]	; (80014a8 <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 800138e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001390:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001392:	0798      	lsls	r0, r3, #30
 8001394:	f53f af2d 	bmi.w	80011f2 <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001398:	f7ff fda4 	bl	8000ee4 <HAL_GetTick>
 800139c:	1b80      	subs	r0, r0, r6
 800139e:	2802      	cmp	r0, #2
 80013a0:	d9f6      	bls.n	8001390 <HAL_RCC_OscConfig+0x1c0>
 80013a2:	e785      	b.n	80012b0 <HAL_RCC_OscConfig+0xe0>
      __HAL_RCC_LSI_DISABLE();
 80013a4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80013a6:	f7ff fd9d 	bl	8000ee4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013aa:	4d3f      	ldr	r5, [pc, #252]	; (80014a8 <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 80013ac:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013ae:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80013b0:	0799      	lsls	r1, r3, #30
 80013b2:	f57f af1e 	bpl.w	80011f2 <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013b6:	f7ff fd95 	bl	8000ee4 <HAL_GetTick>
 80013ba:	1b80      	subs	r0, r0, r6
 80013bc:	2802      	cmp	r0, #2
 80013be:	d9f6      	bls.n	80013ae <HAL_RCC_OscConfig+0x1de>
 80013c0:	e776      	b.n	80012b0 <HAL_RCC_OscConfig+0xe0>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80013c2:	f7ff fd8f 	bl	8000ee4 <HAL_GetTick>
 80013c6:	1b80      	subs	r0, r0, r6
 80013c8:	2802      	cmp	r0, #2
 80013ca:	f67f af29 	bls.w	8001220 <HAL_RCC_OscConfig+0x50>
 80013ce:	e76f      	b.n	80012b0 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013d0:	2b05      	cmp	r3, #5
 80013d2:	d104      	bne.n	80013de <HAL_RCC_OscConfig+0x20e>
 80013d4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80013d6:	f043 0304 	orr.w	r3, r3, #4
 80013da:	672b      	str	r3, [r5, #112]	; 0x70
 80013dc:	e729      	b.n	8001232 <HAL_RCC_OscConfig+0x62>
 80013de:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80013e0:	f022 0201 	bic.w	r2, r2, #1
 80013e4:	672a      	str	r2, [r5, #112]	; 0x70
 80013e6:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80013e8:	f022 0204 	bic.w	r2, r2, #4
 80013ec:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	f47f af23 	bne.w	800123a <HAL_RCC_OscConfig+0x6a>
      tickstart = HAL_GetTick();
 80013f4:	f7ff fd76 	bl	8000ee4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013f8:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80013fc:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013fe:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001400:	0798      	lsls	r0, r3, #30
 8001402:	f57f af24 	bpl.w	800124e <HAL_RCC_OscConfig+0x7e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001406:	f7ff fd6d 	bl	8000ee4 <HAL_GetTick>
 800140a:	1b80      	subs	r0, r0, r6
 800140c:	42b8      	cmp	r0, r7
 800140e:	d9f6      	bls.n	80013fe <HAL_RCC_OscConfig+0x22e>
 8001410:	e74e      	b.n	80012b0 <HAL_RCC_OscConfig+0xe0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001412:	f7ff fd67 	bl	8000ee4 <HAL_GetTick>
 8001416:	1b80      	subs	r0, r0, r6
 8001418:	42b8      	cmp	r0, r7
 800141a:	f67f af14 	bls.w	8001246 <HAL_RCC_OscConfig+0x76>
 800141e:	e747      	b.n	80012b0 <HAL_RCC_OscConfig+0xe0>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001420:	4d21      	ldr	r5, [pc, #132]	; (80014a8 <HAL_RCC_OscConfig+0x2d8>)
 8001422:	68ab      	ldr	r3, [r5, #8]
 8001424:	f003 030c 	and.w	r3, r3, #12
 8001428:	2b08      	cmp	r3, #8
 800142a:	f43f aed4 	beq.w	80011d6 <HAL_RCC_OscConfig+0x6>
 800142e:	4e22      	ldr	r6, [pc, #136]	; (80014b8 <HAL_RCC_OscConfig+0x2e8>)
 8001430:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001432:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001434:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001436:	d12a      	bne.n	800148e <HAL_RCC_OscConfig+0x2be>
        tickstart = HAL_GetTick();
 8001438:	f7ff fd54 	bl	8000ee4 <HAL_GetTick>
 800143c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800143e:	682b      	ldr	r3, [r5, #0]
 8001440:	0199      	lsls	r1, r3, #6
 8001442:	d41e      	bmi.n	8001482 <HAL_RCC_OscConfig+0x2b2>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001444:	6a22      	ldr	r2, [r4, #32]
 8001446:	69e3      	ldr	r3, [r4, #28]
 8001448:	4313      	orrs	r3, r2
 800144a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800144c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001450:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001452:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001456:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001458:	4c13      	ldr	r4, [pc, #76]	; (80014a8 <HAL_RCC_OscConfig+0x2d8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800145a:	0852      	lsrs	r2, r2, #1
 800145c:	3a01      	subs	r2, #1
 800145e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001462:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001464:	2301      	movs	r3, #1
 8001466:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001468:	f7ff fd3c 	bl	8000ee4 <HAL_GetTick>
 800146c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800146e:	6823      	ldr	r3, [r4, #0]
 8001470:	019a      	lsls	r2, r3, #6
 8001472:	f53f aef0 	bmi.w	8001256 <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001476:	f7ff fd35 	bl	8000ee4 <HAL_GetTick>
 800147a:	1b40      	subs	r0, r0, r5
 800147c:	2802      	cmp	r0, #2
 800147e:	d9f6      	bls.n	800146e <HAL_RCC_OscConfig+0x29e>
 8001480:	e716      	b.n	80012b0 <HAL_RCC_OscConfig+0xe0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001482:	f7ff fd2f 	bl	8000ee4 <HAL_GetTick>
 8001486:	1bc0      	subs	r0, r0, r7
 8001488:	2802      	cmp	r0, #2
 800148a:	d9d8      	bls.n	800143e <HAL_RCC_OscConfig+0x26e>
 800148c:	e710      	b.n	80012b0 <HAL_RCC_OscConfig+0xe0>
        tickstart = HAL_GetTick();
 800148e:	f7ff fd29 	bl	8000ee4 <HAL_GetTick>
 8001492:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001494:	682b      	ldr	r3, [r5, #0]
 8001496:	019b      	lsls	r3, r3, #6
 8001498:	f57f aedd 	bpl.w	8001256 <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800149c:	f7ff fd22 	bl	8000ee4 <HAL_GetTick>
 80014a0:	1b00      	subs	r0, r0, r4
 80014a2:	2802      	cmp	r0, #2
 80014a4:	d9f6      	bls.n	8001494 <HAL_RCC_OscConfig+0x2c4>
 80014a6:	e703      	b.n	80012b0 <HAL_RCC_OscConfig+0xe0>
 80014a8:	40023800 	.word	0x40023800
 80014ac:	40007000 	.word	0x40007000
 80014b0:	42470000 	.word	0x42470000
 80014b4:	42470e80 	.word	0x42470e80
 80014b8:	42470060 	.word	0x42470060

080014bc <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80014bc:	4913      	ldr	r1, [pc, #76]	; (800150c <HAL_RCC_GetSysClockFreq+0x50>)
{
 80014be:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80014c0:	688b      	ldr	r3, [r1, #8]
 80014c2:	f003 030c 	and.w	r3, r3, #12
 80014c6:	2b04      	cmp	r3, #4
 80014c8:	d003      	beq.n	80014d2 <HAL_RCC_GetSysClockFreq+0x16>
 80014ca:	2b08      	cmp	r3, #8
 80014cc:	d003      	beq.n	80014d6 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80014ce:	4810      	ldr	r0, [pc, #64]	; (8001510 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80014d0:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 80014d2:	4810      	ldr	r0, [pc, #64]	; (8001514 <HAL_RCC_GetSysClockFreq+0x58>)
 80014d4:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014d6:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80014d8:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014da:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80014dc:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014e0:	bf14      	ite	ne
 80014e2:	480c      	ldrne	r0, [pc, #48]	; (8001514 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014e4:	480a      	ldreq	r0, [pc, #40]	; (8001510 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014e6:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80014ea:	bf18      	it	ne
 80014ec:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014ee:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014f2:	fba1 0100 	umull	r0, r1, r1, r0
 80014f6:	f7ff fb4b 	bl	8000b90 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80014fa:	4b04      	ldr	r3, [pc, #16]	; (800150c <HAL_RCC_GetSysClockFreq+0x50>)
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001502:	3301      	adds	r3, #1
 8001504:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8001506:	fbb0 f0f3 	udiv	r0, r0, r3
 800150a:	bd08      	pop	{r3, pc}
 800150c:	40023800 	.word	0x40023800
 8001510:	00f42400 	.word	0x00f42400
 8001514:	017d7840 	.word	0x017d7840

08001518 <HAL_RCC_ClockConfig>:
{
 8001518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800151c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 800151e:	4604      	mov	r4, r0
 8001520:	b910      	cbnz	r0, 8001528 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001522:	2001      	movs	r0, #1
 8001524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001528:	4b44      	ldr	r3, [pc, #272]	; (800163c <HAL_RCC_ClockConfig+0x124>)
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	f002 020f 	and.w	r2, r2, #15
 8001530:	428a      	cmp	r2, r1
 8001532:	d328      	bcc.n	8001586 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001534:	6821      	ldr	r1, [r4, #0]
 8001536:	078f      	lsls	r7, r1, #30
 8001538:	d42d      	bmi.n	8001596 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800153a:	07c8      	lsls	r0, r1, #31
 800153c:	d440      	bmi.n	80015c0 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800153e:	4b3f      	ldr	r3, [pc, #252]	; (800163c <HAL_RCC_ClockConfig+0x124>)
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	f002 020f 	and.w	r2, r2, #15
 8001546:	4295      	cmp	r5, r2
 8001548:	d366      	bcc.n	8001618 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800154a:	6822      	ldr	r2, [r4, #0]
 800154c:	0751      	lsls	r1, r2, #29
 800154e:	d46c      	bmi.n	800162a <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001550:	0713      	lsls	r3, r2, #28
 8001552:	d507      	bpl.n	8001564 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001554:	4a3a      	ldr	r2, [pc, #232]	; (8001640 <HAL_RCC_ClockConfig+0x128>)
 8001556:	6921      	ldr	r1, [r4, #16]
 8001558:	6893      	ldr	r3, [r2, #8]
 800155a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800155e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001562:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001564:	f7ff ffaa 	bl	80014bc <HAL_RCC_GetSysClockFreq>
 8001568:	4b35      	ldr	r3, [pc, #212]	; (8001640 <HAL_RCC_ClockConfig+0x128>)
 800156a:	4a36      	ldr	r2, [pc, #216]	; (8001644 <HAL_RCC_ClockConfig+0x12c>)
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001572:	5cd3      	ldrb	r3, [r2, r3]
 8001574:	40d8      	lsrs	r0, r3
 8001576:	4b34      	ldr	r3, [pc, #208]	; (8001648 <HAL_RCC_ClockConfig+0x130>)
 8001578:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800157a:	2000      	movs	r0, #0
 800157c:	f003 f93a 	bl	80047f4 <HAL_InitTick>
  return HAL_OK;
 8001580:	2000      	movs	r0, #0
 8001582:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001586:	b2ca      	uxtb	r2, r1
 8001588:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 030f 	and.w	r3, r3, #15
 8001590:	4299      	cmp	r1, r3
 8001592:	d1c6      	bne.n	8001522 <HAL_RCC_ClockConfig+0xa>
 8001594:	e7ce      	b.n	8001534 <HAL_RCC_ClockConfig+0x1c>
 8001596:	4b2a      	ldr	r3, [pc, #168]	; (8001640 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001598:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800159c:	bf1e      	ittt	ne
 800159e:	689a      	ldrne	r2, [r3, #8]
 80015a0:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 80015a4:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015a6:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015a8:	bf42      	ittt	mi
 80015aa:	689a      	ldrmi	r2, [r3, #8]
 80015ac:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 80015b0:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015b2:	689a      	ldr	r2, [r3, #8]
 80015b4:	68a0      	ldr	r0, [r4, #8]
 80015b6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80015ba:	4302      	orrs	r2, r0
 80015bc:	609a      	str	r2, [r3, #8]
 80015be:	e7bc      	b.n	800153a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015c0:	6862      	ldr	r2, [r4, #4]
 80015c2:	4b1f      	ldr	r3, [pc, #124]	; (8001640 <HAL_RCC_ClockConfig+0x128>)
 80015c4:	2a01      	cmp	r2, #1
 80015c6:	d11d      	bne.n	8001604 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015ce:	d0a8      	beq.n	8001522 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015d0:	4e1b      	ldr	r6, [pc, #108]	; (8001640 <HAL_RCC_ClockConfig+0x128>)
 80015d2:	68b3      	ldr	r3, [r6, #8]
 80015d4:	f023 0303 	bic.w	r3, r3, #3
 80015d8:	4313      	orrs	r3, r2
 80015da:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80015dc:	f7ff fc82 	bl	8000ee4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015e0:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80015e4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015e6:	68b3      	ldr	r3, [r6, #8]
 80015e8:	6862      	ldr	r2, [r4, #4]
 80015ea:	f003 030c 	and.w	r3, r3, #12
 80015ee:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80015f2:	d0a4      	beq.n	800153e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015f4:	f7ff fc76 	bl	8000ee4 <HAL_GetTick>
 80015f8:	1bc0      	subs	r0, r0, r7
 80015fa:	4540      	cmp	r0, r8
 80015fc:	d9f3      	bls.n	80015e6 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 80015fe:	2003      	movs	r0, #3
}
 8001600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001604:	1e91      	subs	r1, r2, #2
 8001606:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001608:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800160a:	d802      	bhi.n	8001612 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800160c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001610:	e7dd      	b.n	80015ce <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001612:	f013 0f02 	tst.w	r3, #2
 8001616:	e7da      	b.n	80015ce <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001618:	b2ea      	uxtb	r2, r5
 800161a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f003 030f 	and.w	r3, r3, #15
 8001622:	429d      	cmp	r5, r3
 8001624:	f47f af7d 	bne.w	8001522 <HAL_RCC_ClockConfig+0xa>
 8001628:	e78f      	b.n	800154a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800162a:	4905      	ldr	r1, [pc, #20]	; (8001640 <HAL_RCC_ClockConfig+0x128>)
 800162c:	68e0      	ldr	r0, [r4, #12]
 800162e:	688b      	ldr	r3, [r1, #8]
 8001630:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001634:	4303      	orrs	r3, r0
 8001636:	608b      	str	r3, [r1, #8]
 8001638:	e78a      	b.n	8001550 <HAL_RCC_ClockConfig+0x38>
 800163a:	bf00      	nop
 800163c:	40023c00 	.word	0x40023c00
 8001640:	40023800 	.word	0x40023800
 8001644:	08004cb5 	.word	0x08004cb5
 8001648:	20000004 	.word	0x20000004

0800164c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 800164c:	4b01      	ldr	r3, [pc, #4]	; (8001654 <HAL_RCC_GetHCLKFreq+0x8>)
 800164e:	6818      	ldr	r0, [r3, #0]
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	20000004 	.word	0x20000004

08001658 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001658:	4b04      	ldr	r3, [pc, #16]	; (800166c <HAL_RCC_GetPCLK1Freq+0x14>)
 800165a:	4a05      	ldr	r2, [pc, #20]	; (8001670 <HAL_RCC_GetPCLK1Freq+0x18>)
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001662:	5cd3      	ldrb	r3, [r2, r3]
 8001664:	4a03      	ldr	r2, [pc, #12]	; (8001674 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001666:	6810      	ldr	r0, [r2, #0]
}
 8001668:	40d8      	lsrs	r0, r3
 800166a:	4770      	bx	lr
 800166c:	40023800 	.word	0x40023800
 8001670:	08004cc5 	.word	0x08004cc5
 8001674:	20000004 	.word	0x20000004

08001678 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001678:	230f      	movs	r3, #15
 800167a:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800167c:	4b0b      	ldr	r3, [pc, #44]	; (80016ac <HAL_RCC_GetClockConfig+0x34>)
 800167e:	689a      	ldr	r2, [r3, #8]
 8001680:	f002 0203 	and.w	r2, r2, #3
 8001684:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001686:	689a      	ldr	r2, [r3, #8]
 8001688:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800168c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800168e:	689a      	ldr	r2, [r3, #8]
 8001690:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8001694:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	08db      	lsrs	r3, r3, #3
 800169a:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800169e:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80016a0:	4b03      	ldr	r3, [pc, #12]	; (80016b0 <HAL_RCC_GetClockConfig+0x38>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 030f 	and.w	r3, r3, #15
 80016a8:	600b      	str	r3, [r1, #0]
 80016aa:	4770      	bx	lr
 80016ac:	40023800 	.word	0x40023800
 80016b0:	40023c00 	.word	0x40023c00

080016b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 80016b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80016b8:	9e06      	ldr	r6, [sp, #24]
 80016ba:	4604      	mov	r4, r0
 80016bc:	4688      	mov	r8, r1
 80016be:	4617      	mov	r7, r2
 80016c0:	461d      	mov	r5, r3
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80016c2:	6822      	ldr	r2, [r4, #0]
 80016c4:	6893      	ldr	r3, [r2, #8]
 80016c6:	ea38 0303 	bics.w	r3, r8, r3
 80016ca:	bf0c      	ite	eq
 80016cc:	2301      	moveq	r3, #1
 80016ce:	2300      	movne	r3, #0
 80016d0:	429f      	cmp	r7, r3
 80016d2:	d102      	bne.n	80016da <SPI_WaitFlagStateUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80016d4:	2000      	movs	r0, #0
}
 80016d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 80016da:	1c6b      	adds	r3, r5, #1
 80016dc:	d0f2      	beq.n	80016c4 <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80016de:	bb55      	cbnz	r5, 8001736 <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80016e0:	6823      	ldr	r3, [r4, #0]
 80016e2:	685a      	ldr	r2, [r3, #4]
 80016e4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80016e8:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80016ea:	6862      	ldr	r2, [r4, #4]
 80016ec:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80016f0:	d10a      	bne.n	8001708 <SPI_WaitFlagStateUntilTimeout+0x54>
 80016f2:	68a2      	ldr	r2, [r4, #8]
 80016f4:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80016f8:	d002      	beq.n	8001700 <SPI_WaitFlagStateUntilTimeout+0x4c>
 80016fa:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80016fe:	d103      	bne.n	8001708 <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001706:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001708:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800170a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800170e:	d109      	bne.n	8001724 <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001716:	0412      	lsls	r2, r2, #16
 8001718:	0c12      	lsrs	r2, r2, #16
 800171a:	601a      	str	r2, [r3, #0]
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001722:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 8001724:	2301      	movs	r3, #1
 8001726:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 800172a:	2300      	movs	r3, #0
 800172c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8001730:	2003      	movs	r0, #3
 8001732:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8001736:	f7ff fbd5 	bl	8000ee4 <HAL_GetTick>
 800173a:	1b80      	subs	r0, r0, r6
 800173c:	4285      	cmp	r5, r0
 800173e:	d8c0      	bhi.n	80016c2 <SPI_WaitFlagStateUntilTimeout+0xe>
 8001740:	e7ce      	b.n	80016e0 <SPI_WaitFlagStateUntilTimeout+0x2c>

08001742 <SPI_CheckFlag_BSY>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001742:	b513      	push	{r0, r1, r4, lr}
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001744:	460b      	mov	r3, r1
 8001746:	9200      	str	r2, [sp, #0]
 8001748:	2180      	movs	r1, #128	; 0x80
 800174a:	2200      	movs	r2, #0
{
 800174c:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800174e:	f7ff ffb1 	bl	80016b4 <SPI_WaitFlagStateUntilTimeout>
 8001752:	b120      	cbz	r0, 800175e <SPI_CheckFlag_BSY+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001754:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001756:	f043 0320 	orr.w	r3, r3, #32
 800175a:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_TIMEOUT;
 800175c:	2003      	movs	r0, #3
  }
  return HAL_OK;
}
 800175e:	b002      	add	sp, #8
 8001760:	bd10      	pop	{r4, pc}

08001762 <HAL_SPI_Init>:
{
 8001762:	b510      	push	{r4, lr}
  if(hspi == NULL)
 8001764:	4604      	mov	r4, r0
 8001766:	2800      	cmp	r0, #0
 8001768:	d036      	beq.n	80017d8 <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800176a:	2300      	movs	r3, #0
 800176c:	6283      	str	r3, [r0, #40]	; 0x28
  if(hspi->State == HAL_SPI_STATE_RESET)
 800176e:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8001772:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001776:	b91b      	cbnz	r3, 8001780 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8001778:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 800177c:	f002 fc62 	bl	8004044 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8001780:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001782:	68a0      	ldr	r0, [r4, #8]
 8001784:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001786:	2302      	movs	r3, #2
 8001788:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 800178c:	680b      	ldr	r3, [r1, #0]
 800178e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001792:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001794:	6863      	ldr	r3, [r4, #4]
 8001796:	4303      	orrs	r3, r0
 8001798:	68e0      	ldr	r0, [r4, #12]
 800179a:	4303      	orrs	r3, r0
 800179c:	6920      	ldr	r0, [r4, #16]
 800179e:	4303      	orrs	r3, r0
 80017a0:	6960      	ldr	r0, [r4, #20]
 80017a2:	4303      	orrs	r3, r0
 80017a4:	69e0      	ldr	r0, [r4, #28]
 80017a6:	4303      	orrs	r3, r0
 80017a8:	6a20      	ldr	r0, [r4, #32]
 80017aa:	4303      	orrs	r3, r0
 80017ac:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80017ae:	4303      	orrs	r3, r0
 80017b0:	f402 7000 	and.w	r0, r2, #512	; 0x200
 80017b4:	4303      	orrs	r3, r0
 80017b6:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80017b8:	0c12      	lsrs	r2, r2, #16
 80017ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80017bc:	f002 0204 	and.w	r2, r2, #4
 80017c0:	431a      	orrs	r2, r3
 80017c2:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80017c4:	69cb      	ldr	r3, [r1, #28]
 80017c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80017ca:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80017cc:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 80017ce:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80017d0:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80017d2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 80017d6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80017d8:	2001      	movs	r0, #1
}
 80017da:	bd10      	pop	{r4, pc}

080017dc <HAL_SPI_Transmit>:
{
 80017dc:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80017e0:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 80017e2:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80017e6:	2b01      	cmp	r3, #1
{
 80017e8:	4604      	mov	r4, r0
 80017ea:	460d      	mov	r5, r1
 80017ec:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 80017ee:	f000 809c 	beq.w	800192a <HAL_SPI_Transmit+0x14e>
 80017f2:	2301      	movs	r3, #1
 80017f4:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80017f8:	f7ff fb74 	bl	8000ee4 <HAL_GetTick>
 80017fc:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 80017fe:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8001802:	b2c0      	uxtb	r0, r0
 8001804:	2801      	cmp	r0, #1
 8001806:	f040 808e 	bne.w	8001926 <HAL_SPI_Transmit+0x14a>
  if((pData == NULL ) || (Size == 0))
 800180a:	2d00      	cmp	r5, #0
 800180c:	d04e      	beq.n	80018ac <HAL_SPI_Transmit+0xd0>
 800180e:	f1b8 0f00 	cmp.w	r8, #0
 8001812:	d04b      	beq.n	80018ac <HAL_SPI_Transmit+0xd0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001814:	2303      	movs	r3, #3
 8001816:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800181a:	2300      	movs	r3, #0
 800181c:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800181e:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001820:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8001824:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001826:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001828:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 800182a:	6423      	str	r3, [r4, #64]	; 0x40
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800182c:	68a3      	ldr	r3, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800182e:	6325      	str	r5, [r4, #48]	; 0x30
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001830:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001834:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferSize  = Size;
 8001836:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 800183a:	bf02      	ittt	eq
 800183c:	681a      	ldreq	r2, [r3, #0]
 800183e:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
 8001842:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001848:	bf5e      	ittt	pl
 800184a:	681a      	ldrpl	r2, [r3, #0]
 800184c:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8001850:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001852:	68e2      	ldr	r2, [r4, #12]
 8001854:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8001858:	6862      	ldr	r2, [r4, #4]
 800185a:	d138      	bne.n	80018ce <HAL_SPI_Transmit+0xf2>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800185c:	b11a      	cbz	r2, 8001866 <HAL_SPI_Transmit+0x8a>
 800185e:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8001860:	b292      	uxth	r2, r2
 8001862:	2a01      	cmp	r2, #1
 8001864:	d106      	bne.n	8001874 <HAL_SPI_Transmit+0x98>
          hspi->Instance->DR = *((uint16_t *)pData);
 8001866:	f835 2b02 	ldrh.w	r2, [r5], #2
 800186a:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount--;
 800186c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800186e:	3b01      	subs	r3, #1
 8001870:	b29b      	uxth	r3, r3
 8001872:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001874:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001876:	b29b      	uxth	r3, r3
 8001878:	b993      	cbnz	r3, 80018a0 <HAL_SPI_Transmit+0xc4>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800187a:	9700      	str	r7, [sp, #0]
 800187c:	4633      	mov	r3, r6
 800187e:	2201      	movs	r2, #1
 8001880:	2102      	movs	r1, #2
 8001882:	4620      	mov	r0, r4
 8001884:	f7ff ff16 	bl	80016b4 <SPI_WaitFlagStateUntilTimeout>
 8001888:	b978      	cbnz	r0, 80018aa <HAL_SPI_Transmit+0xce>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 800188a:	463a      	mov	r2, r7
 800188c:	4631      	mov	r1, r6
 800188e:	4620      	mov	r0, r4
 8001890:	f7ff ff57 	bl	8001742 <SPI_CheckFlag_BSY>
 8001894:	2800      	cmp	r0, #0
 8001896:	d038      	beq.n	800190a <HAL_SPI_Transmit+0x12e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001898:	2320      	movs	r3, #32
 800189a:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 800189c:	2001      	movs	r0, #1
    goto error;
 800189e:	e005      	b.n	80018ac <HAL_SPI_Transmit+0xd0>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80018a0:	6823      	ldr	r3, [r4, #0]
 80018a2:	689a      	ldr	r2, [r3, #8]
 80018a4:	0790      	lsls	r0, r2, #30
 80018a6:	d4de      	bmi.n	8001866 <HAL_SPI_Transmit+0x8a>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80018a8:	b94e      	cbnz	r6, 80018be <HAL_SPI_Transmit+0xe2>
          errorcode = HAL_TIMEOUT;
 80018aa:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80018ac:	2301      	movs	r3, #1
 80018ae:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80018b2:	2300      	movs	r3, #0
 80018b4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80018b8:	b004      	add	sp, #16
 80018ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80018be:	1c71      	adds	r1, r6, #1
 80018c0:	d0d8      	beq.n	8001874 <HAL_SPI_Transmit+0x98>
 80018c2:	f7ff fb0f 	bl	8000ee4 <HAL_GetTick>
 80018c6:	1bc0      	subs	r0, r0, r7
 80018c8:	4286      	cmp	r6, r0
 80018ca:	d8d3      	bhi.n	8001874 <HAL_SPI_Transmit+0x98>
 80018cc:	e7ed      	b.n	80018aa <HAL_SPI_Transmit+0xce>
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 80018ce:	b11a      	cbz	r2, 80018d8 <HAL_SPI_Transmit+0xfc>
 80018d0:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80018d2:	b292      	uxth	r2, r2
 80018d4:	2a01      	cmp	r2, #1
 80018d6:	d106      	bne.n	80018e6 <HAL_SPI_Transmit+0x10a>
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80018d8:	f815 2b01 	ldrb.w	r2, [r5], #1
 80018dc:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 80018de:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80018e0:	3b01      	subs	r3, #1
 80018e2:	b29b      	uxth	r3, r3
 80018e4:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80018e6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80018e8:	b29b      	uxth	r3, r3
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d0c5      	beq.n	800187a <HAL_SPI_Transmit+0x9e>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80018ee:	6823      	ldr	r3, [r4, #0]
 80018f0:	689a      	ldr	r2, [r3, #8]
 80018f2:	0792      	lsls	r2, r2, #30
 80018f4:	d4f0      	bmi.n	80018d8 <HAL_SPI_Transmit+0xfc>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80018f6:	2e00      	cmp	r6, #0
 80018f8:	d0d7      	beq.n	80018aa <HAL_SPI_Transmit+0xce>
 80018fa:	1c73      	adds	r3, r6, #1
 80018fc:	d0f3      	beq.n	80018e6 <HAL_SPI_Transmit+0x10a>
 80018fe:	f7ff faf1 	bl	8000ee4 <HAL_GetTick>
 8001902:	1bc0      	subs	r0, r0, r7
 8001904:	4286      	cmp	r6, r0
 8001906:	d8ee      	bhi.n	80018e6 <HAL_SPI_Transmit+0x10a>
 8001908:	e7cf      	b.n	80018aa <HAL_SPI_Transmit+0xce>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800190a:	68a3      	ldr	r3, [r4, #8]
 800190c:	b933      	cbnz	r3, 800191c <HAL_SPI_Transmit+0x140>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800190e:	9303      	str	r3, [sp, #12]
 8001910:	6823      	ldr	r3, [r4, #0]
 8001912:	68da      	ldr	r2, [r3, #12]
 8001914:	9203      	str	r2, [sp, #12]
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	9303      	str	r3, [sp, #12]
 800191a:	9b03      	ldr	r3, [sp, #12]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800191c:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 800191e:	3000      	adds	r0, #0
 8001920:	bf18      	it	ne
 8001922:	2001      	movne	r0, #1
 8001924:	e7c2      	b.n	80018ac <HAL_SPI_Transmit+0xd0>
 8001926:	2002      	movs	r0, #2
 8001928:	e7c0      	b.n	80018ac <HAL_SPI_Transmit+0xd0>
  __HAL_LOCK(hspi);
 800192a:	2002      	movs	r0, #2
 800192c:	e7c4      	b.n	80018b8 <HAL_SPI_Transmit+0xdc>

0800192e <HAL_SPI_TransmitReceive>:
{
 800192e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001932:	4699      	mov	r9, r3
  __HAL_LOCK(hspi);
 8001934:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8001938:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 800193a:	2b01      	cmp	r3, #1
{
 800193c:	4604      	mov	r4, r0
 800193e:	460d      	mov	r5, r1
 8001940:	4616      	mov	r6, r2
 8001942:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  __HAL_LOCK(hspi);
 8001944:	f000 80ed 	beq.w	8001b22 <HAL_SPI_TransmitReceive+0x1f4>
 8001948:	2301      	movs	r3, #1
 800194a:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 800194e:	f7ff fac9 	bl	8000ee4 <HAL_GetTick>
  tmp  = hspi->State;
 8001952:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp1 = hspi->Init.Mode;
 8001956:	6861      	ldr	r1, [r4, #4]
  tmp  = hspi->State;
 8001958:	b2db      	uxtb	r3, r3
  if(!((tmp == HAL_SPI_STATE_READY) || \
 800195a:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 800195c:	4680      	mov	r8, r0
  if(!((tmp == HAL_SPI_STATE_READY) || \
 800195e:	d00a      	beq.n	8001976 <HAL_SPI_TransmitReceive+0x48>
 8001960:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8001964:	f040 80db 	bne.w	8001b1e <HAL_SPI_TransmitReceive+0x1f0>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8001968:	68a2      	ldr	r2, [r4, #8]
 800196a:	2a00      	cmp	r2, #0
 800196c:	f040 80d7 	bne.w	8001b1e <HAL_SPI_TransmitReceive+0x1f0>
 8001970:	2b04      	cmp	r3, #4
 8001972:	f040 80d4 	bne.w	8001b1e <HAL_SPI_TransmitReceive+0x1f0>
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 8001976:	2d00      	cmp	r5, #0
 8001978:	d04e      	beq.n	8001a18 <HAL_SPI_TransmitReceive+0xea>
 800197a:	2e00      	cmp	r6, #0
 800197c:	d04c      	beq.n	8001a18 <HAL_SPI_TransmitReceive+0xea>
 800197e:	f1b9 0f00 	cmp.w	r9, #0
 8001982:	d049      	beq.n	8001a18 <HAL_SPI_TransmitReceive+0xea>
  if(hspi->State == HAL_SPI_STATE_READY)
 8001984:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001988:	63a6      	str	r6, [r4, #56]	; 0x38
  if(hspi->State == HAL_SPI_STATE_READY)
 800198a:	2b01      	cmp	r3, #1
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800198c:	bf04      	itt	eq
 800198e:	2305      	moveq	r3, #5
 8001990:	f884 3051 	strbeq.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001994:	2300      	movs	r3, #0
 8001996:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8001998:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 800199a:	6463      	str	r3, [r4, #68]	; 0x44
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800199c:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 800199e:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 80019a2:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80019a6:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 80019a8:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80019ac:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 80019ae:	bf58      	it	pl
 80019b0:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80019b2:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 80019b4:	bf58      	it	pl
 80019b6:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 80019ba:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 80019be:	bf58      	it	pl
 80019c0:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80019c2:	68e2      	ldr	r2, [r4, #12]
 80019c4:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80019c8:	d15d      	bne.n	8001a86 <HAL_SPI_TransmitReceive+0x158>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80019ca:	b119      	cbz	r1, 80019d4 <HAL_SPI_TransmitReceive+0xa6>
 80019cc:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80019ce:	b292      	uxth	r2, r2
 80019d0:	2a01      	cmp	r2, #1
 80019d2:	d106      	bne.n	80019e2 <HAL_SPI_TransmitReceive+0xb4>
      hspi->Instance->DR = *((uint16_t *)pTxData);
 80019d4:	f835 2b02 	ldrh.w	r2, [r5], #2
 80019d8:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80019da:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80019dc:	3b01      	subs	r3, #1
 80019de:	b29b      	uxth	r3, r3
 80019e0:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80019e2:	f04f 0901 	mov.w	r9, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80019e6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	b9bb      	cbnz	r3, 8001a1c <HAL_SPI_TransmitReceive+0xee>
 80019ec:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	b9a3      	cbnz	r3, 8001a1c <HAL_SPI_TransmitReceive+0xee>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80019f2:	f8cd 8000 	str.w	r8, [sp]
 80019f6:	463b      	mov	r3, r7
 80019f8:	2201      	movs	r2, #1
 80019fa:	2102      	movs	r1, #2
 80019fc:	4620      	mov	r0, r4
 80019fe:	f7ff fe59 	bl	80016b4 <SPI_WaitFlagStateUntilTimeout>
 8001a02:	2800      	cmp	r0, #0
 8001a04:	d135      	bne.n	8001a72 <HAL_SPI_TransmitReceive+0x144>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8001a06:	4642      	mov	r2, r8
 8001a08:	4639      	mov	r1, r7
 8001a0a:	4620      	mov	r0, r4
 8001a0c:	f7ff fe99 	bl	8001742 <SPI_CheckFlag_BSY>
 8001a10:	2800      	cmp	r0, #0
 8001a12:	d079      	beq.n	8001b08 <HAL_SPI_TransmitReceive+0x1da>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001a14:	2320      	movs	r3, #32
 8001a16:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8001a18:	2001      	movs	r0, #1
 8001a1a:	e02b      	b.n	8001a74 <HAL_SPI_TransmitReceive+0x146>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001a1c:	f1b9 0f00 	cmp.w	r9, #0
 8001a20:	d00f      	beq.n	8001a42 <HAL_SPI_TransmitReceive+0x114>
 8001a22:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	b163      	cbz	r3, 8001a42 <HAL_SPI_TransmitReceive+0x114>
 8001a28:	6823      	ldr	r3, [r4, #0]
 8001a2a:	689a      	ldr	r2, [r3, #8]
 8001a2c:	0791      	lsls	r1, r2, #30
 8001a2e:	d508      	bpl.n	8001a42 <HAL_SPI_TransmitReceive+0x114>
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8001a30:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001a34:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8001a36:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001a38:	3b01      	subs	r3, #1
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8001a3e:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001a42:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	b163      	cbz	r3, 8001a62 <HAL_SPI_TransmitReceive+0x134>
 8001a48:	6823      	ldr	r3, [r4, #0]
 8001a4a:	689a      	ldr	r2, [r3, #8]
 8001a4c:	07d2      	lsls	r2, r2, #31
 8001a4e:	d508      	bpl.n	8001a62 <HAL_SPI_TransmitReceive+0x134>
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8001a50:	68db      	ldr	r3, [r3, #12]
 8001a52:	f826 3b02 	strh.w	r3, [r6], #2
        hspi->RxXferCount--;
 8001a56:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001a58:	3b01      	subs	r3, #1
 8001a5a:	b29b      	uxth	r3, r3
 8001a5c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8001a5e:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8001a62:	1c78      	adds	r0, r7, #1
 8001a64:	d0bf      	beq.n	80019e6 <HAL_SPI_TransmitReceive+0xb8>
 8001a66:	f7ff fa3d 	bl	8000ee4 <HAL_GetTick>
 8001a6a:	eba0 0008 	sub.w	r0, r0, r8
 8001a6e:	4287      	cmp	r7, r0
 8001a70:	d8b9      	bhi.n	80019e6 <HAL_SPI_TransmitReceive+0xb8>
        errorcode = HAL_TIMEOUT;
 8001a72:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001a74:	2301      	movs	r3, #1
 8001a76:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001a80:	b005      	add	sp, #20
 8001a82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001a86:	b119      	cbz	r1, 8001a90 <HAL_SPI_TransmitReceive+0x162>
 8001a88:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8001a8a:	b292      	uxth	r2, r2
 8001a8c:	2a01      	cmp	r2, #1
 8001a8e:	d106      	bne.n	8001a9e <HAL_SPI_TransmitReceive+0x170>
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8001a90:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001a94:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 8001a96:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001a9e:	f04f 0901 	mov.w	r9, #1
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001aa2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	b91b      	cbnz	r3, 8001ab0 <HAL_SPI_TransmitReceive+0x182>
 8001aa8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001aaa:	b29b      	uxth	r3, r3
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d0a0      	beq.n	80019f2 <HAL_SPI_TransmitReceive+0xc4>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001ab0:	f1b9 0f00 	cmp.w	r9, #0
 8001ab4:	d00f      	beq.n	8001ad6 <HAL_SPI_TransmitReceive+0x1a8>
 8001ab6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001ab8:	b29b      	uxth	r3, r3
 8001aba:	b163      	cbz	r3, 8001ad6 <HAL_SPI_TransmitReceive+0x1a8>
 8001abc:	6823      	ldr	r3, [r4, #0]
 8001abe:	689a      	ldr	r2, [r3, #8]
 8001ac0:	0791      	lsls	r1, r2, #30
 8001ac2:	d508      	bpl.n	8001ad6 <HAL_SPI_TransmitReceive+0x1a8>
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001ac4:	782a      	ldrb	r2, [r5, #0]
 8001ac6:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8001ac8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001aca:	3b01      	subs	r3, #1
 8001acc:	b29b      	uxth	r3, r3
 8001ace:	86e3      	strh	r3, [r4, #54]	; 0x36
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001ad0:	3501      	adds	r5, #1
        txallowed = 0U;
 8001ad2:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001ad6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001ad8:	b29b      	uxth	r3, r3
 8001ada:	b163      	cbz	r3, 8001af6 <HAL_SPI_TransmitReceive+0x1c8>
 8001adc:	6823      	ldr	r3, [r4, #0]
 8001ade:	689a      	ldr	r2, [r3, #8]
 8001ae0:	07d2      	lsls	r2, r2, #31
 8001ae2:	d508      	bpl.n	8001af6 <HAL_SPI_TransmitReceive+0x1c8>
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8001ae4:	68db      	ldr	r3, [r3, #12]
 8001ae6:	7033      	strb	r3, [r6, #0]
        hspi->RxXferCount--;
 8001ae8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001aea:	3b01      	subs	r3, #1
 8001aec:	b29b      	uxth	r3, r3
 8001aee:	87e3      	strh	r3, [r4, #62]	; 0x3e
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8001af0:	3601      	adds	r6, #1
        txallowed = 1U;
 8001af2:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8001af6:	1c7b      	adds	r3, r7, #1
 8001af8:	d0d3      	beq.n	8001aa2 <HAL_SPI_TransmitReceive+0x174>
 8001afa:	f7ff f9f3 	bl	8000ee4 <HAL_GetTick>
 8001afe:	eba0 0008 	sub.w	r0, r0, r8
 8001b02:	4287      	cmp	r7, r0
 8001b04:	d8cd      	bhi.n	8001aa2 <HAL_SPI_TransmitReceive+0x174>
 8001b06:	e7b4      	b.n	8001a72 <HAL_SPI_TransmitReceive+0x144>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001b08:	68a3      	ldr	r3, [r4, #8]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d1b2      	bne.n	8001a74 <HAL_SPI_TransmitReceive+0x146>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001b0e:	6823      	ldr	r3, [r4, #0]
 8001b10:	9003      	str	r0, [sp, #12]
 8001b12:	68da      	ldr	r2, [r3, #12]
 8001b14:	9203      	str	r2, [sp, #12]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	9303      	str	r3, [sp, #12]
 8001b1a:	9b03      	ldr	r3, [sp, #12]
 8001b1c:	e7aa      	b.n	8001a74 <HAL_SPI_TransmitReceive+0x146>
    errorcode = HAL_BUSY;
 8001b1e:	2002      	movs	r0, #2
 8001b20:	e7a8      	b.n	8001a74 <HAL_SPI_TransmitReceive+0x146>
  __HAL_LOCK(hspi);
 8001b22:	2002      	movs	r0, #2
 8001b24:	e7ac      	b.n	8001a80 <HAL_SPI_TransmitReceive+0x152>

08001b26 <HAL_SPI_Receive>:
{
 8001b26:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001b2a:	461e      	mov	r6, r3
  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001b2c:	6843      	ldr	r3, [r0, #4]
 8001b2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 8001b32:	4604      	mov	r4, r0
 8001b34:	460d      	mov	r5, r1
 8001b36:	4690      	mov	r8, r2
  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001b38:	d10c      	bne.n	8001b54 <HAL_SPI_Receive+0x2e>
 8001b3a:	6883      	ldr	r3, [r0, #8]
 8001b3c:	b953      	cbnz	r3, 8001b54 <HAL_SPI_Receive+0x2e>
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001b3e:	2304      	movs	r3, #4
 8001b40:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 8001b44:	4613      	mov	r3, r2
 8001b46:	9600      	str	r6, [sp, #0]
 8001b48:	460a      	mov	r2, r1
 8001b4a:	f7ff fef0 	bl	800192e <HAL_SPI_TransmitReceive>
}
 8001b4e:	b002      	add	sp, #8
 8001b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 8001b54:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	f000 8081 	beq.w	8001c60 <HAL_SPI_Receive+0x13a>
 8001b5e:	2301      	movs	r3, #1
 8001b60:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001b64:	f7ff f9be 	bl	8000ee4 <HAL_GetTick>
 8001b68:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 8001b6a:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8001b6e:	b2c0      	uxtb	r0, r0
 8001b70:	2801      	cmp	r0, #1
 8001b72:	d173      	bne.n	8001c5c <HAL_SPI_Receive+0x136>
  if((pData == NULL ) || (Size == 0))
 8001b74:	2d00      	cmp	r5, #0
 8001b76:	d058      	beq.n	8001c2a <HAL_SPI_Receive+0x104>
 8001b78:	f1b8 0f00 	cmp.w	r8, #0
 8001b7c:	d055      	beq.n	8001c2a <HAL_SPI_Receive+0x104>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001b7e:	2304      	movs	r3, #4
 8001b80:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001b84:	2300      	movs	r3, #0
 8001b86:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001b88:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->RxXferCount = Size;
 8001b8a:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->TxXferSize  = 0U;
 8001b8e:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8001b90:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 8001b92:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001b94:	6463      	str	r3, [r4, #68]	; 0x44
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001b96:	68a3      	ldr	r3, [r4, #8]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001b98:	63a5      	str	r5, [r4, #56]	; 0x38
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001b9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b9e:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferSize  = Size;
 8001ba0:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
    SPI_1LINE_RX(hspi);
 8001ba4:	bf02      	ittt	eq
 8001ba6:	681a      	ldreq	r2, [r3, #0]
 8001ba8:	f422 4280 	biceq.w	r2, r2, #16384	; 0x4000
 8001bac:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001bb2:	bf5e      	ittt	pl
 8001bb4:	681a      	ldrpl	r2, [r3, #0]
 8001bb6:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8001bba:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001bbc:	68e3      	ldr	r3, [r4, #12]
 8001bbe:	b1cb      	cbz	r3, 8001bf4 <HAL_SPI_Receive+0xce>
    while(hspi->RxXferCount > 0U)
 8001bc0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001bc2:	b29b      	uxth	r3, r3
 8001bc4:	b1d3      	cbz	r3, 8001bfc <HAL_SPI_Receive+0xd6>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001bc6:	6823      	ldr	r3, [r4, #0]
 8001bc8:	689a      	ldr	r2, [r3, #8]
 8001bca:	07d2      	lsls	r2, r2, #31
 8001bcc:	d53c      	bpl.n	8001c48 <HAL_SPI_Receive+0x122>
        *((uint16_t*)pData) = hspi->Instance->DR;
 8001bce:	68db      	ldr	r3, [r3, #12]
 8001bd0:	f825 3b02 	strh.w	r3, [r5], #2
        hspi->RxXferCount--;
 8001bd4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	b29b      	uxth	r3, r3
 8001bda:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8001bdc:	e7f0      	b.n	8001bc0 <HAL_SPI_Receive+0x9a>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001bde:	6823      	ldr	r3, [r4, #0]
 8001be0:	689a      	ldr	r2, [r3, #8]
 8001be2:	07d0      	lsls	r0, r2, #31
 8001be4:	d51f      	bpl.n	8001c26 <HAL_SPI_Receive+0x100>
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 8001be6:	7b1b      	ldrb	r3, [r3, #12]
 8001be8:	f805 3b01 	strb.w	r3, [r5], #1
        hspi->RxXferCount--;
 8001bec:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	b29b      	uxth	r3, r3
 8001bf2:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while(hspi->RxXferCount > 0U)
 8001bf4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d1f0      	bne.n	8001bde <HAL_SPI_Receive+0xb8>
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001bfc:	6863      	ldr	r3, [r4, #4]
 8001bfe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001c02:	d10b      	bne.n	8001c1c <HAL_SPI_Receive+0xf6>
 8001c04:	68a3      	ldr	r3, [r4, #8]
 8001c06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c0a:	d002      	beq.n	8001c12 <HAL_SPI_Receive+0xec>
 8001c0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c10:	d104      	bne.n	8001c1c <HAL_SPI_Receive+0xf6>
    __HAL_SPI_DISABLE(hspi);
 8001c12:	6822      	ldr	r2, [r4, #0]
 8001c14:	6813      	ldr	r3, [r2, #0]
 8001c16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001c1a:	6013      	str	r3, [r2, #0]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001c1c:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8001c1e:	3000      	adds	r0, #0
 8001c20:	bf18      	it	ne
 8001c22:	2001      	movne	r0, #1
 8001c24:	e001      	b.n	8001c2a <HAL_SPI_Receive+0x104>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001c26:	b93e      	cbnz	r6, 8001c38 <HAL_SPI_Receive+0x112>
          errorcode = HAL_TIMEOUT;
 8001c28:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001c30:	2300      	movs	r3, #0
 8001c32:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 8001c36:	e78a      	b.n	8001b4e <HAL_SPI_Receive+0x28>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001c38:	1c71      	adds	r1, r6, #1
 8001c3a:	d0db      	beq.n	8001bf4 <HAL_SPI_Receive+0xce>
 8001c3c:	f7ff f952 	bl	8000ee4 <HAL_GetTick>
 8001c40:	1bc0      	subs	r0, r0, r7
 8001c42:	4286      	cmp	r6, r0
 8001c44:	d8d6      	bhi.n	8001bf4 <HAL_SPI_Receive+0xce>
 8001c46:	e7ef      	b.n	8001c28 <HAL_SPI_Receive+0x102>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001c48:	2e00      	cmp	r6, #0
 8001c4a:	d0ed      	beq.n	8001c28 <HAL_SPI_Receive+0x102>
 8001c4c:	1c73      	adds	r3, r6, #1
 8001c4e:	d0b7      	beq.n	8001bc0 <HAL_SPI_Receive+0x9a>
 8001c50:	f7ff f948 	bl	8000ee4 <HAL_GetTick>
 8001c54:	1bc0      	subs	r0, r0, r7
 8001c56:	4286      	cmp	r6, r0
 8001c58:	d8b2      	bhi.n	8001bc0 <HAL_SPI_Receive+0x9a>
 8001c5a:	e7e5      	b.n	8001c28 <HAL_SPI_Receive+0x102>
    errorcode = HAL_BUSY;
 8001c5c:	2002      	movs	r0, #2
 8001c5e:	e7e4      	b.n	8001c2a <HAL_SPI_Receive+0x104>
  __HAL_LOCK(hspi);
 8001c60:	2002      	movs	r0, #2
 8001c62:	e774      	b.n	8001b4e <HAL_SPI_Receive+0x28>

08001c64 <HAL_SPI_GetState>:
  return hspi->State;
 8001c64:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 8001c68:	4770      	bx	lr
	...

08001c6c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c6c:	6a03      	ldr	r3, [r0, #32]
 8001c6e:	f023 0301 	bic.w	r3, r3, #1
 8001c72:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c74:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8001c76:	6842      	ldr	r2, [r0, #4]
{
 8001c78:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001c7a:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001c7c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001c7e:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001c82:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001c84:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001c86:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001c8a:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001c8c:	4c0c      	ldr	r4, [pc, #48]	; (8001cc0 <TIM_OC1_SetConfig+0x54>)
 8001c8e:	42a0      	cmp	r0, r4
 8001c90:	d009      	beq.n	8001ca6 <TIM_OC1_SetConfig+0x3a>
 8001c92:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001c96:	42a0      	cmp	r0, r4
 8001c98:	d005      	beq.n	8001ca6 <TIM_OC1_SetConfig+0x3a>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c9a:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001c9c:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001c9e:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8001ca0:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001ca2:	6203      	str	r3, [r0, #32]
} 
 8001ca4:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= OC_Config->OCNPolarity;
 8001ca6:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8001ca8:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001caa:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001cae:	4323      	orrs	r3, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001cb0:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001cb2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8001cb6:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001cb8:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001cbc:	4322      	orrs	r2, r4
 8001cbe:	e7ec      	b.n	8001c9a <TIM_OC1_SetConfig+0x2e>
 8001cc0:	40010000 	.word	0x40010000

08001cc4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001cc4:	6a03      	ldr	r3, [r0, #32]
 8001cc6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001cca:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ccc:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8001cce:	6842      	ldr	r2, [r0, #4]
{
 8001cd0:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001cd2:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001cd4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8001cd6:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001cda:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001cdc:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001cde:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001ce2:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001ce6:	4c0e      	ldr	r4, [pc, #56]	; (8001d20 <TIM_OC3_SetConfig+0x5c>)
 8001ce8:	42a0      	cmp	r0, r4
 8001cea:	d009      	beq.n	8001d00 <TIM_OC3_SetConfig+0x3c>
 8001cec:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001cf0:	42a0      	cmp	r0, r4
 8001cf2:	d005      	beq.n	8001d00 <TIM_OC3_SetConfig+0x3c>
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001cf4:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001cf6:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001cf8:	61c5      	str	r5, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8001cfa:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001cfc:	6203      	str	r3, [r0, #32]
}
 8001cfe:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001d00:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001d02:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001d04:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001d08:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001d0c:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001d0e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001d12:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8001d14:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001d18:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 8001d1c:	e7ea      	b.n	8001cf4 <TIM_OC3_SetConfig+0x30>
 8001d1e:	bf00      	nop
 8001d20:	40010000 	.word	0x40010000

08001d24 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001d24:	6a03      	ldr	r3, [r0, #32]
 8001d26:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001d2a:	6203      	str	r3, [r0, #32]
{
 8001d2c:	b530      	push	{r4, r5, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d2e:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8001d30:	6843      	ldr	r3, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001d32:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001d34:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001d36:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001d3a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001d3e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001d40:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001d44:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001d48:	4d09      	ldr	r5, [pc, #36]	; (8001d70 <TIM_OC4_SetConfig+0x4c>)
 8001d4a:	42a8      	cmp	r0, r5
 8001d4c:	d009      	beq.n	8001d62 <TIM_OC4_SetConfig+0x3e>
 8001d4e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001d52:	42a8      	cmp	r0, r5
 8001d54:	d005      	beq.n	8001d62 <TIM_OC4_SetConfig+0x3e>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001d56:	6043      	str	r3, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001d58:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001d5a:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8001d5c:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d5e:	6204      	str	r4, [r0, #32]
}
 8001d60:	bd30      	pop	{r4, r5, pc}
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001d62:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001d64:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001d68:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8001d6c:	e7f3      	b.n	8001d56 <TIM_OC4_SetConfig+0x32>
 8001d6e:	bf00      	nop
 8001d70:	40010000 	.word	0x40010000

08001d74 <HAL_TIM_Base_MspInit>:
 8001d74:	4770      	bx	lr

08001d76 <HAL_TIM_Base_Start>:
  __HAL_TIM_ENABLE(htim);
 8001d76:	6802      	ldr	r2, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001d78:	2302      	movs	r3, #2
 8001d7a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_TIM_ENABLE(htim);
 8001d7e:	6813      	ldr	r3, [r2, #0]
 8001d80:	f043 0301 	orr.w	r3, r3, #1
 8001d84:	6013      	str	r3, [r2, #0]
  htim->State= HAL_TIM_STATE_READY;
 8001d86:	2301      	movs	r3, #1
 8001d88:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
}
 8001d8c:	2000      	movs	r0, #0
 8001d8e:	4770      	bx	lr

08001d90 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d90:	6803      	ldr	r3, [r0, #0]
 8001d92:	68da      	ldr	r2, [r3, #12]
 8001d94:	f042 0201 	orr.w	r2, r2, #1
 8001d98:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	f042 0201 	orr.w	r2, r2, #1
 8001da0:	601a      	str	r2, [r3, #0]
}
 8001da2:	2000      	movs	r0, #0
 8001da4:	4770      	bx	lr

08001da6 <HAL_TIM_OC_DelayElapsedCallback>:
 8001da6:	4770      	bx	lr

08001da8 <HAL_TIM_IC_CaptureCallback>:
 8001da8:	4770      	bx	lr

08001daa <HAL_TIM_PWM_PulseFinishedCallback>:
 8001daa:	4770      	bx	lr

08001dac <HAL_TIM_TriggerCallback>:
 8001dac:	4770      	bx	lr

08001dae <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001dae:	6803      	ldr	r3, [r0, #0]
 8001db0:	691a      	ldr	r2, [r3, #16]
 8001db2:	0791      	lsls	r1, r2, #30
{
 8001db4:	b510      	push	{r4, lr}
 8001db6:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001db8:	d50e      	bpl.n	8001dd8 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001dba:	68da      	ldr	r2, [r3, #12]
 8001dbc:	0792      	lsls	r2, r2, #30
 8001dbe:	d50b      	bpl.n	8001dd8 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001dc0:	f06f 0202 	mvn.w	r2, #2
 8001dc4:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001dc6:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001dc8:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001dca:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001dcc:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001dce:	d077      	beq.n	8001ec0 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8001dd0:	f7ff ffea 	bl	8001da8 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001dd8:	6823      	ldr	r3, [r4, #0]
 8001dda:	691a      	ldr	r2, [r3, #16]
 8001ddc:	0750      	lsls	r0, r2, #29
 8001dde:	d510      	bpl.n	8001e02 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001de0:	68da      	ldr	r2, [r3, #12]
 8001de2:	0751      	lsls	r1, r2, #29
 8001de4:	d50d      	bpl.n	8001e02 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001de6:	f06f 0204 	mvn.w	r2, #4
 8001dea:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001dec:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001dee:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001df0:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001df4:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8001df6:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001df8:	d068      	beq.n	8001ecc <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001dfa:	f7ff ffd5 	bl	8001da8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e02:	6823      	ldr	r3, [r4, #0]
 8001e04:	691a      	ldr	r2, [r3, #16]
 8001e06:	0712      	lsls	r2, r2, #28
 8001e08:	d50f      	bpl.n	8001e2a <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001e0a:	68da      	ldr	r2, [r3, #12]
 8001e0c:	0710      	lsls	r0, r2, #28
 8001e0e:	d50c      	bpl.n	8001e2a <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e10:	f06f 0208 	mvn.w	r2, #8
 8001e14:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e16:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e18:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e1a:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e1c:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8001e1e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e20:	d05a      	beq.n	8001ed8 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001e22:	f7ff ffc1 	bl	8001da8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e26:	2300      	movs	r3, #0
 8001e28:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e2a:	6823      	ldr	r3, [r4, #0]
 8001e2c:	691a      	ldr	r2, [r3, #16]
 8001e2e:	06d2      	lsls	r2, r2, #27
 8001e30:	d510      	bpl.n	8001e54 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001e32:	68da      	ldr	r2, [r3, #12]
 8001e34:	06d0      	lsls	r0, r2, #27
 8001e36:	d50d      	bpl.n	8001e54 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001e38:	f06f 0210 	mvn.w	r2, #16
 8001e3c:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e3e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e40:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e42:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e46:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8001e48:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e4a:	d04b      	beq.n	8001ee4 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001e4c:	f7ff ffac 	bl	8001da8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e50:	2300      	movs	r3, #0
 8001e52:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001e54:	6823      	ldr	r3, [r4, #0]
 8001e56:	691a      	ldr	r2, [r3, #16]
 8001e58:	07d1      	lsls	r1, r2, #31
 8001e5a:	d508      	bpl.n	8001e6e <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001e5c:	68da      	ldr	r2, [r3, #12]
 8001e5e:	07d2      	lsls	r2, r2, #31
 8001e60:	d505      	bpl.n	8001e6e <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001e62:	f06f 0201 	mvn.w	r2, #1
 8001e66:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e68:	4620      	mov	r0, r4
 8001e6a:	f002 fbfe 	bl	800466a <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001e6e:	6823      	ldr	r3, [r4, #0]
 8001e70:	691a      	ldr	r2, [r3, #16]
 8001e72:	0610      	lsls	r0, r2, #24
 8001e74:	d508      	bpl.n	8001e88 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001e76:	68da      	ldr	r2, [r3, #12]
 8001e78:	0611      	lsls	r1, r2, #24
 8001e7a:	d505      	bpl.n	8001e88 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001e7c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001e80:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001e82:	4620      	mov	r0, r4
 8001e84:	f000 fa01 	bl	800228a <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001e88:	6823      	ldr	r3, [r4, #0]
 8001e8a:	691a      	ldr	r2, [r3, #16]
 8001e8c:	0652      	lsls	r2, r2, #25
 8001e8e:	d508      	bpl.n	8001ea2 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001e90:	68da      	ldr	r2, [r3, #12]
 8001e92:	0650      	lsls	r0, r2, #25
 8001e94:	d505      	bpl.n	8001ea2 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e96:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e9a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001e9c:	4620      	mov	r0, r4
 8001e9e:	f7ff ff85 	bl	8001dac <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001ea2:	6823      	ldr	r3, [r4, #0]
 8001ea4:	691a      	ldr	r2, [r3, #16]
 8001ea6:	0691      	lsls	r1, r2, #26
 8001ea8:	d522      	bpl.n	8001ef0 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001eaa:	68da      	ldr	r2, [r3, #12]
 8001eac:	0692      	lsls	r2, r2, #26
 8001eae:	d51f      	bpl.n	8001ef0 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001eb0:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001eb4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001eb6:	611a      	str	r2, [r3, #16]
}
 8001eb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8001ebc:	f000 b9e4 	b.w	8002288 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ec0:	f7ff ff71 	bl	8001da6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ec4:	4620      	mov	r0, r4
 8001ec6:	f7ff ff70 	bl	8001daa <HAL_TIM_PWM_PulseFinishedCallback>
 8001eca:	e783      	b.n	8001dd4 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ecc:	f7ff ff6b 	bl	8001da6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ed0:	4620      	mov	r0, r4
 8001ed2:	f7ff ff6a 	bl	8001daa <HAL_TIM_PWM_PulseFinishedCallback>
 8001ed6:	e792      	b.n	8001dfe <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ed8:	f7ff ff65 	bl	8001da6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8001edc:	4620      	mov	r0, r4
 8001ede:	f7ff ff64 	bl	8001daa <HAL_TIM_PWM_PulseFinishedCallback>
 8001ee2:	e7a0      	b.n	8001e26 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ee4:	f7ff ff5f 	bl	8001da6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ee8:	4620      	mov	r0, r4
 8001eea:	f7ff ff5e 	bl	8001daa <HAL_TIM_PWM_PulseFinishedCallback>
 8001eee:	e7af      	b.n	8001e50 <HAL_TIM_IRQHandler+0xa2>
 8001ef0:	bd10      	pop	{r4, pc}
	...

08001ef4 <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001ef4:	4a2e      	ldr	r2, [pc, #184]	; (8001fb0 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 8001ef6:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001ef8:	4290      	cmp	r0, r2
 8001efa:	d012      	beq.n	8001f22 <TIM_Base_SetConfig+0x2e>
 8001efc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001f00:	d00f      	beq.n	8001f22 <TIM_Base_SetConfig+0x2e>
 8001f02:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001f06:	4290      	cmp	r0, r2
 8001f08:	d00b      	beq.n	8001f22 <TIM_Base_SetConfig+0x2e>
 8001f0a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f0e:	4290      	cmp	r0, r2
 8001f10:	d007      	beq.n	8001f22 <TIM_Base_SetConfig+0x2e>
 8001f12:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f16:	4290      	cmp	r0, r2
 8001f18:	d003      	beq.n	8001f22 <TIM_Base_SetConfig+0x2e>
 8001f1a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001f1e:	4290      	cmp	r0, r2
 8001f20:	d11d      	bne.n	8001f5e <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 8001f22:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001f28:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001f2a:	4a21      	ldr	r2, [pc, #132]	; (8001fb0 <TIM_Base_SetConfig+0xbc>)
 8001f2c:	4290      	cmp	r0, r2
 8001f2e:	d104      	bne.n	8001f3a <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f30:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f36:	4313      	orrs	r3, r2
 8001f38:	e028      	b.n	8001f8c <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001f3a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001f3e:	d0f7      	beq.n	8001f30 <TIM_Base_SetConfig+0x3c>
 8001f40:	4a1c      	ldr	r2, [pc, #112]	; (8001fb4 <TIM_Base_SetConfig+0xc0>)
 8001f42:	4290      	cmp	r0, r2
 8001f44:	d0f4      	beq.n	8001f30 <TIM_Base_SetConfig+0x3c>
 8001f46:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f4a:	4290      	cmp	r0, r2
 8001f4c:	d0f0      	beq.n	8001f30 <TIM_Base_SetConfig+0x3c>
 8001f4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f52:	4290      	cmp	r0, r2
 8001f54:	d0ec      	beq.n	8001f30 <TIM_Base_SetConfig+0x3c>
 8001f56:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001f5a:	4290      	cmp	r0, r2
 8001f5c:	d0e8      	beq.n	8001f30 <TIM_Base_SetConfig+0x3c>
 8001f5e:	4a16      	ldr	r2, [pc, #88]	; (8001fb8 <TIM_Base_SetConfig+0xc4>)
 8001f60:	4290      	cmp	r0, r2
 8001f62:	d0e5      	beq.n	8001f30 <TIM_Base_SetConfig+0x3c>
 8001f64:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f68:	4290      	cmp	r0, r2
 8001f6a:	d0e1      	beq.n	8001f30 <TIM_Base_SetConfig+0x3c>
 8001f6c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f70:	4290      	cmp	r0, r2
 8001f72:	d0dd      	beq.n	8001f30 <TIM_Base_SetConfig+0x3c>
 8001f74:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001f78:	4290      	cmp	r0, r2
 8001f7a:	d0d9      	beq.n	8001f30 <TIM_Base_SetConfig+0x3c>
 8001f7c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f80:	4290      	cmp	r0, r2
 8001f82:	d0d5      	beq.n	8001f30 <TIM_Base_SetConfig+0x3c>
 8001f84:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f88:	4290      	cmp	r0, r2
 8001f8a:	d0d1      	beq.n	8001f30 <TIM_Base_SetConfig+0x3c>
  TIMx->CR1 = tmpcr1;
 8001f8c:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f8e:	688b      	ldr	r3, [r1, #8]
 8001f90:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001f92:	680b      	ldr	r3, [r1, #0]
 8001f94:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8001f96:	4b06      	ldr	r3, [pc, #24]	; (8001fb0 <TIM_Base_SetConfig+0xbc>)
 8001f98:	4298      	cmp	r0, r3
 8001f9a:	d006      	beq.n	8001faa <TIM_Base_SetConfig+0xb6>
 8001f9c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001fa0:	4298      	cmp	r0, r3
 8001fa2:	d002      	beq.n	8001faa <TIM_Base_SetConfig+0xb6>
  TIMx->EGR = TIM_EGR_UG;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	6143      	str	r3, [r0, #20]
}
 8001fa8:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8001faa:	690b      	ldr	r3, [r1, #16]
 8001fac:	6303      	str	r3, [r0, #48]	; 0x30
 8001fae:	e7f9      	b.n	8001fa4 <TIM_Base_SetConfig+0xb0>
 8001fb0:	40010000 	.word	0x40010000
 8001fb4:	40000400 	.word	0x40000400
 8001fb8:	40014000 	.word	0x40014000

08001fbc <HAL_TIM_Base_Init>:
{ 
 8001fbc:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001fbe:	4604      	mov	r4, r0
 8001fc0:	b1a0      	cbz	r0, 8001fec <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001fc2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001fc6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001fca:	b91b      	cbnz	r3, 8001fd4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001fcc:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8001fd0:	f7ff fed0 	bl	8001d74 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001fda:	6820      	ldr	r0, [r4, #0]
 8001fdc:	1d21      	adds	r1, r4, #4
 8001fde:	f7ff ff89 	bl	8001ef4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8001fe8:	2000      	movs	r0, #0
 8001fea:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001fec:	2001      	movs	r0, #1
}
 8001fee:	bd10      	pop	{r4, pc}

08001ff0 <HAL_TIM_PWM_Init>:
{
 8001ff0:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001ff2:	4604      	mov	r4, r0
 8001ff4:	b1a0      	cbz	r0, 8002020 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001ff6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001ffa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001ffe:	b91b      	cbnz	r3, 8002008 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002000:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 8002004:	f002 f874 	bl	80040f0 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 8002008:	2302      	movs	r3, #2
 800200a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800200e:	6820      	ldr	r0, [r4, #0]
 8002010:	1d21      	adds	r1, r4, #4
 8002012:	f7ff ff6f 	bl	8001ef4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002016:	2301      	movs	r3, #1
 8002018:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 800201c:	2000      	movs	r0, #0
 800201e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002020:	2001      	movs	r0, #1
}  
 8002022:	bd10      	pop	{r4, pc}

08002024 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002024:	6a03      	ldr	r3, [r0, #32]
 8002026:	f023 0310 	bic.w	r3, r3, #16
 800202a:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800202c:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 800202e:	6842      	ldr	r2, [r0, #4]
{
 8002030:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 8002032:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002034:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002036:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800203a:	ea44 2505 	orr.w	r5, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800203e:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8002040:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002044:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002048:	4c0d      	ldr	r4, [pc, #52]	; (8002080 <TIM_OC2_SetConfig+0x5c>)
 800204a:	42a0      	cmp	r0, r4
 800204c:	d009      	beq.n	8002062 <TIM_OC2_SetConfig+0x3e>
 800204e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002052:	42a0      	cmp	r0, r4
 8002054:	d005      	beq.n	8002062 <TIM_OC2_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 8002056:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8002058:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800205a:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800205c:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800205e:	6203      	str	r3, [r0, #32]
}
 8002060:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002062:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002064:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002066:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800206a:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800206e:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002070:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002074:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8002076:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800207a:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 800207e:	e7ea      	b.n	8002056 <TIM_OC2_SetConfig+0x32>
 8002080:	40010000 	.word	0x40010000

08002084 <HAL_TIM_PWM_ConfigChannel>:
{
 8002084:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002086:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800208a:	2b01      	cmp	r3, #1
{
 800208c:	4604      	mov	r4, r0
 800208e:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002092:	d025      	beq.n	80020e0 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8002094:	2301      	movs	r3, #1
 8002096:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 800209a:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  switch (Channel)
 800209e:	2a0c      	cmp	r2, #12
 80020a0:	d818      	bhi.n	80020d4 <HAL_TIM_PWM_ConfigChannel+0x50>
 80020a2:	e8df f002 	tbb	[pc, r2]
 80020a6:	1707      	.short	0x1707
 80020a8:	171e1717 	.word	0x171e1717
 80020ac:	172f1717 	.word	0x172f1717
 80020b0:	1717      	.short	0x1717
 80020b2:	40          	.byte	0x40
 80020b3:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80020b4:	6820      	ldr	r0, [r4, #0]
 80020b6:	f7ff fdd9 	bl	8001c6c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80020ba:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80020bc:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80020be:	699a      	ldr	r2, [r3, #24]
 80020c0:	f042 0208 	orr.w	r2, r2, #8
 80020c4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80020c6:	699a      	ldr	r2, [r3, #24]
 80020c8:	f022 0204 	bic.w	r2, r2, #4
 80020cc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80020ce:	699a      	ldr	r2, [r3, #24]
 80020d0:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80020d2:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80020d4:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80020d6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80020d8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 80020dc:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 80020e0:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80020e2:	6820      	ldr	r0, [r4, #0]
 80020e4:	f7ff ff9e 	bl	8002024 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80020e8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80020ea:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80020ec:	699a      	ldr	r2, [r3, #24]
 80020ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80020f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80020f4:	699a      	ldr	r2, [r3, #24]
 80020f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80020fc:	699a      	ldr	r2, [r3, #24]
 80020fe:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002102:	e7e6      	b.n	80020d2 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002104:	6820      	ldr	r0, [r4, #0]
 8002106:	f7ff fddd 	bl	8001cc4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800210a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800210c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800210e:	69da      	ldr	r2, [r3, #28]
 8002110:	f042 0208 	orr.w	r2, r2, #8
 8002114:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002116:	69da      	ldr	r2, [r3, #28]
 8002118:	f022 0204 	bic.w	r2, r2, #4
 800211c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800211e:	69da      	ldr	r2, [r3, #28]
 8002120:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8002122:	61da      	str	r2, [r3, #28]
    break;
 8002124:	e7d6      	b.n	80020d4 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002126:	6820      	ldr	r0, [r4, #0]
 8002128:	f7ff fdfc 	bl	8001d24 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800212c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800212e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002130:	69da      	ldr	r2, [r3, #28]
 8002132:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002136:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002138:	69da      	ldr	r2, [r3, #28]
 800213a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800213e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8002140:	69da      	ldr	r2, [r3, #28]
 8002142:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002146:	e7ec      	b.n	8002122 <HAL_TIM_PWM_ConfigChannel+0x9e>

08002148 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 8002148:	6a03      	ldr	r3, [r0, #32]
{
 800214a:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 800214c:	2401      	movs	r4, #1
 800214e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8002150:	ea23 0304 	bic.w	r3, r3, r4
 8002154:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8002156:	6a03      	ldr	r3, [r0, #32]
 8002158:	408a      	lsls	r2, r1
 800215a:	431a      	orrs	r2, r3
 800215c:	6202      	str	r2, [r0, #32]
 800215e:	bd10      	pop	{r4, pc}

08002160 <HAL_TIM_PWM_Start>:
{
 8002160:	b510      	push	{r4, lr}
 8002162:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002164:	2201      	movs	r2, #1
 8002166:	6800      	ldr	r0, [r0, #0]
 8002168:	f7ff ffee 	bl	8002148 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800216c:	6823      	ldr	r3, [r4, #0]
 800216e:	4a08      	ldr	r2, [pc, #32]	; (8002190 <HAL_TIM_PWM_Start+0x30>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d003      	beq.n	800217c <HAL_TIM_PWM_Start+0x1c>
 8002174:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002178:	4293      	cmp	r3, r2
 800217a:	d103      	bne.n	8002184 <HAL_TIM_PWM_Start+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 800217c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800217e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002182:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	f042 0201 	orr.w	r2, r2, #1
 800218a:	601a      	str	r2, [r3, #0]
} 
 800218c:	2000      	movs	r0, #0
 800218e:	bd10      	pop	{r4, pc}
 8002190:	40010000 	.word	0x40010000

08002194 <HAL_TIM_PWM_Stop>:
{ 
 8002194:	b510      	push	{r4, lr}
 8002196:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002198:	2200      	movs	r2, #0
 800219a:	6800      	ldr	r0, [r0, #0]
 800219c:	f7ff ffd4 	bl	8002148 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 80021a0:	6823      	ldr	r3, [r4, #0]
 80021a2:	4a14      	ldr	r2, [pc, #80]	; (80021f4 <HAL_TIM_PWM_Stop+0x60>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d003      	beq.n	80021b0 <HAL_TIM_PWM_Stop+0x1c>
 80021a8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d10d      	bne.n	80021cc <HAL_TIM_PWM_Stop+0x38>
    __HAL_TIM_MOE_DISABLE(htim);
 80021b0:	6a19      	ldr	r1, [r3, #32]
 80021b2:	f241 1211 	movw	r2, #4369	; 0x1111
 80021b6:	4211      	tst	r1, r2
 80021b8:	d108      	bne.n	80021cc <HAL_TIM_PWM_Stop+0x38>
 80021ba:	6a19      	ldr	r1, [r3, #32]
 80021bc:	f240 4244 	movw	r2, #1092	; 0x444
 80021c0:	4211      	tst	r1, r2
 80021c2:	bf02      	ittt	eq
 80021c4:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80021c6:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 80021ca:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 80021cc:	6a19      	ldr	r1, [r3, #32]
 80021ce:	f241 1211 	movw	r2, #4369	; 0x1111
 80021d2:	4211      	tst	r1, r2
 80021d4:	d108      	bne.n	80021e8 <HAL_TIM_PWM_Stop+0x54>
 80021d6:	6a19      	ldr	r1, [r3, #32]
 80021d8:	f240 4244 	movw	r2, #1092	; 0x444
 80021dc:	4211      	tst	r1, r2
 80021de:	d103      	bne.n	80021e8 <HAL_TIM_PWM_Stop+0x54>
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	f022 0201 	bic.w	r2, r2, #1
 80021e6:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80021e8:	2301      	movs	r3, #1
 80021ea:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
} 
 80021ee:	2000      	movs	r0, #0
 80021f0:	bd10      	pop	{r4, pc}
 80021f2:	bf00      	nop
 80021f4:	40010000 	.word	0x40010000

080021f8 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 80021f8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80021fc:	2b01      	cmp	r3, #1
{
 80021fe:	b510      	push	{r4, lr}
 8002200:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002204:	d018      	beq.n	8002238 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8002206:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800220a:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 800220c:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800220e:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002210:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002212:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002216:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8002218:	685a      	ldr	r2, [r3, #4]
 800221a:	4322      	orrs	r2, r4
 800221c:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800221e:	689a      	ldr	r2, [r3, #8]
 8002220:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002224:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002226:	689a      	ldr	r2, [r3, #8]
 8002228:	430a      	orrs	r2, r1
 800222a:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 800222c:	2301      	movs	r3, #1
 800222e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8002232:	2300      	movs	r3, #0
 8002234:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8002238:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 800223a:	bd10      	pop	{r4, pc}

0800223c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 800223c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002240:	2b01      	cmp	r3, #1
 8002242:	d01f      	beq.n	8002284 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002244:	68cb      	ldr	r3, [r1, #12]
 8002246:	688a      	ldr	r2, [r1, #8]
 8002248:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800224c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800224e:	684a      	ldr	r2, [r1, #4]
 8002250:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002254:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002256:	680a      	ldr	r2, [r1, #0]
 8002258:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800225c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800225e:	690a      	ldr	r2, [r1, #16]
 8002260:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002264:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002266:	694a      	ldr	r2, [r1, #20]
 8002268:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800226c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800226e:	698a      	ldr	r2, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002270:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002274:	4313      	orrs	r3, r2
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002276:	6802      	ldr	r2, [r0, #0]
 8002278:	6453      	str	r3, [r2, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 800227a:	2300      	movs	r3, #0
 800227c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  return HAL_OK;
 8002280:	4618      	mov	r0, r3
 8002282:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002284:	2002      	movs	r0, #2
}
 8002286:	4770      	bx	lr

08002288 <HAL_TIMEx_CommutationCallback>:
 8002288:	4770      	bx	lr

0800228a <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800228a:	4770      	bx	lr

0800228c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800228c:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 800228e:	f000 ffc7 	bl	8003220 <vTaskStartScheduler>
  
  return osOK;
}
 8002292:	2000      	movs	r0, #0
 8002294:	bd08      	pop	{r3, pc}

08002296 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002296:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002298:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 800229c:	8a02      	ldrh	r2, [r0, #16]
{
 800229e:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80022a0:	e890 0022 	ldmia.w	r0, {r1, r5}
{
 80022a4:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 80022a6:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 80022a8:	bf14      	ite	ne
 80022aa:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80022ac:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80022ae:	a803      	add	r0, sp, #12
 80022b0:	9001      	str	r0, [sp, #4]
 80022b2:	9400      	str	r4, [sp, #0]
 80022b4:	4628      	mov	r0, r5
 80022b6:	f000 fe77 	bl	8002fa8 <xTaskCreate>
 80022ba:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80022bc:	bf0c      	ite	eq
 80022be:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 80022c0:	2000      	movne	r0, #0
}
 80022c2:	b005      	add	sp, #20
 80022c4:	bd30      	pop	{r4, r5, pc}

080022c6 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80022c6:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80022c8:	f001 fa40 	bl	800374c <xTaskGetSchedulerState>
 80022cc:	2801      	cmp	r0, #1
 80022ce:	d003      	beq.n	80022d8 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80022d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 80022d4:	f000 b906 	b.w	80024e4 <xPortSysTickHandler>
 80022d8:	bd08      	pop	{r3, pc}

080022da <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022da:	f100 0308 	add.w	r3, r0, #8
 80022de:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80022e0:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022e4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022e6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80022e8:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80022ea:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80022ec:	6003      	str	r3, [r0, #0]
 80022ee:	4770      	bx	lr

080022f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80022f0:	2300      	movs	r3, #0
 80022f2:	6103      	str	r3, [r0, #16]
 80022f4:	4770      	bx	lr

080022f6 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80022f6:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80022f8:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80022fa:	689a      	ldr	r2, [r3, #8]
 80022fc:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80022fe:	689a      	ldr	r2, [r3, #8]
 8002300:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002302:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8002304:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002306:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8002308:	3301      	adds	r3, #1
 800230a:	6003      	str	r3, [r0, #0]
 800230c:	4770      	bx	lr

0800230e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800230e:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002310:	1c53      	adds	r3, r2, #1
{
 8002312:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8002314:	d10a      	bne.n	800232c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002316:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002318:	685a      	ldr	r2, [r3, #4]
 800231a:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800231c:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800231e:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8002320:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8002322:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002324:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8002326:	3301      	adds	r3, #1
 8002328:	6003      	str	r3, [r0, #0]
 800232a:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800232c:	f100 0308 	add.w	r3, r0, #8
 8002330:	685c      	ldr	r4, [r3, #4]
 8002332:	6825      	ldr	r5, [r4, #0]
 8002334:	42aa      	cmp	r2, r5
 8002336:	d3ef      	bcc.n	8002318 <vListInsert+0xa>
 8002338:	4623      	mov	r3, r4
 800233a:	e7f9      	b.n	8002330 <vListInsert+0x22>

0800233c <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800233c:	6841      	ldr	r1, [r0, #4]
 800233e:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002340:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002342:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002344:	6882      	ldr	r2, [r0, #8]
 8002346:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002348:	6859      	ldr	r1, [r3, #4]
 800234a:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800234c:	bf08      	it	eq
 800234e:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002350:	2200      	movs	r2, #0
 8002352:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8002354:	6818      	ldr	r0, [r3, #0]
 8002356:	3801      	subs	r0, #1
 8002358:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 800235a:	4770      	bx	lr

0800235c <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800235c:	4b0a      	ldr	r3, [pc, #40]	; (8002388 <prvTaskExitError+0x2c>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	3301      	adds	r3, #1
 8002362:	d008      	beq.n	8002376 <prvTaskExitError+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002364:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002368:	f383 8811 	msr	BASEPRI, r3
 800236c:	f3bf 8f6f 	isb	sy
 8002370:	f3bf 8f4f 	dsb	sy
 8002374:	e7fe      	b.n	8002374 <prvTaskExitError+0x18>
 8002376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800237a:	f383 8811 	msr	BASEPRI, r3
 800237e:	f3bf 8f6f 	isb	sy
 8002382:	f3bf 8f4f 	dsb	sy
 8002386:	e7fe      	b.n	8002386 <prvTaskExitError+0x2a>
 8002388:	20000000 	.word	0x20000000

0800238c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800238c:	4806      	ldr	r0, [pc, #24]	; (80023a8 <prvPortStartFirstTask+0x1c>)
 800238e:	6800      	ldr	r0, [r0, #0]
 8002390:	6800      	ldr	r0, [r0, #0]
 8002392:	f380 8808 	msr	MSP, r0
 8002396:	b662      	cpsie	i
 8002398:	b661      	cpsie	f
 800239a:	f3bf 8f4f 	dsb	sy
 800239e:	f3bf 8f6f 	isb	sy
 80023a2:	df00      	svc	0
 80023a4:	bf00      	nop
 80023a6:	0000      	.short	0x0000
 80023a8:	e000ed08 	.word	0xe000ed08

080023ac <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80023ac:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80023bc <vPortEnableVFP+0x10>
 80023b0:	6801      	ldr	r1, [r0, #0]
 80023b2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80023b6:	6001      	str	r1, [r0, #0]
 80023b8:	4770      	bx	lr
 80023ba:	0000      	.short	0x0000
 80023bc:	e000ed88 	.word	0xe000ed88

080023c0 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80023c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023c4:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80023c8:	4b07      	ldr	r3, [pc, #28]	; (80023e8 <pxPortInitialiseStack+0x28>)
 80023ca:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80023ce:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80023d2:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80023d6:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80023da:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80023de:	f840 3c24 	str.w	r3, [r0, #-36]
}
 80023e2:	3844      	subs	r0, #68	; 0x44
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	0800235d 	.word	0x0800235d
 80023ec:	00000000 	.word	0x00000000

080023f0 <SVC_Handler>:
	__asm volatile (
 80023f0:	4b07      	ldr	r3, [pc, #28]	; (8002410 <pxCurrentTCBConst2>)
 80023f2:	6819      	ldr	r1, [r3, #0]
 80023f4:	6808      	ldr	r0, [r1, #0]
 80023f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023fa:	f380 8809 	msr	PSP, r0
 80023fe:	f3bf 8f6f 	isb	sy
 8002402:	f04f 0000 	mov.w	r0, #0
 8002406:	f380 8811 	msr	BASEPRI, r0
 800240a:	4770      	bx	lr
 800240c:	f3af 8000 	nop.w

08002410 <pxCurrentTCBConst2>:
 8002410:	20003cac 	.word	0x20003cac

08002414 <vPortEnterCritical>:
 8002414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002418:	f383 8811 	msr	BASEPRI, r3
 800241c:	f3bf 8f6f 	isb	sy
 8002420:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8002424:	4a0a      	ldr	r2, [pc, #40]	; (8002450 <vPortEnterCritical+0x3c>)
 8002426:	6813      	ldr	r3, [r2, #0]
 8002428:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800242a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800242c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800242e:	d10d      	bne.n	800244c <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002430:	4b08      	ldr	r3, [pc, #32]	; (8002454 <vPortEnterCritical+0x40>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f013 0fff 	tst.w	r3, #255	; 0xff
 8002438:	d008      	beq.n	800244c <vPortEnterCritical+0x38>
 800243a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800243e:	f383 8811 	msr	BASEPRI, r3
 8002442:	f3bf 8f6f 	isb	sy
 8002446:	f3bf 8f4f 	dsb	sy
 800244a:	e7fe      	b.n	800244a <vPortEnterCritical+0x36>
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	20000000 	.word	0x20000000
 8002454:	e000ed04 	.word	0xe000ed04

08002458 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8002458:	4a08      	ldr	r2, [pc, #32]	; (800247c <vPortExitCritical+0x24>)
 800245a:	6813      	ldr	r3, [r2, #0]
 800245c:	b943      	cbnz	r3, 8002470 <vPortExitCritical+0x18>
 800245e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002462:	f383 8811 	msr	BASEPRI, r3
 8002466:	f3bf 8f6f 	isb	sy
 800246a:	f3bf 8f4f 	dsb	sy
 800246e:	e7fe      	b.n	800246e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8002470:	3b01      	subs	r3, #1
 8002472:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002474:	b90b      	cbnz	r3, 800247a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002476:	f383 8811 	msr	BASEPRI, r3
 800247a:	4770      	bx	lr
 800247c:	20000000 	.word	0x20000000

08002480 <PendSV_Handler>:
	__asm volatile
 8002480:	f3ef 8009 	mrs	r0, PSP
 8002484:	f3bf 8f6f 	isb	sy
 8002488:	4b15      	ldr	r3, [pc, #84]	; (80024e0 <pxCurrentTCBConst>)
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	f01e 0f10 	tst.w	lr, #16
 8002490:	bf08      	it	eq
 8002492:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002496:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800249a:	6010      	str	r0, [r2, #0]
 800249c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 80024a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80024a4:	f380 8811 	msr	BASEPRI, r0
 80024a8:	f3bf 8f4f 	dsb	sy
 80024ac:	f3bf 8f6f 	isb	sy
 80024b0:	f001 f848 	bl	8003544 <vTaskSwitchContext>
 80024b4:	f04f 0000 	mov.w	r0, #0
 80024b8:	f380 8811 	msr	BASEPRI, r0
 80024bc:	bc08      	pop	{r3}
 80024be:	6819      	ldr	r1, [r3, #0]
 80024c0:	6808      	ldr	r0, [r1, #0]
 80024c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024c6:	f01e 0f10 	tst.w	lr, #16
 80024ca:	bf08      	it	eq
 80024cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80024d0:	f380 8809 	msr	PSP, r0
 80024d4:	f3bf 8f6f 	isb	sy
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	f3af 8000 	nop.w

080024e0 <pxCurrentTCBConst>:
 80024e0:	20003cac 	.word	0x20003cac

080024e4 <xPortSysTickHandler>:
{
 80024e4:	b508      	push	{r3, lr}
	__asm volatile
 80024e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024ea:	f383 8811 	msr	BASEPRI, r3
 80024ee:	f3bf 8f6f 	isb	sy
 80024f2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 80024f6:	f000 fee1 	bl	80032bc <xTaskIncrementTick>
 80024fa:	b118      	cbz	r0, 8002504 <xPortSysTickHandler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80024fc:	4b03      	ldr	r3, [pc, #12]	; (800250c <xPortSysTickHandler+0x28>)
 80024fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002502:	601a      	str	r2, [r3, #0]
	__asm volatile
 8002504:	2300      	movs	r3, #0
 8002506:	f383 8811 	msr	BASEPRI, r3
 800250a:	bd08      	pop	{r3, pc}
 800250c:	e000ed04 	.word	0xe000ed04

08002510 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002510:	4b06      	ldr	r3, [pc, #24]	; (800252c <vPortSetupTimerInterrupt+0x1c>)
 8002512:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	fbb3 f3f2 	udiv	r3, r3, r2
 800251c:	4a04      	ldr	r2, [pc, #16]	; (8002530 <vPortSetupTimerInterrupt+0x20>)
 800251e:	3b01      	subs	r3, #1
 8002520:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002522:	4b04      	ldr	r3, [pc, #16]	; (8002534 <vPortSetupTimerInterrupt+0x24>)
 8002524:	2207      	movs	r2, #7
 8002526:	601a      	str	r2, [r3, #0]
 8002528:	4770      	bx	lr
 800252a:	bf00      	nop
 800252c:	20000004 	.word	0x20000004
 8002530:	e000e014 	.word	0xe000e014
 8002534:	e000e010 	.word	0xe000e010

08002538 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002538:	4b31      	ldr	r3, [pc, #196]	; (8002600 <xPortStartScheduler+0xc8>)
 800253a:	4a32      	ldr	r2, [pc, #200]	; (8002604 <xPortStartScheduler+0xcc>)
{
 800253c:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800253e:	6819      	ldr	r1, [r3, #0]
 8002540:	4291      	cmp	r1, r2
 8002542:	d108      	bne.n	8002556 <xPortStartScheduler+0x1e>
	__asm volatile
 8002544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002548:	f383 8811 	msr	BASEPRI, r3
 800254c:	f3bf 8f6f 	isb	sy
 8002550:	f3bf 8f4f 	dsb	sy
 8002554:	e7fe      	b.n	8002554 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	4b2b      	ldr	r3, [pc, #172]	; (8002608 <xPortStartScheduler+0xd0>)
 800255a:	429a      	cmp	r2, r3
 800255c:	d108      	bne.n	8002570 <xPortStartScheduler+0x38>
 800255e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002562:	f383 8811 	msr	BASEPRI, r3
 8002566:	f3bf 8f6f 	isb	sy
 800256a:	f3bf 8f4f 	dsb	sy
 800256e:	e7fe      	b.n	800256e <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002570:	4b26      	ldr	r3, [pc, #152]	; (800260c <xPortStartScheduler+0xd4>)
 8002572:	781a      	ldrb	r2, [r3, #0]
 8002574:	b2d2      	uxtb	r2, r2
 8002576:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002578:	22ff      	movs	r2, #255	; 0xff
 800257a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800257c:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800257e:	4a24      	ldr	r2, [pc, #144]	; (8002610 <xPortStartScheduler+0xd8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002580:	b2db      	uxtb	r3, r3
 8002582:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002586:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800258a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800258e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002590:	4b20      	ldr	r3, [pc, #128]	; (8002614 <xPortStartScheduler+0xdc>)
 8002592:	2207      	movs	r2, #7
 8002594:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002596:	2100      	movs	r1, #0
 8002598:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800259c:	0600      	lsls	r0, r0, #24
 800259e:	f102 34ff 	add.w	r4, r2, #4294967295
 80025a2:	d423      	bmi.n	80025ec <xPortStartScheduler+0xb4>
 80025a4:	b101      	cbz	r1, 80025a8 <xPortStartScheduler+0x70>
 80025a6:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80025ac:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80025b0:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80025b2:	9b01      	ldr	r3, [sp, #4]
 80025b4:	4a15      	ldr	r2, [pc, #84]	; (800260c <xPortStartScheduler+0xd4>)
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80025ba:	4b17      	ldr	r3, [pc, #92]	; (8002618 <xPortStartScheduler+0xe0>)
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80025c2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 80025ca:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 80025cc:	f7ff ffa0 	bl	8002510 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80025d0:	4b12      	ldr	r3, [pc, #72]	; (800261c <xPortStartScheduler+0xe4>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 80025d6:	f7ff fee9 	bl	80023ac <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80025da:	4a11      	ldr	r2, [pc, #68]	; (8002620 <xPortStartScheduler+0xe8>)
 80025dc:	6813      	ldr	r3, [r2, #0]
 80025de:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80025e2:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 80025e4:	f7ff fed2 	bl	800238c <prvPortStartFirstTask>
	prvTaskExitError();
 80025e8:	f7ff feb8 	bl	800235c <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80025ec:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80025f0:	0052      	lsls	r2, r2, #1
 80025f2:	b2d2      	uxtb	r2, r2
 80025f4:	f88d 2003 	strb.w	r2, [sp, #3]
 80025f8:	2101      	movs	r1, #1
 80025fa:	4622      	mov	r2, r4
 80025fc:	e7cc      	b.n	8002598 <xPortStartScheduler+0x60>
 80025fe:	bf00      	nop
 8002600:	e000ed00 	.word	0xe000ed00
 8002604:	410fc271 	.word	0x410fc271
 8002608:	410fc270 	.word	0x410fc270
 800260c:	e000e400 	.word	0xe000e400
 8002610:	2000008c 	.word	0x2000008c
 8002614:	20000090 	.word	0x20000090
 8002618:	e000ed20 	.word	0xe000ed20
 800261c:	20000000 	.word	0x20000000
 8002620:	e000ef34 	.word	0xe000ef34

08002624 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 8002624:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8002628:	2b0f      	cmp	r3, #15
 800262a:	d90e      	bls.n	800264a <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800262c:	4a10      	ldr	r2, [pc, #64]	; (8002670 <vPortValidateInterruptPriority+0x4c>)
 800262e:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8002630:	4a10      	ldr	r2, [pc, #64]	; (8002674 <vPortValidateInterruptPriority+0x50>)
 8002632:	7812      	ldrb	r2, [r2, #0]
 8002634:	429a      	cmp	r2, r3
 8002636:	d908      	bls.n	800264a <vPortValidateInterruptPriority+0x26>
 8002638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800263c:	f383 8811 	msr	BASEPRI, r3
 8002640:	f3bf 8f6f 	isb	sy
 8002644:	f3bf 8f4f 	dsb	sy
 8002648:	e7fe      	b.n	8002648 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800264a:	4b0b      	ldr	r3, [pc, #44]	; (8002678 <vPortValidateInterruptPriority+0x54>)
 800264c:	4a0b      	ldr	r2, [pc, #44]	; (800267c <vPortValidateInterruptPriority+0x58>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	6812      	ldr	r2, [r2, #0]
 8002652:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002656:	4293      	cmp	r3, r2
 8002658:	d908      	bls.n	800266c <vPortValidateInterruptPriority+0x48>
 800265a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800265e:	f383 8811 	msr	BASEPRI, r3
 8002662:	f3bf 8f6f 	isb	sy
 8002666:	f3bf 8f4f 	dsb	sy
 800266a:	e7fe      	b.n	800266a <vPortValidateInterruptPriority+0x46>
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	e000e3f0 	.word	0xe000e3f0
 8002674:	2000008c 	.word	0x2000008c
 8002678:	e000ed0c 	.word	0xe000ed0c
 800267c:	20000090 	.word	0x20000090

08002680 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002680:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002682:	4b0f      	ldr	r3, [pc, #60]	; (80026c0 <prvInsertBlockIntoFreeList+0x40>)
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	4282      	cmp	r2, r0
 8002688:	d318      	bcc.n	80026bc <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800268a:	685c      	ldr	r4, [r3, #4]
 800268c:	1919      	adds	r1, r3, r4
 800268e:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002690:	bf01      	itttt	eq
 8002692:	6841      	ldreq	r1, [r0, #4]
 8002694:	4618      	moveq	r0, r3
 8002696:	1909      	addeq	r1, r1, r4
 8002698:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800269a:	6844      	ldr	r4, [r0, #4]
 800269c:	1901      	adds	r1, r0, r4
 800269e:	428a      	cmp	r2, r1
 80026a0:	d107      	bne.n	80026b2 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80026a2:	4908      	ldr	r1, [pc, #32]	; (80026c4 <prvInsertBlockIntoFreeList+0x44>)
 80026a4:	6809      	ldr	r1, [r1, #0]
 80026a6:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80026a8:	bf1f      	itttt	ne
 80026aa:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80026ac:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80026ae:	1909      	addne	r1, r1, r4
 80026b0:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80026b2:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80026b4:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80026b6:	bf18      	it	ne
 80026b8:	6018      	strne	r0, [r3, #0]
 80026ba:	bd10      	pop	{r4, pc}
 80026bc:	4613      	mov	r3, r2
 80026be:	e7e1      	b.n	8002684 <prvInsertBlockIntoFreeList+0x4>
 80026c0:	20003ca4 	.word	0x20003ca4
 80026c4:	20000094 	.word	0x20000094

080026c8 <pvPortMalloc>:
{
 80026c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026cc:	4604      	mov	r4, r0
	vTaskSuspendAll();
 80026ce:	f000 fde7 	bl	80032a0 <vTaskSuspendAll>
		if( pxEnd == NULL )
 80026d2:	493e      	ldr	r1, [pc, #248]	; (80027cc <pvPortMalloc+0x104>)
 80026d4:	4d3e      	ldr	r5, [pc, #248]	; (80027d0 <pvPortMalloc+0x108>)
 80026d6:	680b      	ldr	r3, [r1, #0]
 80026d8:	bb0b      	cbnz	r3, 800271e <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 80026da:	4a3e      	ldr	r2, [pc, #248]	; (80027d4 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80026dc:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80026de:	bf1f      	itttt	ne
 80026e0:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80026e2:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80026e6:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
 80026ea:	1a1b      	subne	r3, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80026ec:	bf14      	ite	ne
 80026ee:	4602      	movne	r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80026f0:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80026f4:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80026f6:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80026f8:	f023 0307 	bic.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80026fc:	4e36      	ldr	r6, [pc, #216]	; (80027d8 <pvPortMalloc+0x110>)
	pxEnd = ( void * ) uxAddress;
 80026fe:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002700:	2000      	movs	r0, #0
 8002702:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002704:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 8002706:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002708:	6018      	str	r0, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800270a:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800270c:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800270e:	4b33      	ldr	r3, [pc, #204]	; (80027dc <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002710:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002712:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002714:	4b32      	ldr	r3, [pc, #200]	; (80027e0 <pvPortMalloc+0x118>)
 8002716:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002718:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800271c:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800271e:	682f      	ldr	r7, [r5, #0]
 8002720:	4227      	tst	r7, r4
 8002722:	d116      	bne.n	8002752 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8002724:	2c00      	cmp	r4, #0
 8002726:	d041      	beq.n	80027ac <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 8002728:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800272c:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800272e:	bf1c      	itt	ne
 8002730:	f023 0307 	bicne.w	r3, r3, #7
 8002734:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002736:	b163      	cbz	r3, 8002752 <pvPortMalloc+0x8a>
 8002738:	4a29      	ldr	r2, [pc, #164]	; (80027e0 <pvPortMalloc+0x118>)
 800273a:	6816      	ldr	r6, [r2, #0]
 800273c:	42b3      	cmp	r3, r6
 800273e:	4690      	mov	r8, r2
 8002740:	d807      	bhi.n	8002752 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 8002742:	4a25      	ldr	r2, [pc, #148]	; (80027d8 <pvPortMalloc+0x110>)
 8002744:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002746:	6868      	ldr	r0, [r5, #4]
 8002748:	4283      	cmp	r3, r0
 800274a:	d804      	bhi.n	8002756 <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 800274c:	6809      	ldr	r1, [r1, #0]
 800274e:	428d      	cmp	r5, r1
 8002750:	d107      	bne.n	8002762 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 8002752:	2400      	movs	r4, #0
 8002754:	e02a      	b.n	80027ac <pvPortMalloc+0xe4>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002756:	682c      	ldr	r4, [r5, #0]
 8002758:	2c00      	cmp	r4, #0
 800275a:	d0f7      	beq.n	800274c <pvPortMalloc+0x84>
 800275c:	462a      	mov	r2, r5
 800275e:	4625      	mov	r5, r4
 8002760:	e7f1      	b.n	8002746 <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002762:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002764:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002766:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002768:	1ac2      	subs	r2, r0, r3
 800276a:	2a10      	cmp	r2, #16
 800276c:	d90f      	bls.n	800278e <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800276e:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002770:	0741      	lsls	r1, r0, #29
 8002772:	d008      	beq.n	8002786 <pvPortMalloc+0xbe>
 8002774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002778:	f383 8811 	msr	BASEPRI, r3
 800277c:	f3bf 8f6f 	isb	sy
 8002780:	f3bf 8f4f 	dsb	sy
 8002784:	e7fe      	b.n	8002784 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002786:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002788:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800278a:	f7ff ff79 	bl	8002680 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800278e:	4913      	ldr	r1, [pc, #76]	; (80027dc <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002790:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002792:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002794:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002796:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002798:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 800279a:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800279e:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80027a2:	bf38      	it	cc
 80027a4:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80027a6:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80027a8:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80027aa:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 80027ac:	f000 fe18 	bl	80033e0 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80027b0:	0763      	lsls	r3, r4, #29
 80027b2:	d008      	beq.n	80027c6 <pvPortMalloc+0xfe>
 80027b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027b8:	f383 8811 	msr	BASEPRI, r3
 80027bc:	f3bf 8f6f 	isb	sy
 80027c0:	f3bf 8f4f 	dsb	sy
 80027c4:	e7fe      	b.n	80027c4 <pvPortMalloc+0xfc>
}
 80027c6:	4620      	mov	r0, r4
 80027c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80027cc:	20000094 	.word	0x20000094
 80027d0:	20003c98 	.word	0x20003c98
 80027d4:	20000098 	.word	0x20000098
 80027d8:	20003ca4 	.word	0x20003ca4
 80027dc:	20003ca0 	.word	0x20003ca0
 80027e0:	20003c9c 	.word	0x20003c9c

080027e4 <vPortFree>:
{
 80027e4:	b510      	push	{r4, lr}
	if( pv != NULL )
 80027e6:	4604      	mov	r4, r0
 80027e8:	b370      	cbz	r0, 8002848 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80027ea:	4a18      	ldr	r2, [pc, #96]	; (800284c <vPortFree+0x68>)
 80027ec:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80027f0:	6812      	ldr	r2, [r2, #0]
 80027f2:	4213      	tst	r3, r2
 80027f4:	d108      	bne.n	8002808 <vPortFree+0x24>
 80027f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027fa:	f383 8811 	msr	BASEPRI, r3
 80027fe:	f3bf 8f6f 	isb	sy
 8002802:	f3bf 8f4f 	dsb	sy
 8002806:	e7fe      	b.n	8002806 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002808:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800280c:	b141      	cbz	r1, 8002820 <vPortFree+0x3c>
 800280e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002812:	f383 8811 	msr	BASEPRI, r3
 8002816:	f3bf 8f6f 	isb	sy
 800281a:	f3bf 8f4f 	dsb	sy
 800281e:	e7fe      	b.n	800281e <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002820:	ea23 0302 	bic.w	r3, r3, r2
 8002824:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8002828:	f000 fd3a 	bl	80032a0 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800282c:	4a08      	ldr	r2, [pc, #32]	; (8002850 <vPortFree+0x6c>)
 800282e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8002832:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002834:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002838:	440b      	add	r3, r1
 800283a:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800283c:	f7ff ff20 	bl	8002680 <prvInsertBlockIntoFreeList>
}
 8002840:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8002844:	f000 bdcc 	b.w	80033e0 <xTaskResumeAll>
 8002848:	bd10      	pop	{r4, pc}
 800284a:	bf00      	nop
 800284c:	20003c98 	.word	0x20003c98
 8002850:	20003c9c 	.word	0x20003c9c

08002854 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002854:	b570      	push	{r4, r5, r6, lr}
 8002856:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002858:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800285a:	6b86      	ldr	r6, [r0, #56]	; 0x38
{
 800285c:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800285e:	b942      	cbnz	r2, 8002872 <prvCopyDataToQueue+0x1e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002860:	6805      	ldr	r5, [r0, #0]
 8002862:	b99d      	cbnz	r5, 800288c <prvCopyDataToQueue+0x38>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002864:	6840      	ldr	r0, [r0, #4]
 8002866:	f000 ffc7 	bl	80037f8 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 800286a:	6065      	str	r5, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800286c:	3601      	adds	r6, #1
 800286e:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 8002870:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8002872:	b96d      	cbnz	r5, 8002890 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8002874:	6880      	ldr	r0, [r0, #8]
 8002876:	f002 f893 	bl	80049a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800287a:	68a3      	ldr	r3, [r4, #8]
 800287c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800287e:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002880:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002882:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002884:	4293      	cmp	r3, r2
 8002886:	d301      	bcc.n	800288c <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002888:	6823      	ldr	r3, [r4, #0]
 800288a:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 800288c:	2000      	movs	r0, #0
 800288e:	e7ed      	b.n	800286c <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002890:	68c0      	ldr	r0, [r0, #12]
 8002892:	f002 f885 	bl	80049a0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002896:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002898:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800289a:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800289c:	425b      	negs	r3, r3
 800289e:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80028a0:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80028a2:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80028a4:	bf3e      	ittt	cc
 80028a6:	6862      	ldrcc	r2, [r4, #4]
 80028a8:	189b      	addcc	r3, r3, r2
 80028aa:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80028ac:	2d02      	cmp	r5, #2
 80028ae:	d1ed      	bne.n	800288c <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80028b0:	b10e      	cbz	r6, 80028b6 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 80028b2:	3e01      	subs	r6, #1
 80028b4:	e7ea      	b.n	800288c <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 80028b6:	4630      	mov	r0, r6
 80028b8:	e7d8      	b.n	800286c <prvCopyDataToQueue+0x18>

080028ba <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80028ba:	4603      	mov	r3, r0
 80028bc:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80028be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 80028c0:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80028c2:	b162      	cbz	r2, 80028de <prvCopyDataFromQueue+0x24>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80028c4:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80028c6:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80028c8:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80028ca:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80028cc:	60d9      	str	r1, [r3, #12]
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80028ce:	bf24      	itt	cs
 80028d0:	6819      	ldrcs	r1, [r3, #0]
 80028d2:	60d9      	strcs	r1, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80028d4:	68d9      	ldr	r1, [r3, #12]
	}
}
 80028d6:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80028da:	f002 b861 	b.w	80049a0 <memcpy>
}
 80028de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80028e2:	4770      	bx	lr

080028e4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80028e4:	b570      	push	{r4, r5, r6, lr}
 80028e6:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80028e8:	f7ff fd94 	bl	8002414 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80028ec:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80028f0:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 80028f4:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80028f6:	2d00      	cmp	r5, #0
 80028f8:	dc14      	bgt.n	8002924 <prvUnlockQueue+0x40>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80028fa:	23ff      	movs	r3, #255	; 0xff
 80028fc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002900:	f7ff fdaa 	bl	8002458 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002904:	f7ff fd86 	bl	8002414 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002908:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44

		while( cRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800290c:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 8002910:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002912:	2d00      	cmp	r5, #0
 8002914:	dc12      	bgt.n	800293c <prvUnlockQueue+0x58>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002916:	23ff      	movs	r3, #255	; 0xff
 8002918:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 800291c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8002920:	f7ff bd9a 	b.w	8002458 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002924:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002926:	2b00      	cmp	r3, #0
 8002928:	d0e7      	beq.n	80028fa <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800292a:	4630      	mov	r0, r6
 800292c:	f000 fe7c 	bl	8003628 <xTaskRemoveFromEventList>
 8002930:	b108      	cbz	r0, 8002936 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8002932:	f000 ff05 	bl	8003740 <vTaskMissedYield>
 8002936:	3d01      	subs	r5, #1
 8002938:	b26d      	sxtb	r5, r5
 800293a:	e7dc      	b.n	80028f6 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800293c:	6923      	ldr	r3, [r4, #16]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d0e9      	beq.n	8002916 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002942:	4630      	mov	r0, r6
 8002944:	f000 fe70 	bl	8003628 <xTaskRemoveFromEventList>
 8002948:	b108      	cbz	r0, 800294e <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 800294a:	f000 fef9 	bl	8003740 <vTaskMissedYield>
 800294e:	3d01      	subs	r5, #1
 8002950:	b26d      	sxtb	r5, r5
 8002952:	e7de      	b.n	8002912 <prvUnlockQueue+0x2e>

08002954 <xQueueGenericReset>:
{
 8002954:	b538      	push	{r3, r4, r5, lr}
 8002956:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8002958:	4604      	mov	r4, r0
 800295a:	b940      	cbnz	r0, 800296e <xQueueGenericReset+0x1a>
 800295c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002960:	f383 8811 	msr	BASEPRI, r3
 8002964:	f3bf 8f6f 	isb	sy
 8002968:	f3bf 8f4f 	dsb	sy
 800296c:	e7fe      	b.n	800296c <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 800296e:	f7ff fd51 	bl	8002414 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002972:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002974:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002976:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002978:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800297a:	4343      	muls	r3, r0
 800297c:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800297e:	1a1b      	subs	r3, r3, r0
 8002980:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002982:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002984:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002986:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8002988:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800298a:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 800298c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002990:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8002994:	b995      	cbnz	r5, 80029bc <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002996:	6923      	ldr	r3, [r4, #16]
 8002998:	b163      	cbz	r3, 80029b4 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800299a:	f104 0010 	add.w	r0, r4, #16
 800299e:	f000 fe43 	bl	8003628 <xTaskRemoveFromEventList>
 80029a2:	b138      	cbz	r0, 80029b4 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 80029a4:	4b0a      	ldr	r3, [pc, #40]	; (80029d0 <xQueueGenericReset+0x7c>)
 80029a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029aa:	601a      	str	r2, [r3, #0]
 80029ac:	f3bf 8f4f 	dsb	sy
 80029b0:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 80029b4:	f7ff fd50 	bl	8002458 <vPortExitCritical>
}
 80029b8:	2001      	movs	r0, #1
 80029ba:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80029bc:	f104 0010 	add.w	r0, r4, #16
 80029c0:	f7ff fc8b 	bl	80022da <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80029c4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80029c8:	f7ff fc87 	bl	80022da <vListInitialise>
 80029cc:	e7f2      	b.n	80029b4 <xQueueGenericReset+0x60>
 80029ce:	bf00      	nop
 80029d0:	e000ed04 	.word	0xe000ed04

080029d4 <xQueueGenericCreate>:
	{
 80029d4:	b570      	push	{r4, r5, r6, lr}
 80029d6:	460d      	mov	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80029d8:	4606      	mov	r6, r0
 80029da:	b940      	cbnz	r0, 80029ee <xQueueGenericCreate+0x1a>
 80029dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029e0:	f383 8811 	msr	BASEPRI, r3
 80029e4:	f3bf 8f6f 	isb	sy
 80029e8:	f3bf 8f4f 	dsb	sy
 80029ec:	e7fe      	b.n	80029ec <xQueueGenericCreate+0x18>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80029ee:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80029f0:	3048      	adds	r0, #72	; 0x48
 80029f2:	f7ff fe69 	bl	80026c8 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80029f6:	4604      	mov	r4, r0
 80029f8:	b138      	cbz	r0, 8002a0a <xQueueGenericCreate+0x36>
	if( uxItemSize == ( UBaseType_t ) 0 )
 80029fa:	b945      	cbnz	r5, 8002a0e <xQueueGenericCreate+0x3a>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80029fc:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 80029fe:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002a00:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002a02:	2101      	movs	r1, #1
 8002a04:	4620      	mov	r0, r4
 8002a06:	f7ff ffa5 	bl	8002954 <xQueueGenericReset>
	}
 8002a0a:	4620      	mov	r0, r4
 8002a0c:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8002a0e:	f100 0348 	add.w	r3, r0, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002a12:	6003      	str	r3, [r0, #0]
 8002a14:	e7f3      	b.n	80029fe <xQueueGenericCreate+0x2a>
	...

08002a18 <xQueueGenericSend>:
{
 8002a18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002a1c:	4689      	mov	r9, r1
 8002a1e:	9201      	str	r2, [sp, #4]
 8002a20:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8002a22:	4604      	mov	r4, r0
 8002a24:	b940      	cbnz	r0, 8002a38 <xQueueGenericSend+0x20>
 8002a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a2a:	f383 8811 	msr	BASEPRI, r3
 8002a2e:	f3bf 8f6f 	isb	sy
 8002a32:	f3bf 8f4f 	dsb	sy
 8002a36:	e7fe      	b.n	8002a36 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002a38:	2900      	cmp	r1, #0
 8002a3a:	f040 8088 	bne.w	8002b4e <xQueueGenericSend+0x136>
 8002a3e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	f000 8084 	beq.w	8002b4e <xQueueGenericSend+0x136>
 8002a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a4a:	f383 8811 	msr	BASEPRI, r3
 8002a4e:	f3bf 8f6f 	isb	sy
 8002a52:	f3bf 8f4f 	dsb	sy
 8002a56:	e7fe      	b.n	8002a56 <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002a58:	9e01      	ldr	r6, [sp, #4]
 8002a5a:	2e00      	cmp	r6, #0
 8002a5c:	f000 8082 	beq.w	8002b64 <xQueueGenericSend+0x14c>
 8002a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a64:	f383 8811 	msr	BASEPRI, r3
 8002a68:	f3bf 8f6f 	isb	sy
 8002a6c:	f3bf 8f4f 	dsb	sy
 8002a70:	e7fe      	b.n	8002a70 <xQueueGenericSend+0x58>
				if( xTicksToWait == ( TickType_t ) 0 )
 8002a72:	9d01      	ldr	r5, [sp, #4]
 8002a74:	b91d      	cbnz	r5, 8002a7e <xQueueGenericSend+0x66>
					taskEXIT_CRITICAL();
 8002a76:	f7ff fcef 	bl	8002458 <vPortExitCritical>
			return errQUEUE_FULL;
 8002a7a:	2000      	movs	r0, #0
 8002a7c:	e058      	b.n	8002b30 <xQueueGenericSend+0x118>
				else if( xEntryTimeSet == pdFALSE )
 8002a7e:	b916      	cbnz	r6, 8002a86 <xQueueGenericSend+0x6e>
					vTaskSetTimeOutState( &xTimeOut );
 8002a80:	a802      	add	r0, sp, #8
 8002a82:	f000 fe13 	bl	80036ac <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8002a86:	f7ff fce7 	bl	8002458 <vPortExitCritical>
		vTaskSuspendAll();
 8002a8a:	f000 fc09 	bl	80032a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002a8e:	f7ff fcc1 	bl	8002414 <vPortEnterCritical>
 8002a92:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8002a96:	2bff      	cmp	r3, #255	; 0xff
 8002a98:	bf08      	it	eq
 8002a9a:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 8002a9e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8002aa2:	2bff      	cmp	r3, #255	; 0xff
 8002aa4:	bf08      	it	eq
 8002aa6:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 8002aaa:	f7ff fcd5 	bl	8002458 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002aae:	a901      	add	r1, sp, #4
 8002ab0:	a802      	add	r0, sp, #8
 8002ab2:	f000 fe0b 	bl	80036cc <xTaskCheckForTimeOut>
 8002ab6:	2800      	cmp	r0, #0
 8002ab8:	d143      	bne.n	8002b42 <xQueueGenericSend+0x12a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002aba:	f7ff fcab 	bl	8002414 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002abe:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8002ac0:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8002ac2:	f7ff fcc9 	bl	8002458 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002ac6:	42ae      	cmp	r6, r5
 8002ac8:	d135      	bne.n	8002b36 <xQueueGenericSend+0x11e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002aca:	9901      	ldr	r1, [sp, #4]
 8002acc:	f104 0010 	add.w	r0, r4, #16
 8002ad0:	f000 fd72 	bl	80035b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002ad4:	4620      	mov	r0, r4
 8002ad6:	f7ff ff05 	bl	80028e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002ada:	f000 fc81 	bl	80033e0 <xTaskResumeAll>
 8002ade:	b938      	cbnz	r0, 8002af0 <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 8002ae0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002ae4:	f8ca 3000 	str.w	r3, [sl]
 8002ae8:	f3bf 8f4f 	dsb	sy
 8002aec:	f3bf 8f6f 	isb	sy
 8002af0:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8002af2:	f7ff fc8f 	bl	8002414 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002af6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002af8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d301      	bcc.n	8002b02 <xQueueGenericSend+0xea>
 8002afe:	2f02      	cmp	r7, #2
 8002b00:	d1b7      	bne.n	8002a72 <xQueueGenericSend+0x5a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002b02:	463a      	mov	r2, r7
 8002b04:	4649      	mov	r1, r9
 8002b06:	4620      	mov	r0, r4
 8002b08:	f7ff fea4 	bl	8002854 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002b0e:	b11b      	cbz	r3, 8002b18 <xQueueGenericSend+0x100>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b10:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002b14:	f000 fd88 	bl	8003628 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8002b18:	b138      	cbz	r0, 8002b2a <xQueueGenericSend+0x112>
						queueYIELD_IF_USING_PREEMPTION();
 8002b1a:	4b19      	ldr	r3, [pc, #100]	; (8002b80 <xQueueGenericSend+0x168>)
 8002b1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b20:	601a      	str	r2, [r3, #0]
 8002b22:	f3bf 8f4f 	dsb	sy
 8002b26:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8002b2a:	f7ff fc95 	bl	8002458 <vPortExitCritical>
				return pdPASS;
 8002b2e:	2001      	movs	r0, #1
}
 8002b30:	b004      	add	sp, #16
 8002b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 8002b36:	4620      	mov	r0, r4
 8002b38:	f7ff fed4 	bl	80028e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002b3c:	f000 fc50 	bl	80033e0 <xTaskResumeAll>
 8002b40:	e7d6      	b.n	8002af0 <xQueueGenericSend+0xd8>
			prvUnlockQueue( pxQueue );
 8002b42:	4620      	mov	r0, r4
 8002b44:	f7ff fece 	bl	80028e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002b48:	f000 fc4a 	bl	80033e0 <xTaskResumeAll>
 8002b4c:	e795      	b.n	8002a7a <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002b4e:	2f02      	cmp	r7, #2
 8002b50:	d102      	bne.n	8002b58 <xQueueGenericSend+0x140>
 8002b52:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d10a      	bne.n	8002b6e <xQueueGenericSend+0x156>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002b58:	f000 fdf8 	bl	800374c <xTaskGetSchedulerState>
 8002b5c:	2800      	cmp	r0, #0
 8002b5e:	f43f af7b 	beq.w	8002a58 <xQueueGenericSend+0x40>
 8002b62:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8002b64:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 8002b68:	f8df a014 	ldr.w	sl, [pc, #20]	; 8002b80 <xQueueGenericSend+0x168>
 8002b6c:	e7c1      	b.n	8002af2 <xQueueGenericSend+0xda>
 8002b6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b72:	f383 8811 	msr	BASEPRI, r3
 8002b76:	f3bf 8f6f 	isb	sy
 8002b7a:	f3bf 8f4f 	dsb	sy
 8002b7e:	e7fe      	b.n	8002b7e <xQueueGenericSend+0x166>
 8002b80:	e000ed04 	.word	0xe000ed04

08002b84 <xQueueGenericSendFromISR>:
{
 8002b84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b88:	4688      	mov	r8, r1
 8002b8a:	4691      	mov	r9, r2
 8002b8c:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8002b8e:	4604      	mov	r4, r0
 8002b90:	b940      	cbnz	r0, 8002ba4 <xQueueGenericSendFromISR+0x20>
 8002b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b96:	f383 8811 	msr	BASEPRI, r3
 8002b9a:	f3bf 8f6f 	isb	sy
 8002b9e:	f3bf 8f4f 	dsb	sy
 8002ba2:	e7fe      	b.n	8002ba2 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ba4:	bb09      	cbnz	r1, 8002bea <xQueueGenericSendFromISR+0x66>
 8002ba6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002ba8:	b1fb      	cbz	r3, 8002bea <xQueueGenericSendFromISR+0x66>
 8002baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bae:	f383 8811 	msr	BASEPRI, r3
 8002bb2:	f3bf 8f6f 	isb	sy
 8002bb6:	f3bf 8f4f 	dsb	sy
 8002bba:	e7fe      	b.n	8002bba <xQueueGenericSendFromISR+0x36>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002bbc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002bc0:	f000 fd32 	bl	8003628 <xTaskRemoveFromEventList>
 8002bc4:	2800      	cmp	r0, #0
 8002bc6:	d034      	beq.n	8002c32 <xQueueGenericSendFromISR+0xae>
							if( pxHigherPriorityTaskWoken != NULL )
 8002bc8:	f1b9 0f00 	cmp.w	r9, #0
 8002bcc:	d031      	beq.n	8002c32 <xQueueGenericSendFromISR+0xae>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002bce:	2001      	movs	r0, #1
 8002bd0:	f8c9 0000 	str.w	r0, [r9]
	__asm volatile
 8002bd4:	f386 8811 	msr	BASEPRI, r6
}
 8002bd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002bdc:	3501      	adds	r5, #1
 8002bde:	b26d      	sxtb	r5, r5
 8002be0:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8002be4:	e025      	b.n	8002c32 <xQueueGenericSendFromISR+0xae>
			xReturn = errQUEUE_FULL;
 8002be6:	2000      	movs	r0, #0
 8002be8:	e7f4      	b.n	8002bd4 <xQueueGenericSendFromISR+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002bea:	2f02      	cmp	r7, #2
 8002bec:	d102      	bne.n	8002bf4 <xQueueGenericSendFromISR+0x70>
 8002bee:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d120      	bne.n	8002c36 <xQueueGenericSendFromISR+0xb2>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002bf4:	f7ff fd16 	bl	8002624 <vPortValidateInterruptPriority>
	__asm volatile
 8002bf8:	f3ef 8611 	mrs	r6, BASEPRI
 8002bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c00:	f383 8811 	msr	BASEPRI, r3
 8002c04:	f3bf 8f6f 	isb	sy
 8002c08:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002c0c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002c0e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d301      	bcc.n	8002c18 <xQueueGenericSendFromISR+0x94>
 8002c14:	2f02      	cmp	r7, #2
 8002c16:	d1e6      	bne.n	8002be6 <xQueueGenericSendFromISR+0x62>
			const int8_t cTxLock = pxQueue->cTxLock;
 8002c18:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002c1c:	463a      	mov	r2, r7
			const int8_t cTxLock = pxQueue->cTxLock;
 8002c1e:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002c20:	4641      	mov	r1, r8
 8002c22:	4620      	mov	r0, r4
 8002c24:	f7ff fe16 	bl	8002854 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8002c28:	1c6b      	adds	r3, r5, #1
 8002c2a:	d1d7      	bne.n	8002bdc <xQueueGenericSendFromISR+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002c2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1c4      	bne.n	8002bbc <xQueueGenericSendFromISR+0x38>
			xReturn = pdPASS;
 8002c32:	2001      	movs	r0, #1
 8002c34:	e7ce      	b.n	8002bd4 <xQueueGenericSendFromISR+0x50>
	__asm volatile
 8002c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c3a:	f383 8811 	msr	BASEPRI, r3
 8002c3e:	f3bf 8f6f 	isb	sy
 8002c42:	f3bf 8f4f 	dsb	sy
 8002c46:	e7fe      	b.n	8002c46 <xQueueGenericSendFromISR+0xc2>

08002c48 <xQueueGiveFromISR>:
{
 8002c48:	b570      	push	{r4, r5, r6, lr}
 8002c4a:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8002c4c:	4604      	mov	r4, r0
 8002c4e:	b940      	cbnz	r0, 8002c62 <xQueueGiveFromISR+0x1a>
 8002c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c54:	f383 8811 	msr	BASEPRI, r3
 8002c58:	f3bf 8f6f 	isb	sy
 8002c5c:	f3bf 8f4f 	dsb	sy
 8002c60:	e7fe      	b.n	8002c60 <xQueueGiveFromISR+0x18>
	configASSERT( pxQueue->uxItemSize == 0 );
 8002c62:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002c64:	b143      	cbz	r3, 8002c78 <xQueueGiveFromISR+0x30>
 8002c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c6a:	f383 8811 	msr	BASEPRI, r3
 8002c6e:	f3bf 8f6f 	isb	sy
 8002c72:	f3bf 8f4f 	dsb	sy
 8002c76:	e7fe      	b.n	8002c76 <xQueueGiveFromISR+0x2e>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8002c78:	6803      	ldr	r3, [r0, #0]
 8002c7a:	b90b      	cbnz	r3, 8002c80 <xQueueGiveFromISR+0x38>
 8002c7c:	6843      	ldr	r3, [r0, #4]
 8002c7e:	bb73      	cbnz	r3, 8002cde <xQueueGiveFromISR+0x96>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002c80:	f7ff fcd0 	bl	8002624 <vPortValidateInterruptPriority>
	__asm volatile
 8002c84:	f3ef 8611 	mrs	r6, BASEPRI
 8002c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c8c:	f383 8811 	msr	BASEPRI, r3
 8002c90:	f3bf 8f6f 	isb	sy
 8002c94:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002c98:	6ba2      	ldr	r2, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8002c9a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d301      	bcc.n	8002ca4 <xQueueGiveFromISR+0x5c>
			xReturn = errQUEUE_FULL;
 8002ca0:	2000      	movs	r0, #0
 8002ca2:	e014      	b.n	8002cce <xQueueGiveFromISR+0x86>
			const int8_t cTxLock = pxQueue->cTxLock;
 8002ca4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8002ca8:	3201      	adds	r2, #1
			const int8_t cTxLock = pxQueue->cTxLock;
 8002caa:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8002cac:	63a2      	str	r2, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 8002cae:	1c5a      	adds	r2, r3, #1
 8002cb0:	d110      	bne.n	8002cd4 <xQueueGiveFromISR+0x8c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002cb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002cb4:	b90b      	cbnz	r3, 8002cba <xQueueGiveFromISR+0x72>
			xReturn = pdPASS;
 8002cb6:	2001      	movs	r0, #1
 8002cb8:	e009      	b.n	8002cce <xQueueGiveFromISR+0x86>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002cba:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002cbe:	f000 fcb3 	bl	8003628 <xTaskRemoveFromEventList>
 8002cc2:	2800      	cmp	r0, #0
 8002cc4:	d0f7      	beq.n	8002cb6 <xQueueGiveFromISR+0x6e>
							if( pxHigherPriorityTaskWoken != NULL )
 8002cc6:	2d00      	cmp	r5, #0
 8002cc8:	d0f5      	beq.n	8002cb6 <xQueueGiveFromISR+0x6e>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002cca:	2001      	movs	r0, #1
 8002ccc:	6028      	str	r0, [r5, #0]
	__asm volatile
 8002cce:	f386 8811 	msr	BASEPRI, r6
}
 8002cd2:	bd70      	pop	{r4, r5, r6, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	b25b      	sxtb	r3, r3
 8002cd8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002cdc:	e7eb      	b.n	8002cb6 <xQueueGiveFromISR+0x6e>
	__asm volatile
 8002cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ce2:	f383 8811 	msr	BASEPRI, r3
 8002ce6:	f3bf 8f6f 	isb	sy
 8002cea:	f3bf 8f4f 	dsb	sy
 8002cee:	e7fe      	b.n	8002cee <xQueueGiveFromISR+0xa6>

08002cf0 <xQueueGenericReceive>:
{
 8002cf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002cf4:	4688      	mov	r8, r1
 8002cf6:	9201      	str	r2, [sp, #4]
 8002cf8:	4699      	mov	r9, r3
	configASSERT( pxQueue );
 8002cfa:	4604      	mov	r4, r0
 8002cfc:	b940      	cbnz	r0, 8002d10 <xQueueGenericReceive+0x20>
 8002cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d02:	f383 8811 	msr	BASEPRI, r3
 8002d06:	f3bf 8f6f 	isb	sy
 8002d0a:	f3bf 8f4f 	dsb	sy
 8002d0e:	e7fe      	b.n	8002d0e <xQueueGenericReceive+0x1e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002d10:	2900      	cmp	r1, #0
 8002d12:	f040 80a5 	bne.w	8002e60 <xQueueGenericReceive+0x170>
 8002d16:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	f000 80a1 	beq.w	8002e60 <xQueueGenericReceive+0x170>
 8002d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d22:	f383 8811 	msr	BASEPRI, r3
 8002d26:	f3bf 8f6f 	isb	sy
 8002d2a:	f3bf 8f4f 	dsb	sy
 8002d2e:	e7fe      	b.n	8002d2e <xQueueGenericReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002d30:	9e01      	ldr	r6, [sp, #4]
 8002d32:	2e00      	cmp	r6, #0
 8002d34:	f000 809a 	beq.w	8002e6c <xQueueGenericReceive+0x17c>
 8002d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d3c:	f383 8811 	msr	BASEPRI, r3
 8002d40:	f3bf 8f6f 	isb	sy
 8002d44:	f3bf 8f4f 	dsb	sy
 8002d48:	e7fe      	b.n	8002d48 <xQueueGenericReceive+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8002d4c:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d06d      	beq.n	8002e2e <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d52:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002d56:	e05f      	b.n	8002e18 <xQueueGenericReceive+0x128>
				if( xTicksToWait == ( TickType_t ) 0 )
 8002d58:	9d01      	ldr	r5, [sp, #4]
 8002d5a:	b91d      	cbnz	r5, 8002d64 <xQueueGenericReceive+0x74>
					taskEXIT_CRITICAL();
 8002d5c:	f7ff fb7c 	bl	8002458 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8002d60:	4628      	mov	r0, r5
 8002d62:	e067      	b.n	8002e34 <xQueueGenericReceive+0x144>
				else if( xEntryTimeSet == pdFALSE )
 8002d64:	b916      	cbnz	r6, 8002d6c <xQueueGenericReceive+0x7c>
					vTaskSetTimeOutState( &xTimeOut );
 8002d66:	a802      	add	r0, sp, #8
 8002d68:	f000 fca0 	bl	80036ac <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8002d6c:	f7ff fb74 	bl	8002458 <vPortExitCritical>
		vTaskSuspendAll();
 8002d70:	f000 fa96 	bl	80032a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002d74:	f7ff fb4e 	bl	8002414 <vPortEnterCritical>
 8002d78:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8002d7c:	2bff      	cmp	r3, #255	; 0xff
 8002d7e:	bf08      	it	eq
 8002d80:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8002d84:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8002d88:	2bff      	cmp	r3, #255	; 0xff
 8002d8a:	bf08      	it	eq
 8002d8c:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8002d90:	f7ff fb62 	bl	8002458 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002d94:	a901      	add	r1, sp, #4
 8002d96:	a802      	add	r0, sp, #8
 8002d98:	f000 fc98 	bl	80036cc <xTaskCheckForTimeOut>
 8002d9c:	2800      	cmp	r0, #0
 8002d9e:	d152      	bne.n	8002e46 <xQueueGenericReceive+0x156>
	taskENTER_CRITICAL();
 8002da0:	f7ff fb38 	bl	8002414 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002da4:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8002da6:	f7ff fb57 	bl	8002458 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002daa:	2d00      	cmp	r5, #0
 8002dac:	d145      	bne.n	8002e3a <xQueueGenericReceive+0x14a>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002dae:	6823      	ldr	r3, [r4, #0]
 8002db0:	b933      	cbnz	r3, 8002dc0 <xQueueGenericReceive+0xd0>
						taskENTER_CRITICAL();
 8002db2:	f7ff fb2f 	bl	8002414 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8002db6:	6860      	ldr	r0, [r4, #4]
 8002db8:	f000 fcd8 	bl	800376c <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 8002dbc:	f7ff fb4c 	bl	8002458 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002dc0:	9901      	ldr	r1, [sp, #4]
 8002dc2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002dc6:	f000 fbf7 	bl	80035b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002dca:	4620      	mov	r0, r4
 8002dcc:	f7ff fd8a 	bl	80028e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002dd0:	f000 fb06 	bl	80033e0 <xTaskResumeAll>
 8002dd4:	b938      	cbnz	r0, 8002de6 <xQueueGenericReceive+0xf6>
					portYIELD_WITHIN_API();
 8002dd6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002dda:	f8ca 3000 	str.w	r3, [sl]
 8002dde:	f3bf 8f4f 	dsb	sy
 8002de2:	f3bf 8f6f 	isb	sy
 8002de6:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8002de8:	f7ff fb14 	bl	8002414 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002dec:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002dee:	2d00      	cmp	r5, #0
 8002df0:	d0b2      	beq.n	8002d58 <xQueueGenericReceive+0x68>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002df2:	4641      	mov	r1, r8
 8002df4:	4620      	mov	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8002df6:	68e6      	ldr	r6, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002df8:	f7ff fd5f 	bl	80028ba <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 8002dfc:	f1b9 0f00 	cmp.w	r9, #0
 8002e00:	d1a3      	bne.n	8002d4a <xQueueGenericReceive+0x5a>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002e02:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8002e04:	3d01      	subs	r5, #1
 8002e06:	63a5      	str	r5, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002e08:	b913      	cbnz	r3, 8002e10 <xQueueGenericReceive+0x120>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8002e0a:	f000 fd45 	bl	8003898 <pvTaskIncrementMutexHeldCount>
 8002e0e:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e10:	6923      	ldr	r3, [r4, #16]
 8002e12:	b163      	cbz	r3, 8002e2e <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e14:	f104 0010 	add.w	r0, r4, #16
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e18:	f000 fc06 	bl	8003628 <xTaskRemoveFromEventList>
 8002e1c:	b138      	cbz	r0, 8002e2e <xQueueGenericReceive+0x13e>
							queueYIELD_IF_USING_PREEMPTION();
 8002e1e:	4b15      	ldr	r3, [pc, #84]	; (8002e74 <xQueueGenericReceive+0x184>)
 8002e20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e24:	601a      	str	r2, [r3, #0]
 8002e26:	f3bf 8f4f 	dsb	sy
 8002e2a:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8002e2e:	f7ff fb13 	bl	8002458 <vPortExitCritical>
				return pdPASS;
 8002e32:	2001      	movs	r0, #1
}
 8002e34:	b004      	add	sp, #16
 8002e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 8002e3a:	4620      	mov	r0, r4
 8002e3c:	f7ff fd52 	bl	80028e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002e40:	f000 face 	bl	80033e0 <xTaskResumeAll>
 8002e44:	e7cf      	b.n	8002de6 <xQueueGenericReceive+0xf6>
			prvUnlockQueue( pxQueue );
 8002e46:	4620      	mov	r0, r4
 8002e48:	f7ff fd4c 	bl	80028e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002e4c:	f000 fac8 	bl	80033e0 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8002e50:	f7ff fae0 	bl	8002414 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002e54:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8002e56:	f7ff faff 	bl	8002458 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002e5a:	2d00      	cmp	r5, #0
 8002e5c:	d1c3      	bne.n	8002de6 <xQueueGenericReceive+0xf6>
 8002e5e:	e77f      	b.n	8002d60 <xQueueGenericReceive+0x70>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002e60:	f000 fc74 	bl	800374c <xTaskGetSchedulerState>
 8002e64:	2800      	cmp	r0, #0
 8002e66:	f43f af63 	beq.w	8002d30 <xQueueGenericReceive+0x40>
 8002e6a:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8002e6c:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 8002e6e:	f8df a004 	ldr.w	sl, [pc, #4]	; 8002e74 <xQueueGenericReceive+0x184>
 8002e72:	e7b9      	b.n	8002de8 <xQueueGenericReceive+0xf8>
 8002e74:	e000ed04 	.word	0xe000ed04

08002e78 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002e78:	b530      	push	{r4, r5, lr}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002e7a:	4a07      	ldr	r2, [pc, #28]	; (8002e98 <vQueueAddToRegistry+0x20>)
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002e7c:	2300      	movs	r3, #0
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002e7e:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 8002e82:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
 8002e86:	b91d      	cbnz	r5, 8002e90 <vQueueAddToRegistry+0x18>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002e88:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002e8c:	6060      	str	r0, [r4, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002e8e:	bd30      	pop	{r4, r5, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002e90:	3301      	adds	r3, #1
 8002e92:	2b08      	cmp	r3, #8
 8002e94:	d1f3      	bne.n	8002e7e <vQueueAddToRegistry+0x6>
 8002e96:	bd30      	pop	{r4, r5, pc}
 8002e98:	20003e18 	.word	0x20003e18

08002e9c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002e9c:	b570      	push	{r4, r5, r6, lr}
 8002e9e:	4604      	mov	r4, r0
 8002ea0:	460d      	mov	r5, r1
 8002ea2:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002ea4:	f7ff fab6 	bl	8002414 <vPortEnterCritical>
 8002ea8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8002eac:	2bff      	cmp	r3, #255	; 0xff
 8002eae:	bf04      	itt	eq
 8002eb0:	2300      	moveq	r3, #0
 8002eb2:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8002eb6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8002eba:	2bff      	cmp	r3, #255	; 0xff
 8002ebc:	bf04      	itt	eq
 8002ebe:	2300      	moveq	r3, #0
 8002ec0:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8002ec4:	f7ff fac8 	bl	8002458 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002ec8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002eca:	b92b      	cbnz	r3, 8002ed8 <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002ecc:	4632      	mov	r2, r6
 8002ece:	4629      	mov	r1, r5
 8002ed0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002ed4:	f000 fb8a 	bl	80035ec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002ed8:	4620      	mov	r0, r4
	}
 8002eda:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8002ede:	f7ff bd01 	b.w	80028e4 <prvUnlockQueue>
	...

08002ee4 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002ee4:	4a06      	ldr	r2, [pc, #24]	; (8002f00 <prvResetNextTaskUnblockTime+0x1c>)
 8002ee6:	6813      	ldr	r3, [r2, #0]
 8002ee8:	6819      	ldr	r1, [r3, #0]
 8002eea:	4b06      	ldr	r3, [pc, #24]	; (8002f04 <prvResetNextTaskUnblockTime+0x20>)
 8002eec:	b919      	cbnz	r1, 8002ef6 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002eee:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002ef2:	601a      	str	r2, [r3, #0]
 8002ef4:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002ef6:	6812      	ldr	r2, [r2, #0]
 8002ef8:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002efa:	68d2      	ldr	r2, [r2, #12]
 8002efc:	6852      	ldr	r2, [r2, #4]
 8002efe:	e7f8      	b.n	8002ef2 <prvResetNextTaskUnblockTime+0xe>
 8002f00:	20003cb0 	.word	0x20003cb0
 8002f04:	20003d88 	.word	0x20003d88

08002f08 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002f0a:	4b1b      	ldr	r3, [pc, #108]	; (8002f78 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002f0c:	4e1b      	ldr	r6, [pc, #108]	; (8002f7c <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8002f0e:	681d      	ldr	r5, [r3, #0]
{
 8002f10:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002f12:	6830      	ldr	r0, [r6, #0]
 8002f14:	3004      	adds	r0, #4
{
 8002f16:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002f18:	f7ff fa10 	bl	800233c <uxListRemove>
 8002f1c:	4633      	mov	r3, r6
 8002f1e:	b940      	cbnz	r0, 8002f32 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002f20:	6831      	ldr	r1, [r6, #0]
 8002f22:	4e17      	ldr	r6, [pc, #92]	; (8002f80 <prvAddCurrentTaskToDelayedList+0x78>)
 8002f24:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8002f26:	6832      	ldr	r2, [r6, #0]
 8002f28:	2001      	movs	r0, #1
 8002f2a:	4088      	lsls	r0, r1
 8002f2c:	ea22 0200 	bic.w	r2, r2, r0
 8002f30:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002f32:	1c62      	adds	r2, r4, #1
 8002f34:	d107      	bne.n	8002f46 <prvAddCurrentTaskToDelayedList+0x3e>
 8002f36:	b137      	cbz	r7, 8002f46 <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002f38:	6819      	ldr	r1, [r3, #0]
 8002f3a:	4812      	ldr	r0, [pc, #72]	; (8002f84 <prvAddCurrentTaskToDelayedList+0x7c>)
 8002f3c:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002f3e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002f42:	f7ff b9d8 	b.w	80022f6 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002f46:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002f48:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 8002f4a:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002f4c:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8002f4e:	d907      	bls.n	8002f60 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002f50:	4a0d      	ldr	r2, [pc, #52]	; (8002f88 <prvAddCurrentTaskToDelayedList+0x80>)
 8002f52:	6810      	ldr	r0, [r2, #0]
 8002f54:	6819      	ldr	r1, [r3, #0]
}
 8002f56:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002f5a:	3104      	adds	r1, #4
 8002f5c:	f7ff b9d7 	b.w	800230e <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002f60:	4a0a      	ldr	r2, [pc, #40]	; (8002f8c <prvAddCurrentTaskToDelayedList+0x84>)
 8002f62:	6810      	ldr	r0, [r2, #0]
 8002f64:	6819      	ldr	r1, [r3, #0]
 8002f66:	3104      	adds	r1, #4
 8002f68:	f7ff f9d1 	bl	800230e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002f6c:	4b08      	ldr	r3, [pc, #32]	; (8002f90 <prvAddCurrentTaskToDelayedList+0x88>)
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8002f72:	bf38      	it	cc
 8002f74:	601c      	strcc	r4, [r3, #0]
 8002f76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f78:	20003dd0 	.word	0x20003dd0
 8002f7c:	20003cac 	.word	0x20003cac
 8002f80:	20003d58 	.word	0x20003d58
 8002f84:	20003da8 	.word	0x20003da8
 8002f88:	20003cb4 	.word	0x20003cb4
 8002f8c:	20003cb0 	.word	0x20003cb0
 8002f90:	20003d88 	.word	0x20003d88

08002f94 <prvTaskIsTaskSuspended.part.0>:
 8002f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f98:	f383 8811 	msr	BASEPRI, r3
 8002f9c:	f3bf 8f6f 	isb	sy
 8002fa0:	f3bf 8f4f 	dsb	sy
 8002fa4:	e7fe      	b.n	8002fa4 <prvTaskIsTaskSuspended.part.0+0x10>
	...

08002fa8 <xTaskCreate>:
	{
 8002fa8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002fac:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8002fb0:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002fb2:	4650      	mov	r0, sl
	{
 8002fb4:	460f      	mov	r7, r1
 8002fb6:	4699      	mov	r9, r3
 8002fb8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002fba:	f7ff fb85 	bl	80026c8 <pvPortMalloc>
			if( pxStack != NULL )
 8002fbe:	4605      	mov	r5, r0
 8002fc0:	2800      	cmp	r0, #0
 8002fc2:	f000 8096 	beq.w	80030f2 <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8002fc6:	2054      	movs	r0, #84	; 0x54
 8002fc8:	f7ff fb7e 	bl	80026c8 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8002fcc:	4604      	mov	r4, r0
 8002fce:	2800      	cmp	r0, #0
 8002fd0:	f000 808c 	beq.w	80030ec <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002fd4:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 8002fd8:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002fda:	4455      	add	r5, sl
 8002fdc:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002fde:	f025 0a07 	bic.w	sl, r5, #7
 8002fe2:	f100 0234 	add.w	r2, r0, #52	; 0x34
 8002fe6:	370f      	adds	r7, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002fe8:	7859      	ldrb	r1, [r3, #1]
 8002fea:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 8002fee:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8002ff2:	b109      	cbz	r1, 8002ff8 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002ff4:	42bb      	cmp	r3, r7
 8002ff6:	d1f7      	bne.n	8002fe8 <xTaskCreate+0x40>
 8002ff8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8002ffa:	2d06      	cmp	r5, #6
 8002ffc:	bf28      	it	cs
 8002ffe:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003000:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003004:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8003006:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8003008:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800300a:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800300c:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 8003010:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003014:	f7ff f96c 	bl	80022f0 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003018:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800301c:	f104 0018 	add.w	r0, r4, #24
 8003020:	f7ff f966 	bl	80022f0 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8003024:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003028:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800302a:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800302c:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800302e:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003032:	464a      	mov	r2, r9
 8003034:	4641      	mov	r1, r8
 8003036:	4650      	mov	r0, sl
 8003038:	f7ff f9c2 	bl	80023c0 <pxPortInitialiseStack>
 800303c:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 800303e:	b106      	cbz	r6, 8003042 <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003040:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 8003042:	f7ff f9e7 	bl	8002414 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8003046:	4b32      	ldr	r3, [pc, #200]	; (8003110 <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 8003048:	4e32      	ldr	r6, [pc, #200]	; (8003114 <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8003140 <xTaskCreate+0x198>
 8003050:	3201      	adds	r2, #1
 8003052:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8003054:	6835      	ldr	r5, [r6, #0]
 8003056:	2d00      	cmp	r5, #0
 8003058:	d14e      	bne.n	80030f8 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 800305a:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	2b01      	cmp	r3, #1
 8003060:	d11d      	bne.n	800309e <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003062:	eb08 0005 	add.w	r0, r8, r5
 8003066:	3514      	adds	r5, #20
 8003068:	f7ff f937 	bl	80022da <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800306c:	2d8c      	cmp	r5, #140	; 0x8c
 800306e:	d1f8      	bne.n	8003062 <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8003070:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8003144 <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8003074:	4d28      	ldr	r5, [pc, #160]	; (8003118 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 8003076:	4648      	mov	r0, r9
 8003078:	f7ff f92f 	bl	80022da <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800307c:	4628      	mov	r0, r5
 800307e:	f7ff f92c 	bl	80022da <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003082:	4826      	ldr	r0, [pc, #152]	; (800311c <xTaskCreate+0x174>)
 8003084:	f7ff f929 	bl	80022da <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8003088:	4825      	ldr	r0, [pc, #148]	; (8003120 <xTaskCreate+0x178>)
 800308a:	f7ff f926 	bl	80022da <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800308e:	4825      	ldr	r0, [pc, #148]	; (8003124 <xTaskCreate+0x17c>)
 8003090:	f7ff f923 	bl	80022da <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8003094:	4b24      	ldr	r3, [pc, #144]	; (8003128 <xTaskCreate+0x180>)
 8003096:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800309a:	4b24      	ldr	r3, [pc, #144]	; (800312c <xTaskCreate+0x184>)
 800309c:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 800309e:	4a24      	ldr	r2, [pc, #144]	; (8003130 <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 80030a0:	4924      	ldr	r1, [pc, #144]	; (8003134 <xTaskCreate+0x18c>)
		uxTaskNumber++;
 80030a2:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80030a4:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 80030a6:	3301      	adds	r3, #1
 80030a8:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80030aa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80030ac:	2501      	movs	r5, #1
 80030ae:	fa05 f302 	lsl.w	r3, r5, r2
 80030b2:	4303      	orrs	r3, r0
 80030b4:	2014      	movs	r0, #20
 80030b6:	600b      	str	r3, [r1, #0]
 80030b8:	fb00 8002 	mla	r0, r0, r2, r8
 80030bc:	4639      	mov	r1, r7
 80030be:	f7ff f91a 	bl	80022f6 <vListInsertEnd>
	taskEXIT_CRITICAL();
 80030c2:	f7ff f9c9 	bl	8002458 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80030c6:	4b1c      	ldr	r3, [pc, #112]	; (8003138 <xTaskCreate+0x190>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	b163      	cbz	r3, 80030e6 <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80030cc:	6833      	ldr	r3, [r6, #0]
 80030ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030d0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d207      	bcs.n	80030e6 <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 80030d6:	4b19      	ldr	r3, [pc, #100]	; (800313c <xTaskCreate+0x194>)
 80030d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030dc:	601a      	str	r2, [r3, #0]
 80030de:	f3bf 8f4f 	dsb	sy
 80030e2:	f3bf 8f6f 	isb	sy
	}
 80030e6:	4628      	mov	r0, r5
 80030e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 80030ec:	4628      	mov	r0, r5
 80030ee:	f7ff fb79 	bl	80027e4 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80030f2:	f04f 35ff 	mov.w	r5, #4294967295
 80030f6:	e7f6      	b.n	80030e6 <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 80030f8:	4b0f      	ldr	r3, [pc, #60]	; (8003138 <xTaskCreate+0x190>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d1ce      	bne.n	800309e <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003100:	6833      	ldr	r3, [r6, #0]
 8003102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003104:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003106:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8003108:	bf98      	it	ls
 800310a:	6034      	strls	r4, [r6, #0]
 800310c:	e7c7      	b.n	800309e <xTaskCreate+0xf6>
 800310e:	bf00      	nop
 8003110:	20003d44 	.word	0x20003d44
 8003114:	20003cac 	.word	0x20003cac
 8003118:	20003d70 	.word	0x20003d70
 800311c:	20003d90 	.word	0x20003d90
 8003120:	20003dbc 	.word	0x20003dbc
 8003124:	20003da8 	.word	0x20003da8
 8003128:	20003cb0 	.word	0x20003cb0
 800312c:	20003cb4 	.word	0x20003cb4
 8003130:	20003d54 	.word	0x20003d54
 8003134:	20003d58 	.word	0x20003d58
 8003138:	20003da4 	.word	0x20003da4
 800313c:	e000ed04 	.word	0xe000ed04
 8003140:	20003cb8 	.word	0x20003cb8
 8003144:	20003d5c 	.word	0x20003d5c

08003148 <vTaskDelete>:
	{
 8003148:	b570      	push	{r4, r5, r6, lr}
 800314a:	4604      	mov	r4, r0
 800314c:	4d2a      	ldr	r5, [pc, #168]	; (80031f8 <vTaskDelete+0xb0>)
		taskENTER_CRITICAL();
 800314e:	f7ff f961 	bl	8002414 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8003152:	b904      	cbnz	r4, 8003156 <vTaskDelete+0xe>
 8003154:	682c      	ldr	r4, [r5, #0]
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003156:	1d26      	adds	r6, r4, #4
 8003158:	4630      	mov	r0, r6
 800315a:	f7ff f8ef 	bl	800233c <uxListRemove>
 800315e:	b960      	cbnz	r0, 800317a <vTaskDelete+0x32>
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003160:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003162:	4b26      	ldr	r3, [pc, #152]	; (80031fc <vTaskDelete+0xb4>)
 8003164:	2114      	movs	r1, #20
 8003166:	4341      	muls	r1, r0
 8003168:	585b      	ldr	r3, [r3, r1]
 800316a:	b933      	cbnz	r3, 800317a <vTaskDelete+0x32>
 800316c:	4924      	ldr	r1, [pc, #144]	; (8003200 <vTaskDelete+0xb8>)
 800316e:	2201      	movs	r2, #1
 8003170:	680b      	ldr	r3, [r1, #0]
 8003172:	4082      	lsls	r2, r0
 8003174:	ea23 0302 	bic.w	r3, r3, r2
 8003178:	600b      	str	r3, [r1, #0]
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800317a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800317c:	b11b      	cbz	r3, 8003186 <vTaskDelete+0x3e>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800317e:	f104 0018 	add.w	r0, r4, #24
 8003182:	f7ff f8db 	bl	800233c <uxListRemove>
			uxTaskNumber++;
 8003186:	4a1f      	ldr	r2, [pc, #124]	; (8003204 <vTaskDelete+0xbc>)
 8003188:	6813      	ldr	r3, [r2, #0]
 800318a:	3301      	adds	r3, #1
 800318c:	6013      	str	r3, [r2, #0]
			if( pxTCB == pxCurrentTCB )
 800318e:	682b      	ldr	r3, [r5, #0]
 8003190:	429c      	cmp	r4, r3
 8003192:	d11b      	bne.n	80031cc <vTaskDelete+0x84>
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8003194:	4631      	mov	r1, r6
 8003196:	481c      	ldr	r0, [pc, #112]	; (8003208 <vTaskDelete+0xc0>)
 8003198:	f7ff f8ad 	bl	80022f6 <vListInsertEnd>
				++uxDeletedTasksWaitingCleanUp;
 800319c:	4a1b      	ldr	r2, [pc, #108]	; (800320c <vTaskDelete+0xc4>)
 800319e:	6813      	ldr	r3, [r2, #0]
 80031a0:	3301      	adds	r3, #1
 80031a2:	6013      	str	r3, [r2, #0]
		taskEXIT_CRITICAL();
 80031a4:	f7ff f958 	bl	8002458 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 80031a8:	4b19      	ldr	r3, [pc, #100]	; (8003210 <vTaskDelete+0xc8>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	b31b      	cbz	r3, 80031f6 <vTaskDelete+0xae>
			if( pxTCB == pxCurrentTCB )
 80031ae:	682b      	ldr	r3, [r5, #0]
 80031b0:	429c      	cmp	r4, r3
 80031b2:	d120      	bne.n	80031f6 <vTaskDelete+0xae>
				configASSERT( uxSchedulerSuspended == 0 );
 80031b4:	4b17      	ldr	r3, [pc, #92]	; (8003214 <vTaskDelete+0xcc>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	b1ab      	cbz	r3, 80031e6 <vTaskDelete+0x9e>
 80031ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031be:	f383 8811 	msr	BASEPRI, r3
 80031c2:	f3bf 8f6f 	isb	sy
 80031c6:	f3bf 8f4f 	dsb	sy
 80031ca:	e7fe      	b.n	80031ca <vTaskDelete+0x82>
				--uxCurrentNumberOfTasks;
 80031cc:	4a12      	ldr	r2, [pc, #72]	; (8003218 <vTaskDelete+0xd0>)
			vPortFree( pxTCB->pxStack );
 80031ce:	6b20      	ldr	r0, [r4, #48]	; 0x30
				--uxCurrentNumberOfTasks;
 80031d0:	6813      	ldr	r3, [r2, #0]
 80031d2:	3b01      	subs	r3, #1
 80031d4:	6013      	str	r3, [r2, #0]
			vPortFree( pxTCB->pxStack );
 80031d6:	f7ff fb05 	bl	80027e4 <vPortFree>
			vPortFree( pxTCB );
 80031da:	4620      	mov	r0, r4
 80031dc:	f7ff fb02 	bl	80027e4 <vPortFree>
				prvResetNextTaskUnblockTime();
 80031e0:	f7ff fe80 	bl	8002ee4 <prvResetNextTaskUnblockTime>
 80031e4:	e7de      	b.n	80031a4 <vTaskDelete+0x5c>
				portYIELD_WITHIN_API();
 80031e6:	4b0d      	ldr	r3, [pc, #52]	; (800321c <vTaskDelete+0xd4>)
 80031e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031ec:	601a      	str	r2, [r3, #0]
 80031ee:	f3bf 8f4f 	dsb	sy
 80031f2:	f3bf 8f6f 	isb	sy
 80031f6:	bd70      	pop	{r4, r5, r6, pc}
 80031f8:	20003cac 	.word	0x20003cac
 80031fc:	20003cb8 	.word	0x20003cb8
 8003200:	20003d58 	.word	0x20003d58
 8003204:	20003d54 	.word	0x20003d54
 8003208:	20003dbc 	.word	0x20003dbc
 800320c:	20003d48 	.word	0x20003d48
 8003210:	20003da4 	.word	0x20003da4
 8003214:	20003d50 	.word	0x20003d50
 8003218:	20003d44 	.word	0x20003d44
 800321c:	e000ed04 	.word	0xe000ed04

08003220 <vTaskStartScheduler>:
{
 8003220:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 8003222:	4b19      	ldr	r3, [pc, #100]	; (8003288 <vTaskStartScheduler+0x68>)
 8003224:	9301      	str	r3, [sp, #4]
 8003226:	2400      	movs	r4, #0
 8003228:	9400      	str	r4, [sp, #0]
 800322a:	4623      	mov	r3, r4
 800322c:	2280      	movs	r2, #128	; 0x80
 800322e:	4917      	ldr	r1, [pc, #92]	; (800328c <vTaskStartScheduler+0x6c>)
 8003230:	4817      	ldr	r0, [pc, #92]	; (8003290 <vTaskStartScheduler+0x70>)
 8003232:	f7ff feb9 	bl	8002fa8 <xTaskCreate>
		if( xReturn == pdPASS )
 8003236:	2801      	cmp	r0, #1
 8003238:	d118      	bne.n	800326c <vTaskStartScheduler+0x4c>
			xReturn = xTimerCreateTimerTask();
 800323a:	f000 fb83 	bl	8003944 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 800323e:	2801      	cmp	r0, #1
 8003240:	d114      	bne.n	800326c <vTaskStartScheduler+0x4c>
 8003242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003246:	f383 8811 	msr	BASEPRI, r3
 800324a:	f3bf 8f6f 	isb	sy
 800324e:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8003252:	4b10      	ldr	r3, [pc, #64]	; (8003294 <vTaskStartScheduler+0x74>)
 8003254:	f04f 32ff 	mov.w	r2, #4294967295
 8003258:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800325a:	4b0f      	ldr	r3, [pc, #60]	; (8003298 <vTaskStartScheduler+0x78>)
 800325c:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800325e:	4b0f      	ldr	r3, [pc, #60]	; (800329c <vTaskStartScheduler+0x7c>)
 8003260:	601c      	str	r4, [r3, #0]
}
 8003262:	b002      	add	sp, #8
 8003264:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8003268:	f7ff b966 	b.w	8002538 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800326c:	3001      	adds	r0, #1
 800326e:	d108      	bne.n	8003282 <vTaskStartScheduler+0x62>
 8003270:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003274:	f383 8811 	msr	BASEPRI, r3
 8003278:	f3bf 8f6f 	isb	sy
 800327c:	f3bf 8f4f 	dsb	sy
 8003280:	e7fe      	b.n	8003280 <vTaskStartScheduler+0x60>
}
 8003282:	b002      	add	sp, #8
 8003284:	bd10      	pop	{r4, pc}
 8003286:	bf00      	nop
 8003288:	20003d84 	.word	0x20003d84
 800328c:	08004c44 	.word	0x08004c44
 8003290:	080034d1 	.word	0x080034d1
 8003294:	20003d88 	.word	0x20003d88
 8003298:	20003da4 	.word	0x20003da4
 800329c:	20003dd0 	.word	0x20003dd0

080032a0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80032a0:	4a02      	ldr	r2, [pc, #8]	; (80032ac <vTaskSuspendAll+0xc>)
 80032a2:	6813      	ldr	r3, [r2, #0]
 80032a4:	3301      	adds	r3, #1
 80032a6:	6013      	str	r3, [r2, #0]
 80032a8:	4770      	bx	lr
 80032aa:	bf00      	nop
 80032ac:	20003d50 	.word	0x20003d50

080032b0 <xTaskGetTickCount>:
		xTicks = xTickCount;
 80032b0:	4b01      	ldr	r3, [pc, #4]	; (80032b8 <xTaskGetTickCount+0x8>)
 80032b2:	6818      	ldr	r0, [r3, #0]
}
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop
 80032b8:	20003dd0 	.word	0x20003dd0

080032bc <xTaskIncrementTick>:
{
 80032bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80032c0:	4b3c      	ldr	r3, [pc, #240]	; (80033b4 <xTaskIncrementTick+0xf8>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d153      	bne.n	8003370 <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + 1;
 80032c8:	4b3b      	ldr	r3, [pc, #236]	; (80033b8 <xTaskIncrementTick+0xfc>)
 80032ca:	681c      	ldr	r4, [r3, #0]
 80032cc:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 80032ce:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 80032d0:	b9bc      	cbnz	r4, 8003302 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 80032d2:	4b3a      	ldr	r3, [pc, #232]	; (80033bc <xTaskIncrementTick+0x100>)
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	6812      	ldr	r2, [r2, #0]
 80032d8:	b142      	cbz	r2, 80032ec <xTaskIncrementTick+0x30>
 80032da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032de:	f383 8811 	msr	BASEPRI, r3
 80032e2:	f3bf 8f6f 	isb	sy
 80032e6:	f3bf 8f4f 	dsb	sy
 80032ea:	e7fe      	b.n	80032ea <xTaskIncrementTick+0x2e>
 80032ec:	4a34      	ldr	r2, [pc, #208]	; (80033c0 <xTaskIncrementTick+0x104>)
 80032ee:	6819      	ldr	r1, [r3, #0]
 80032f0:	6810      	ldr	r0, [r2, #0]
 80032f2:	6018      	str	r0, [r3, #0]
 80032f4:	6011      	str	r1, [r2, #0]
 80032f6:	4a33      	ldr	r2, [pc, #204]	; (80033c4 <xTaskIncrementTick+0x108>)
 80032f8:	6813      	ldr	r3, [r2, #0]
 80032fa:	3301      	adds	r3, #1
 80032fc:	6013      	str	r3, [r2, #0]
 80032fe:	f7ff fdf1 	bl	8002ee4 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003302:	4d31      	ldr	r5, [pc, #196]	; (80033c8 <xTaskIncrementTick+0x10c>)
 8003304:	4f31      	ldr	r7, [pc, #196]	; (80033cc <xTaskIncrementTick+0x110>)
 8003306:	682b      	ldr	r3, [r5, #0]
 8003308:	429c      	cmp	r4, r3
 800330a:	f04f 0b00 	mov.w	fp, #0
 800330e:	d33e      	bcc.n	800338e <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003310:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 80033bc <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 8003314:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 80033dc <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003318:	f8d8 2000 	ldr.w	r2, [r8]
 800331c:	6812      	ldr	r2, [r2, #0]
 800331e:	bb72      	cbnz	r2, 800337e <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003320:	f04f 32ff 	mov.w	r2, #4294967295
 8003324:	602a      	str	r2, [r5, #0]
					break;
 8003326:	e032      	b.n	800338e <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003328:	f106 0a04 	add.w	sl, r6, #4
 800332c:	4650      	mov	r0, sl
 800332e:	f7ff f805 	bl	800233c <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003332:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8003334:	b119      	cbz	r1, 800333e <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003336:	f106 0018 	add.w	r0, r6, #24
 800333a:	f7fe ffff 	bl	800233c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800333e:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8003340:	f8d9 3000 	ldr.w	r3, [r9]
 8003344:	2201      	movs	r2, #1
 8003346:	fa02 f100 	lsl.w	r1, r2, r0
 800334a:	4319      	orrs	r1, r3
 800334c:	4b20      	ldr	r3, [pc, #128]	; (80033d0 <xTaskIncrementTick+0x114>)
 800334e:	f8c9 1000 	str.w	r1, [r9]
 8003352:	f04f 0e14 	mov.w	lr, #20
 8003356:	4651      	mov	r1, sl
 8003358:	fb0e 3000 	mla	r0, lr, r0, r3
 800335c:	f7fe ffcb 	bl	80022f6 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003360:	6838      	ldr	r0, [r7, #0]
 8003362:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8003364:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8003366:	4291      	cmp	r1, r2
 8003368:	bf28      	it	cs
 800336a:	f04f 0b01 	movcs.w	fp, #1
 800336e:	e7d3      	b.n	8003318 <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8003370:	4a18      	ldr	r2, [pc, #96]	; (80033d4 <xTaskIncrementTick+0x118>)
 8003372:	6813      	ldr	r3, [r2, #0]
 8003374:	3301      	adds	r3, #1
 8003376:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8003378:	f04f 0b00 	mov.w	fp, #0
 800337c:	e011      	b.n	80033a2 <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800337e:	f8d8 2000 	ldr.w	r2, [r8]
 8003382:	68d2      	ldr	r2, [r2, #12]
 8003384:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003386:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8003388:	428c      	cmp	r4, r1
 800338a:	d2cd      	bcs.n	8003328 <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 800338c:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800338e:	683a      	ldr	r2, [r7, #0]
 8003390:	4b0f      	ldr	r3, [pc, #60]	; (80033d0 <xTaskIncrementTick+0x114>)
 8003392:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003394:	2214      	movs	r2, #20
 8003396:	434a      	muls	r2, r1
 8003398:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 800339a:	2a02      	cmp	r2, #2
 800339c:	bf28      	it	cs
 800339e:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 80033a2:	4a0d      	ldr	r2, [pc, #52]	; (80033d8 <xTaskIncrementTick+0x11c>)
 80033a4:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 80033a6:	2a00      	cmp	r2, #0
 80033a8:	bf18      	it	ne
 80033aa:	f04f 0b01 	movne.w	fp, #1
}
 80033ae:	4658      	mov	r0, fp
 80033b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033b4:	20003d50 	.word	0x20003d50
 80033b8:	20003dd0 	.word	0x20003dd0
 80033bc:	20003cb0 	.word	0x20003cb0
 80033c0:	20003cb4 	.word	0x20003cb4
 80033c4:	20003d8c 	.word	0x20003d8c
 80033c8:	20003d88 	.word	0x20003d88
 80033cc:	20003cac 	.word	0x20003cac
 80033d0:	20003cb8 	.word	0x20003cb8
 80033d4:	20003d4c 	.word	0x20003d4c
 80033d8:	20003dd4 	.word	0x20003dd4
 80033dc:	20003d58 	.word	0x20003d58

080033e0 <xTaskResumeAll>:
{
 80033e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 80033e4:	4c31      	ldr	r4, [pc, #196]	; (80034ac <xTaskResumeAll+0xcc>)
 80033e6:	6823      	ldr	r3, [r4, #0]
 80033e8:	b943      	cbnz	r3, 80033fc <xTaskResumeAll+0x1c>
 80033ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033ee:	f383 8811 	msr	BASEPRI, r3
 80033f2:	f3bf 8f6f 	isb	sy
 80033f6:	f3bf 8f4f 	dsb	sy
 80033fa:	e7fe      	b.n	80033fa <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 80033fc:	f7ff f80a 	bl	8002414 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8003400:	6823      	ldr	r3, [r4, #0]
 8003402:	3b01      	subs	r3, #1
 8003404:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003406:	6824      	ldr	r4, [r4, #0]
 8003408:	b12c      	cbz	r4, 8003416 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 800340a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800340c:	f7ff f824 	bl	8002458 <vPortExitCritical>
}
 8003410:	4620      	mov	r0, r4
 8003412:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003416:	4b26      	ldr	r3, [pc, #152]	; (80034b0 <xTaskResumeAll+0xd0>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d0f5      	beq.n	800340a <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800341e:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 80034c8 <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 8003422:	4f24      	ldr	r7, [pc, #144]	; (80034b4 <xTaskResumeAll+0xd4>)
 8003424:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 80034cc <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003428:	f8d9 3000 	ldr.w	r3, [r9]
 800342c:	b9e3      	cbnz	r3, 8003468 <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 800342e:	b10c      	cbz	r4, 8003434 <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 8003430:	f7ff fd58 	bl	8002ee4 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003434:	4d20      	ldr	r5, [pc, #128]	; (80034b8 <xTaskResumeAll+0xd8>)
 8003436:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003438:	b144      	cbz	r4, 800344c <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 800343a:	4e20      	ldr	r6, [pc, #128]	; (80034bc <xTaskResumeAll+0xdc>)
 800343c:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 800343e:	f7ff ff3d 	bl	80032bc <xTaskIncrementTick>
 8003442:	b100      	cbz	r0, 8003446 <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 8003444:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003446:	3c01      	subs	r4, #1
 8003448:	d1f9      	bne.n	800343e <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 800344a:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 800344c:	4b1b      	ldr	r3, [pc, #108]	; (80034bc <xTaskResumeAll+0xdc>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d0da      	beq.n	800340a <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8003454:	4b1a      	ldr	r3, [pc, #104]	; (80034c0 <xTaskResumeAll+0xe0>)
 8003456:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800345a:	601a      	str	r2, [r3, #0]
 800345c:	f3bf 8f4f 	dsb	sy
 8003460:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8003464:	2401      	movs	r4, #1
 8003466:	e7d1      	b.n	800340c <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003468:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800346c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800346e:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003470:	f104 0018 	add.w	r0, r4, #24
 8003474:	f7fe ff62 	bl	800233c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003478:	4630      	mov	r0, r6
 800347a:	f7fe ff5f 	bl	800233c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800347e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003480:	6839      	ldr	r1, [r7, #0]
 8003482:	2501      	movs	r5, #1
 8003484:	fa05 f302 	lsl.w	r3, r5, r2
 8003488:	2014      	movs	r0, #20
 800348a:	430b      	orrs	r3, r1
 800348c:	fb00 8002 	mla	r0, r0, r2, r8
 8003490:	4631      	mov	r1, r6
 8003492:	603b      	str	r3, [r7, #0]
 8003494:	f7fe ff2f 	bl	80022f6 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003498:	4b0a      	ldr	r3, [pc, #40]	; (80034c4 <xTaskResumeAll+0xe4>)
 800349a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a0:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 80034a2:	bf24      	itt	cs
 80034a4:	4b05      	ldrcs	r3, [pc, #20]	; (80034bc <xTaskResumeAll+0xdc>)
 80034a6:	601d      	strcs	r5, [r3, #0]
 80034a8:	e7be      	b.n	8003428 <xTaskResumeAll+0x48>
 80034aa:	bf00      	nop
 80034ac:	20003d50 	.word	0x20003d50
 80034b0:	20003d44 	.word	0x20003d44
 80034b4:	20003d58 	.word	0x20003d58
 80034b8:	20003d4c 	.word	0x20003d4c
 80034bc:	20003dd4 	.word	0x20003dd4
 80034c0:	e000ed04 	.word	0xe000ed04
 80034c4:	20003cac 	.word	0x20003cac
 80034c8:	20003d90 	.word	0x20003d90
 80034cc:	20003cb8 	.word	0x20003cb8

080034d0 <prvIdleTask>:
{
 80034d0:	b508      	push	{r3, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 80034d2:	4e17      	ldr	r6, [pc, #92]	; (8003530 <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80034d4:	4c17      	ldr	r4, [pc, #92]	; (8003534 <prvIdleTask+0x64>)
 80034d6:	6823      	ldr	r3, [r4, #0]
 80034d8:	b963      	cbnz	r3, 80034f4 <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80034da:	4b17      	ldr	r3, [pc, #92]	; (8003538 <prvIdleTask+0x68>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2b01      	cmp	r3, #1
 80034e0:	d9f8      	bls.n	80034d4 <prvIdleTask+0x4>
				taskYIELD();
 80034e2:	4b16      	ldr	r3, [pc, #88]	; (800353c <prvIdleTask+0x6c>)
 80034e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034e8:	601a      	str	r2, [r3, #0]
 80034ea:	f3bf 8f4f 	dsb	sy
 80034ee:	f3bf 8f6f 	isb	sy
 80034f2:	e7ef      	b.n	80034d4 <prvIdleTask+0x4>
			vTaskSuspendAll();
 80034f4:	f7ff fed4 	bl	80032a0 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 80034f8:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 80034fa:	f7ff ff71 	bl	80033e0 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 80034fe:	2d00      	cmp	r5, #0
 8003500:	d0e9      	beq.n	80034d6 <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 8003502:	f7fe ff87 	bl	8002414 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003506:	68f3      	ldr	r3, [r6, #12]
 8003508:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800350a:	1d28      	adds	r0, r5, #4
 800350c:	f7fe ff16 	bl	800233c <uxListRemove>
					--uxCurrentNumberOfTasks;
 8003510:	4a0b      	ldr	r2, [pc, #44]	; (8003540 <prvIdleTask+0x70>)
 8003512:	6813      	ldr	r3, [r2, #0]
 8003514:	3b01      	subs	r3, #1
 8003516:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8003518:	6823      	ldr	r3, [r4, #0]
 800351a:	3b01      	subs	r3, #1
 800351c:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 800351e:	f7fe ff9b 	bl	8002458 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8003522:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8003524:	f7ff f95e 	bl	80027e4 <vPortFree>
			vPortFree( pxTCB );
 8003528:	4628      	mov	r0, r5
 800352a:	f7ff f95b 	bl	80027e4 <vPortFree>
 800352e:	e7d2      	b.n	80034d6 <prvIdleTask+0x6>
 8003530:	20003dbc 	.word	0x20003dbc
 8003534:	20003d48 	.word	0x20003d48
 8003538:	20003cb8 	.word	0x20003cb8
 800353c:	e000ed04 	.word	0xe000ed04
 8003540:	20003d44 	.word	0x20003d44

08003544 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003544:	4b17      	ldr	r3, [pc, #92]	; (80035a4 <vTaskSwitchContext+0x60>)
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	4b17      	ldr	r3, [pc, #92]	; (80035a8 <vTaskSwitchContext+0x64>)
{
 800354a:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800354c:	b112      	cbz	r2, 8003554 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 800354e:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003550:	601a      	str	r2, [r3, #0]
 8003552:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8003554:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003556:	4b15      	ldr	r3, [pc, #84]	; (80035ac <vTaskSwitchContext+0x68>)
 8003558:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800355a:	fab3 f383 	clz	r3, r3
 800355e:	b2db      	uxtb	r3, r3
 8003560:	f1c3 031f 	rsb	r3, r3, #31
 8003564:	2214      	movs	r2, #20
 8003566:	4912      	ldr	r1, [pc, #72]	; (80035b0 <vTaskSwitchContext+0x6c>)
 8003568:	435a      	muls	r2, r3
 800356a:	1888      	adds	r0, r1, r2
 800356c:	588c      	ldr	r4, [r1, r2]
 800356e:	b944      	cbnz	r4, 8003582 <vTaskSwitchContext+0x3e>
	__asm volatile
 8003570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003574:	f383 8811 	msr	BASEPRI, r3
 8003578:	f3bf 8f6f 	isb	sy
 800357c:	f3bf 8f4f 	dsb	sy
 8003580:	e7fe      	b.n	8003580 <vTaskSwitchContext+0x3c>
 8003582:	6844      	ldr	r4, [r0, #4]
 8003584:	3208      	adds	r2, #8
 8003586:	6864      	ldr	r4, [r4, #4]
 8003588:	6044      	str	r4, [r0, #4]
 800358a:	440a      	add	r2, r1
 800358c:	4294      	cmp	r4, r2
 800358e:	bf04      	itt	eq
 8003590:	6862      	ldreq	r2, [r4, #4]
 8003592:	6042      	streq	r2, [r0, #4]
 8003594:	2214      	movs	r2, #20
 8003596:	fb02 1303 	mla	r3, r2, r3, r1
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	68da      	ldr	r2, [r3, #12]
 800359e:	4b05      	ldr	r3, [pc, #20]	; (80035b4 <vTaskSwitchContext+0x70>)
 80035a0:	e7d6      	b.n	8003550 <vTaskSwitchContext+0xc>
 80035a2:	bf00      	nop
 80035a4:	20003d50 	.word	0x20003d50
 80035a8:	20003dd4 	.word	0x20003dd4
 80035ac:	20003d58 	.word	0x20003d58
 80035b0:	20003cb8 	.word	0x20003cb8
 80035b4:	20003cac 	.word	0x20003cac

080035b8 <vTaskPlaceOnEventList>:
{
 80035b8:	b510      	push	{r4, lr}
 80035ba:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 80035bc:	b940      	cbnz	r0, 80035d0 <vTaskPlaceOnEventList+0x18>
 80035be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035c2:	f383 8811 	msr	BASEPRI, r3
 80035c6:	f3bf 8f6f 	isb	sy
 80035ca:	f3bf 8f4f 	dsb	sy
 80035ce:	e7fe      	b.n	80035ce <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80035d0:	4b05      	ldr	r3, [pc, #20]	; (80035e8 <vTaskPlaceOnEventList+0x30>)
 80035d2:	6819      	ldr	r1, [r3, #0]
 80035d4:	3118      	adds	r1, #24
 80035d6:	f7fe fe9a 	bl	800230e <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80035da:	4620      	mov	r0, r4
 80035dc:	2101      	movs	r1, #1
}
 80035de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80035e2:	f7ff bc91 	b.w	8002f08 <prvAddCurrentTaskToDelayedList>
 80035e6:	bf00      	nop
 80035e8:	20003cac 	.word	0x20003cac

080035ec <vTaskPlaceOnEventListRestricted>:
	{
 80035ec:	b538      	push	{r3, r4, r5, lr}
 80035ee:	460d      	mov	r5, r1
 80035f0:	4614      	mov	r4, r2
		configASSERT( pxEventList );
 80035f2:	b940      	cbnz	r0, 8003606 <vTaskPlaceOnEventListRestricted+0x1a>
 80035f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035f8:	f383 8811 	msr	BASEPRI, r3
 80035fc:	f3bf 8f6f 	isb	sy
 8003600:	f3bf 8f4f 	dsb	sy
 8003604:	e7fe      	b.n	8003604 <vTaskPlaceOnEventListRestricted+0x18>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003606:	4b07      	ldr	r3, [pc, #28]	; (8003624 <vTaskPlaceOnEventListRestricted+0x38>)
 8003608:	6819      	ldr	r1, [r3, #0]
 800360a:	3118      	adds	r1, #24
 800360c:	f7fe fe73 	bl	80022f6 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8003610:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003612:	4621      	mov	r1, r4
 8003614:	bf0c      	ite	eq
 8003616:	4628      	moveq	r0, r5
 8003618:	f04f 30ff 	movne.w	r0, #4294967295
	}
 800361c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003620:	f7ff bc72 	b.w	8002f08 <prvAddCurrentTaskToDelayedList>
 8003624:	20003cac 	.word	0x20003cac

08003628 <xTaskRemoveFromEventList>:
{
 8003628:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800362a:	68c3      	ldr	r3, [r0, #12]
 800362c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800362e:	b944      	cbnz	r4, 8003642 <xTaskRemoveFromEventList+0x1a>
 8003630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003634:	f383 8811 	msr	BASEPRI, r3
 8003638:	f3bf 8f6f 	isb	sy
 800363c:	f3bf 8f4f 	dsb	sy
 8003640:	e7fe      	b.n	8003640 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003642:	f104 0518 	add.w	r5, r4, #24
 8003646:	4628      	mov	r0, r5
 8003648:	f7fe fe78 	bl	800233c <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800364c:	4b11      	ldr	r3, [pc, #68]	; (8003694 <xTaskRemoveFromEventList+0x6c>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	b9e3      	cbnz	r3, 800368c <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003652:	1d25      	adds	r5, r4, #4
 8003654:	4628      	mov	r0, r5
 8003656:	f7fe fe71 	bl	800233c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800365a:	490f      	ldr	r1, [pc, #60]	; (8003698 <xTaskRemoveFromEventList+0x70>)
 800365c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800365e:	6808      	ldr	r0, [r1, #0]
 8003660:	2301      	movs	r3, #1
 8003662:	4093      	lsls	r3, r2
 8003664:	4303      	orrs	r3, r0
 8003666:	600b      	str	r3, [r1, #0]
 8003668:	4b0c      	ldr	r3, [pc, #48]	; (800369c <xTaskRemoveFromEventList+0x74>)
 800366a:	2014      	movs	r0, #20
 800366c:	4629      	mov	r1, r5
 800366e:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003672:	f7fe fe40 	bl	80022f6 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003676:	4b0a      	ldr	r3, [pc, #40]	; (80036a0 <xTaskRemoveFromEventList+0x78>)
 8003678:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800367e:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8003680:	bf83      	ittte	hi
 8003682:	4b08      	ldrhi	r3, [pc, #32]	; (80036a4 <xTaskRemoveFromEventList+0x7c>)
 8003684:	2001      	movhi	r0, #1
 8003686:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 8003688:	2000      	movls	r0, #0
}
 800368a:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800368c:	4629      	mov	r1, r5
 800368e:	4806      	ldr	r0, [pc, #24]	; (80036a8 <xTaskRemoveFromEventList+0x80>)
 8003690:	e7ef      	b.n	8003672 <xTaskRemoveFromEventList+0x4a>
 8003692:	bf00      	nop
 8003694:	20003d50 	.word	0x20003d50
 8003698:	20003d58 	.word	0x20003d58
 800369c:	20003cb8 	.word	0x20003cb8
 80036a0:	20003cac 	.word	0x20003cac
 80036a4:	20003dd4 	.word	0x20003dd4
 80036a8:	20003d90 	.word	0x20003d90

080036ac <vTaskSetTimeOutState>:
{
 80036ac:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
 80036ae:	b908      	cbnz	r0, 80036b4 <vTaskSetTimeOutState+0x8>
 80036b0:	f7ff fc70 	bl	8002f94 <prvTaskIsTaskSuspended.part.0>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80036b4:	4b03      	ldr	r3, [pc, #12]	; (80036c4 <vTaskSetTimeOutState+0x18>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80036ba:	4b03      	ldr	r3, [pc, #12]	; (80036c8 <vTaskSetTimeOutState+0x1c>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	6043      	str	r3, [r0, #4]
 80036c0:	bd08      	pop	{r3, pc}
 80036c2:	bf00      	nop
 80036c4:	20003d8c 	.word	0x20003d8c
 80036c8:	20003dd0 	.word	0x20003dd0

080036cc <xTaskCheckForTimeOut>:
{
 80036cc:	b538      	push	{r3, r4, r5, lr}
 80036ce:	460d      	mov	r5, r1
	configASSERT( pxTimeOut );
 80036d0:	4604      	mov	r4, r0
 80036d2:	b940      	cbnz	r0, 80036e6 <xTaskCheckForTimeOut+0x1a>
 80036d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036d8:	f383 8811 	msr	BASEPRI, r3
 80036dc:	f3bf 8f6f 	isb	sy
 80036e0:	f3bf 8f4f 	dsb	sy
 80036e4:	e7fe      	b.n	80036e4 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 80036e6:	b941      	cbnz	r1, 80036fa <xTaskCheckForTimeOut+0x2e>
 80036e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ec:	f383 8811 	msr	BASEPRI, r3
 80036f0:	f3bf 8f6f 	isb	sy
 80036f4:	f3bf 8f4f 	dsb	sy
 80036f8:	e7fe      	b.n	80036f8 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 80036fa:	f7fe fe8b 	bl	8002414 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80036fe:	4b0e      	ldr	r3, [pc, #56]	; (8003738 <xTaskCheckForTimeOut+0x6c>)
 8003700:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8003702:	682b      	ldr	r3, [r5, #0]
 8003704:	1c5a      	adds	r2, r3, #1
 8003706:	d010      	beq.n	800372a <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003708:	4a0c      	ldr	r2, [pc, #48]	; (800373c <xTaskCheckForTimeOut+0x70>)
 800370a:	6820      	ldr	r0, [r4, #0]
 800370c:	6812      	ldr	r2, [r2, #0]
 800370e:	4290      	cmp	r0, r2
 8003710:	6862      	ldr	r2, [r4, #4]
 8003712:	d001      	beq.n	8003718 <xTaskCheckForTimeOut+0x4c>
 8003714:	4291      	cmp	r1, r2
 8003716:	d20d      	bcs.n	8003734 <xTaskCheckForTimeOut+0x68>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003718:	1a88      	subs	r0, r1, r2
 800371a:	4283      	cmp	r3, r0
 800371c:	d90a      	bls.n	8003734 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800371e:	1a5b      	subs	r3, r3, r1
 8003720:	4413      	add	r3, r2
 8003722:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8003724:	4620      	mov	r0, r4
 8003726:	f7ff ffc1 	bl	80036ac <vTaskSetTimeOutState>
				xReturn = pdFALSE;
 800372a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800372c:	f7fe fe94 	bl	8002458 <vPortExitCritical>
}
 8003730:	4620      	mov	r0, r4
 8003732:	bd38      	pop	{r3, r4, r5, pc}
			xReturn = pdTRUE;
 8003734:	2401      	movs	r4, #1
 8003736:	e7f9      	b.n	800372c <xTaskCheckForTimeOut+0x60>
 8003738:	20003dd0 	.word	0x20003dd0
 800373c:	20003d8c 	.word	0x20003d8c

08003740 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8003740:	4b01      	ldr	r3, [pc, #4]	; (8003748 <vTaskMissedYield+0x8>)
 8003742:	2201      	movs	r2, #1
 8003744:	601a      	str	r2, [r3, #0]
 8003746:	4770      	bx	lr
 8003748:	20003dd4 	.word	0x20003dd4

0800374c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800374c:	4b05      	ldr	r3, [pc, #20]	; (8003764 <xTaskGetSchedulerState+0x18>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	b133      	cbz	r3, 8003760 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003752:	4b05      	ldr	r3, [pc, #20]	; (8003768 <xTaskGetSchedulerState+0x1c>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8003758:	bf0c      	ite	eq
 800375a:	2002      	moveq	r0, #2
 800375c:	2000      	movne	r0, #0
 800375e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003760:	2001      	movs	r0, #1
	}
 8003762:	4770      	bx	lr
 8003764:	20003da4 	.word	0x20003da4
 8003768:	20003d50 	.word	0x20003d50

0800376c <vTaskPriorityInherit>:
	{
 800376c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxMutexHolder != NULL )
 8003770:	4604      	mov	r4, r0
 8003772:	2800      	cmp	r0, #0
 8003774:	d038      	beq.n	80037e8 <vTaskPriorityInherit+0x7c>
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8003776:	4d1d      	ldr	r5, [pc, #116]	; (80037ec <vTaskPriorityInherit+0x80>)
 8003778:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800377a:	682a      	ldr	r2, [r5, #0]
 800377c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800377e:	4293      	cmp	r3, r2
 8003780:	d232      	bcs.n	80037e8 <vTaskPriorityInherit+0x7c>
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003782:	6982      	ldr	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8003784:	4e1a      	ldr	r6, [pc, #104]	; (80037f0 <vTaskPriorityInherit+0x84>)
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003786:	2a00      	cmp	r2, #0
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003788:	bfa1      	itttt	ge
 800378a:	682a      	ldrge	r2, [r5, #0]
 800378c:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
 800378e:	f1c2 0207 	rsbge	r2, r2, #7
 8003792:	6182      	strge	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8003794:	2714      	movs	r7, #20
 8003796:	6942      	ldr	r2, [r0, #20]
 8003798:	fb07 6303 	mla	r3, r7, r3, r6
 800379c:	429a      	cmp	r2, r3
 800379e:	d120      	bne.n	80037e2 <vTaskPriorityInherit+0x76>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80037a0:	f100 0804 	add.w	r8, r0, #4
 80037a4:	4640      	mov	r0, r8
 80037a6:	f7fe fdc9 	bl	800233c <uxListRemove>
 80037aa:	4a12      	ldr	r2, [pc, #72]	; (80037f4 <vTaskPriorityInherit+0x88>)
 80037ac:	b948      	cbnz	r0, 80037c2 <vTaskPriorityInherit+0x56>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80037ae:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80037b0:	4347      	muls	r7, r0
 80037b2:	59f3      	ldr	r3, [r6, r7]
 80037b4:	b92b      	cbnz	r3, 80037c2 <vTaskPriorityInherit+0x56>
 80037b6:	6813      	ldr	r3, [r2, #0]
 80037b8:	2101      	movs	r1, #1
 80037ba:	4081      	lsls	r1, r0
 80037bc:	ea23 0301 	bic.w	r3, r3, r1
 80037c0:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80037c2:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxTCB );
 80037c4:	6811      	ldr	r1, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80037c6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80037c8:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80037ca:	2301      	movs	r3, #1
 80037cc:	4083      	lsls	r3, r0
 80037ce:	430b      	orrs	r3, r1
 80037d0:	6013      	str	r3, [r2, #0]
 80037d2:	2314      	movs	r3, #20
 80037d4:	4641      	mov	r1, r8
 80037d6:	fb03 6000 	mla	r0, r3, r0, r6
	}
 80037da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					prvAddTaskToReadyList( pxTCB );
 80037de:	f7fe bd8a 	b.w	80022f6 <vListInsertEnd>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80037e2:	682b      	ldr	r3, [r5, #0]
 80037e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037e6:	62c3      	str	r3, [r0, #44]	; 0x2c
 80037e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037ec:	20003cac 	.word	0x20003cac
 80037f0:	20003cb8 	.word	0x20003cb8
 80037f4:	20003d58 	.word	0x20003d58

080037f8 <xTaskPriorityDisinherit>:
	{
 80037f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 80037fa:	4604      	mov	r4, r0
 80037fc:	b908      	cbnz	r0, 8003802 <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 80037fe:	2000      	movs	r0, #0
 8003800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8003802:	4b22      	ldr	r3, [pc, #136]	; (800388c <xTaskPriorityDisinherit+0x94>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4298      	cmp	r0, r3
 8003808:	d008      	beq.n	800381c <xTaskPriorityDisinherit+0x24>
 800380a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800380e:	f383 8811 	msr	BASEPRI, r3
 8003812:	f3bf 8f6f 	isb	sy
 8003816:	f3bf 8f4f 	dsb	sy
 800381a:	e7fe      	b.n	800381a <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800381c:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800381e:	b943      	cbnz	r3, 8003832 <xTaskPriorityDisinherit+0x3a>
 8003820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003824:	f383 8811 	msr	BASEPRI, r3
 8003828:	f3bf 8f6f 	isb	sy
 800382c:	f3bf 8f4f 	dsb	sy
 8003830:	e7fe      	b.n	8003830 <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003832:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8003834:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8003836:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003838:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 800383a:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800383c:	d0df      	beq.n	80037fe <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1dd      	bne.n	80037fe <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003842:	1d05      	adds	r5, r0, #4
 8003844:	4628      	mov	r0, r5
 8003846:	f7fe fd79 	bl	800233c <uxListRemove>
 800384a:	4e11      	ldr	r6, [pc, #68]	; (8003890 <xTaskPriorityDisinherit+0x98>)
 800384c:	4a11      	ldr	r2, [pc, #68]	; (8003894 <xTaskPriorityDisinherit+0x9c>)
 800384e:	b950      	cbnz	r0, 8003866 <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003850:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8003852:	2114      	movs	r1, #20
 8003854:	4379      	muls	r1, r7
 8003856:	5873      	ldr	r3, [r6, r1]
 8003858:	b92b      	cbnz	r3, 8003866 <xTaskPriorityDisinherit+0x6e>
 800385a:	6813      	ldr	r3, [r2, #0]
 800385c:	2001      	movs	r0, #1
 800385e:	40b8      	lsls	r0, r7
 8003860:	ea23 0300 	bic.w	r3, r3, r0
 8003864:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003866:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003868:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800386a:	f1c3 0107 	rsb	r1, r3, #7
 800386e:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8003870:	6811      	ldr	r1, [r2, #0]
 8003872:	2401      	movs	r4, #1
 8003874:	fa04 f003 	lsl.w	r0, r4, r3
 8003878:	4308      	orrs	r0, r1
 800387a:	6010      	str	r0, [r2, #0]
 800387c:	2014      	movs	r0, #20
 800387e:	fb00 6003 	mla	r0, r0, r3, r6
 8003882:	4629      	mov	r1, r5
 8003884:	f7fe fd37 	bl	80022f6 <vListInsertEnd>
					xReturn = pdTRUE;
 8003888:	4620      	mov	r0, r4
	}
 800388a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800388c:	20003cac 	.word	0x20003cac
 8003890:	20003cb8 	.word	0x20003cb8
 8003894:	20003d58 	.word	0x20003d58

08003898 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8003898:	4b04      	ldr	r3, [pc, #16]	; (80038ac <pvTaskIncrementMutexHeldCount+0x14>)
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	b11a      	cbz	r2, 80038a6 <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 800389e:	6819      	ldr	r1, [r3, #0]
 80038a0:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 80038a2:	3201      	adds	r2, #1
 80038a4:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 80038a6:	6818      	ldr	r0, [r3, #0]
	}
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop
 80038ac:	20003cac 	.word	0x20003cac

080038b0 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80038b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 80038b2:	4c0f      	ldr	r4, [pc, #60]	; (80038f0 <prvCheckForValidListAndQueue+0x40>)
	taskENTER_CRITICAL();
 80038b4:	f7fe fdae 	bl	8002414 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 80038b8:	6825      	ldr	r5, [r4, #0]
 80038ba:	b9ad      	cbnz	r5, 80038e8 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
 80038bc:	4f0d      	ldr	r7, [pc, #52]	; (80038f4 <prvCheckForValidListAndQueue+0x44>)
			vListInitialise( &xActiveTimerList2 );
 80038be:	4e0e      	ldr	r6, [pc, #56]	; (80038f8 <prvCheckForValidListAndQueue+0x48>)
			vListInitialise( &xActiveTimerList1 );
 80038c0:	4638      	mov	r0, r7
 80038c2:	f7fe fd0a 	bl	80022da <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80038c6:	4630      	mov	r0, r6
 80038c8:	f7fe fd07 	bl	80022da <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80038cc:	4b0b      	ldr	r3, [pc, #44]	; (80038fc <prvCheckForValidListAndQueue+0x4c>)
 80038ce:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80038d0:	4b0b      	ldr	r3, [pc, #44]	; (8003900 <prvCheckForValidListAndQueue+0x50>)

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80038d2:	462a      	mov	r2, r5
 80038d4:	210c      	movs	r1, #12
 80038d6:	200a      	movs	r0, #10
			pxOverflowTimerList = &xActiveTimerList2;
 80038d8:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80038da:	f7ff f87b 	bl	80029d4 <xQueueGenericCreate>
 80038de:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80038e0:	b110      	cbz	r0, 80038e8 <prvCheckForValidListAndQueue+0x38>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80038e2:	4908      	ldr	r1, [pc, #32]	; (8003904 <prvCheckForValidListAndQueue+0x54>)
 80038e4:	f7ff fac8 	bl	8002e78 <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 80038e8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 80038ec:	f7fe bdb4 	b.w	8002458 <vPortExitCritical>
 80038f0:	20003e0c 	.word	0x20003e0c
 80038f4:	20003de0 	.word	0x20003de0
 80038f8:	20003df4 	.word	0x20003df4
 80038fc:	20003dd8 	.word	0x20003dd8
 8003900:	20003ddc 	.word	0x20003ddc
 8003904:	08004c49 	.word	0x08004c49

08003908 <prvInsertTimerInActiveList>:
	if( xNextExpiryTime <= xTimeNow )
 8003908:	4291      	cmp	r1, r2
{
 800390a:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800390c:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800390e:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 8003910:	d80a      	bhi.n	8003928 <prvInsertTimerInActiveList+0x20>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003912:	1ad2      	subs	r2, r2, r3
 8003914:	6983      	ldr	r3, [r0, #24]
 8003916:	429a      	cmp	r2, r3
 8003918:	d20d      	bcs.n	8003936 <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800391a:	4b08      	ldr	r3, [pc, #32]	; (800393c <prvInsertTimerInActiveList+0x34>)
 800391c:	1d01      	adds	r1, r0, #4
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800391e:	6818      	ldr	r0, [r3, #0]
 8003920:	f7fe fcf5 	bl	800230e <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8003924:	2000      	movs	r0, #0
 8003926:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003928:	429a      	cmp	r2, r3
 800392a:	d201      	bcs.n	8003930 <prvInsertTimerInActiveList+0x28>
 800392c:	4299      	cmp	r1, r3
 800392e:	d202      	bcs.n	8003936 <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003930:	1d01      	adds	r1, r0, #4
 8003932:	4b03      	ldr	r3, [pc, #12]	; (8003940 <prvInsertTimerInActiveList+0x38>)
 8003934:	e7f3      	b.n	800391e <prvInsertTimerInActiveList+0x16>
			xProcessTimerNow = pdTRUE;
 8003936:	2001      	movs	r0, #1
}
 8003938:	bd08      	pop	{r3, pc}
 800393a:	bf00      	nop
 800393c:	20003ddc 	.word	0x20003ddc
 8003940:	20003dd8 	.word	0x20003dd8

08003944 <xTimerCreateTimerTask>:
{
 8003944:	b507      	push	{r0, r1, r2, lr}
	prvCheckForValidListAndQueue();
 8003946:	f7ff ffb3 	bl	80038b0 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 800394a:	4b0d      	ldr	r3, [pc, #52]	; (8003980 <xTimerCreateTimerTask+0x3c>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	b15b      	cbz	r3, 8003968 <xTimerCreateTimerTask+0x24>
			xReturn = xTaskCreate(	prvTimerTask,
 8003950:	4b0c      	ldr	r3, [pc, #48]	; (8003984 <xTimerCreateTimerTask+0x40>)
 8003952:	9301      	str	r3, [sp, #4]
 8003954:	2302      	movs	r3, #2
 8003956:	9300      	str	r3, [sp, #0]
 8003958:	f44f 7280 	mov.w	r2, #256	; 0x100
 800395c:	2300      	movs	r3, #0
 800395e:	490a      	ldr	r1, [pc, #40]	; (8003988 <xTimerCreateTimerTask+0x44>)
 8003960:	480a      	ldr	r0, [pc, #40]	; (800398c <xTimerCreateTimerTask+0x48>)
 8003962:	f7ff fb21 	bl	8002fa8 <xTaskCreate>
	configASSERT( xReturn );
 8003966:	b940      	cbnz	r0, 800397a <xTimerCreateTimerTask+0x36>
 8003968:	f04f 0350 	mov.w	r3, #80	; 0x50
 800396c:	f383 8811 	msr	BASEPRI, r3
 8003970:	f3bf 8f6f 	isb	sy
 8003974:	f3bf 8f4f 	dsb	sy
 8003978:	e7fe      	b.n	8003978 <xTimerCreateTimerTask+0x34>
}
 800397a:	b003      	add	sp, #12
 800397c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003980:	20003e0c 	.word	0x20003e0c
 8003984:	20003e10 	.word	0x20003e10
 8003988:	08004c4e 	.word	0x08004c4e
 800398c:	08003a65 	.word	0x08003a65

08003990 <xTimerGenericCommand>:
{
 8003990:	b530      	push	{r4, r5, lr}
 8003992:	4615      	mov	r5, r2
 8003994:	b085      	sub	sp, #20
 8003996:	461a      	mov	r2, r3
	configASSERT( xTimer );
 8003998:	4603      	mov	r3, r0
 800399a:	b940      	cbnz	r0, 80039ae <xTimerGenericCommand+0x1e>
 800399c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039a0:	f383 8811 	msr	BASEPRI, r3
 80039a4:	f3bf 8f6f 	isb	sy
 80039a8:	f3bf 8f4f 	dsb	sy
 80039ac:	e7fe      	b.n	80039ac <xTimerGenericCommand+0x1c>
	if( xTimerQueue != NULL )
 80039ae:	4c0d      	ldr	r4, [pc, #52]	; (80039e4 <xTimerGenericCommand+0x54>)
 80039b0:	6820      	ldr	r0, [r4, #0]
 80039b2:	b180      	cbz	r0, 80039d6 <xTimerGenericCommand+0x46>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80039b4:	2905      	cmp	r1, #5
		xMessage.xMessageID = xCommandID;
 80039b6:	9101      	str	r1, [sp, #4]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80039b8:	9502      	str	r5, [sp, #8]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80039ba:	9303      	str	r3, [sp, #12]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80039bc:	dc0d      	bgt.n	80039da <xTimerGenericCommand+0x4a>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80039be:	f7ff fec5 	bl	800374c <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80039c2:	2300      	movs	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80039c4:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80039c6:	bf08      	it	eq
 80039c8:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80039ca:	6820      	ldr	r0, [r4, #0]
 80039cc:	bf18      	it	ne
 80039ce:	461a      	movne	r2, r3
 80039d0:	a901      	add	r1, sp, #4
 80039d2:	f7ff f821 	bl	8002a18 <xQueueGenericSend>
}
 80039d6:	b005      	add	sp, #20
 80039d8:	bd30      	pop	{r4, r5, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80039da:	2300      	movs	r3, #0
 80039dc:	a901      	add	r1, sp, #4
 80039de:	f7ff f8d1 	bl	8002b84 <xQueueGenericSendFromISR>
 80039e2:	e7f8      	b.n	80039d6 <xTimerGenericCommand+0x46>
 80039e4:	20003e0c 	.word	0x20003e0c

080039e8 <prvSwitchTimerLists>:
{
 80039e8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80039ec:	4d1b      	ldr	r5, [pc, #108]	; (8003a5c <prvSwitchTimerLists+0x74>)
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80039ee:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80039f2:	682b      	ldr	r3, [r5, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	b932      	cbnz	r2, 8003a06 <prvSwitchTimerLists+0x1e>
	pxCurrentTimerList = pxOverflowTimerList;
 80039f8:	4a19      	ldr	r2, [pc, #100]	; (8003a60 <prvSwitchTimerLists+0x78>)
 80039fa:	6811      	ldr	r1, [r2, #0]
 80039fc:	6029      	str	r1, [r5, #0]
	pxOverflowTimerList = pxTemp;
 80039fe:	6013      	str	r3, [r2, #0]
}
 8003a00:	b002      	add	sp, #8
 8003a02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003a06:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003a08:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003a0a:	681e      	ldr	r6, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003a0c:	1d27      	adds	r7, r4, #4
 8003a0e:	4638      	mov	r0, r7
 8003a10:	f7fe fc94 	bl	800233c <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003a14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a16:	4620      	mov	r0, r4
 8003a18:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003a1a:	69e3      	ldr	r3, [r4, #28]
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d1e8      	bne.n	80039f2 <prvSwitchTimerLists+0xa>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003a20:	69a3      	ldr	r3, [r4, #24]
 8003a22:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 8003a24:	429e      	cmp	r6, r3
 8003a26:	d206      	bcs.n	8003a36 <prvSwitchTimerLists+0x4e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003a28:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003a2a:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003a2c:	4639      	mov	r1, r7
 8003a2e:	6828      	ldr	r0, [r5, #0]
 8003a30:	f7fe fc6d 	bl	800230e <vListInsert>
 8003a34:	e7dd      	b.n	80039f2 <prvSwitchTimerLists+0xa>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003a36:	2300      	movs	r3, #0
 8003a38:	f8cd 8000 	str.w	r8, [sp]
 8003a3c:	4632      	mov	r2, r6
 8003a3e:	4619      	mov	r1, r3
 8003a40:	4620      	mov	r0, r4
 8003a42:	f7ff ffa5 	bl	8003990 <xTimerGenericCommand>
				configASSERT( xResult );
 8003a46:	2800      	cmp	r0, #0
 8003a48:	d1d3      	bne.n	80039f2 <prvSwitchTimerLists+0xa>
 8003a4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a4e:	f383 8811 	msr	BASEPRI, r3
 8003a52:	f3bf 8f6f 	isb	sy
 8003a56:	f3bf 8f4f 	dsb	sy
 8003a5a:	e7fe      	b.n	8003a5a <prvSwitchTimerLists+0x72>
 8003a5c:	20003dd8 	.word	0x20003dd8
 8003a60:	20003ddc 	.word	0x20003ddc

08003a64 <prvTimerTask>:
{
 8003a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003a68:	4d6c      	ldr	r5, [pc, #432]	; (8003c1c <prvTimerTask+0x1b8>)
					portYIELD_WITHIN_API();
 8003a6a:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003c2c <prvTimerTask+0x1c8>
{
 8003a6e:	b089      	sub	sp, #36	; 0x24
 8003a70:	462f      	mov	r7, r5
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003a72:	682b      	ldr	r3, [r5, #0]
 8003a74:	f8d3 b000 	ldr.w	fp, [r3]
	if( *pxListWasEmpty == pdFALSE )
 8003a78:	f1bb 0f00 	cmp.w	fp, #0
 8003a7c:	d042      	beq.n	8003b04 <prvTimerTask+0xa0>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	f8d3 9000 	ldr.w	r9, [r3]
	vTaskSuspendAll();
 8003a84:	f7ff fc0c 	bl	80032a0 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8003a88:	f7ff fc12 	bl	80032b0 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8003a8c:	4b64      	ldr	r3, [pc, #400]	; (8003c20 <prvTimerTask+0x1bc>)
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	4290      	cmp	r0, r2
	xTimeNow = xTaskGetTickCount();
 8003a92:	4682      	mov	sl, r0
 8003a94:	461e      	mov	r6, r3
	if( xTimeNow < xLastTime )
 8003a96:	d237      	bcs.n	8003b08 <prvTimerTask+0xa4>
 8003a98:	9303      	str	r3, [sp, #12]
		prvSwitchTimerLists();
 8003a9a:	f7ff ffa5 	bl	80039e8 <prvSwitchTimerLists>
 8003a9e:	9b03      	ldr	r3, [sp, #12]
		*pxTimerListsWereSwitched = pdTRUE;
 8003aa0:	2401      	movs	r4, #1
	xLastTime = xTimeNow;
 8003aa2:	f8c3 a000 	str.w	sl, [r3]
		if( xTimerListsWereSwitched == pdFALSE )
 8003aa6:	2c00      	cmp	r4, #0
 8003aa8:	d17e      	bne.n	8003ba8 <prvTimerTask+0x144>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003aaa:	f1bb 0f00 	cmp.w	fp, #0
 8003aae:	d060      	beq.n	8003b72 <prvTimerTask+0x10e>
 8003ab0:	45d1      	cmp	r9, sl
 8003ab2:	d877      	bhi.n	8003ba4 <prvTimerTask+0x140>
				( void ) xTaskResumeAll();
 8003ab4:	f7ff fc94 	bl	80033e0 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	f8d3 b00c 	ldr.w	fp, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003ac0:	f10b 0004 	add.w	r0, fp, #4
 8003ac4:	f7fe fc3a 	bl	800233c <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003ac8:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d11d      	bne.n	8003b0c <prvTimerTask+0xa8>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003ad0:	f8db 1018 	ldr.w	r1, [fp, #24]
 8003ad4:	464b      	mov	r3, r9
 8003ad6:	4652      	mov	r2, sl
 8003ad8:	4449      	add	r1, r9
 8003ada:	4658      	mov	r0, fp
 8003adc:	f7ff ff14 	bl	8003908 <prvInsertTimerInActiveList>
 8003ae0:	b1a0      	cbz	r0, 8003b0c <prvTimerTask+0xa8>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003ae2:	9400      	str	r4, [sp, #0]
 8003ae4:	4623      	mov	r3, r4
 8003ae6:	464a      	mov	r2, r9
 8003ae8:	4621      	mov	r1, r4
 8003aea:	4658      	mov	r0, fp
 8003aec:	f7ff ff50 	bl	8003990 <xTimerGenericCommand>
			configASSERT( xResult );
 8003af0:	b960      	cbnz	r0, 8003b0c <prvTimerTask+0xa8>
 8003af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003af6:	f383 8811 	msr	BASEPRI, r3
 8003afa:	f3bf 8f6f 	isb	sy
 8003afe:	f3bf 8f4f 	dsb	sy
 8003b02:	e7fe      	b.n	8003b02 <prvTimerTask+0x9e>
		xNextExpireTime = ( TickType_t ) 0U;
 8003b04:	46d9      	mov	r9, fp
 8003b06:	e7bd      	b.n	8003a84 <prvTimerTask+0x20>
		*pxTimerListsWereSwitched = pdFALSE;
 8003b08:	2400      	movs	r4, #0
 8003b0a:	e7ca      	b.n	8003aa2 <prvTimerTask+0x3e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003b0c:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
 8003b10:	4658      	mov	r0, fp
 8003b12:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003b14:	f8df 9110 	ldr.w	r9, [pc, #272]	; 8003c28 <prvTimerTask+0x1c4>
 8003b18:	f8d9 0000 	ldr.w	r0, [r9]
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	461a      	mov	r2, r3
 8003b20:	a905      	add	r1, sp, #20
 8003b22:	f7ff f8e5 	bl	8002cf0 <xQueueGenericReceive>
 8003b26:	2800      	cmp	r0, #0
 8003b28:	d0a3      	beq.n	8003a72 <prvTimerTask+0xe>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003b2a:	9b05      	ldr	r3, [sp, #20]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	dbf3      	blt.n	8003b18 <prvTimerTask+0xb4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003b30:	9c07      	ldr	r4, [sp, #28]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8003b32:	6963      	ldr	r3, [r4, #20]
 8003b34:	b113      	cbz	r3, 8003b3c <prvTimerTask+0xd8>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003b36:	1d20      	adds	r0, r4, #4
 8003b38:	f7fe fc00 	bl	800233c <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 8003b3c:	f7ff fbb8 	bl	80032b0 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8003b40:	6833      	ldr	r3, [r6, #0]
 8003b42:	4298      	cmp	r0, r3
	xTimeNow = xTaskGetTickCount();
 8003b44:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 8003b46:	d201      	bcs.n	8003b4c <prvTimerTask+0xe8>
		prvSwitchTimerLists();
 8003b48:	f7ff ff4e 	bl	80039e8 <prvSwitchTimerLists>
 8003b4c:	9a05      	ldr	r2, [sp, #20]
	xLastTime = xTimeNow;
 8003b4e:	f8c6 b000 	str.w	fp, [r6]
 8003b52:	2a09      	cmp	r2, #9
 8003b54:	d8e0      	bhi.n	8003b18 <prvTimerTask+0xb4>
 8003b56:	2301      	movs	r3, #1
 8003b58:	4093      	lsls	r3, r2
 8003b5a:	f413 7a04 	ands.w	sl, r3, #528	; 0x210
 8003b5e:	d14a      	bne.n	8003bf6 <prvTimerTask+0x192>
 8003b60:	f013 0fc7 	tst.w	r3, #199	; 0xc7
 8003b64:	d123      	bne.n	8003bae <prvTimerTask+0x14a>
 8003b66:	069b      	lsls	r3, r3, #26
 8003b68:	d5d6      	bpl.n	8003b18 <prvTimerTask+0xb4>
						vPortFree( pxTimer );
 8003b6a:	4620      	mov	r0, r4
 8003b6c:	f7fe fe3a 	bl	80027e4 <vPortFree>
 8003b70:	e7d2      	b.n	8003b18 <prvTimerTask+0xb4>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003b72:	4b2c      	ldr	r3, [pc, #176]	; (8003c24 <prvTimerTask+0x1c0>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	fab2 f282 	clz	r2, r2
 8003b7c:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003b7e:	4b2a      	ldr	r3, [pc, #168]	; (8003c28 <prvTimerTask+0x1c4>)
 8003b80:	eba9 010a 	sub.w	r1, r9, sl
 8003b84:	6818      	ldr	r0, [r3, #0]
 8003b86:	f7ff f989 	bl	8002e9c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003b8a:	f7ff fc29 	bl	80033e0 <xTaskResumeAll>
 8003b8e:	2800      	cmp	r0, #0
 8003b90:	d1c0      	bne.n	8003b14 <prvTimerTask+0xb0>
					portYIELD_WITHIN_API();
 8003b92:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003b96:	f8c8 3000 	str.w	r3, [r8]
 8003b9a:	f3bf 8f4f 	dsb	sy
 8003b9e:	f3bf 8f6f 	isb	sy
 8003ba2:	e7b7      	b.n	8003b14 <prvTimerTask+0xb0>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003ba4:	4622      	mov	r2, r4
 8003ba6:	e7ea      	b.n	8003b7e <prvTimerTask+0x11a>
			( void ) xTaskResumeAll();
 8003ba8:	f7ff fc1a 	bl	80033e0 <xTaskResumeAll>
 8003bac:	e7b2      	b.n	8003b14 <prvTimerTask+0xb0>
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003bae:	69a1      	ldr	r1, [r4, #24]
 8003bb0:	9b06      	ldr	r3, [sp, #24]
 8003bb2:	465a      	mov	r2, fp
 8003bb4:	4419      	add	r1, r3
 8003bb6:	4620      	mov	r0, r4
 8003bb8:	f7ff fea6 	bl	8003908 <prvInsertTimerInActiveList>
 8003bbc:	2800      	cmp	r0, #0
 8003bbe:	d0ab      	beq.n	8003b18 <prvTimerTask+0xb4>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003bc0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003bc2:	4620      	mov	r0, r4
 8003bc4:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003bc6:	69e3      	ldr	r3, [r4, #28]
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d1a5      	bne.n	8003b18 <prvTimerTask+0xb4>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003bcc:	69a2      	ldr	r2, [r4, #24]
 8003bce:	9906      	ldr	r1, [sp, #24]
 8003bd0:	f8cd a000 	str.w	sl, [sp]
 8003bd4:	440a      	add	r2, r1
 8003bd6:	4653      	mov	r3, sl
 8003bd8:	4651      	mov	r1, sl
 8003bda:	4620      	mov	r0, r4
 8003bdc:	f7ff fed8 	bl	8003990 <xTimerGenericCommand>
							configASSERT( xResult );
 8003be0:	2800      	cmp	r0, #0
 8003be2:	d199      	bne.n	8003b18 <prvTimerTask+0xb4>
 8003be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003be8:	f383 8811 	msr	BASEPRI, r3
 8003bec:	f3bf 8f6f 	isb	sy
 8003bf0:	f3bf 8f4f 	dsb	sy
 8003bf4:	e7fe      	b.n	8003bf4 <prvTimerTask+0x190>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003bf6:	9906      	ldr	r1, [sp, #24]
 8003bf8:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003bfa:	b941      	cbnz	r1, 8003c0e <prvTimerTask+0x1aa>
 8003bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c00:	f383 8811 	msr	BASEPRI, r3
 8003c04:	f3bf 8f6f 	isb	sy
 8003c08:	f3bf 8f4f 	dsb	sy
 8003c0c:	e7fe      	b.n	8003c0c <prvTimerTask+0x1a8>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003c0e:	465b      	mov	r3, fp
 8003c10:	465a      	mov	r2, fp
 8003c12:	4459      	add	r1, fp
 8003c14:	4620      	mov	r0, r4
 8003c16:	f7ff fe77 	bl	8003908 <prvInsertTimerInActiveList>
 8003c1a:	e77d      	b.n	8003b18 <prvTimerTask+0xb4>
 8003c1c:	20003dd8 	.word	0x20003dd8
 8003c20:	20003e08 	.word	0x20003e08
 8003c24:	20003ddc 	.word	0x20003ddc
 8003c28:	20003e0c 	.word	0x20003e0c
 8003c2c:	e000ed04 	.word	0xe000ed04

08003c30 <CANSPI_Initialize>:
  MCP2515_SetSleepMode();
}

/* CAN initialisering  */
bool CANSPI_Initialize(void)
{
 8003c30:	b510      	push	{r4, lr}
 8003c32:	b088      	sub	sp, #32
  RXF5 RXF5reg;
  RXM0 RXM0reg;
  RXM1 RXM1reg;
      
  /* sett Rx Mask-verdier*/
  RXM0reg.RXM0SIDH = 0x00; //(mask0&0x7F8)>>3;
 8003c34:	2400      	movs	r4, #0
 8003c36:	f88d 4018 	strb.w	r4, [sp, #24]
  RXM0reg.RXM0SIDL = 0x00;// (mask0&0x7)<<5;
 8003c3a:	f88d 4019 	strb.w	r4, [sp, #25]
  RXM0reg.RXM0EID8 = 0x00;
 8003c3e:	f88d 401a 	strb.w	r4, [sp, #26]
  RXM0reg.RXM0EID0 = 0x00;
 8003c42:	f88d 401b 	strb.w	r4, [sp, #27]
  
  RXM1reg.RXM1SIDH = 0x00; //(mask1&0x7F8)>>3;
 8003c46:	f88d 401c 	strb.w	r4, [sp, #28]
  RXM1reg.RXM1SIDL = 0x00; //(mask1&0x7)<<5;
 8003c4a:	f88d 401d 	strb.w	r4, [sp, #29]
  RXM1reg.RXM1EID8 = 0x00;
 8003c4e:	f88d 401e 	strb.w	r4, [sp, #30]
  RXM1reg.RXM1EID0 = 0x00;
 8003c52:	f88d 401f 	strb.w	r4, [sp, #31]
  
  /* sett RxFilter verdier */
  RXF0reg.RXF0SIDH = 0x00; //(filter0&0x7F8)>>3;
 8003c56:	f88d 4000 	strb.w	r4, [sp]
  RXF0reg.RXF0SIDL = 0x00; //(filter0&0x7)<<5;     //Standard Filter
 8003c5a:	f88d 4001 	strb.w	r4, [sp, #1]
  RXF0reg.RXF0EID8 = 0x00;
 8003c5e:	f88d 4002 	strb.w	r4, [sp, #2]
  RXF0reg.RXF0EID0 = 0x00;
 8003c62:	f88d 4003 	strb.w	r4, [sp, #3]
  
  RXF1reg.RXF1SIDH = 0x00; //(filter1&0x7F8)>>3;
 8003c66:	f88d 4004 	strb.w	r4, [sp, #4]
  RXF1reg.RXF1SIDL = 0x00; //(filter1&0x7)<<5;     //Extended Filter
 8003c6a:	f88d 4005 	strb.w	r4, [sp, #5]
  RXF1reg.RXF1EID8 = 0x00;
 8003c6e:	f88d 4006 	strb.w	r4, [sp, #6]
  RXF1reg.RXF1EID0 = 0x00;
 8003c72:	f88d 4007 	strb.w	r4, [sp, #7]
  
  RXF2reg.RXF2SIDH = 0x00; //(filter2&0x7F8)>>3;
 8003c76:	f88d 4008 	strb.w	r4, [sp, #8]
  RXF2reg.RXF2SIDL = 0x00; //(filter2&0x7)<<5;
 8003c7a:	f88d 4009 	strb.w	r4, [sp, #9]
  RXF2reg.RXF2EID8 = 0x00;
 8003c7e:	f88d 400a 	strb.w	r4, [sp, #10]
  RXF2reg.RXF2EID0 = 0x00;
 8003c82:	f88d 400b 	strb.w	r4, [sp, #11]
  
  RXF3reg.RXF3SIDH = 0x00; //(filter3&0x7F8)>>3;
 8003c86:	f88d 400c 	strb.w	r4, [sp, #12]
  RXF3reg.RXF3SIDL = 0x00; //(filter3&0x7)<<5;
 8003c8a:	f88d 400d 	strb.w	r4, [sp, #13]
  RXF3reg.RXF3EID8 = 0x00;
 8003c8e:	f88d 400e 	strb.w	r4, [sp, #14]
  RXF3reg.RXF3EID0 = 0x00;
 8003c92:	f88d 400f 	strb.w	r4, [sp, #15]
  
  RXF4reg.RXF4SIDH = 0x00; //(filter4&0x7F8)>>3;
 8003c96:	f88d 4010 	strb.w	r4, [sp, #16]
  RXF4reg.RXF4SIDL = 0x00; //(filter4&0x7)<<5;
 8003c9a:	f88d 4011 	strb.w	r4, [sp, #17]
  RXF4reg.RXF4EID8 = 0x00;
 8003c9e:	f88d 4012 	strb.w	r4, [sp, #18]
  RXF4reg.RXF4EID0 = 0x00;
 8003ca2:	f88d 4013 	strb.w	r4, [sp, #19]
  
  RXF5reg.RXF5SIDH = 0x00; //(filter5&0x7F8)>>3;
 8003ca6:	f88d 4014 	strb.w	r4, [sp, #20]
  RXF5reg.RXF5SIDL = 0x00; //(filter5&0x7)<<5;
 8003caa:	f88d 4015 	strb.w	r4, [sp, #21]
  RXF5reg.RXF5EID8 = 0x00;
 8003cae:	f88d 4016 	strb.w	r4, [sp, #22]
  RXF5reg.RXF5EID0 = 0x00;
 8003cb2:	f88d 4017 	strb.w	r4, [sp, #23]
  
  /* Sjekk SPI-kommunikasjon status */
  if(!MCP2515_Initialize())
 8003cb6:	f000 f8c5 	bl	8003e44 <MCP2515_Initialize>
 8003cba:	b910      	cbnz	r0, 8003cc2 <CANSPI_Initialize+0x92>
    return false;
 8003cbc:	2000      	movs	r0, #0
  /* Sjekk om normalmodus  */
  if(!MCP2515_SetNormalMode())
    return false;
  
  return true;
}
 8003cbe:	b008      	add	sp, #32
 8003cc0:	bd10      	pop	{r4, pc}
  if(!MCP2515_SetConfigMode())
 8003cc2:	f000 f931 	bl	8003f28 <MCP2515_SetConfigMode>
 8003cc6:	2800      	cmp	r0, #0
 8003cc8:	d0f8      	beq.n	8003cbc <CANSPI_Initialize+0x8c>
  MCP2515_WriteByteSequence(MCP2515_RXM0SIDH, MCP2515_RXM0EID0, &(RXM0reg.RXM0SIDH));
 8003cca:	aa06      	add	r2, sp, #24
 8003ccc:	2123      	movs	r1, #35	; 0x23
 8003cce:	2020      	movs	r0, #32
 8003cd0:	f000 f954 	bl	8003f7c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXM1SIDH, MCP2515_RXM1EID0, &(RXM1reg.RXM1SIDH));
 8003cd4:	aa07      	add	r2, sp, #28
 8003cd6:	2127      	movs	r1, #39	; 0x27
 8003cd8:	2024      	movs	r0, #36	; 0x24
 8003cda:	f000 f94f 	bl	8003f7c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF0SIDH, MCP2515_RXF0EID0, &(RXF0reg.RXF0SIDH));
 8003cde:	466a      	mov	r2, sp
 8003ce0:	2103      	movs	r1, #3
 8003ce2:	4620      	mov	r0, r4
 8003ce4:	f000 f94a 	bl	8003f7c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF1SIDH, MCP2515_RXF1EID0, &(RXF1reg.RXF1SIDH));
 8003ce8:	aa01      	add	r2, sp, #4
 8003cea:	2107      	movs	r1, #7
 8003cec:	2004      	movs	r0, #4
 8003cee:	f000 f945 	bl	8003f7c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF2SIDH, MCP2515_RXF2EID0, &(RXF2reg.RXF2SIDH));
 8003cf2:	aa02      	add	r2, sp, #8
 8003cf4:	210b      	movs	r1, #11
 8003cf6:	2008      	movs	r0, #8
 8003cf8:	f000 f940 	bl	8003f7c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF3SIDH, MCP2515_RXF3EID0, &(RXF3reg.RXF3SIDH));
 8003cfc:	aa03      	add	r2, sp, #12
 8003cfe:	2113      	movs	r1, #19
 8003d00:	2010      	movs	r0, #16
 8003d02:	f000 f93b 	bl	8003f7c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF4SIDH, MCP2515_RXF4EID0, &(RXF4reg.RXF4SIDH));
 8003d06:	aa04      	add	r2, sp, #16
 8003d08:	2117      	movs	r1, #23
 8003d0a:	2014      	movs	r0, #20
 8003d0c:	f000 f936 	bl	8003f7c <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF5SIDH, MCP2515_RXF5EID0, &(RXF5reg.RXF5SIDH));
 8003d10:	aa05      	add	r2, sp, #20
 8003d12:	211b      	movs	r1, #27
 8003d14:	2018      	movs	r0, #24
 8003d16:	f000 f931 	bl	8003f7c <MCP2515_WriteByteSequence>
  MCP2515_WriteByte(MCP2515_RXB0CTRL, 0x04);    //Enable BUKT, Accept Filter 0
 8003d1a:	2104      	movs	r1, #4
 8003d1c:	2060      	movs	r0, #96	; 0x60
 8003d1e:	f000 f8e5 	bl	8003eec <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_RXB1CTRL, 0x01);    //Accept Filter 1
 8003d22:	2101      	movs	r1, #1
 8003d24:	2070      	movs	r0, #112	; 0x70
 8003d26:	f000 f8e1 	bl	8003eec <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_CANINTE, 0x03);		//Enable interrupt on RXB0/RXB1
 8003d2a:	2103      	movs	r1, #3
 8003d2c:	202b      	movs	r0, #43	; 0x2b
 8003d2e:	f000 f8dd 	bl	8003eec <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_CNF1, 0x00);
 8003d32:	4621      	mov	r1, r4
 8003d34:	202a      	movs	r0, #42	; 0x2a
 8003d36:	f000 f8d9 	bl	8003eec <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_CNF2, 0xE0);
 8003d3a:	21e0      	movs	r1, #224	; 0xe0
 8003d3c:	2029      	movs	r0, #41	; 0x29
 8003d3e:	f000 f8d5 	bl	8003eec <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_CNF3, 0x82);
 8003d42:	2182      	movs	r1, #130	; 0x82
 8003d44:	2028      	movs	r0, #40	; 0x28
 8003d46:	f000 f8d1 	bl	8003eec <MCP2515_WriteByte>
  if(!MCP2515_SetNormalMode())
 8003d4a:	f000 f902 	bl	8003f52 <MCP2515_SetNormalMode>
    return false;
 8003d4e:	3000      	adds	r0, #0
 8003d50:	bf18      	it	ne
 8003d52:	2001      	movne	r0, #1
 8003d54:	e7b3      	b.n	8003cbe <CANSPI_Initialize+0x8e>

08003d56 <CANSPI_Receive>:
  return (returnValue);
}

/* CAN motta data */
uint8_t CANSPI_Receive(uCAN_MSG *tempCanMsg) 
{
 8003d56:	b530      	push	{r4, r5, lr}
 8003d58:	b085      	sub	sp, #20
 8003d5a:	4604      	mov	r4, r0
  uint8_t returnValue = 0;
  rx_reg_t rxReg;
  ctrl_rx_status_t rxStatus;
  
  rxStatus.ctrl_rx_status = MCP2515_GetRxStatus();
 8003d5c:	f000 f934 	bl	8003fc8 <MCP2515_GetRxStatus>
 8003d60:	4605      	mov	r5, r0
  
  /* Sjekk om data i RxBuffer */
  if (rxStatus.rxBuffer != 0)
 8003d62:	f010 00c0 	ands.w	r0, r0, #192	; 0xc0
 8003d66:	d040      	beq.n	8003dea <CANSPI_Receive+0x94>
  {
    /* Sjekk hvilket buffer data ligger i */
    if ((rxStatus.rxBuffer == MSG_IN_RXB0)|(rxStatus.rxBuffer == MSG_IN_BOTH_BUFFERS))
 8003d68:	066b      	lsls	r3, r5, #25
 8003d6a:	d540      	bpl.n	8003dee <CANSPI_Receive+0x98>
    {
      MCP2515_ReadRxSequence(MCP2515_READ_RXB0SIDH, rxReg.rx_reg_array, sizeof(rxReg.rx_reg_array));
 8003d6c:	220d      	movs	r2, #13
 8003d6e:	4669      	mov	r1, sp
 8003d70:	2090      	movs	r0, #144	; 0x90
    }
    else if (rxStatus.rxBuffer == MSG_IN_RXB1)
    {
      MCP2515_ReadRxSequence(MCP2515_READ_RXB1SIDH, rxReg.rx_reg_array, sizeof(rxReg.rx_reg_array));
 8003d72:	f000 f89b 	bl	8003eac <MCP2515_ReadRxSequence>
    }
    
    /* Extended type */
    if (rxStatus.msgType == dEXTENDED_CAN_MSG_ID_2_0B)
 8003d76:	f005 0518 	and.w	r5, r5, #24
 8003d7a:	2d10      	cmp	r5, #16
 8003d7c:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8003d80:	f89d 1000 	ldrb.w	r1, [sp]
 8003d84:	d139      	bne.n	8003dfa <CANSPI_Receive+0xa4>
    {
      tempCanMsg->frame.idType = (uint8_t) dEXTENDED_CAN_MSG_ID_2_0B;
 8003d86:	2202      	movs	r2, #2
 8003d88:	7022      	strb	r2, [r4, #0]
  uint8_t CAN_standardLo_ID_hi3bits;
  
  CAN_standardLo_ID_lo2bits = (tempRXBn_SIDL & 0x03);
  CAN_standardLo_ID_hi3bits = (tempRXBn_SIDL >> 5);
  ConvertedID = (tempRXBn_SIDH << 3);
  ConvertedID = ConvertedID + CAN_standardLo_ID_hi3bits;
 8003d8a:	095a      	lsrs	r2, r3, #5
 8003d8c:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
  ConvertedID = (ConvertedID << 2);
  ConvertedID = ConvertedID + CAN_standardLo_ID_lo2bits;
 8003d90:	f003 0303 	and.w	r3, r3, #3
 8003d94:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  ConvertedID = (ConvertedID << 8);
  ConvertedID = ConvertedID + tempRXBn_EIDH;
 8003d98:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8003d9c:	eb02 2203 	add.w	r2, r2, r3, lsl #8
  ConvertedID = (ConvertedID << 8);
  ConvertedID = ConvertedID + tempRXBn_EIDL;
 8003da0:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003da4:	eb03 2302 	add.w	r3, r3, r2, lsl #8
      tempCanMsg->frame.id = convertReg2StandardCANid(rxReg.RXBnSIDH, rxReg.RXBnSIDL);
 8003da8:	6063      	str	r3, [r4, #4]
    tempCanMsg->frame.dlc   = rxReg.RXBnDLC;
 8003daa:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003dae:	7223      	strb	r3, [r4, #8]
    tempCanMsg->frame.data0 = rxReg.RXBnD0;
 8003db0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8003db4:	7263      	strb	r3, [r4, #9]
    tempCanMsg->frame.data1 = rxReg.RXBnD1;
 8003db6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8003dba:	72a3      	strb	r3, [r4, #10]
    tempCanMsg->frame.data2 = rxReg.RXBnD2;
 8003dbc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003dc0:	72e3      	strb	r3, [r4, #11]
    tempCanMsg->frame.data3 = rxReg.RXBnD3;
 8003dc2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8003dc6:	7323      	strb	r3, [r4, #12]
    tempCanMsg->frame.data4 = rxReg.RXBnD4;
 8003dc8:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8003dcc:	7363      	strb	r3, [r4, #13]
    tempCanMsg->frame.data5 = rxReg.RXBnD5;
 8003dce:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8003dd2:	73a3      	strb	r3, [r4, #14]
    tempCanMsg->frame.data6 = rxReg.RXBnD6;
 8003dd4:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8003dd8:	73e3      	strb	r3, [r4, #15]
    tempCanMsg->frame.data7 = rxReg.RXBnD7;
 8003dda:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8003dde:	7423      	strb	r3, [r4, #16]
    MCP2515_WriteByte(MCP2515_CANINTF,0x00); // Resetter flagg
 8003de0:	202c      	movs	r0, #44	; 0x2c
 8003de2:	2100      	movs	r1, #0
 8003de4:	f000 f882 	bl	8003eec <MCP2515_WriteByte>
    returnValue = 1;
 8003de8:	2001      	movs	r0, #1
}
 8003dea:	b005      	add	sp, #20
 8003dec:	bd30      	pop	{r4, r5, pc}
    else if (rxStatus.rxBuffer == MSG_IN_RXB1)
 8003dee:	2880      	cmp	r0, #128	; 0x80
 8003df0:	d1c1      	bne.n	8003d76 <CANSPI_Receive+0x20>
      MCP2515_ReadRxSequence(MCP2515_READ_RXB1SIDH, rxReg.rx_reg_array, sizeof(rxReg.rx_reg_array));
 8003df2:	220d      	movs	r2, #13
 8003df4:	4669      	mov	r1, sp
 8003df6:	2094      	movs	r0, #148	; 0x94
 8003df8:	e7bb      	b.n	8003d72 <CANSPI_Receive+0x1c>
      tempCanMsg->frame.idType = (uint8_t) dSTANDARD_CAN_MSG_ID_2_0B;
 8003dfa:	2201      	movs	r2, #1
{
  uint32_t returnValue = 0;
  uint32_t ConvertedID;
  
  ConvertedID = (tempRXBn_SIDH << 3);
  ConvertedID = ConvertedID + (tempRXBn_SIDL >> 5);
 8003dfc:	095b      	lsrs	r3, r3, #5
      tempCanMsg->frame.idType = (uint8_t) dSTANDARD_CAN_MSG_ID_2_0B;
 8003dfe:	7022      	strb	r2, [r4, #0]
  ConvertedID = ConvertedID + (tempRXBn_SIDL >> 5);
 8003e00:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8003e04:	e7d0      	b.n	8003da8 <CANSPI_Receive+0x52>
	...

08003e08 <SPI_Tx>:
  MCP2515_CS_HIGH();
}

/* E */
static void SPI_Tx(uint8_t data)
{
 8003e08:	b507      	push	{r0, r1, r2, lr}
 8003e0a:	a902      	add	r1, sp, #8
  HAL_SPI_Transmit(SPI_CAN, &data, 1, SPI_TIMEOUT);    
 8003e0c:	230a      	movs	r3, #10
{
 8003e0e:	f801 0d01 	strb.w	r0, [r1, #-1]!
  HAL_SPI_Transmit(SPI_CAN, &data, 1, SPI_TIMEOUT);    
 8003e12:	2201      	movs	r2, #1
 8003e14:	4802      	ldr	r0, [pc, #8]	; (8003e20 <SPI_Tx+0x18>)
 8003e16:	f7fd fce1 	bl	80017dc <HAL_SPI_Transmit>
}
 8003e1a:	b003      	add	sp, #12
 8003e1c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e20:	20003e58 	.word	0x20003e58

08003e24 <SPI_Rx>:
  HAL_SPI_Transmit(SPI_CAN, buffer, length, SPI_TIMEOUT);    
}

/* SPI Rx Wrapper funksjon*/
static uint8_t SPI_Rx(void)
{
 8003e24:	b507      	push	{r0, r1, r2, lr}
  uint8_t retVal;
  HAL_SPI_Receive(SPI_CAN, &retVal, 1, SPI_TIMEOUT);
 8003e26:	230a      	movs	r3, #10
 8003e28:	2201      	movs	r2, #1
 8003e2a:	f10d 0107 	add.w	r1, sp, #7
 8003e2e:	4804      	ldr	r0, [pc, #16]	; (8003e40 <SPI_Rx+0x1c>)
 8003e30:	f7fd fe79 	bl	8001b26 <HAL_SPI_Receive>
  return retVal;
}
 8003e34:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8003e38:	b003      	add	sp, #12
 8003e3a:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e3e:	bf00      	nop
 8003e40:	20003e58 	.word	0x20003e58

08003e44 <MCP2515_Initialize>:
{
 8003e44:	b538      	push	{r3, r4, r5, lr}
  MCP2515_CS_HIGH();    
 8003e46:	2201      	movs	r2, #1
 8003e48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003e4c:	4807      	ldr	r0, [pc, #28]	; (8003e6c <MCP2515_Initialize+0x28>)
    if(HAL_SPI_GetState(SPI_CAN) == HAL_SPI_STATE_READY)
 8003e4e:	4d08      	ldr	r5, [pc, #32]	; (8003e70 <MCP2515_Initialize+0x2c>)
  MCP2515_CS_HIGH();    
 8003e50:	f7fd f9a8 	bl	80011a4 <HAL_GPIO_WritePin>
 8003e54:	240a      	movs	r4, #10
    if(HAL_SPI_GetState(SPI_CAN) == HAL_SPI_STATE_READY)
 8003e56:	4628      	mov	r0, r5
 8003e58:	f7fd ff04 	bl	8001c64 <HAL_SPI_GetState>
 8003e5c:	2801      	cmp	r0, #1
 8003e5e:	d004      	beq.n	8003e6a <MCP2515_Initialize+0x26>
 8003e60:	3c01      	subs	r4, #1
  } while(loop > 0); 
 8003e62:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8003e66:	d1f6      	bne.n	8003e56 <MCP2515_Initialize+0x12>
  return false;
 8003e68:	4620      	mov	r0, r4
}
 8003e6a:	bd38      	pop	{r3, r4, r5, pc}
 8003e6c:	40021000 	.word	0x40021000
 8003e70:	20003e58 	.word	0x20003e58

08003e74 <MCP2515_ReadByte>:
{
 8003e74:	b538      	push	{r3, r4, r5, lr}
  MCP2515_CS_LOW();
 8003e76:	4c0c      	ldr	r4, [pc, #48]	; (8003ea8 <MCP2515_ReadByte+0x34>)
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f44f 7180 	mov.w	r1, #256	; 0x100
{
 8003e7e:	4605      	mov	r5, r0
  MCP2515_CS_LOW();
 8003e80:	4620      	mov	r0, r4
 8003e82:	f7fd f98f 	bl	80011a4 <HAL_GPIO_WritePin>
  SPI_Tx(MCP2515_READ);
 8003e86:	2003      	movs	r0, #3
 8003e88:	f7ff ffbe 	bl	8003e08 <SPI_Tx>
  SPI_Tx(address);
 8003e8c:	4628      	mov	r0, r5
 8003e8e:	f7ff ffbb 	bl	8003e08 <SPI_Tx>
  retVal = SPI_Rx();
 8003e92:	f7ff ffc7 	bl	8003e24 <SPI_Rx>
  MCP2515_CS_HIGH();
 8003e96:	2201      	movs	r2, #1
  retVal = SPI_Rx();
 8003e98:	4605      	mov	r5, r0
  MCP2515_CS_HIGH();
 8003e9a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003e9e:	4620      	mov	r0, r4
 8003ea0:	f7fd f980 	bl	80011a4 <HAL_GPIO_WritePin>
}
 8003ea4:	4628      	mov	r0, r5
 8003ea6:	bd38      	pop	{r3, r4, r5, pc}
 8003ea8:	40021000 	.word	0x40021000

08003eac <MCP2515_ReadRxSequence>:
{
 8003eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  MCP2515_CS_LOW();
 8003eae:	4c0d      	ldr	r4, [pc, #52]	; (8003ee4 <MCP2515_ReadRxSequence+0x38>)
{
 8003eb0:	4607      	mov	r7, r0
 8003eb2:	460d      	mov	r5, r1
 8003eb4:	4616      	mov	r6, r2
  MCP2515_CS_LOW();
 8003eb6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003eba:	2200      	movs	r2, #0
 8003ebc:	4620      	mov	r0, r4
 8003ebe:	f7fd f971 	bl	80011a4 <HAL_GPIO_WritePin>
  SPI_Tx(instruction);        
 8003ec2:	4638      	mov	r0, r7
 8003ec4:	f7ff ffa0 	bl	8003e08 <SPI_Tx>

/* SPI Rx Wrapper funksjon*/
static void SPI_RxBuffer(uint8_t *buffer, uint8_t length)
{
  HAL_SPI_Receive(SPI_CAN, buffer, length, SPI_TIMEOUT);
 8003ec8:	4632      	mov	r2, r6
 8003eca:	4629      	mov	r1, r5
 8003ecc:	230a      	movs	r3, #10
 8003ece:	4806      	ldr	r0, [pc, #24]	; (8003ee8 <MCP2515_ReadRxSequence+0x3c>)
 8003ed0:	f7fd fe29 	bl	8001b26 <HAL_SPI_Receive>
  MCP2515_CS_HIGH();
 8003ed4:	4620      	mov	r0, r4
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f44f 7180 	mov.w	r1, #256	; 0x100
}
 8003edc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  MCP2515_CS_HIGH();
 8003ee0:	f7fd b960 	b.w	80011a4 <HAL_GPIO_WritePin>
 8003ee4:	40021000 	.word	0x40021000
 8003ee8:	20003e58 	.word	0x20003e58

08003eec <MCP2515_WriteByte>:
{    
 8003eec:	b570      	push	{r4, r5, r6, lr}
  MCP2515_CS_LOW();  
 8003eee:	4c0d      	ldr	r4, [pc, #52]	; (8003f24 <MCP2515_WriteByte+0x38>)
 8003ef0:	2200      	movs	r2, #0
{    
 8003ef2:	4606      	mov	r6, r0
 8003ef4:	460d      	mov	r5, r1
  MCP2515_CS_LOW();  
 8003ef6:	4620      	mov	r0, r4
 8003ef8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003efc:	f7fd f952 	bl	80011a4 <HAL_GPIO_WritePin>
  SPI_Tx(MCP2515_WRITE);
 8003f00:	2002      	movs	r0, #2
 8003f02:	f7ff ff81 	bl	8003e08 <SPI_Tx>
  SPI_Tx(address);
 8003f06:	4630      	mov	r0, r6
 8003f08:	f7ff ff7e 	bl	8003e08 <SPI_Tx>
  SPI_Tx(data);  
 8003f0c:	4628      	mov	r0, r5
 8003f0e:	f7ff ff7b 	bl	8003e08 <SPI_Tx>
  MCP2515_CS_HIGH();
 8003f12:	4620      	mov	r0, r4
 8003f14:	2201      	movs	r2, #1
 8003f16:	f44f 7180 	mov.w	r1, #256	; 0x100
}
 8003f1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  MCP2515_CS_HIGH();
 8003f1e:	f7fd b941 	b.w	80011a4 <HAL_GPIO_WritePin>
 8003f22:	bf00      	nop
 8003f24:	40021000 	.word	0x40021000

08003f28 <MCP2515_SetConfigMode>:
{
 8003f28:	b510      	push	{r4, lr}
  MCP2515_WriteByte(MCP2515_CANCTRL, 0x80);
 8003f2a:	2180      	movs	r1, #128	; 0x80
 8003f2c:	200f      	movs	r0, #15
 8003f2e:	f7ff ffdd 	bl	8003eec <MCP2515_WriteByte>
 8003f32:	240a      	movs	r4, #10
    if((MCP2515_ReadByte(MCP2515_CANSTAT) & 0xE0) == 0x80)
 8003f34:	200e      	movs	r0, #14
 8003f36:	f7ff ff9d 	bl	8003e74 <MCP2515_ReadByte>
 8003f3a:	f000 00e0 	and.w	r0, r0, #224	; 0xe0
 8003f3e:	2880      	cmp	r0, #128	; 0x80
 8003f40:	d005      	beq.n	8003f4e <MCP2515_SetConfigMode+0x26>
 8003f42:	3c01      	subs	r4, #1
  } while(loop > 0); 
 8003f44:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8003f48:	d1f4      	bne.n	8003f34 <MCP2515_SetConfigMode+0xc>
  return false;
 8003f4a:	4620      	mov	r0, r4
 8003f4c:	bd10      	pop	{r4, pc}
      return true;
 8003f4e:	2001      	movs	r0, #1
}
 8003f50:	bd10      	pop	{r4, pc}

08003f52 <MCP2515_SetNormalMode>:
{
 8003f52:	b510      	push	{r4, lr}
  MCP2515_WriteByte(MCP2515_CANCTRL, 0x00);
 8003f54:	2100      	movs	r1, #0
 8003f56:	200f      	movs	r0, #15
 8003f58:	f7ff ffc8 	bl	8003eec <MCP2515_WriteByte>
 8003f5c:	240a      	movs	r4, #10
    if((MCP2515_ReadByte(MCP2515_CANSTAT) & 0xE0) == 0x00)
 8003f5e:	200e      	movs	r0, #14
 8003f60:	f7ff ff88 	bl	8003e74 <MCP2515_ReadByte>
 8003f64:	f010 0fe0 	tst.w	r0, #224	; 0xe0
 8003f68:	d005      	beq.n	8003f76 <MCP2515_SetNormalMode+0x24>
 8003f6a:	3c01      	subs	r4, #1
  } while(loop > 0);
 8003f6c:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8003f70:	d1f5      	bne.n	8003f5e <MCP2515_SetNormalMode+0xc>
  return false;
 8003f72:	4620      	mov	r0, r4
 8003f74:	bd10      	pop	{r4, pc}
      return true;
 8003f76:	2001      	movs	r0, #1
}
 8003f78:	bd10      	pop	{r4, pc}
	...

08003f7c <MCP2515_WriteByteSequence>:
{    
 8003f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  MCP2515_CS_LOW();
 8003f7e:	4d10      	ldr	r5, [pc, #64]	; (8003fc0 <MCP2515_WriteByteSequence+0x44>)
{    
 8003f80:	4606      	mov	r6, r0
 8003f82:	460c      	mov	r4, r1
 8003f84:	4617      	mov	r7, r2
  MCP2515_CS_LOW();
 8003f86:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	4628      	mov	r0, r5
 8003f8e:	f7fd f909 	bl	80011a4 <HAL_GPIO_WritePin>
  SPI_Tx(MCP2515_WRITE);
 8003f92:	2002      	movs	r0, #2
 8003f94:	f7ff ff38 	bl	8003e08 <SPI_Tx>
  SPI_Tx(startAddress);
 8003f98:	4630      	mov	r0, r6
 8003f9a:	f7ff ff35 	bl	8003e08 <SPI_Tx>
  SPI_TxBuffer(data, (endAddress - startAddress + 1));
 8003f9e:	1c62      	adds	r2, r4, #1
 8003fa0:	1b92      	subs	r2, r2, r6
  HAL_SPI_Transmit(SPI_CAN, buffer, length, SPI_TIMEOUT);    
 8003fa2:	4639      	mov	r1, r7
 8003fa4:	230a      	movs	r3, #10
 8003fa6:	b2d2      	uxtb	r2, r2
 8003fa8:	4806      	ldr	r0, [pc, #24]	; (8003fc4 <MCP2515_WriteByteSequence+0x48>)
 8003faa:	f7fd fc17 	bl	80017dc <HAL_SPI_Transmit>
  MCP2515_CS_HIGH();
 8003fae:	4628      	mov	r0, r5
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	f44f 7180 	mov.w	r1, #256	; 0x100
}
 8003fb6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  MCP2515_CS_HIGH();
 8003fba:	f7fd b8f3 	b.w	80011a4 <HAL_GPIO_WritePin>
 8003fbe:	bf00      	nop
 8003fc0:	40021000 	.word	0x40021000
 8003fc4:	20003e58 	.word	0x20003e58

08003fc8 <MCP2515_GetRxStatus>:
{
 8003fc8:	b538      	push	{r3, r4, r5, lr}
  MCP2515_CS_LOW();
 8003fca:	4c0a      	ldr	r4, [pc, #40]	; (8003ff4 <MCP2515_GetRxStatus+0x2c>)
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003fd2:	4620      	mov	r0, r4
 8003fd4:	f7fd f8e6 	bl	80011a4 <HAL_GPIO_WritePin>
  SPI_Tx(MCP2515_RX_STATUS);
 8003fd8:	20b0      	movs	r0, #176	; 0xb0
 8003fda:	f7ff ff15 	bl	8003e08 <SPI_Tx>
  retVal = SPI_Rx();
 8003fde:	f7ff ff21 	bl	8003e24 <SPI_Rx>
  MCP2515_CS_HIGH();
 8003fe2:	2201      	movs	r2, #1
  retVal = SPI_Rx();
 8003fe4:	4605      	mov	r5, r0
  MCP2515_CS_HIGH();
 8003fe6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003fea:	4620      	mov	r0, r4
 8003fec:	f7fd f8da 	bl	80011a4 <HAL_GPIO_WritePin>
}
 8003ff0:	4628      	mov	r0, r5
 8003ff2:	bd38      	pop	{r3, r4, r5, pc}
 8003ff4:	40021000 	.word	0x40021000

08003ff8 <SPI_CAN_Init>:

SPI_HandleTypeDef hspi;

/* SPI3 init function */
void SPI_CAN_Init(void)
{
 8003ff8:	b508      	push	{r3, lr}

  hspi.Instance = CAN_SPI;
 8003ffa:	480f      	ldr	r0, [pc, #60]	; (8004038 <SPI_CAN_Init+0x40>)
  hspi.Init.Mode = SPI_MODE_MASTER;
 8003ffc:	4b0f      	ldr	r3, [pc, #60]	; (800403c <SPI_CAN_Init+0x44>)
 8003ffe:	f44f 7e82 	mov.w	lr, #260	; 0x104
  hspi.Init.Direction = SPI_DIRECTION_2LINES;
  hspi.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi.Init.NSS = SPI_NSS_SOFT;
 8004002:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi.Init.Mode = SPI_MODE_MASTER;
 8004006:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi.Init.Direction = SPI_DIRECTION_2LINES;
 800400a:	2300      	movs	r3, #0
 800400c:	6083      	str	r3, [r0, #8]
  hspi.Init.DataSize = SPI_DATASIZE_8BIT;
 800400e:	60c3      	str	r3, [r0, #12]
  hspi.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004010:	6103      	str	r3, [r0, #16]
  hspi.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004012:	6143      	str	r3, [r0, #20]
  hspi.Init.NSS = SPI_NSS_SOFT;
 8004014:	6182      	str	r2, [r0, #24]
  hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
  hspi.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004016:	6203      	str	r3, [r0, #32]
  hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004018:	2210      	movs	r2, #16
  hspi.Init.TIMode = SPI_TIMODE_DISABLE;
 800401a:	6243      	str	r3, [r0, #36]	; 0x24
  hspi.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800401c:	6283      	str	r3, [r0, #40]	; 0x28
  hspi.Init.CRCPolynomial = 10;
 800401e:	230a      	movs	r3, #10
  hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004020:	61c2      	str	r2, [r0, #28]
  hspi.Init.CRCPolynomial = 10;
 8004022:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi) != HAL_OK)
 8004024:	f7fd fb9d 	bl	8001762 <HAL_SPI_Init>
 8004028:	b128      	cbz	r0, 8004036 <SPI_CAN_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800402a:	211b      	movs	r1, #27
 800402c:	4804      	ldr	r0, [pc, #16]	; (8004040 <SPI_CAN_Init+0x48>)
  }

}
 800402e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8004032:	f000 bb21 	b.w	8004678 <_Error_Handler>
 8004036:	bd08      	pop	{r3, pc}
 8004038:	20003e58 	.word	0x20003e58
 800403c:	40003c00 	.word	0x40003c00
 8004040:	08004c56 	.word	0x08004c56

08004044 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004044:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI3)
 8004046:	6802      	ldr	r2, [r0, #0]
 8004048:	4b25      	ldr	r3, [pc, #148]	; (80040e0 <HAL_SPI_MspInit+0x9c>)
 800404a:	429a      	cmp	r2, r3
{
 800404c:	b088      	sub	sp, #32
 800404e:	4604      	mov	r4, r0
  if(spiHandle->Instance==SPI3)
 8004050:	d11a      	bne.n	8004088 <HAL_SPI_MspInit+0x44>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004052:	2100      	movs	r1, #0
 8004054:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
 8004058:	9100      	str	r1, [sp, #0]
 800405a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800405c:	4821      	ldr	r0, [pc, #132]	; (80040e4 <HAL_SPI_MspInit+0xa0>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 800405e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004062:	641a      	str	r2, [r3, #64]	; 0x40
 8004064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004066:	9105      	str	r1, [sp, #20]
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004068:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800406c:	9300      	str	r3, [sp, #0]
 800406e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8004070:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8004074:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004076:	2302      	movs	r3, #2
 8004078:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800407a:	2303      	movs	r3, #3
 800407c:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800407e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004080:	2306      	movs	r3, #6
 8004082:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004084:	f7fc ffa8 	bl	8000fd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
  if(spiHandle->Instance==SPI2)
 8004088:	6822      	ldr	r2, [r4, #0]
 800408a:	4b17      	ldr	r3, [pc, #92]	; (80040e8 <HAL_SPI_MspInit+0xa4>)
 800408c:	429a      	cmp	r2, r3
 800408e:	d124      	bne.n	80040da <HAL_SPI_MspInit+0x96>
  {

    /* SPI3 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004090:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004094:	2200      	movs	r2, #0
 8004096:	9201      	str	r2, [sp, #4]
 8004098:	6c19      	ldr	r1, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800409a:	4814      	ldr	r0, [pc, #80]	; (80040ec <HAL_SPI_MspInit+0xa8>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 800409c:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 80040a0:	6419      	str	r1, [r3, #64]	; 0x40
 80040a2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80040a4:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 80040a8:	9101      	str	r1, [sp, #4]
 80040aa:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040ac:	9202      	str	r2, [sp, #8]
 80040ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80040b0:	f041 0102 	orr.w	r1, r1, #2
 80040b4:	6319      	str	r1, [r3, #48]	; 0x30
 80040b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040b8:	9205      	str	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040ba:	f003 0302 	and.w	r3, r3, #2
 80040be:	9302      	str	r3, [sp, #8]
 80040c0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80040c2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80040c6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040c8:	2302      	movs	r3, #2
 80040ca:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040cc:	2303      	movs	r3, #3
 80040ce:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040d0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80040d2:	2305      	movs	r3, #5
 80040d4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040d6:	f7fc ff7f 	bl	8000fd8 <HAL_GPIO_Init>

  }
}
 80040da:	b008      	add	sp, #32
 80040dc:	bd10      	pop	{r4, pc}
 80040de:	bf00      	nop
 80040e0:	40003c00 	.word	0x40003c00
 80040e4:	40020800 	.word	0x40020800
 80040e8:	40003800 	.word	0x40003800
 80040ec:	40020400 	.word	0x40020400

080040f0 <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM1)
 80040f0:	6803      	ldr	r3, [r0, #0]
 80040f2:	4a11      	ldr	r2, [pc, #68]	; (8004138 <HAL_TIM_PWM_MspInit+0x48>)
 80040f4:	4293      	cmp	r3, r2
{
 80040f6:	b082      	sub	sp, #8
  if(tim_pwmHandle->Instance==TIM1)
 80040f8:	d10d      	bne.n	8004116 <HAL_TIM_PWM_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */
//
  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80040fa:	2300      	movs	r3, #0
 80040fc:	9300      	str	r3, [sp, #0]
 80040fe:	4b0f      	ldr	r3, [pc, #60]	; (800413c <HAL_TIM_PWM_MspInit+0x4c>)
 8004100:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004102:	f042 0201 	orr.w	r2, r2, #1
 8004106:	645a      	str	r2, [r3, #68]	; 0x44
 8004108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800410a:	f003 0301 	and.w	r3, r3, #1
 800410e:	9300      	str	r3, [sp, #0]
 8004110:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */
//
  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8004112:	b002      	add	sp, #8
 8004114:	4770      	bx	lr
  else if(tim_pwmHandle->Instance==TIM4)
 8004116:	4a0a      	ldr	r2, [pc, #40]	; (8004140 <HAL_TIM_PWM_MspInit+0x50>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d1fa      	bne.n	8004112 <HAL_TIM_PWM_MspInit+0x22>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800411c:	2300      	movs	r3, #0
 800411e:	9301      	str	r3, [sp, #4]
 8004120:	4b06      	ldr	r3, [pc, #24]	; (800413c <HAL_TIM_PWM_MspInit+0x4c>)
 8004122:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004124:	f042 0204 	orr.w	r2, r2, #4
 8004128:	641a      	str	r2, [r3, #64]	; 0x40
 800412a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412c:	f003 0304 	and.w	r3, r3, #4
 8004130:	9301      	str	r3, [sp, #4]
 8004132:	9b01      	ldr	r3, [sp, #4]
}
 8004134:	e7ed      	b.n	8004112 <HAL_TIM_PWM_MspInit+0x22>
 8004136:	bf00      	nop
 8004138:	40010000 	.word	0x40010000
 800413c:	40023800 	.word	0x40023800
 8004140:	40000800 	.word	0x40000800

08004144 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004144:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1)
 8004146:	6803      	ldr	r3, [r0, #0]
 8004148:	4a11      	ldr	r2, [pc, #68]	; (8004190 <HAL_TIM_MspPostInit+0x4c>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d111      	bne.n	8004172 <HAL_TIM_MspPostInit+0x2e>
//
  /* USER CODE END TIM1_MspPostInit 0 */
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = DRIVE_PWM_Pin;
 800414e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004152:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004154:	2312      	movs	r3, #18
 8004156:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004158:	2300      	movs	r3, #0
 800415a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800415c:	2303      	movs	r3, #3
 800415e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004160:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = DRIVE_PWM_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(DRIVE_PWM_GPIO_Port, &GPIO_InitStruct);
 8004162:	a901      	add	r1, sp, #4
 8004164:	480b      	ldr	r0, [pc, #44]	; (8004194 <HAL_TIM_MspPostInit+0x50>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004166:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(DRIVE_PWM_GPIO_Port, &GPIO_InitStruct);
 8004168:	f7fc ff36 	bl	8000fd8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */
//
  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800416c:	b007      	add	sp, #28
 800416e:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(timHandle->Instance==TIM4)
 8004172:	4a09      	ldr	r2, [pc, #36]	; (8004198 <HAL_TIM_MspPostInit+0x54>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d1f9      	bne.n	800416c <HAL_TIM_MspPostInit+0x28>
    GPIO_InitStruct.Pin = DRIVE_PWM_Pin;
 8004178:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800417c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800417e:	2312      	movs	r3, #18
 8004180:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004182:	2300      	movs	r3, #0
 8004184:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004186:	2303      	movs	r3, #3
 8004188:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800418a:	2302      	movs	r3, #2
 800418c:	e7e9      	b.n	8004162 <HAL_TIM_MspPostInit+0x1e>
 800418e:	bf00      	nop
 8004190:	40010000 	.word	0x40010000
 8004194:	40020c00 	.word	0x40020c00
 8004198:	40000800 	.word	0x40000800

0800419c <TIMER_Init>:
{
 800419c:	b530      	push	{r4, r5, lr}
  htim.Instance = PWM_TIMER;
 800419e:	4c2c      	ldr	r4, [pc, #176]	; (8004250 <TIMER_Init+0xb4>)
  htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041a0:	4a2c      	ldr	r2, [pc, #176]	; (8004254 <TIMER_Init+0xb8>)
 80041a2:	2500      	movs	r5, #0
{
 80041a4:	b091      	sub	sp, #68	; 0x44
  htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041a6:	2307      	movs	r3, #7
  if (HAL_TIM_PWM_Init(&htim) != HAL_OK)
 80041a8:	4620      	mov	r0, r4
  htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041aa:	e884 002c 	stmia.w	r4, {r2, r3, r5}
  htim.Init.Period = 0;
 80041ae:	60e5      	str	r5, [r4, #12]
  htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041b0:	6125      	str	r5, [r4, #16]
  if (HAL_TIM_PWM_Init(&htim) != HAL_OK)
 80041b2:	f7fd ff1d 	bl	8001ff0 <HAL_TIM_PWM_Init>
 80041b6:	b118      	cbz	r0, 80041c0 <TIMER_Init+0x24>
    _Error_Handler(__FILE__, __LINE__);
 80041b8:	211f      	movs	r1, #31
 80041ba:	4827      	ldr	r0, [pc, #156]	; (8004258 <TIMER_Init+0xbc>)
 80041bc:	f000 fa5c 	bl	8004678 <_Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig) != HAL_OK)
 80041c0:	4669      	mov	r1, sp
 80041c2:	4823      	ldr	r0, [pc, #140]	; (8004250 <TIMER_Init+0xb4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041c4:	9500      	str	r5, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041c6:	9501      	str	r5, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig) != HAL_OK)
 80041c8:	f7fe f816 	bl	80021f8 <HAL_TIMEx_MasterConfigSynchronization>
 80041cc:	b118      	cbz	r0, 80041d6 <TIMER_Init+0x3a>
    _Error_Handler(__FILE__, __LINE__);
 80041ce:	2126      	movs	r1, #38	; 0x26
 80041d0:	4821      	ldr	r0, [pc, #132]	; (8004258 <TIMER_Init+0xbc>)
 80041d2:	f000 fa51 	bl	8004678 <_Error_Handler>
  if (htim.Instance == TIM1)
 80041d6:	6821      	ldr	r1, [r4, #0]
 80041d8:	4a20      	ldr	r2, [pc, #128]	; (800425c <TIMER_Init+0xc0>)
  if (HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80041da:	481d      	ldr	r0, [pc, #116]	; (8004250 <TIMER_Init+0xb4>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80041dc:	2360      	movs	r3, #96	; 0x60
  if (htim.Instance == TIM1)
 80041de:	4291      	cmp	r1, r2
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80041e0:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80041e2:	f04f 0200 	mov.w	r2, #0
  sConfigOC.Pulse = 0;
 80041e6:	f04f 0300 	mov.w	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80041ea:	a902      	add	r1, sp, #8
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80041ec:	bf02      	ittt	eq
 80041ee:	9305      	streq	r3, [sp, #20]
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80041f0:	9307      	streq	r3, [sp, #28]
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80041f2:	9308      	streq	r3, [sp, #32]
  sConfigOC.Pulse = 0;
 80041f4:	9303      	str	r3, [sp, #12]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80041f6:	9304      	str	r3, [sp, #16]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80041f8:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80041fa:	f7fd ff43 	bl	8002084 <HAL_TIM_PWM_ConfigChannel>
 80041fe:	b118      	cbz	r0, 8004208 <TIMER_Init+0x6c>
    _Error_Handler(__FILE__, __LINE__);
 8004200:	2137      	movs	r1, #55	; 0x37
 8004202:	4815      	ldr	r0, [pc, #84]	; (8004258 <TIMER_Init+0xbc>)
 8004204:	f000 fa38 	bl	8004678 <_Error_Handler>
  if (htim.Instance == TIM1)
 8004208:	6822      	ldr	r2, [r4, #0]
 800420a:	4b14      	ldr	r3, [pc, #80]	; (800425c <TIMER_Init+0xc0>)
 800420c:	429a      	cmp	r2, r3
 800420e:	d112      	bne.n	8004236 <TIMER_Init+0x9a>
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004210:	2300      	movs	r3, #0
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004212:	f44f 5200 	mov.w	r2, #8192	; 0x2000
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim, &sBreakDeadTimeConfig) != HAL_OK)
 8004216:	a909      	add	r1, sp, #36	; 0x24
 8004218:	480d      	ldr	r0, [pc, #52]	; (8004250 <TIMER_Init+0xb4>)
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800421a:	9309      	str	r3, [sp, #36]	; 0x24
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800421c:	930a      	str	r3, [sp, #40]	; 0x28
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800421e:	930b      	str	r3, [sp, #44]	; 0x2c
	sBreakDeadTimeConfig.DeadTime = 0;
 8004220:	930c      	str	r3, [sp, #48]	; 0x30
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004222:	930d      	str	r3, [sp, #52]	; 0x34
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004224:	920e      	str	r2, [sp, #56]	; 0x38
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004226:	930f      	str	r3, [sp, #60]	; 0x3c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim, &sBreakDeadTimeConfig) != HAL_OK)
 8004228:	f7fe f808 	bl	800223c <HAL_TIMEx_ConfigBreakDeadTime>
 800422c:	b118      	cbz	r0, 8004236 <TIMER_Init+0x9a>
	  _Error_Handler(__FILE__, __LINE__);
 800422e:	2145      	movs	r1, #69	; 0x45
 8004230:	4809      	ldr	r0, [pc, #36]	; (8004258 <TIMER_Init+0xbc>)
 8004232:	f000 fa21 	bl	8004678 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim);
 8004236:	4806      	ldr	r0, [pc, #24]	; (8004250 <TIMER_Init+0xb4>)
 8004238:	f7ff ff84 	bl	8004144 <HAL_TIM_MspPostInit>
  HAL_TIM_Base_Start(&htim);
 800423c:	4804      	ldr	r0, [pc, #16]	; (8004250 <TIMER_Init+0xb4>)
 800423e:	f7fd fd9a 	bl	8001d76 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim,TIM_CHANNEL_1);
 8004242:	2100      	movs	r1, #0
 8004244:	4802      	ldr	r0, [pc, #8]	; (8004250 <TIMER_Init+0xb4>)
 8004246:	f7fd ff8b 	bl	8002160 <HAL_TIM_PWM_Start>
}
 800424a:	b011      	add	sp, #68	; 0x44
 800424c:	bd30      	pop	{r4, r5, pc}
 800424e:	bf00      	nop
 8004250:	20003eb0 	.word	0x20003eb0
 8004254:	40000800 	.word	0x40000800
 8004258:	08004c6b 	.word	0x08004c6b
 800425c:	40010000 	.word	0x40010000

08004260 <StartDefaultTask>:
}


/* StartDefaultTask function */
void StartDefaultTask(void const * argument)
{
 8004260:	b508      	push	{r3, lr}
  /* Infinite loop */
  for(;;)
  {
	  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 10, 0);
	  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
	  vTaskDelete(defaultTaskHandle);
 8004262:	4c06      	ldr	r4, [pc, #24]	; (800427c <StartDefaultTask+0x1c>)
	  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 10, 0);
 8004264:	2200      	movs	r2, #0
 8004266:	210a      	movs	r1, #10
 8004268:	2028      	movs	r0, #40	; 0x28
 800426a:	f7fc fe53 	bl	8000f14 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800426e:	2028      	movs	r0, #40	; 0x28
 8004270:	f7fc fe84 	bl	8000f7c <HAL_NVIC_EnableIRQ>
	  vTaskDelete(defaultTaskHandle);
 8004274:	6820      	ldr	r0, [r4, #0]
 8004276:	f7fe ff67 	bl	8003148 <vTaskDelete>
 800427a:	e7f3      	b.n	8004264 <StartDefaultTask+0x4>
 800427c:	20003eec 	.word	0x20003eec

08004280 <StartTask02>:
  /* USER CODE END StartDefaultTask */
}

/* StartTask02 function */
void StartTask02(void const * argument)
{
 8004280:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */

	uint16_t fart = 0;
 8004282:	ac02      	add	r4, sp, #8
 8004284:	2300      	movs	r3, #0
 8004286:	f824 3d02 	strh.w	r3, [r4, #-2]!
  for(;;)
  {
	if(xQueueReceive(FartQueueHandle,&fart,osWaitForever)){
 800428a:	4d07      	ldr	r5, [pc, #28]	; (80042a8 <StartTask02+0x28>)
 800428c:	6828      	ldr	r0, [r5, #0]
 800428e:	2300      	movs	r3, #0
 8004290:	f04f 32ff 	mov.w	r2, #4294967295
 8004294:	4621      	mov	r1, r4
 8004296:	f7fe fd2b 	bl	8002cf0 <xQueueGenericReceive>
 800429a:	2800      	cmp	r0, #0
 800429c:	d0f6      	beq.n	800428c <StartTask02+0xc>
		PWM_Set_Frekvens(fart);
 800429e:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 80042a2:	f000 fa11 	bl	80046c8 <PWM_Set_Frekvens>
 80042a6:	e7f1      	b.n	800428c <StartTask02+0xc>
 80042a8:	20003ef4 	.word	0x20003ef4

080042ac <StartTask03>:
  /* USER CODE END StartTask02 */
}

/* StartTask03 function */
void StartTask03(void const * argument)
{
 80042ac:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t lengde = 250000;
  /* Infinite loop */
  for(;;)

  {
	  if(xQueueReceive(AckerQueueHandle,&radius,osWaitForever)){
 80042ae:	4f1a      	ldr	r7, [pc, #104]	; (8004318 <StartTask03+0x6c>)
		  fartkonst = (((sqrt(((radius*radius)-radius*bredde+bredde2+lengde)))/radius)*1000) ;
 80042b0:	4e1a      	ldr	r6, [pc, #104]	; (800431c <StartTask03+0x70>)
 80042b2:	4d1b      	ldr	r5, [pc, #108]	; (8004320 <StartTask03+0x74>)
{
 80042b4:	b085      	sub	sp, #20
		  fartkonst = (((sqrt(((radius*radius)-radius*bredde+bredde2+lengde)))/radius)*1000) ;
 80042b6:	2400      	movs	r4, #0
	  if(xQueueReceive(AckerQueueHandle,&radius,osWaitForever)){
 80042b8:	2300      	movs	r3, #0
 80042ba:	f04f 32ff 	mov.w	r2, #4294967295
 80042be:	a903      	add	r1, sp, #12
 80042c0:	6838      	ldr	r0, [r7, #0]
 80042c2:	f7fe fd15 	bl	8002cf0 <xQueueGenericReceive>
 80042c6:	2800      	cmp	r0, #0
 80042c8:	d0f6      	beq.n	80042b8 <StartTask03+0xc>
		  fartkonst = (((sqrt(((radius*radius)-radius*bredde+bredde2+lengde)))/radius)*1000) ;
 80042ca:	9a03      	ldr	r2, [sp, #12]
 80042cc:	fb02 f302 	mul.w	r3, r2, r2
 80042d0:	f503 2381 	add.w	r3, r3, #264192	; 0x40800
 80042d4:	f203 5399 	addw	r3, r3, #1433	; 0x599
 80042d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80042dc:	fb00 3012 	mls	r0, r0, r2, r3
 80042e0:	f7fc f8b8 	bl	8000454 <__aeabi_ui2d>
 80042e4:	ec41 0b10 	vmov	d0, r0, r1
 80042e8:	f000 fb66 	bl	80049b8 <sqrt>
 80042ec:	9803      	ldr	r0, [sp, #12]
 80042ee:	ed8d 0b00 	vstr	d0, [sp]
 80042f2:	f7fc f8bf 	bl	8000474 <__aeabi_i2d>
 80042f6:	ed9d 0b00 	vldr	d0, [sp]
 80042fa:	4602      	mov	r2, r0
 80042fc:	460b      	mov	r3, r1
 80042fe:	ec51 0b10 	vmov	r0, r1, d0
 8004302:	f7fc fa47 	bl	8000794 <__aeabi_ddiv>
 8004306:	4622      	mov	r2, r4
 8004308:	462b      	mov	r3, r5
 800430a:	f7fc f919 	bl	8000540 <__aeabi_dmul>
 800430e:	f7fc fbc7 	bl	8000aa0 <__aeabi_d2iz>
 8004312:	6030      	str	r0, [r6, #0]
 8004314:	e7d0      	b.n	80042b8 <StartTask03+0xc>
 8004316:	bf00      	nop
 8004318:	20003f0c 	.word	0x20003f0c
 800431c:	20003f08 	.word	0x20003f08
 8004320:	408f4000 	.word	0x408f4000

08004324 <StartTask04>:
}

/* StartTask04 function */

void StartTask04(void const * argument)
{
 8004324:	b570      	push	{r4, r5, r6, lr}
	int16_t teller=500;
	uint8_t retn=1;
  for(;;)
  {

	  if(xSemaphoreTake(ISRSemaHandle,osWaitForever)){
 8004326:	4d19      	ldr	r5, [pc, #100]	; (800438c <StartTask04+0x68>)
						fart += (abs((int16_t)((tempRxMessage.frame.data0<<8)+tempRxMessage.frame.data1)));
					}


	//			  			  radius = (tempRxMessage.frame.data2<<24)+(tempRxMessage.frame.data3<<16)+(tempRxMessage.frame.data4<<8)+tempRxMessage.frame.data5;
					  xQueueSend(FartQueueHandle,&fart,0);
 8004328:	4c19      	ldr	r4, [pc, #100]	; (8004390 <StartTask04+0x6c>)
						fart = ((tempRxMessage.frame.data0&0x80)<<8);
 800432a:	4e1a      	ldr	r6, [pc, #104]	; (8004394 <StartTask04+0x70>)
{
 800432c:	b086      	sub	sp, #24
	  if(xSemaphoreTake(ISRSemaHandle,osWaitForever)){
 800432e:	2300      	movs	r3, #0
 8004330:	f04f 32ff 	mov.w	r2, #4294967295
 8004334:	4619      	mov	r1, r3
 8004336:	6828      	ldr	r0, [r5, #0]
 8004338:	f7fe fcda 	bl	8002cf0 <xQueueGenericReceive>
 800433c:	2800      	cmp	r0, #0
 800433e:	d0f6      	beq.n	800432e <StartTask04+0xa>
		  if(CANSPI_Receive(&tempRxMessage)){
 8004340:	a801      	add	r0, sp, #4
 8004342:	f7ff fd08 	bl	8003d56 <CANSPI_Receive>
 8004346:	2800      	cmp	r0, #0
 8004348:	d0f1      	beq.n	800432e <StartTask04+0xa>
			  switch (tempRxMessage.frame.id) {
 800434a:	9b02      	ldr	r3, [sp, #8]
 800434c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004350:	d1ed      	bne.n	800432e <StartTask04+0xa>
					if (((tempRxMessage.frame.data0<<8)+tempRxMessage.frame.data1)==0x8000){
 8004352:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8004356:	f89d 300e 	ldrb.w	r3, [sp, #14]
 800435a:	0212      	lsls	r2, r2, #8
 800435c:	4413      	add	r3, r2
 800435e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004362:	d10b      	bne.n	800437c <StartTask04+0x58>
						fart = 0xFFFF;
 8004364:	f64f 73ff 	movw	r3, #65535	; 0xffff
						fart += (abs((int16_t)((tempRxMessage.frame.data0<<8)+tempRxMessage.frame.data1)));
 8004368:	f8ad 3002 	strh.w	r3, [sp, #2]
					  xQueueSend(FartQueueHandle,&fart,0);
 800436c:	2300      	movs	r3, #0
 800436e:	461a      	mov	r2, r3
 8004370:	f10d 0102 	add.w	r1, sp, #2
 8004374:	6820      	ldr	r0, [r4, #0]
 8004376:	f7fe fb4f 	bl	8002a18 <xQueueGenericSend>
 800437a:	e7d8      	b.n	800432e <StartTask04+0xa>
						fart += (abs((int16_t)((tempRxMessage.frame.data0<<8)+tempRxMessage.frame.data1)));
 800437c:	b21b      	sxth	r3, r3
 800437e:	2b00      	cmp	r3, #0
 8004380:	bfb8      	it	lt
 8004382:	425b      	neglt	r3, r3
						fart = ((tempRxMessage.frame.data0&0x80)<<8);
 8004384:	4032      	ands	r2, r6
						fart += (abs((int16_t)((tempRxMessage.frame.data0<<8)+tempRxMessage.frame.data1)));
 8004386:	4413      	add	r3, r2
 8004388:	e7ee      	b.n	8004368 <StartTask04+0x44>
 800438a:	bf00      	nop
 800438c:	20003ef8 	.word	0x20003ef8
 8004390:	20003ef4 	.word	0x20003ef4
 8004394:	ffff8000 	.word	0xffff8000

08004398 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 8004398:	b570      	push	{r4, r5, r6, lr}
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800439a:	4c29      	ldr	r4, [pc, #164]	; (8004440 <MX_FREERTOS_Init+0xa8>)
 800439c:	4626      	mov	r6, r4
 800439e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
void MX_FREERTOS_Init(void) {
 80043a0:	b094      	sub	sp, #80	; 0x50
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80043a2:	466d      	mov	r5, sp
 80043a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80043a6:	6833      	ldr	r3, [r6, #0]
 80043a8:	602b      	str	r3, [r5, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80043aa:	2100      	movs	r1, #0
 80043ac:	4668      	mov	r0, sp
 80043ae:	f7fd ff72 	bl	8002296 <osThreadCreate>
 80043b2:	4b24      	ldr	r3, [pc, #144]	; (8004444 <MX_FREERTOS_Init+0xac>)
  osThreadDef(SettFartTask, StartTask02, osPriorityNormal, 0, 128);
 80043b4:	f104 0614 	add.w	r6, r4, #20
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80043b8:	6018      	str	r0, [r3, #0]
  osThreadDef(SettFartTask, StartTask02, osPriorityNormal, 0, 128);
 80043ba:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80043bc:	ad05      	add	r5, sp, #20
 80043be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80043c0:	6833      	ldr	r3, [r6, #0]
 80043c2:	602b      	str	r3, [r5, #0]
  SettFartTaskHandle = osThreadCreate(osThread(SettFartTask), NULL);
 80043c4:	2100      	movs	r1, #0
 80043c6:	a805      	add	r0, sp, #20
 80043c8:	f7fd ff65 	bl	8002296 <osThreadCreate>
 80043cc:	4b1e      	ldr	r3, [pc, #120]	; (8004448 <MX_FREERTOS_Init+0xb0>)
  osThreadDef(AckermannTask, StartTask03, osPriorityNormal, 0, 128);
 80043ce:	f104 0628 	add.w	r6, r4, #40	; 0x28
  SettFartTaskHandle = osThreadCreate(osThread(SettFartTask), NULL);
 80043d2:	6018      	str	r0, [r3, #0]
  osThreadDef(AckermannTask, StartTask03, osPriorityNormal, 0, 128);
 80043d4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80043d6:	ad0a      	add	r5, sp, #40	; 0x28
 80043d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80043da:	6833      	ldr	r3, [r6, #0]
 80043dc:	602b      	str	r3, [r5, #0]
  AckermannTaskHandle = osThreadCreate(osThread(AckermannTask), NULL);
 80043de:	2100      	movs	r1, #0
 80043e0:	a80a      	add	r0, sp, #40	; 0x28
 80043e2:	f7fd ff58 	bl	8002296 <osThreadCreate>
 80043e6:	4b19      	ldr	r3, [pc, #100]	; (800444c <MX_FREERTOS_Init+0xb4>)
  osThreadDef(CANbehandling, StartTask04, osPriorityRealtime, 0, 128);
 80043e8:	343c      	adds	r4, #60	; 0x3c
  AckermannTaskHandle = osThreadCreate(osThread(AckermannTask), NULL);
 80043ea:	6018      	str	r0, [r3, #0]
  osThreadDef(CANbehandling, StartTask04, osPriorityRealtime, 0, 128);
 80043ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80043ee:	ad0f      	add	r5, sp, #60	; 0x3c
 80043f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80043f2:	6823      	ldr	r3, [r4, #0]
 80043f4:	602b      	str	r3, [r5, #0]
  CANbehandlingHandle = osThreadCreate(osThread(CANbehandling), NULL);
 80043f6:	2100      	movs	r1, #0
 80043f8:	a80f      	add	r0, sp, #60	; 0x3c
 80043fa:	f7fd ff4c 	bl	8002296 <osThreadCreate>
 80043fe:	4b14      	ldr	r3, [pc, #80]	; (8004450 <MX_FREERTOS_Init+0xb8>)
  MeldingQueueHandle = xQueueCreate(16,sizeof(uCAN_MSG));
 8004400:	2200      	movs	r2, #0
  CANbehandlingHandle = osThreadCreate(osThread(CANbehandling), NULL);
 8004402:	6018      	str	r0, [r3, #0]
  MeldingQueueHandle = xQueueCreate(16,sizeof(uCAN_MSG));
 8004404:	2114      	movs	r1, #20
 8004406:	2010      	movs	r0, #16
 8004408:	f7fe fae4 	bl	80029d4 <xQueueGenericCreate>
 800440c:	4b11      	ldr	r3, [pc, #68]	; (8004454 <MX_FREERTOS_Init+0xbc>)
  FartQueueHandle = xQueueCreate(16,sizeof(uint16_t));
 800440e:	2200      	movs	r2, #0
  MeldingQueueHandle = xQueueCreate(16,sizeof(uCAN_MSG));
 8004410:	6018      	str	r0, [r3, #0]
  FartQueueHandle = xQueueCreate(16,sizeof(uint16_t));
 8004412:	2102      	movs	r1, #2
 8004414:	2010      	movs	r0, #16
 8004416:	f7fe fadd 	bl	80029d4 <xQueueGenericCreate>
 800441a:	4b0f      	ldr	r3, [pc, #60]	; (8004458 <MX_FREERTOS_Init+0xc0>)
  AckerQueueHandle = xQueueCreate(16,sizeof(uint32_t));
 800441c:	2200      	movs	r2, #0
  FartQueueHandle = xQueueCreate(16,sizeof(uint16_t));
 800441e:	6018      	str	r0, [r3, #0]
  AckerQueueHandle = xQueueCreate(16,sizeof(uint32_t));
 8004420:	2104      	movs	r1, #4
 8004422:	2010      	movs	r0, #16
 8004424:	f7fe fad6 	bl	80029d4 <xQueueGenericCreate>
 8004428:	4b0c      	ldr	r3, [pc, #48]	; (800445c <MX_FREERTOS_Init+0xc4>)
  ISRSemaHandle = xSemaphoreCreateBinary();
 800442a:	2203      	movs	r2, #3
  AckerQueueHandle = xQueueCreate(16,sizeof(uint32_t));
 800442c:	6018      	str	r0, [r3, #0]
  ISRSemaHandle = xSemaphoreCreateBinary();
 800442e:	2100      	movs	r1, #0
 8004430:	2001      	movs	r0, #1
 8004432:	f7fe facf 	bl	80029d4 <xQueueGenericCreate>
 8004436:	4b0a      	ldr	r3, [pc, #40]	; (8004460 <MX_FREERTOS_Init+0xc8>)
 8004438:	6018      	str	r0, [r3, #0]
}
 800443a:	b014      	add	sp, #80	; 0x50
 800443c:	bd70      	pop	{r4, r5, r6, pc}
 800443e:	bf00      	nop
 8004440:	08004bf4 	.word	0x08004bf4
 8004444:	20003eec 	.word	0x20003eec
 8004448:	20003f00 	.word	0x20003f00
 800444c:	20003efc 	.word	0x20003efc
 8004450:	20003ef0 	.word	0x20003ef0
 8004454:	20003f04 	.word	0x20003f04
 8004458:	20003ef4 	.word	0x20003ef4
 800445c:	20003f0c 	.word	0x20003f0c
 8004460:	20003ef8 	.word	0x20003ef8

08004464 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004468:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800446a:	4b45      	ldr	r3, [pc, #276]	; (8004580 <MX_GPIO_Init+0x11c>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port, DRIVE_EN_Pin, GPIO_PIN_RESET);
 800446c:	4d45      	ldr	r5, [pc, #276]	; (8004584 <MX_GPIO_Init+0x120>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800446e:	2400      	movs	r4, #0
 8004470:	9401      	str	r4, [sp, #4]
 8004472:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004474:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004478:	631a      	str	r2, [r3, #48]	; 0x30
 800447a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800447c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8004480:	9201      	str	r2, [sp, #4]
 8004482:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004484:	9402      	str	r4, [sp, #8]
 8004486:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004488:	f042 0201 	orr.w	r2, r2, #1
 800448c:	631a      	str	r2, [r3, #48]	; 0x30
 800448e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004490:	f002 0201 	and.w	r2, r2, #1
 8004494:	9202      	str	r2, [sp, #8]
 8004496:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004498:	9403      	str	r4, [sp, #12]
 800449a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800449c:	f042 0210 	orr.w	r2, r2, #16
 80044a0:	631a      	str	r2, [r3, #48]	; 0x30
 80044a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044a4:	f002 0210 	and.w	r2, r2, #16
 80044a8:	9203      	str	r2, [sp, #12]
 80044aa:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80044ac:	9404      	str	r4, [sp, #16]
 80044ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044b0:	f042 0208 	orr.w	r2, r2, #8
 80044b4:	631a      	str	r2, [r3, #48]	; 0x30
 80044b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044b8:	f002 0208 	and.w	r2, r2, #8
 80044bc:	9204      	str	r2, [sp, #16]
 80044be:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80044c0:	9405      	str	r4, [sp, #20]
 80044c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044c4:	f042 0204 	orr.w	r2, r2, #4
 80044c8:	631a      	str	r2, [r3, #48]	; 0x30
 80044ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044cc:	f002 0204 	and.w	r2, r2, #4
 80044d0:	9205      	str	r2, [sp, #20]
 80044d2:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80044d4:	9406      	str	r4, [sp, #24]
 80044d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044d8:	f042 0202 	orr.w	r2, r2, #2
 80044dc:	631a      	str	r2, [r3, #48]	; 0x30
 80044de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e0:	f003 0302 	and.w	r3, r3, #2
 80044e4:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port, DRIVE_EN_Pin, GPIO_PIN_RESET);
 80044e6:	4622      	mov	r2, r4
 80044e8:	4628      	mov	r0, r5
 80044ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80044ee:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port, DRIVE_EN_Pin, GPIO_PIN_RESET);
 80044f0:	f7fc fe58 	bl	80011a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_CS_GPIO_Port, CAN_CS_Pin, GPIO_PIN_SET);
 80044f4:	4628      	mov	r0, r5
 80044f6:	2201      	movs	r2, #1
 80044f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80044fc:	f7fc fe52 	bl	80011a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRIVE_DIR_GPIO_Port, DRIVE_DIR_Pin, GPIO_PIN_RESET);
 8004500:	4622      	mov	r2, r4
 8004502:	4628      	mov	r0, r5
 8004504:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004508:	f7fc fe4c 	bl	80011a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRIVE_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800450c:	f04f 0811 	mov.w	r8, #17
  GPIO_InitStruct.Pin = DRIVE_EN_Pin;
 8004510:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(DRIVE_EN_GPIO_Port, &GPIO_InitStruct);
 8004514:	a907      	add	r1, sp, #28
 8004516:	4628      	mov	r0, r5

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAN_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004518:	2701      	movs	r7, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800451a:	2603      	movs	r6, #3
  GPIO_InitStruct.Pin = DRIVE_EN_Pin;
 800451c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800451e:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004522:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004524:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(DRIVE_EN_GPIO_Port, &GPIO_InitStruct);
 8004526:	f7fc fd57 	bl	8000fd8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CAN_CS_Pin;
 800452a:	f44f 7380 	mov.w	r3, #256	; 0x100
  HAL_GPIO_Init(CAN_CS_GPIO_Port, &GPIO_InitStruct);
 800452e:	a907      	add	r1, sp, #28
 8004530:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = CAN_CS_Pin;
 8004532:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004534:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004536:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004538:	960a      	str	r6, [sp, #40]	; 0x28
  HAL_GPIO_Init(CAN_CS_GPIO_Port, &GPIO_InitStruct);
 800453a:	f7fc fd4d 	bl	8000fd8 <HAL_GPIO_Init>


//  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAN_INT_Pin;
 800453e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004542:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(CAN_INT_GPIO_Port, &GPIO_InitStruct);
 8004544:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004546:	4b10      	ldr	r3, [pc, #64]	; (8004588 <MX_GPIO_Init+0x124>)
 8004548:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(CAN_INT_GPIO_Port, &GPIO_InitStruct);
 800454a:	4628      	mov	r0, r5
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800454c:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(CAN_INT_GPIO_Port, &GPIO_InitStruct);
 800454e:	f7fc fd43 	bl	8000fd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRIVE_DIR_Pin;
 8004552:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(DRIVE_DIR_GPIO_Port, &GPIO_InitStruct);
 8004556:	a907      	add	r1, sp, #28
 8004558:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = DRIVE_DIR_Pin;
 800455a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800455c:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004560:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004562:	960a      	str	r6, [sp, #40]	; 0x28
  HAL_GPIO_Init(DRIVE_DIR_GPIO_Port, &GPIO_InitStruct);
 8004564:	f7fc fd38 	bl	8000fd8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004568:	a907      	add	r1, sp, #28
 800456a:	4808      	ldr	r0, [pc, #32]	; (800458c <MX_GPIO_Init+0x128>)
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800456c:	9707      	str	r7, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800456e:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004570:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004572:	960a      	str	r6, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004574:	f7fc fd30 	bl	8000fd8 <HAL_GPIO_Init>


//  /* EXTI interrupt init*/
//  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 2);
//  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
}
 8004578:	b00c      	add	sp, #48	; 0x30
 800457a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800457e:	bf00      	nop
 8004580:	40023800 	.word	0x40023800
 8004584:	40021000 	.word	0x40021000
 8004588:	10210000 	.word	0x10210000
 800458c:	40020400 	.word	0x40020400

08004590 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8004590:	b570      	push	{r4, r5, r6, lr}
 8004592:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004594:	4b28      	ldr	r3, [pc, #160]	; (8004638 <SystemClock_Config+0xa8>)
 8004596:	2100      	movs	r1, #0
 8004598:	9101      	str	r1, [sp, #4]
 800459a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800459c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80045a0:	641a      	str	r2, [r3, #64]	; 0x40
 80045a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045a8:	9301      	str	r3, [sp, #4]
 80045aa:	9b01      	ldr	r3, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80045ac:	4b23      	ldr	r3, [pc, #140]	; (800463c <SystemClock_Config+0xac>)
 80045ae:	9102      	str	r1, [sp, #8]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045b6:	601a      	str	r2, [r3, #0]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045be:	9302      	str	r3, [sp, #8]
 80045c0:	9b02      	ldr	r3, [sp, #8]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80045c2:	2301      	movs	r3, #1
 80045c4:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80045c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80045ca:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80045cc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80045d0:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80045d2:	2319      	movs	r3, #25
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80045d4:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 25;
 80045d6:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80045d8:	2604      	movs	r6, #4
  RCC_OscInitStruct.PLL.PLLN = 336;
 80045da:	f44f 73a8 	mov.w	r3, #336	; 0x150
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80045de:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80045e0:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 336;
 80045e2:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80045e4:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80045e6:	9613      	str	r6, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80045e8:	f7fc fdf2 	bl	80011d0 <HAL_RCC_OscConfig>
 80045ec:	b100      	cbz	r0, 80045f0 <SystemClock_Config+0x60>
 80045ee:	e7fe      	b.n	80045ee <SystemClock_Config+0x5e>
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80045f0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80045f4:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80045f6:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80045f8:	250f      	movs	r5, #15
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80045fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80045fe:	2105      	movs	r1, #5
 8004600:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004602:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004604:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004606:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004608:	f7fc ff86 	bl	8001518 <HAL_RCC_ClockConfig>
 800460c:	4604      	mov	r4, r0
 800460e:	b100      	cbz	r0, 8004612 <SystemClock_Config+0x82>
 8004610:	e7fe      	b.n	8004610 <SystemClock_Config+0x80>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8004612:	f7fd f81b 	bl	800164c <HAL_RCC_GetHCLKFreq>
 8004616:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800461a:	fbb0 f0f3 	udiv	r0, r0, r3
 800461e:	f7fc fcb9 	bl	8000f94 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004622:	4630      	mov	r0, r6
 8004624:	f7fc fccc 	bl	8000fc0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8004628:	4622      	mov	r2, r4
 800462a:	4629      	mov	r1, r5
 800462c:	f04f 30ff 	mov.w	r0, #4294967295
 8004630:	f7fc fc70 	bl	8000f14 <HAL_NVIC_SetPriority>
}
 8004634:	b014      	add	sp, #80	; 0x50
 8004636:	bd70      	pop	{r4, r5, r6, pc}
 8004638:	40023800 	.word	0x40023800
 800463c:	40007000 	.word	0x40007000

08004640 <main>:
{
 8004640:	b508      	push	{r3, lr}
  HAL_Init();
 8004642:	f7fc fc2d 	bl	8000ea0 <HAL_Init>
  SystemClock_Config();
 8004646:	f7ff ffa3 	bl	8004590 <SystemClock_Config>
  MX_GPIO_Init();
 800464a:	f7ff ff0b 	bl	8004464 <MX_GPIO_Init>
  SPI_CAN_Init();
 800464e:	f7ff fcd3 	bl	8003ff8 <SPI_CAN_Init>
  TIMER_Init();
 8004652:	f7ff fda3 	bl	800419c <TIMER_Init>
  CANSPI_Initialize();
 8004656:	f7ff faeb 	bl	8003c30 <CANSPI_Initialize>
  MOTOR_STATE(1);
 800465a:	2001      	movs	r0, #1
 800465c:	f000 f868 	bl	8004730 <MOTOR_STATE>
  MX_FREERTOS_Init();
 8004660:	f7ff fe9a 	bl	8004398 <MX_FREERTOS_Init>
  osKernelStart();
 8004664:	f7fd fe12 	bl	800228c <osKernelStart>
 8004668:	e7fe      	b.n	8004668 <main+0x28>

0800466a <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
/* USER CODE BEGIN Callback 0 */

/* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 800466a:	6803      	ldr	r3, [r0, #0]
 800466c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004670:	d101      	bne.n	8004676 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8004672:	f7fc bc2f 	b.w	8000ed4 <HAL_IncTick>
 8004676:	4770      	bx	lr

08004678 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8004678:	e7fe      	b.n	8004678 <_Error_Handler>

0800467a <MOTOR_DELAY>:
			HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port,DRIVE_EN_Pin,GPIO_PIN_RESET);

		}
	}
}
void MOTOR_DELAY(void){
 800467a:	f240 132d 	movw	r3, #301	; 0x12d
	for(int i=0;i<=300;i++){
 800467e:	3b01      	subs	r3, #1
 8004680:	d1fd      	bne.n	800467e <MOTOR_DELAY+0x4>
		asm("");
	}
}
 8004682:	4770      	bx	lr

08004684 <MOTOR_DIR_TOGGLE>:
void MOTOR_DIR_TOGGLE(uint16_t dir){
 8004684:	b510      	push	{r4, lr}
	if(HAL_GPIO_ReadPin(DRIVE_DIR_GPIO_Port,DRIVE_DIR_Pin)!=dir){
 8004686:	f44f 4180 	mov.w	r1, #16384	; 0x4000
void MOTOR_DIR_TOGGLE(uint16_t dir){
 800468a:	4604      	mov	r4, r0
	if(HAL_GPIO_ReadPin(DRIVE_DIR_GPIO_Port,DRIVE_DIR_Pin)!=dir){
 800468c:	480c      	ldr	r0, [pc, #48]	; (80046c0 <MOTOR_DIR_TOGGLE+0x3c>)
 800468e:	f7fc fd83 	bl	8001198 <HAL_GPIO_ReadPin>
 8004692:	b280      	uxth	r0, r0
 8004694:	42a0      	cmp	r0, r4
 8004696:	d012      	beq.n	80046be <MOTOR_DIR_TOGGLE+0x3a>
		HAL_TIM_PWM_Stop(&htim,TIM_CHANNEL_1);
 8004698:	2100      	movs	r1, #0
 800469a:	480a      	ldr	r0, [pc, #40]	; (80046c4 <MOTOR_DIR_TOGGLE+0x40>)
 800469c:	f7fd fd7a 	bl	8002194 <HAL_TIM_PWM_Stop>
		MOTOR_DELAY();
 80046a0:	f7ff ffeb 	bl	800467a <MOTOR_DELAY>
		HAL_GPIO_TogglePin(DRIVE_DIR_GPIO_Port,DRIVE_DIR_Pin);
 80046a4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80046a8:	4805      	ldr	r0, [pc, #20]	; (80046c0 <MOTOR_DIR_TOGGLE+0x3c>)
 80046aa:	f7fc fd80 	bl	80011ae <HAL_GPIO_TogglePin>
		MOTOR_DELAY();
 80046ae:	f7ff ffe4 	bl	800467a <MOTOR_DELAY>
		HAL_TIM_PWM_Start(&htim,TIM_CHANNEL_1);
 80046b2:	2100      	movs	r1, #0
 80046b4:	4803      	ldr	r0, [pc, #12]	; (80046c4 <MOTOR_DIR_TOGGLE+0x40>)
}
 80046b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_TIM_PWM_Start(&htim,TIM_CHANNEL_1);
 80046ba:	f7fd bd51 	b.w	8002160 <HAL_TIM_PWM_Start>
 80046be:	bd10      	pop	{r4, pc}
 80046c0:	40021000 	.word	0x40021000
 80046c4:	20003eb0 	.word	0x20003eb0

080046c8 <PWM_Set_Frekvens>:
void PWM_Set_Frekvens(uint16_t tempfart){
 80046c8:	b538      	push	{r3, r4, r5, lr}
	if(HAL_GPIO_ReadPin(DRIVE_EN_GPIO_Port,DRIVE_EN_Pin)){
 80046ca:	f44f 6100 	mov.w	r1, #2048	; 0x800
void PWM_Set_Frekvens(uint16_t tempfart){
 80046ce:	4605      	mov	r5, r0
	if(HAL_GPIO_ReadPin(DRIVE_EN_GPIO_Port,DRIVE_EN_Pin)){
 80046d0:	4815      	ldr	r0, [pc, #84]	; (8004728 <PWM_Set_Frekvens+0x60>)
 80046d2:	f7fc fd61 	bl	8001198 <HAL_GPIO_ReadPin>
 80046d6:	b1e8      	cbz	r0, 8004714 <PWM_Set_Frekvens+0x4c>
		tempfart &= 0x7FFF;
 80046d8:	f3c5 040e 	ubfx	r4, r5, #0, #15
		MOTOR_DIR_TOGGLE(retning);
 80046dc:	0be8      	lsrs	r0, r5, #15
 80046de:	f7ff ffd1 	bl	8004684 <MOTOR_DIR_TOGGLE>
		if(tempfart >= 1){
 80046e2:	b1c4      	cbz	r4, 8004716 <PWM_Set_Frekvens+0x4e>
			tempfart = 10500000000 / (tempfart*5826); //*128
 80046e4:	f241 62c2 	movw	r2, #5826	; 0x16c2
 80046e8:	4362      	muls	r2, r4
 80046ea:	17d3      	asrs	r3, r2, #31
 80046ec:	a10c      	add	r1, pc, #48	; (adr r1, 8004720 <PWM_Set_Frekvens+0x58>)
 80046ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80046f2:	f7fc f9fd 	bl	8000af0 <__aeabi_ldivmod>
 80046f6:	f64f 53e8 	movw	r3, #65000	; 0xfde8
 80046fa:	b280      	uxth	r0, r0
 80046fc:	4298      	cmp	r0, r3
 80046fe:	bf28      	it	cs
 8004700:	4618      	movcs	r0, r3
 8004702:	2837      	cmp	r0, #55	; 0x37
			PWM_TIMER->ARR = tempfart;
 8004704:	4b09      	ldr	r3, [pc, #36]	; (800472c <PWM_Set_Frekvens+0x64>)
 8004706:	bf38      	it	cc
 8004708:	2037      	movcc	r0, #55	; 0x37
 800470a:	62d8      	str	r0, [r3, #44]	; 0x2c
			PWM_TIMER->CCR1 = (tempfart/2);
 800470c:	0840      	lsrs	r0, r0, #1
 800470e:	6358      	str	r0, [r3, #52]	; 0x34
			PWM_TIMER->CR1 = 0x81;
 8004710:	2281      	movs	r2, #129	; 0x81
 8004712:	601a      	str	r2, [r3, #0]
 8004714:	bd38      	pop	{r3, r4, r5, pc}
			PWM_TIMER->ARR = 10;
 8004716:	4b05      	ldr	r3, [pc, #20]	; (800472c <PWM_Set_Frekvens+0x64>)
 8004718:	220a      	movs	r2, #10
 800471a:	62da      	str	r2, [r3, #44]	; 0x2c
			PWM_TIMER->CCR1 = 10;
 800471c:	635a      	str	r2, [r3, #52]	; 0x34
 800471e:	e7f7      	b.n	8004710 <PWM_Set_Frekvens+0x48>
 8004720:	71d94900 	.word	0x71d94900
 8004724:	00000002 	.word	0x00000002
 8004728:	40021000 	.word	0x40021000
 800472c:	40000800 	.word	0x40000800

08004730 <MOTOR_STATE>:
void MOTOR_STATE(uint8_t state){
 8004730:	b510      	push	{r4, lr}
	if(HAL_GPIO_ReadPin(DRIVE_EN_GPIO_Port,DRIVE_EN_Pin)!=state){     			// Hvis ny tilstand er ulik nvrende tilstand
 8004732:	f44f 6100 	mov.w	r1, #2048	; 0x800
void MOTOR_STATE(uint8_t state){
 8004736:	4604      	mov	r4, r0
	if(HAL_GPIO_ReadPin(DRIVE_EN_GPIO_Port,DRIVE_EN_Pin)!=state){     			// Hvis ny tilstand er ulik nvrende tilstand
 8004738:	4813      	ldr	r0, [pc, #76]	; (8004788 <MOTOR_STATE+0x58>)
 800473a:	f7fc fd2d 	bl	8001198 <HAL_GPIO_ReadPin>
 800473e:	42a0      	cmp	r0, r4
 8004740:	d020      	beq.n	8004784 <MOTOR_STATE+0x54>
		if(state){
 8004742:	b16c      	cbz	r4, 8004760 <MOTOR_STATE+0x30>
			HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port,DRIVE_EN_Pin,GPIO_PIN_SET);
 8004744:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004748:	480f      	ldr	r0, [pc, #60]	; (8004788 <MOTOR_STATE+0x58>)
 800474a:	2201      	movs	r2, #1
 800474c:	f7fc fd2a 	bl	80011a4 <HAL_GPIO_WritePin>
			MOTOR_DELAY();
 8004750:	f7ff ff93 	bl	800467a <MOTOR_DELAY>
			HAL_TIM_PWM_Start(&htim,TIM_CHANNEL_1);
 8004754:	2100      	movs	r1, #0
 8004756:	480d      	ldr	r0, [pc, #52]	; (800478c <MOTOR_STATE+0x5c>)
}
 8004758:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			HAL_TIM_PWM_Start(&htim,TIM_CHANNEL_1);
 800475c:	f7fd bd00 	b.w	8002160 <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Stop(&htim,TIM_CHANNEL_1);
 8004760:	4621      	mov	r1, r4
 8004762:	480a      	ldr	r0, [pc, #40]	; (800478c <MOTOR_STATE+0x5c>)
 8004764:	f7fd fd16 	bl	8002194 <HAL_TIM_PWM_Stop>
			PWM_TIMER->ARR = 10;
 8004768:	4b09      	ldr	r3, [pc, #36]	; (8004790 <MOTOR_STATE+0x60>)
 800476a:	220a      	movs	r2, #10
 800476c:	62da      	str	r2, [r3, #44]	; 0x2c
			PWM_TIMER->CCR1 = 10;
 800476e:	635a      	str	r2, [r3, #52]	; 0x34
			MOTOR_DELAY();
 8004770:	f7ff ff83 	bl	800467a <MOTOR_DELAY>
			HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port,DRIVE_EN_Pin,GPIO_PIN_RESET);
 8004774:	4622      	mov	r2, r4
 8004776:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800477a:	4803      	ldr	r0, [pc, #12]	; (8004788 <MOTOR_STATE+0x58>)
}
 800477c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			HAL_GPIO_WritePin(DRIVE_EN_GPIO_Port,DRIVE_EN_Pin,GPIO_PIN_RESET);
 8004780:	f7fc bd10 	b.w	80011a4 <HAL_GPIO_WritePin>
 8004784:	bd10      	pop	{r4, pc}
 8004786:	bf00      	nop
 8004788:	40021000 	.word	0x40021000
 800478c:	20003eb0 	.word	0x20003eb0
 8004790:	40000800 	.word	0x40000800

08004794 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004794:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004796:	2003      	movs	r0, #3
 8004798:	f7fc fbaa 	bl	8000ef0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800479c:	2200      	movs	r2, #0
 800479e:	4611      	mov	r1, r2
 80047a0:	f06f 000b 	mvn.w	r0, #11
 80047a4:	f7fc fbb6 	bl	8000f14 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80047a8:	2200      	movs	r2, #0
 80047aa:	4611      	mov	r1, r2
 80047ac:	f06f 000a 	mvn.w	r0, #10
 80047b0:	f7fc fbb0 	bl	8000f14 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80047b4:	2200      	movs	r2, #0
 80047b6:	4611      	mov	r1, r2
 80047b8:	f06f 0009 	mvn.w	r0, #9
 80047bc:	f7fc fbaa 	bl	8000f14 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80047c0:	2200      	movs	r2, #0
 80047c2:	4611      	mov	r1, r2
 80047c4:	f06f 0004 	mvn.w	r0, #4
 80047c8:	f7fc fba4 	bl	8000f14 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80047cc:	2200      	movs	r2, #0
 80047ce:	4611      	mov	r1, r2
 80047d0:	f06f 0003 	mvn.w	r0, #3
 80047d4:	f7fc fb9e 	bl	8000f14 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80047d8:	2200      	movs	r2, #0
 80047da:	210f      	movs	r1, #15
 80047dc:	f06f 0001 	mvn.w	r0, #1
 80047e0:	f7fc fb98 	bl	8000f14 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80047e4:	2200      	movs	r2, #0
 80047e6:	210f      	movs	r1, #15
 80047e8:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80047ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80047f0:	f7fc bb90 	b.w	8000f14 <HAL_NVIC_SetPriority>

080047f4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80047f4:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0); 
 80047f6:	4601      	mov	r1, r0
{
 80047f8:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0); 
 80047fa:	2200      	movs	r2, #0
 80047fc:	201c      	movs	r0, #28
 80047fe:	f7fc fb89 	bl	8000f14 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn); 
 8004802:	201c      	movs	r0, #28
 8004804:	f7fc fbba 	bl	8000f7c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8004808:	2500      	movs	r5, #0
 800480a:	4b15      	ldr	r3, [pc, #84]	; (8004860 <HAL_InitTick+0x6c>)
 800480c:	9502      	str	r5, [sp, #8]
 800480e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8004810:	4c14      	ldr	r4, [pc, #80]	; (8004864 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM2_CLK_ENABLE();
 8004812:	f042 0201 	orr.w	r2, r2, #1
 8004816:	641a      	str	r2, [r3, #64]	; 0x40
 8004818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481a:	f003 0301 	and.w	r3, r3, #1
 800481e:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004820:	a901      	add	r1, sp, #4
 8004822:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM2_CLK_ENABLE();
 8004824:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004826:	f7fc ff27 	bl	8001678 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800482a:	f7fc ff15 	bl	8001658 <HAL_RCC_GetPCLK1Freq>
  htim2.Instance = TIM2;
 800482e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004832:	6023      	str	r3, [r4, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000 / 1000) - 1;
 8004834:	f240 33e7 	movw	r3, #999	; 0x3e7
 8004838:	60e3      	str	r3, [r4, #12]
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800483a:	0040      	lsls	r0, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800483c:	4b0a      	ldr	r3, [pc, #40]	; (8004868 <HAL_InitTick+0x74>)
 800483e:	fbb0 f0f3 	udiv	r0, r0, r3
 8004842:	3801      	subs	r0, #1
  htim2.Init.Prescaler = uwPrescalerValue;
 8004844:	6060      	str	r0, [r4, #4]
  htim2.Init.ClockDivision = 0;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8004846:	4620      	mov	r0, r4
  htim2.Init.ClockDivision = 0;
 8004848:	6125      	str	r5, [r4, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800484a:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 800484c:	f7fd fbb6 	bl	8001fbc <HAL_TIM_Base_Init>
 8004850:	b920      	cbnz	r0, 800485c <HAL_InitTick+0x68>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 8004852:	4620      	mov	r0, r4
 8004854:	f7fd fa9c 	bl	8001d90 <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 8004858:	b009      	add	sp, #36	; 0x24
 800485a:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 800485c:	2001      	movs	r0, #1
 800485e:	e7fb      	b.n	8004858 <HAL_InitTick+0x64>
 8004860:	40023800 	.word	0x40023800
 8004864:	20003f10 	.word	0x20003f10
 8004868:	000f4240 	.word	0x000f4240

0800486c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 800486c:	f7fd bd2b 	b.w	80022c6 <osSystickHandler>

08004870 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004870:	4801      	ldr	r0, [pc, #4]	; (8004878 <TIM2_IRQHandler+0x8>)
 8004872:	f7fd ba9c 	b.w	8001dae <HAL_TIM_IRQHandler>
 8004876:	bf00      	nop
 8004878:	20003f10 	.word	0x20003f10

0800487c <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 800487c:	b507      	push	{r0, r1, r2, lr}
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800487e:	a902      	add	r1, sp, #8
 8004880:	2300      	movs	r3, #0
 8004882:	f841 3d04 	str.w	r3, [r1, #-4]!
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	xSemaphoreGiveFromISR(ISRSemaHandle,&xHigherPriorityTaskWoken);
 8004886:	4b0a      	ldr	r3, [pc, #40]	; (80048b0 <EXTI15_10_IRQHandler+0x34>)
 8004888:	6818      	ldr	r0, [r3, #0]
 800488a:	f7fe f9dd 	bl	8002c48 <xQueueGiveFromISR>

  /* USER CODE END EXTI15_10_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800488e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004892:	f7fc fc91 	bl	80011b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */;
  /* USER CODE END EXTI15_10_IRQn 1 */
  	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8004896:	9b01      	ldr	r3, [sp, #4]
 8004898:	b13b      	cbz	r3, 80048aa <EXTI15_10_IRQHandler+0x2e>
 800489a:	4b06      	ldr	r3, [pc, #24]	; (80048b4 <EXTI15_10_IRQHandler+0x38>)
 800489c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048a0:	601a      	str	r2, [r3, #0]
 80048a2:	f3bf 8f4f 	dsb	sy
 80048a6:	f3bf 8f6f 	isb	sy
}
 80048aa:	b003      	add	sp, #12
 80048ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80048b0:	20003ef8 	.word	0x20003ef8
 80048b4:	e000ed04 	.word	0xe000ed04

080048b8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80048b8:	490f      	ldr	r1, [pc, #60]	; (80048f8 <SystemInit+0x40>)
 80048ba:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80048be:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80048c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80048c6:	4b0d      	ldr	r3, [pc, #52]	; (80048fc <SystemInit+0x44>)
 80048c8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80048ca:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80048cc:	f042 0201 	orr.w	r2, r2, #1
 80048d0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80048d2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80048da:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80048de:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80048e0:	4a07      	ldr	r2, [pc, #28]	; (8004900 <SystemInit+0x48>)
 80048e2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80048ea:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80048ec:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80048ee:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80048f2:	608b      	str	r3, [r1, #8]
 80048f4:	4770      	bx	lr
 80048f6:	bf00      	nop
 80048f8:	e000ed00 	.word	0xe000ed00
 80048fc:	40023800 	.word	0x40023800
 8004900:	24003010 	.word	0x24003010

08004904 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004904:	f8df d034 	ldr.w	sp, [pc, #52]	; 800493c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004908:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800490a:	e003      	b.n	8004914 <LoopCopyDataInit>

0800490c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800490c:	4b0c      	ldr	r3, [pc, #48]	; (8004940 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800490e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004910:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004912:	3104      	adds	r1, #4

08004914 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004914:	480b      	ldr	r0, [pc, #44]	; (8004944 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004916:	4b0c      	ldr	r3, [pc, #48]	; (8004948 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004918:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800491a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800491c:	d3f6      	bcc.n	800490c <CopyDataInit>
  ldr  r2, =_sbss
 800491e:	4a0b      	ldr	r2, [pc, #44]	; (800494c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004920:	e002      	b.n	8004928 <LoopFillZerobss>

08004922 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004922:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004924:	f842 3b04 	str.w	r3, [r2], #4

08004928 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004928:	4b09      	ldr	r3, [pc, #36]	; (8004950 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800492a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800492c:	d3f9      	bcc.n	8004922 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800492e:	f7ff ffc3 	bl	80048b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004932:	f000 f811 	bl	8004958 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004936:	f7ff fe83 	bl	8004640 <main>
  bx  lr    
 800493a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800493c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004940:	08004ce4 	.word	0x08004ce4
  ldr  r0, =_sdata
 8004944:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004948:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 800494c:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8004950:	20003f4c 	.word	0x20003f4c

08004954 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004954:	e7fe      	b.n	8004954 <ADC_IRQHandler>
	...

08004958 <__libc_init_array>:
 8004958:	b570      	push	{r4, r5, r6, lr}
 800495a:	4e0d      	ldr	r6, [pc, #52]	; (8004990 <__libc_init_array+0x38>)
 800495c:	4c0d      	ldr	r4, [pc, #52]	; (8004994 <__libc_init_array+0x3c>)
 800495e:	1ba4      	subs	r4, r4, r6
 8004960:	10a4      	asrs	r4, r4, #2
 8004962:	2500      	movs	r5, #0
 8004964:	42a5      	cmp	r5, r4
 8004966:	d109      	bne.n	800497c <__libc_init_array+0x24>
 8004968:	4e0b      	ldr	r6, [pc, #44]	; (8004998 <__libc_init_array+0x40>)
 800496a:	4c0c      	ldr	r4, [pc, #48]	; (800499c <__libc_init_array+0x44>)
 800496c:	f000 f936 	bl	8004bdc <_init>
 8004970:	1ba4      	subs	r4, r4, r6
 8004972:	10a4      	asrs	r4, r4, #2
 8004974:	2500      	movs	r5, #0
 8004976:	42a5      	cmp	r5, r4
 8004978:	d105      	bne.n	8004986 <__libc_init_array+0x2e>
 800497a:	bd70      	pop	{r4, r5, r6, pc}
 800497c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004980:	4798      	blx	r3
 8004982:	3501      	adds	r5, #1
 8004984:	e7ee      	b.n	8004964 <__libc_init_array+0xc>
 8004986:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800498a:	4798      	blx	r3
 800498c:	3501      	adds	r5, #1
 800498e:	e7f2      	b.n	8004976 <__libc_init_array+0x1e>
 8004990:	08004cdc 	.word	0x08004cdc
 8004994:	08004cdc 	.word	0x08004cdc
 8004998:	08004cdc 	.word	0x08004cdc
 800499c:	08004ce0 	.word	0x08004ce0

080049a0 <memcpy>:
 80049a0:	b510      	push	{r4, lr}
 80049a2:	1e43      	subs	r3, r0, #1
 80049a4:	440a      	add	r2, r1
 80049a6:	4291      	cmp	r1, r2
 80049a8:	d100      	bne.n	80049ac <memcpy+0xc>
 80049aa:	bd10      	pop	{r4, pc}
 80049ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80049b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80049b4:	e7f7      	b.n	80049a6 <memcpy+0x6>
	...

080049b8 <sqrt>:
 80049b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80049bc:	ed2d 8b02 	vpush	{d8}
 80049c0:	b08b      	sub	sp, #44	; 0x2c
 80049c2:	ec55 4b10 	vmov	r4, r5, d0
 80049c6:	f000 f851 	bl	8004a6c <__ieee754_sqrt>
 80049ca:	4b26      	ldr	r3, [pc, #152]	; (8004a64 <sqrt+0xac>)
 80049cc:	eeb0 8a40 	vmov.f32	s16, s0
 80049d0:	eef0 8a60 	vmov.f32	s17, s1
 80049d4:	f993 6000 	ldrsb.w	r6, [r3]
 80049d8:	1c73      	adds	r3, r6, #1
 80049da:	d02a      	beq.n	8004a32 <sqrt+0x7a>
 80049dc:	4622      	mov	r2, r4
 80049de:	462b      	mov	r3, r5
 80049e0:	4620      	mov	r0, r4
 80049e2:	4629      	mov	r1, r5
 80049e4:	f7fc f846 	bl	8000a74 <__aeabi_dcmpun>
 80049e8:	4607      	mov	r7, r0
 80049ea:	bb10      	cbnz	r0, 8004a32 <sqrt+0x7a>
 80049ec:	f04f 0800 	mov.w	r8, #0
 80049f0:	f04f 0900 	mov.w	r9, #0
 80049f4:	4642      	mov	r2, r8
 80049f6:	464b      	mov	r3, r9
 80049f8:	4620      	mov	r0, r4
 80049fa:	4629      	mov	r1, r5
 80049fc:	f7fc f812 	bl	8000a24 <__aeabi_dcmplt>
 8004a00:	b1b8      	cbz	r0, 8004a32 <sqrt+0x7a>
 8004a02:	2301      	movs	r3, #1
 8004a04:	9300      	str	r3, [sp, #0]
 8004a06:	4b18      	ldr	r3, [pc, #96]	; (8004a68 <sqrt+0xb0>)
 8004a08:	9301      	str	r3, [sp, #4]
 8004a0a:	9708      	str	r7, [sp, #32]
 8004a0c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8004a10:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004a14:	b9b6      	cbnz	r6, 8004a44 <sqrt+0x8c>
 8004a16:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004a1a:	4668      	mov	r0, sp
 8004a1c:	f000 f8d6 	bl	8004bcc <matherr>
 8004a20:	b1d0      	cbz	r0, 8004a58 <sqrt+0xa0>
 8004a22:	9b08      	ldr	r3, [sp, #32]
 8004a24:	b11b      	cbz	r3, 8004a2e <sqrt+0x76>
 8004a26:	f000 f8d3 	bl	8004bd0 <__errno>
 8004a2a:	9b08      	ldr	r3, [sp, #32]
 8004a2c:	6003      	str	r3, [r0, #0]
 8004a2e:	ed9d 8b06 	vldr	d8, [sp, #24]
 8004a32:	eeb0 0a48 	vmov.f32	s0, s16
 8004a36:	eef0 0a68 	vmov.f32	s1, s17
 8004a3a:	b00b      	add	sp, #44	; 0x2c
 8004a3c:	ecbd 8b02 	vpop	{d8}
 8004a40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004a44:	4642      	mov	r2, r8
 8004a46:	464b      	mov	r3, r9
 8004a48:	4640      	mov	r0, r8
 8004a4a:	4649      	mov	r1, r9
 8004a4c:	f7fb fea2 	bl	8000794 <__aeabi_ddiv>
 8004a50:	2e02      	cmp	r6, #2
 8004a52:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004a56:	d1e0      	bne.n	8004a1a <sqrt+0x62>
 8004a58:	f000 f8ba 	bl	8004bd0 <__errno>
 8004a5c:	2321      	movs	r3, #33	; 0x21
 8004a5e:	6003      	str	r3, [r0, #0]
 8004a60:	e7df      	b.n	8004a22 <sqrt+0x6a>
 8004a62:	bf00      	nop
 8004a64:	20000008 	.word	0x20000008
 8004a68:	08004ccd 	.word	0x08004ccd

08004a6c <__ieee754_sqrt>:
 8004a6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a70:	ec55 4b10 	vmov	r4, r5, d0
 8004a74:	4e54      	ldr	r6, [pc, #336]	; (8004bc8 <__ieee754_sqrt+0x15c>)
 8004a76:	43ae      	bics	r6, r5
 8004a78:	ee10 0a10 	vmov	r0, s0
 8004a7c:	462b      	mov	r3, r5
 8004a7e:	462a      	mov	r2, r5
 8004a80:	4621      	mov	r1, r4
 8004a82:	d113      	bne.n	8004aac <__ieee754_sqrt+0x40>
 8004a84:	ee10 2a10 	vmov	r2, s0
 8004a88:	462b      	mov	r3, r5
 8004a8a:	ee10 0a10 	vmov	r0, s0
 8004a8e:	4629      	mov	r1, r5
 8004a90:	f7fb fd56 	bl	8000540 <__aeabi_dmul>
 8004a94:	4602      	mov	r2, r0
 8004a96:	460b      	mov	r3, r1
 8004a98:	4620      	mov	r0, r4
 8004a9a:	4629      	mov	r1, r5
 8004a9c:	f7fb fb9e 	bl	80001dc <__adddf3>
 8004aa0:	4604      	mov	r4, r0
 8004aa2:	460d      	mov	r5, r1
 8004aa4:	ec45 4b10 	vmov	d0, r4, r5
 8004aa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004aac:	2d00      	cmp	r5, #0
 8004aae:	dc10      	bgt.n	8004ad2 <__ieee754_sqrt+0x66>
 8004ab0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8004ab4:	4330      	orrs	r0, r6
 8004ab6:	d0f5      	beq.n	8004aa4 <__ieee754_sqrt+0x38>
 8004ab8:	b15d      	cbz	r5, 8004ad2 <__ieee754_sqrt+0x66>
 8004aba:	ee10 2a10 	vmov	r2, s0
 8004abe:	462b      	mov	r3, r5
 8004ac0:	4620      	mov	r0, r4
 8004ac2:	4629      	mov	r1, r5
 8004ac4:	f7fb fb88 	bl	80001d8 <__aeabi_dsub>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	460b      	mov	r3, r1
 8004acc:	f7fb fe62 	bl	8000794 <__aeabi_ddiv>
 8004ad0:	e7e6      	b.n	8004aa0 <__ieee754_sqrt+0x34>
 8004ad2:	151b      	asrs	r3, r3, #20
 8004ad4:	d10c      	bne.n	8004af0 <__ieee754_sqrt+0x84>
 8004ad6:	2a00      	cmp	r2, #0
 8004ad8:	d06d      	beq.n	8004bb6 <__ieee754_sqrt+0x14a>
 8004ada:	2000      	movs	r0, #0
 8004adc:	02d6      	lsls	r6, r2, #11
 8004ade:	d56e      	bpl.n	8004bbe <__ieee754_sqrt+0x152>
 8004ae0:	1e44      	subs	r4, r0, #1
 8004ae2:	1b1b      	subs	r3, r3, r4
 8004ae4:	f1c0 0420 	rsb	r4, r0, #32
 8004ae8:	fa21 f404 	lsr.w	r4, r1, r4
 8004aec:	4322      	orrs	r2, r4
 8004aee:	4081      	lsls	r1, r0
 8004af0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004af4:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8004af8:	07dd      	lsls	r5, r3, #31
 8004afa:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004afe:	bf42      	ittt	mi
 8004b00:	0052      	lslmi	r2, r2, #1
 8004b02:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8004b06:	0049      	lslmi	r1, r1, #1
 8004b08:	1058      	asrs	r0, r3, #1
 8004b0a:	2500      	movs	r5, #0
 8004b0c:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8004b10:	441a      	add	r2, r3
 8004b12:	0049      	lsls	r1, r1, #1
 8004b14:	2316      	movs	r3, #22
 8004b16:	462c      	mov	r4, r5
 8004b18:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8004b1c:	19a7      	adds	r7, r4, r6
 8004b1e:	4297      	cmp	r7, r2
 8004b20:	bfde      	ittt	le
 8004b22:	1bd2      	suble	r2, r2, r7
 8004b24:	19bc      	addle	r4, r7, r6
 8004b26:	19ad      	addle	r5, r5, r6
 8004b28:	0052      	lsls	r2, r2, #1
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8004b30:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8004b34:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8004b38:	d1f0      	bne.n	8004b1c <__ieee754_sqrt+0xb0>
 8004b3a:	f04f 0e20 	mov.w	lr, #32
 8004b3e:	469c      	mov	ip, r3
 8004b40:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8004b44:	42a2      	cmp	r2, r4
 8004b46:	eb06 070c 	add.w	r7, r6, ip
 8004b4a:	dc02      	bgt.n	8004b52 <__ieee754_sqrt+0xe6>
 8004b4c:	d112      	bne.n	8004b74 <__ieee754_sqrt+0x108>
 8004b4e:	428f      	cmp	r7, r1
 8004b50:	d810      	bhi.n	8004b74 <__ieee754_sqrt+0x108>
 8004b52:	2f00      	cmp	r7, #0
 8004b54:	eb07 0c06 	add.w	ip, r7, r6
 8004b58:	da34      	bge.n	8004bc4 <__ieee754_sqrt+0x158>
 8004b5a:	f1bc 0f00 	cmp.w	ip, #0
 8004b5e:	db31      	blt.n	8004bc4 <__ieee754_sqrt+0x158>
 8004b60:	f104 0801 	add.w	r8, r4, #1
 8004b64:	1b12      	subs	r2, r2, r4
 8004b66:	428f      	cmp	r7, r1
 8004b68:	bf88      	it	hi
 8004b6a:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8004b6e:	1bc9      	subs	r1, r1, r7
 8004b70:	4433      	add	r3, r6
 8004b72:	4644      	mov	r4, r8
 8004b74:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 8004b78:	f1be 0e01 	subs.w	lr, lr, #1
 8004b7c:	443a      	add	r2, r7
 8004b7e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8004b82:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8004b86:	d1dd      	bne.n	8004b44 <__ieee754_sqrt+0xd8>
 8004b88:	430a      	orrs	r2, r1
 8004b8a:	d006      	beq.n	8004b9a <__ieee754_sqrt+0x12e>
 8004b8c:	1c5c      	adds	r4, r3, #1
 8004b8e:	bf13      	iteet	ne
 8004b90:	3301      	addne	r3, #1
 8004b92:	3501      	addeq	r5, #1
 8004b94:	4673      	moveq	r3, lr
 8004b96:	f023 0301 	bicne.w	r3, r3, #1
 8004b9a:	106a      	asrs	r2, r5, #1
 8004b9c:	085b      	lsrs	r3, r3, #1
 8004b9e:	07e9      	lsls	r1, r5, #31
 8004ba0:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8004ba4:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8004ba8:	bf48      	it	mi
 8004baa:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8004bae:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8004bb2:	461c      	mov	r4, r3
 8004bb4:	e776      	b.n	8004aa4 <__ieee754_sqrt+0x38>
 8004bb6:	0aca      	lsrs	r2, r1, #11
 8004bb8:	3b15      	subs	r3, #21
 8004bba:	0549      	lsls	r1, r1, #21
 8004bbc:	e78b      	b.n	8004ad6 <__ieee754_sqrt+0x6a>
 8004bbe:	0052      	lsls	r2, r2, #1
 8004bc0:	3001      	adds	r0, #1
 8004bc2:	e78b      	b.n	8004adc <__ieee754_sqrt+0x70>
 8004bc4:	46a0      	mov	r8, r4
 8004bc6:	e7cd      	b.n	8004b64 <__ieee754_sqrt+0xf8>
 8004bc8:	7ff00000 	.word	0x7ff00000

08004bcc <matherr>:
 8004bcc:	2000      	movs	r0, #0
 8004bce:	4770      	bx	lr

08004bd0 <__errno>:
 8004bd0:	4b01      	ldr	r3, [pc, #4]	; (8004bd8 <__errno+0x8>)
 8004bd2:	6818      	ldr	r0, [r3, #0]
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	2000000c 	.word	0x2000000c

08004bdc <_init>:
 8004bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bde:	bf00      	nop
 8004be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004be2:	bc08      	pop	{r3}
 8004be4:	469e      	mov	lr, r3
 8004be6:	4770      	bx	lr

08004be8 <_fini>:
 8004be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bea:	bf00      	nop
 8004bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bee:	bc08      	pop	{r3}
 8004bf0:	469e      	mov	lr, r3
 8004bf2:	4770      	bx	lr
