
../compcert-repos/dvidelabs-flatcc-3b39ef7/src/compiler/CMakeFiles/flatcc.dir/coerce.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <error_tok_2>:
   0:	str	fp, [sp, #-8]!
   4:	str	lr, [sp, #4]
   8:	add	fp, sp, #4
   c:	sub	sp, sp, #24
  10:	str	r0, [fp, #-8]
  14:	str	r1, [fp, #-12]
  18:	str	r2, [fp, #-16]
  1c:	str	r3, [fp, #-20]	; 0xffffffec
  20:	mov	r3, #0
  24:	str	r3, [sp, #4]
  28:	mov	r3, #0
  2c:	str	r3, [sp]
  30:	ldr	r3, [fp, #-20]	; 0xffffffec
  34:	ldr	r2, [fp, #-16]
  38:	ldr	r1, [fp, #-12]
  3c:	ldr	r0, [fp, #-8]
  40:	bl	0 <__flatcc_error_report>
  44:	nop	{0}
  48:	sub	sp, fp, #4
  4c:	ldr	fp, [sp]
  50:	add	sp, sp, #4
  54:	pop	{pc}		; (ldr pc, [sp], #4)

00000058 <error_tok>:
  58:	str	fp, [sp, #-8]!
  5c:	str	lr, [sp, #4]
  60:	add	fp, sp, #4
  64:	sub	sp, sp, #16
  68:	str	r0, [fp, #-8]
  6c:	str	r1, [fp, #-12]
  70:	str	r2, [fp, #-16]
  74:	mov	r3, #0
  78:	ldr	r2, [fp, #-16]
  7c:	ldr	r1, [fp, #-12]
  80:	ldr	r0, [fp, #-8]
  84:	bl	0 <error_tok_2>
  88:	nop	{0}
  8c:	sub	sp, fp, #4
  90:	ldr	fp, [sp]
  94:	add	sp, sp, #4
  98:	pop	{pc}		; (ldr pc, [sp], #4)

0000009c <error_sym>:
  9c:	str	fp, [sp, #-8]!
  a0:	str	lr, [sp, #4]
  a4:	add	fp, sp, #4
  a8:	sub	sp, sp, #16
  ac:	str	r0, [fp, #-8]
  b0:	str	r1, [fp, #-12]
  b4:	str	r2, [fp, #-16]
  b8:	ldr	r3, [fp, #-12]
  bc:	ldr	r3, [r3, #4]
  c0:	ldr	r2, [fp, #-16]
  c4:	mov	r1, r3
  c8:	ldr	r0, [fp, #-8]
  cc:	bl	58 <error_tok>
  d0:	nop	{0}
  d4:	sub	sp, fp, #4
  d8:	ldr	fp, [sp]
  dc:	add	sp, sp, #4
  e0:	pop	{pc}		; (ldr pc, [sp], #4)

000000e4 <__flatcc_fb_coerce_scalar_type>:
  e4:	str	fp, [sp, #-8]!
  e8:	str	lr, [sp, #4]
  ec:	add	fp, sp, #4
  f0:	sub	sp, sp, #32
  f4:	str	r0, [fp, #-24]	; 0xffffffe8
  f8:	str	r1, [fp, #-28]	; 0xffffffe4
  fc:	str	r2, [fp, #-32]	; 0xffffffe0
 100:	str	r3, [fp, #-36]	; 0xffffffdc
 104:	ldr	r3, [fp, #-36]	; 0xffffffdc
 108:	ldrh	r3, [r3, #8]
 10c:	cmp	r3, #0
 110:	bne	11c <__flatcc_fb_coerce_scalar_type+0x38>
 114:	mov	r3, #0
 118:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 11c:	ldr	r3, [fp, #-36]	; 0xffffffdc
 120:	ldrh	r3, [r3, #8]
 124:	cmp	r3, #4
 128:	bne	15c <__flatcc_fb_coerce_scalar_type+0x78>
 12c:	ldr	r3, [fp, #-36]	; 0xffffffdc
 130:	ldrd	r2, [r3]
 134:	cmp	r2, #0
 138:	sbcs	r3, r3, #0
 13c:	blt	15c <__flatcc_fb_coerce_scalar_type+0x78>
 140:	ldr	r3, [fp, #-36]	; 0xffffffdc
 144:	mov	r2, #5
 148:	strh	r2, [r3, #8]
 14c:	ldr	r3, [fp, #-36]	; 0xffffffdc
 150:	ldrd	r2, [r3]
 154:	ldr	r1, [fp, #-36]	; 0xffffffdc
 158:	strd	r2, [r1]
 15c:	ldr	r3, [fp, #-36]	; 0xffffffdc
 160:	ldrh	r3, [r3, #8]
 164:	cmp	r3, #1
 168:	bne	174 <__flatcc_fb_coerce_scalar_type+0x90>
 16c:	mov	r3, #0
 170:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 174:	ldr	r3, [fp, #-36]	; 0xffffffdc
 178:	ldrh	r3, [r3, #8]
 17c:	cmp	r3, #6
 180:	bne	208 <__flatcc_fb_coerce_scalar_type+0x124>
 184:	ldr	r3, [fp, #-32]	; 0xffffffe0
 188:	cmp	r3, #5
 18c:	beq	208 <__flatcc_fb_coerce_scalar_type+0x124>
 190:	ldr	r3, [fp, #-24]	; 0xffffffe8
 194:	ldr	r3, [r3, #144]	; 0x90
 198:	cmp	r3, #0
 19c:	beq	208 <__flatcc_fb_coerce_scalar_type+0x124>
 1a0:	ldr	r3, [fp, #-36]	; 0xffffffdc
 1a4:	mov	r2, #5
 1a8:	strh	r2, [r3, #8]
 1ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
 1b0:	ldrb	r3, [r3]
 1b4:	uxtb	r2, r3
 1b8:	mov	r3, #0
 1bc:	ldr	r1, [fp, #-36]	; 0xffffffdc
 1c0:	strd	r2, [r1]
 1c4:	ldr	r3, [fp, #-36]	; 0xffffffdc
 1c8:	ldrd	r2, [r3]
 1cc:	cmp	r3, #0
 1d0:	cmpeq	r2, #1
 1d4:	beq	208 <__flatcc_fb_coerce_scalar_type+0x124>
 1d8:	ldr	r3, [fp, #-36]	; 0xffffffdc
 1dc:	ldrd	r2, [r3]
 1e0:	orrs	r3, r2, r3
 1e4:	beq	208 <__flatcc_fb_coerce_scalar_type+0x124>
 1e8:	movw	r3, #0
 1ec:	movt	r3, #0
 1f0:	mov	r2, #52	; 0x34
 1f4:	movw	r1, #0
 1f8:	movt	r1, #0
 1fc:	movw	r0, #0
 200:	movt	r0, #0
 204:	bl	0 <__assert_fail>
 208:	ldr	r3, [fp, #-32]	; 0xffffffe0
 20c:	sub	r3, r3, #1
 210:	cmp	r3, #10
 214:	ldrls	pc, [pc, r3, lsl #2]
 218:	b	b00 <__flatcc_fb_coerce_scalar_type+0xa1c>
 21c:	.word	0x00000248
 220:	.word	0x00000288
 224:	.word	0x0000030c
 228:	.word	0x00000390
 22c:	.word	0x000007ac
 230:	.word	0x0000040c
 234:	.word	0x000004bc
 238:	.word	0x000005b8
 23c:	.word	0x000006b8
 240:	.word	0x00000848
 244:	.word	0x000009a4
 248:	ldr	r3, [fp, #-36]	; 0xffffffdc
 24c:	ldrh	r3, [r3, #8]
 250:	cmp	r3, #5
 254:	beq	280 <__flatcc_fb_coerce_scalar_type+0x19c>
 258:	movw	r2, #0
 25c:	movt	r2, #0
 260:	ldr	r1, [fp, #-28]	; 0xffffffe4
 264:	ldr	r0, [fp, #-24]	; 0xffffffe8
 268:	bl	9c <error_sym>
 26c:	ldr	r3, [fp, #-36]	; 0xffffffdc
 270:	mov	r2, #1
 274:	strh	r2, [r3, #8]
 278:	mvn	r3, #0
 27c:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 280:	mov	r3, #0
 284:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 288:	ldr	r3, [fp, #-36]	; 0xffffffdc
 28c:	ldrh	r3, [r3, #8]
 290:	cmp	r3, #5
 294:	beq	2c0 <__flatcc_fb_coerce_scalar_type+0x1dc>
 298:	movw	r2, #0
 29c:	movt	r2, #0
 2a0:	ldr	r1, [fp, #-28]	; 0xffffffe4
 2a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
 2a8:	bl	9c <error_sym>
 2ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
 2b0:	mov	r2, #1
 2b4:	strh	r2, [r3, #8]
 2b8:	mvn	r3, #0
 2bc:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 2c0:	ldr	r3, [fp, #-36]	; 0xffffffdc
 2c4:	ldrd	r2, [r3]
 2c8:	mvn	r0, #0
 2cc:	mov	r1, #0
 2d0:	cmp	r3, r1
 2d4:	cmpeq	r2, r0
 2d8:	bls	304 <__flatcc_fb_coerce_scalar_type+0x220>
 2dc:	movw	r2, #0
 2e0:	movt	r2, #0
 2e4:	ldr	r1, [fp, #-28]	; 0xffffffe4
 2e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
 2ec:	bl	9c <error_sym>
 2f0:	ldr	r3, [fp, #-36]	; 0xffffffdc
 2f4:	mov	r2, #1
 2f8:	strh	r2, [r3, #8]
 2fc:	mvn	r3, #0
 300:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 304:	mov	r3, #0
 308:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 30c:	ldr	r3, [fp, #-36]	; 0xffffffdc
 310:	ldrh	r3, [r3, #8]
 314:	cmp	r3, #5
 318:	beq	344 <__flatcc_fb_coerce_scalar_type+0x260>
 31c:	movw	r2, #0
 320:	movt	r2, #0
 324:	ldr	r1, [fp, #-28]	; 0xffffffe4
 328:	ldr	r0, [fp, #-24]	; 0xffffffe8
 32c:	bl	9c <error_sym>
 330:	ldr	r3, [fp, #-36]	; 0xffffffdc
 334:	mov	r2, #1
 338:	strh	r2, [r3, #8]
 33c:	mvn	r3, #0
 340:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 344:	ldr	r3, [fp, #-36]	; 0xffffffdc
 348:	ldrd	r2, [r3]
 34c:	movw	r0, #65535	; 0xffff
 350:	mov	r1, #0
 354:	cmp	r3, r1
 358:	cmpeq	r2, r0
 35c:	bls	388 <__flatcc_fb_coerce_scalar_type+0x2a4>
 360:	movw	r2, #0
 364:	movt	r2, #0
 368:	ldr	r1, [fp, #-28]	; 0xffffffe4
 36c:	ldr	r0, [fp, #-24]	; 0xffffffe8
 370:	bl	9c <error_sym>
 374:	ldr	r3, [fp, #-36]	; 0xffffffdc
 378:	mov	r2, #1
 37c:	strh	r2, [r3, #8]
 380:	mvn	r3, #0
 384:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 388:	mov	r3, #0
 38c:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 390:	ldr	r3, [fp, #-36]	; 0xffffffdc
 394:	ldrh	r3, [r3, #8]
 398:	cmp	r3, #5
 39c:	beq	3c8 <__flatcc_fb_coerce_scalar_type+0x2e4>
 3a0:	movw	r2, #0
 3a4:	movt	r2, #0
 3a8:	ldr	r1, [fp, #-28]	; 0xffffffe4
 3ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
 3b0:	bl	9c <error_sym>
 3b4:	ldr	r3, [fp, #-36]	; 0xffffffdc
 3b8:	mov	r2, #1
 3bc:	strh	r2, [r3, #8]
 3c0:	mvn	r3, #0
 3c4:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 3c8:	ldr	r3, [fp, #-36]	; 0xffffffdc
 3cc:	ldrd	r2, [r3]
 3d0:	cmp	r3, #0
 3d4:	cmpeq	r2, #255	; 0xff
 3d8:	bls	404 <__flatcc_fb_coerce_scalar_type+0x320>
 3dc:	movw	r2, #0
 3e0:	movt	r2, #0
 3e4:	ldr	r1, [fp, #-28]	; 0xffffffe4
 3e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
 3ec:	bl	9c <error_sym>
 3f0:	ldr	r3, [fp, #-36]	; 0xffffffdc
 3f4:	mov	r2, #1
 3f8:	strh	r2, [r3, #8]
 3fc:	mvn	r3, #0
 400:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 404:	mov	r3, #0
 408:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 40c:	ldr	r3, [fp, #-36]	; 0xffffffdc
 410:	ldrh	r3, [r3, #8]
 414:	cmp	r3, #4
 418:	bne	424 <__flatcc_fb_coerce_scalar_type+0x340>
 41c:	mov	r3, #0
 420:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 424:	ldr	r3, [fp, #-36]	; 0xffffffdc
 428:	ldrh	r3, [r3, #8]
 42c:	cmp	r3, #5
 430:	bne	494 <__flatcc_fb_coerce_scalar_type+0x3b0>
 434:	ldr	r3, [fp, #-36]	; 0xffffffdc
 438:	ldrd	r2, [r3]
 43c:	cmp	r2, #0
 440:	sbcs	r3, r3, #0
 444:	bge	470 <__flatcc_fb_coerce_scalar_type+0x38c>
 448:	movw	r2, #0
 44c:	movt	r2, #0
 450:	ldr	r1, [fp, #-28]	; 0xffffffe4
 454:	ldr	r0, [fp, #-24]	; 0xffffffe8
 458:	bl	9c <error_sym>
 45c:	ldr	r3, [fp, #-36]	; 0xffffffdc
 460:	mov	r2, #1
 464:	strh	r2, [r3, #8]
 468:	mvn	r3, #0
 46c:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 470:	ldr	r3, [fp, #-36]	; 0xffffffdc
 474:	ldrd	r2, [r3]
 478:	ldr	r1, [fp, #-36]	; 0xffffffdc
 47c:	strd	r2, [r1]
 480:	ldr	r3, [fp, #-36]	; 0xffffffdc
 484:	mov	r2, #4
 488:	strh	r2, [r3, #8]
 48c:	mov	r3, #0
 490:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 494:	movw	r2, #0
 498:	movt	r2, #0
 49c:	ldr	r1, [fp, #-28]	; 0xffffffe4
 4a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
 4a4:	bl	9c <error_sym>
 4a8:	ldr	r3, [fp, #-36]	; 0xffffffdc
 4ac:	mov	r2, #1
 4b0:	strh	r2, [r3, #8]
 4b4:	mvn	r3, #0
 4b8:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 4bc:	ldr	r3, [fp, #-36]	; 0xffffffdc
 4c0:	ldrh	r3, [r3, #8]
 4c4:	cmp	r3, #4
 4c8:	bne	518 <__flatcc_fb_coerce_scalar_type+0x434>
 4cc:	ldr	r3, [fp, #-36]	; 0xffffffdc
 4d0:	ldrd	r2, [r3]
 4d4:	mov	r0, #-2147483648	; 0x80000000
 4d8:	mvn	r1, #0
 4dc:	cmp	r2, r0
 4e0:	sbcs	r3, r3, r1
 4e4:	bge	510 <__flatcc_fb_coerce_scalar_type+0x42c>
 4e8:	movw	r2, #0
 4ec:	movt	r2, #0
 4f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
 4f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
 4f8:	bl	9c <error_sym>
 4fc:	ldr	r3, [fp, #-36]	; 0xffffffdc
 500:	mov	r2, #1
 504:	strh	r2, [r3, #8]
 508:	mvn	r3, #0
 50c:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 510:	mov	r3, #0
 514:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 518:	ldr	r3, [fp, #-36]	; 0xffffffdc
 51c:	ldrh	r3, [r3, #8]
 520:	cmp	r3, #5
 524:	bne	590 <__flatcc_fb_coerce_scalar_type+0x4ac>
 528:	ldr	r3, [fp, #-36]	; 0xffffffdc
 52c:	ldrd	r2, [r3]
 530:	mvn	r0, #-2147483648	; 0x80000000
 534:	mov	r1, #0
 538:	cmp	r0, r2
 53c:	sbcs	r3, r1, r3
 540:	bge	56c <__flatcc_fb_coerce_scalar_type+0x488>
 544:	movw	r2, #0
 548:	movt	r2, #0
 54c:	ldr	r1, [fp, #-28]	; 0xffffffe4
 550:	ldr	r0, [fp, #-24]	; 0xffffffe8
 554:	bl	9c <error_sym>
 558:	ldr	r3, [fp, #-36]	; 0xffffffdc
 55c:	mov	r2, #1
 560:	strh	r2, [r3, #8]
 564:	mvn	r3, #0
 568:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 56c:	ldr	r3, [fp, #-36]	; 0xffffffdc
 570:	ldrd	r2, [r3]
 574:	ldr	r1, [fp, #-36]	; 0xffffffdc
 578:	strd	r2, [r1]
 57c:	ldr	r3, [fp, #-36]	; 0xffffffdc
 580:	mov	r2, #4
 584:	strh	r2, [r3, #8]
 588:	mov	r3, #0
 58c:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 590:	movw	r2, #0
 594:	movt	r2, #0
 598:	ldr	r1, [fp, #-28]	; 0xffffffe4
 59c:	ldr	r0, [fp, #-24]	; 0xffffffe8
 5a0:	bl	9c <error_sym>
 5a4:	ldr	r3, [fp, #-36]	; 0xffffffdc
 5a8:	mov	r2, #1
 5ac:	strh	r2, [r3, #8]
 5b0:	mvn	r3, #0
 5b4:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 5b8:	ldr	r3, [fp, #-36]	; 0xffffffdc
 5bc:	ldrh	r3, [r3, #8]
 5c0:	cmp	r3, #4
 5c4:	bne	618 <__flatcc_fb_coerce_scalar_type+0x534>
 5c8:	ldr	r3, [fp, #-36]	; 0xffffffdc
 5cc:	ldrd	r2, [r3]
 5d0:	mov	r0, #32768	; 0x8000
 5d4:	movt	r0, #65535	; 0xffff
 5d8:	mvn	r1, #0
 5dc:	cmp	r2, r0
 5e0:	sbcs	r3, r3, r1
 5e4:	bge	610 <__flatcc_fb_coerce_scalar_type+0x52c>
 5e8:	movw	r2, #0
 5ec:	movt	r2, #0
 5f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
 5f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
 5f8:	bl	9c <error_sym>
 5fc:	ldr	r3, [fp, #-36]	; 0xffffffdc
 600:	mov	r2, #1
 604:	strh	r2, [r3, #8]
 608:	mvn	r3, #0
 60c:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 610:	mov	r3, #0
 614:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 618:	ldr	r3, [fp, #-36]	; 0xffffffdc
 61c:	ldrh	r3, [r3, #8]
 620:	cmp	r3, #5
 624:	bne	690 <__flatcc_fb_coerce_scalar_type+0x5ac>
 628:	ldr	r3, [fp, #-36]	; 0xffffffdc
 62c:	ldrd	r2, [r3]
 630:	movw	r0, #32767	; 0x7fff
 634:	mov	r1, #0
 638:	cmp	r0, r2
 63c:	sbcs	r3, r1, r3
 640:	bge	66c <__flatcc_fb_coerce_scalar_type+0x588>
 644:	movw	r2, #0
 648:	movt	r2, #0
 64c:	ldr	r1, [fp, #-28]	; 0xffffffe4
 650:	ldr	r0, [fp, #-24]	; 0xffffffe8
 654:	bl	9c <error_sym>
 658:	ldr	r3, [fp, #-36]	; 0xffffffdc
 65c:	mov	r2, #1
 660:	strh	r2, [r3, #8]
 664:	mvn	r3, #0
 668:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 66c:	ldr	r3, [fp, #-36]	; 0xffffffdc
 670:	ldrd	r2, [r3]
 674:	ldr	r1, [fp, #-36]	; 0xffffffdc
 678:	strd	r2, [r1]
 67c:	ldr	r3, [fp, #-36]	; 0xffffffdc
 680:	mov	r2, #4
 684:	strh	r2, [r3, #8]
 688:	mov	r3, #0
 68c:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 690:	movw	r2, #0
 694:	movt	r2, #0
 698:	ldr	r1, [fp, #-28]	; 0xffffffe4
 69c:	ldr	r0, [fp, #-24]	; 0xffffffe8
 6a0:	bl	9c <error_sym>
 6a4:	ldr	r3, [fp, #-36]	; 0xffffffdc
 6a8:	mov	r2, #1
 6ac:	strh	r2, [r3, #8]
 6b0:	mvn	r3, #0
 6b4:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 6b8:	ldr	r3, [fp, #-36]	; 0xffffffdc
 6bc:	ldrh	r3, [r3, #8]
 6c0:	cmp	r3, #4
 6c4:	bne	714 <__flatcc_fb_coerce_scalar_type+0x630>
 6c8:	ldr	r3, [fp, #-36]	; 0xffffffdc
 6cc:	ldrd	r2, [r3]
 6d0:	mvn	r0, #127	; 0x7f
 6d4:	mvn	r1, #0
 6d8:	cmp	r2, r0
 6dc:	sbcs	r3, r3, r1
 6e0:	bge	70c <__flatcc_fb_coerce_scalar_type+0x628>
 6e4:	movw	r2, #0
 6e8:	movt	r2, #0
 6ec:	ldr	r1, [fp, #-28]	; 0xffffffe4
 6f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
 6f4:	bl	9c <error_sym>
 6f8:	ldr	r3, [fp, #-36]	; 0xffffffdc
 6fc:	mov	r2, #1
 700:	strh	r2, [r3, #8]
 704:	mvn	r3, #0
 708:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 70c:	mov	r3, #0
 710:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 714:	ldr	r3, [fp, #-36]	; 0xffffffdc
 718:	ldrh	r3, [r3, #8]
 71c:	cmp	r3, #5
 720:	bne	784 <__flatcc_fb_coerce_scalar_type+0x6a0>
 724:	ldr	r3, [fp, #-36]	; 0xffffffdc
 728:	ldrd	r2, [r3]
 72c:	cmp	r2, #128	; 0x80
 730:	sbcs	r3, r3, #0
 734:	blt	760 <__flatcc_fb_coerce_scalar_type+0x67c>
 738:	movw	r2, #0
 73c:	movt	r2, #0
 740:	ldr	r1, [fp, #-28]	; 0xffffffe4
 744:	ldr	r0, [fp, #-24]	; 0xffffffe8
 748:	bl	9c <error_sym>
 74c:	ldr	r3, [fp, #-36]	; 0xffffffdc
 750:	mov	r2, #1
 754:	strh	r2, [r3, #8]
 758:	mvn	r3, #0
 75c:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 760:	ldr	r3, [fp, #-36]	; 0xffffffdc
 764:	ldrd	r2, [r3]
 768:	ldr	r1, [fp, #-36]	; 0xffffffdc
 76c:	strd	r2, [r1]
 770:	ldr	r3, [fp, #-36]	; 0xffffffdc
 774:	mov	r2, #4
 778:	strh	r2, [r3, #8]
 77c:	mov	r3, #0
 780:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 784:	movw	r2, #0
 788:	movt	r2, #0
 78c:	ldr	r1, [fp, #-28]	; 0xffffffe4
 790:	ldr	r0, [fp, #-24]	; 0xffffffe8
 794:	bl	9c <error_sym>
 798:	ldr	r3, [fp, #-36]	; 0xffffffdc
 79c:	mov	r2, #1
 7a0:	strh	r2, [r3, #8]
 7a4:	mvn	r3, #0
 7a8:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 7ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
 7b0:	ldrh	r3, [r3, #8]
 7b4:	cmp	r3, #5
 7b8:	bne	808 <__flatcc_fb_coerce_scalar_type+0x724>
 7bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
 7c0:	ldr	r3, [r3, #144]	; 0x90
 7c4:	cmp	r3, #0
 7c8:	beq	808 <__flatcc_fb_coerce_scalar_type+0x724>
 7cc:	ldr	r3, [fp, #-36]	; 0xffffffdc
 7d0:	ldrd	r2, [r3]
 7d4:	cmp	r3, #0
 7d8:	cmpeq	r2, #1
 7dc:	bls	840 <__flatcc_fb_coerce_scalar_type+0x75c>
 7e0:	movw	r2, #0
 7e4:	movt	r2, #0
 7e8:	ldr	r1, [fp, #-28]	; 0xffffffe4
 7ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
 7f0:	bl	9c <error_sym>
 7f4:	ldr	r3, [fp, #-36]	; 0xffffffdc
 7f8:	mov	r2, #1
 7fc:	strh	r2, [r3, #8]
 800:	mvn	r3, #0
 804:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 808:	ldr	r3, [fp, #-36]	; 0xffffffdc
 80c:	ldrh	r3, [r3, #8]
 810:	cmp	r3, #6
 814:	beq	840 <__flatcc_fb_coerce_scalar_type+0x75c>
 818:	movw	r2, #0
 81c:	movt	r2, #0
 820:	ldr	r1, [fp, #-28]	; 0xffffffe4
 824:	ldr	r0, [fp, #-24]	; 0xffffffe8
 828:	bl	9c <error_sym>
 82c:	ldr	r3, [fp, #-36]	; 0xffffffdc
 830:	mov	r2, #1
 834:	strh	r2, [r3, #8]
 838:	mvn	r3, #0
 83c:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 840:	mov	r3, #0
 844:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 848:	ldr	r3, [fp, #-36]	; 0xffffffdc
 84c:	ldrh	r3, [r3, #8]
 850:	cmp	r3, #4
 854:	beq	86c <__flatcc_fb_coerce_scalar_type+0x788>
 858:	cmp	r3, #5
 85c:	beq	8f0 <__flatcc_fb_coerce_scalar_type+0x80c>
 860:	cmp	r3, #3
 864:	beq	974 <__flatcc_fb_coerce_scalar_type+0x890>
 868:	b	97c <__flatcc_fb_coerce_scalar_type+0x898>
 86c:	ldr	r3, [fp, #-36]	; 0xffffffdc
 870:	ldrd	r2, [r3]
 874:	mov	r0, r2
 878:	mov	r1, r3
 87c:	bl	0 <__aeabi_l2d>
 880:	mov	r2, r0
 884:	mov	r3, r1
 888:	strd	r2, [fp, #-12]
 88c:	ldrd	r0, [fp, #-12]
 890:	bl	0 <__aeabi_d2lz>
 894:	ldr	r3, [fp, #-36]	; 0xffffffdc
 898:	ldrd	r2, [r3]
 89c:	cmp	r1, r3
 8a0:	cmpeq	r0, r2
 8a4:	beq	8d0 <__flatcc_fb_coerce_scalar_type+0x7ec>
 8a8:	movw	r2, #0
 8ac:	movt	r2, #0
 8b0:	ldr	r1, [fp, #-28]	; 0xffffffe4
 8b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
 8b8:	bl	9c <error_sym>
 8bc:	ldr	r3, [fp, #-36]	; 0xffffffdc
 8c0:	mov	r2, #1
 8c4:	strh	r2, [r3, #8]
 8c8:	mvn	r3, #0
 8cc:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 8d0:	ldr	r1, [fp, #-36]	; 0xffffffdc
 8d4:	ldrd	r2, [fp, #-12]
 8d8:	strd	r2, [r1]
 8dc:	ldr	r3, [fp, #-36]	; 0xffffffdc
 8e0:	mov	r2, #3
 8e4:	strh	r2, [r3, #8]
 8e8:	mov	r3, #0
 8ec:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 8f0:	ldr	r3, [fp, #-36]	; 0xffffffdc
 8f4:	ldrd	r2, [r3]
 8f8:	mov	r0, r2
 8fc:	mov	r1, r3
 900:	bl	0 <__aeabi_ul2d>
 904:	mov	r2, r0
 908:	mov	r3, r1
 90c:	strd	r2, [fp, #-12]
 910:	ldrd	r0, [fp, #-12]
 914:	bl	0 <__aeabi_d2ulz>
 918:	ldr	r3, [fp, #-36]	; 0xffffffdc
 91c:	ldrd	r2, [r3]
 920:	cmp	r1, r3
 924:	cmpeq	r0, r2
 928:	beq	954 <__flatcc_fb_coerce_scalar_type+0x870>
 92c:	movw	r2, #0
 930:	movt	r2, #0
 934:	ldr	r1, [fp, #-28]	; 0xffffffe4
 938:	ldr	r0, [fp, #-24]	; 0xffffffe8
 93c:	bl	9c <error_sym>
 940:	ldr	r3, [fp, #-36]	; 0xffffffdc
 944:	mov	r2, #1
 948:	strh	r2, [r3, #8]
 94c:	mvn	r3, #0
 950:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 954:	ldr	r1, [fp, #-36]	; 0xffffffdc
 958:	ldrd	r2, [fp, #-12]
 95c:	strd	r2, [r1]
 960:	ldr	r3, [fp, #-36]	; 0xffffffdc
 964:	mov	r2, #3
 968:	strh	r2, [r3, #8]
 96c:	mov	r3, #0
 970:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 974:	mov	r3, #0
 978:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 97c:	movw	r2, #0
 980:	movt	r2, #0
 984:	ldr	r1, [fp, #-28]	; 0xffffffe4
 988:	ldr	r0, [fp, #-24]	; 0xffffffe8
 98c:	bl	9c <error_sym>
 990:	ldr	r3, [fp, #-36]	; 0xffffffdc
 994:	mov	r2, #1
 998:	strh	r2, [r3, #8]
 99c:	mvn	r3, #0
 9a0:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 9a4:	ldr	r3, [fp, #-36]	; 0xffffffdc
 9a8:	ldrh	r3, [r3, #8]
 9ac:	cmp	r3, #4
 9b0:	beq	9c8 <__flatcc_fb_coerce_scalar_type+0x8e4>
 9b4:	cmp	r3, #5
 9b8:	beq	a4c <__flatcc_fb_coerce_scalar_type+0x968>
 9bc:	cmp	r3, #3
 9c0:	beq	ad0 <__flatcc_fb_coerce_scalar_type+0x9ec>
 9c4:	b	ad8 <__flatcc_fb_coerce_scalar_type+0x9f4>
 9c8:	ldr	r3, [fp, #-36]	; 0xffffffdc
 9cc:	ldrd	r2, [r3]
 9d0:	mov	r0, r2
 9d4:	mov	r1, r3
 9d8:	bl	0 <__aeabi_l2f>
 9dc:	mov	r3, r0
 9e0:	str	r3, [fp, #-16]
 9e4:	ldr	r0, [fp, #-16]
 9e8:	bl	0 <__aeabi_f2lz>
 9ec:	ldr	r3, [fp, #-36]	; 0xffffffdc
 9f0:	ldrd	r2, [r3]
 9f4:	cmp	r1, r3
 9f8:	cmpeq	r0, r2
 9fc:	beq	a28 <__flatcc_fb_coerce_scalar_type+0x944>
 a00:	movw	r2, #0
 a04:	movt	r2, #0
 a08:	ldr	r1, [fp, #-28]	; 0xffffffe4
 a0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
 a10:	bl	9c <error_sym>
 a14:	ldr	r3, [fp, #-36]	; 0xffffffdc
 a18:	mov	r2, #1
 a1c:	strh	r2, [r3, #8]
 a20:	mvn	r3, #0
 a24:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 a28:	vldr	s15, [fp, #-16]
 a2c:	vcvt.f64.f32	d7, s15
 a30:	ldr	r3, [fp, #-36]	; 0xffffffdc
 a34:	vstr	d7, [r3]
 a38:	ldr	r3, [fp, #-36]	; 0xffffffdc
 a3c:	mov	r2, #3
 a40:	strh	r2, [r3, #8]
 a44:	mov	r3, #0
 a48:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 a4c:	ldr	r3, [fp, #-36]	; 0xffffffdc
 a50:	ldrd	r2, [r3]
 a54:	mov	r0, r2
 a58:	mov	r1, r3
 a5c:	bl	0 <__aeabi_ul2f>
 a60:	mov	r3, r0
 a64:	str	r3, [fp, #-16]
 a68:	ldr	r0, [fp, #-16]
 a6c:	bl	0 <__aeabi_f2ulz>
 a70:	ldr	r3, [fp, #-36]	; 0xffffffdc
 a74:	ldrd	r2, [r3]
 a78:	cmp	r1, r3
 a7c:	cmpeq	r0, r2
 a80:	beq	aac <__flatcc_fb_coerce_scalar_type+0x9c8>
 a84:	movw	r2, #0
 a88:	movt	r2, #0
 a8c:	ldr	r1, [fp, #-28]	; 0xffffffe4
 a90:	ldr	r0, [fp, #-24]	; 0xffffffe8
 a94:	bl	9c <error_sym>
 a98:	ldr	r3, [fp, #-36]	; 0xffffffdc
 a9c:	mov	r2, #1
 aa0:	strh	r2, [r3, #8]
 aa4:	mvn	r3, #0
 aa8:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 aac:	vldr	s15, [fp, #-16]
 ab0:	vcvt.f64.f32	d7, s15
 ab4:	ldr	r3, [fp, #-36]	; 0xffffffdc
 ab8:	vstr	d7, [r3]
 abc:	ldr	r3, [fp, #-36]	; 0xffffffdc
 ac0:	mov	r2, #3
 ac4:	strh	r2, [r3, #8]
 ac8:	mov	r3, #0
 acc:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 ad0:	mov	r3, #0
 ad4:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 ad8:	movw	r2, #0
 adc:	movt	r2, #0
 ae0:	ldr	r1, [fp, #-28]	; 0xffffffe4
 ae4:	ldr	r0, [fp, #-24]	; 0xffffffe8
 ae8:	bl	9c <error_sym>
 aec:	ldr	r3, [fp, #-36]	; 0xffffffdc
 af0:	mov	r2, #1
 af4:	strh	r2, [r3, #8]
 af8:	mvn	r3, #0
 afc:	b	b24 <__flatcc_fb_coerce_scalar_type+0xa40>
 b00:	movw	r2, #0
 b04:	movt	r2, #0
 b08:	ldr	r1, [fp, #-28]	; 0xffffffe4
 b0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
 b10:	bl	9c <error_sym>
 b14:	ldr	r3, [fp, #-36]	; 0xffffffdc
 b18:	mov	r2, #1
 b1c:	strh	r2, [r3, #8]
 b20:	mvn	r3, #0
 b24:	mov	r0, r3
 b28:	sub	sp, fp, #4
 b2c:	ldr	fp, [sp]
 b30:	add	sp, sp, #4
 b34:	pop	{pc}		; (ldr pc, [sp], #4)
