Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Apr 15 13:57:49 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_SAM/fir_SAM_ED97_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 Delay1No24_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum23_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 1.113ns (31.964%)  route 2.369ns (68.036%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 6.823 - 4.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.444ns (routing 1.576ns, distribution 0.868ns)
  Clock Net Delay (Destination): 2.176ns (routing 1.429ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=15965, routed)       2.444     3.381    Delay1No24_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X124Y172       FDCE                                         r  Delay1No24_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y172       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.459 r  Delay1No24_instance/Y_reg[25]/Q
                         net (fo=6, routed)           0.493     3.952    Delay1No24_instance/Q[25]
    SLICE_X127Y163       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     4.099 r  Delay1No24_instance/geqOp_carry__0_i_12__6/O
                         net (fo=1, routed)           0.007     4.106    Sum23_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X127Y163       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.259 r  Sum23_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.285    Sum23_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y164       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.337 r  Sum23_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.235     4.572    Delay1No25_instance/CO[0]
    SLICE_X129Y164       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     4.638 r  Delay1No25_instance/shiftedFracY_d1[12]_i_4__6/O
                         net (fo=3, routed)           0.257     4.895    Delay1No24_instance/Y_reg[23]_0[0]
    SLICE_X127Y164       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.018 r  Delay1No24_instance/shiftedFracY_d1[49]_i_6__6/O
                         net (fo=1, routed)           0.097     5.115    Delay1No24_instance/shiftedFracY_d1[49]_i_6__6_n_0
    SLICE_X128Y164       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     5.240 r  Delay1No24_instance/shiftedFracY_d1[49]_i_3__6/O
                         net (fo=2, routed)           0.156     5.396    Delay1No24_instance/Sum23_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X130Y164       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     5.493 r  Delay1No24_instance/shiftedFracY_d1[33]_i_3__6/O
                         net (fo=48, routed)          0.657     6.150    Delay1No25_instance/shiftVal__5[1]
    SLICE_X124Y162       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     6.300 r  Delay1No25_instance/shiftedFracY_d1[7]_i_1__6/O
                         net (fo=2, routed)           0.369     6.669    Delay1No25_instance/level4__0[3]
    SLICE_X129Y163       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     6.791 r  Delay1No25_instance/shiftedFracY_d1[23]_i_1__6/O
                         net (fo=1, routed)           0.072     6.863    Sum23_impl_instance/FPAddSubOp_instance/shiftedFracY[12]
    SLICE_X129Y163       FDRE                                         r  Sum23_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=15965, routed)       2.176     6.823    Sum23_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X129Y163       FDRE                                         r  Sum23_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/C
                         clock pessimism              0.474     7.296    
                         clock uncertainty           -0.035     7.261    
    SLICE_X129Y163       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.286    Sum23_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]
  -------------------------------------------------------------------
                         required time                          7.286    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  0.423    




