# Verilog-RTL-Coding

1.ALU :https://github.com/Kethasriramya2912/Verilog-RTL-Coding/tree/main/1.ALU

2.BCD_ADDER

3.BCD_COUNTER

4.BIDIR_SHIFTREGISTER

5.BIN_2_GRAY

6.BIN_TO_ONEHOT

7.CLK_DIVIDER

8.CMOS_INV

9.D_FF

10.DECODER_2*4

11.DECODER_FA

12.DEMUX_1*8

13.DEMUX_1*32

14.DOWN_COUNTER

15.SINGLE_PORT_RAM

16.DUAL_PORT_RAM_

17.FIFO

18.FREQUENCY_DIVIDER

19.FULL_SUBSTRACTOR

20.GRAY_2_BIN

21.JK_FF

22.JOHNSON_COUNTER

23.L_R_SHIFT

24.MORE_1010_DETECTOR

25.MULTIPLIER_4BIT

26.MUX_4*1

27.MUX_8*1

28.MUX_64*1

29.NBIT_COMPARATOR

30.ODDPARITY_GENERATOR

31.PARITYBIT_GENERATOR

32.PIPO

33.PISO

34.PRIORITY_ENCODER

35.RAM_32BIT

36.RING_COUNTER

37.RIPPLE_CARD_ADDER

38.SIPO

39.SISO

40.SR_FF

41.T_FF

42.TRI_BUFFER

43.UP_COUNTER

44.UP_DOWN_COUNTER
