
BFMC_Sensor_401.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004994  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  08004b34  08004b34  00005b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d4c  08004d4c  00006010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004d4c  08004d4c  00005d4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d54  08004d54  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d54  08004d54  00005d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004d58  08004d58  00005d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004d5c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004998  20000010  08004d6c  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200049a8  08004d6c  000069a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d460  00000000  00000000  00006040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002575  00000000  00000000  000134a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c80  00000000  00000000  00015a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000964  00000000  00000000  00016698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002a9c  00000000  00000000  00016ffc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e048  00000000  00000000  00019a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c944  00000000  00000000  00027ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b4424  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031f4  00000000  00000000  000b4468  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000b765c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000010 	.word	0x20000010
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004b1c 	.word	0x08004b1c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000014 	.word	0x20000014
 80001dc:	08004b1c 	.word	0x08004b1c

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b988 	b.w	8000508 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	468e      	mov	lr, r1
 8000218:	4604      	mov	r4, r0
 800021a:	4688      	mov	r8, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d14a      	bne.n	80002b6 <__udivmoddi4+0xa6>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d962      	bls.n	80002ec <__udivmoddi4+0xdc>
 8000226:	fab2 f682 	clz	r6, r2
 800022a:	b14e      	cbz	r6, 8000240 <__udivmoddi4+0x30>
 800022c:	f1c6 0320 	rsb	r3, r6, #32
 8000230:	fa01 f806 	lsl.w	r8, r1, r6
 8000234:	fa20 f303 	lsr.w	r3, r0, r3
 8000238:	40b7      	lsls	r7, r6
 800023a:	ea43 0808 	orr.w	r8, r3, r8
 800023e:	40b4      	lsls	r4, r6
 8000240:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000244:	fa1f fc87 	uxth.w	ip, r7
 8000248:	fbb8 f1fe 	udiv	r1, r8, lr
 800024c:	0c23      	lsrs	r3, r4, #16
 800024e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000252:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000256:	fb01 f20c 	mul.w	r2, r1, ip
 800025a:	429a      	cmp	r2, r3
 800025c:	d909      	bls.n	8000272 <__udivmoddi4+0x62>
 800025e:	18fb      	adds	r3, r7, r3
 8000260:	f101 30ff 	add.w	r0, r1, #4294967295
 8000264:	f080 80ea 	bcs.w	800043c <__udivmoddi4+0x22c>
 8000268:	429a      	cmp	r2, r3
 800026a:	f240 80e7 	bls.w	800043c <__udivmoddi4+0x22c>
 800026e:	3902      	subs	r1, #2
 8000270:	443b      	add	r3, r7
 8000272:	1a9a      	subs	r2, r3, r2
 8000274:	b2a3      	uxth	r3, r4
 8000276:	fbb2 f0fe 	udiv	r0, r2, lr
 800027a:	fb0e 2210 	mls	r2, lr, r0, r2
 800027e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000282:	fb00 fc0c 	mul.w	ip, r0, ip
 8000286:	459c      	cmp	ip, r3
 8000288:	d909      	bls.n	800029e <__udivmoddi4+0x8e>
 800028a:	18fb      	adds	r3, r7, r3
 800028c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000290:	f080 80d6 	bcs.w	8000440 <__udivmoddi4+0x230>
 8000294:	459c      	cmp	ip, r3
 8000296:	f240 80d3 	bls.w	8000440 <__udivmoddi4+0x230>
 800029a:	443b      	add	r3, r7
 800029c:	3802      	subs	r0, #2
 800029e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002a2:	eba3 030c 	sub.w	r3, r3, ip
 80002a6:	2100      	movs	r1, #0
 80002a8:	b11d      	cbz	r5, 80002b2 <__udivmoddi4+0xa2>
 80002aa:	40f3      	lsrs	r3, r6
 80002ac:	2200      	movs	r2, #0
 80002ae:	e9c5 3200 	strd	r3, r2, [r5]
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d905      	bls.n	80002c6 <__udivmoddi4+0xb6>
 80002ba:	b10d      	cbz	r5, 80002c0 <__udivmoddi4+0xb0>
 80002bc:	e9c5 0100 	strd	r0, r1, [r5]
 80002c0:	2100      	movs	r1, #0
 80002c2:	4608      	mov	r0, r1
 80002c4:	e7f5      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002c6:	fab3 f183 	clz	r1, r3
 80002ca:	2900      	cmp	r1, #0
 80002cc:	d146      	bne.n	800035c <__udivmoddi4+0x14c>
 80002ce:	4573      	cmp	r3, lr
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xc8>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 8105 	bhi.w	80004e2 <__udivmoddi4+0x2d2>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb6e 0203 	sbc.w	r2, lr, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4690      	mov	r8, r2
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	d0e5      	beq.n	80002b2 <__udivmoddi4+0xa2>
 80002e6:	e9c5 4800 	strd	r4, r8, [r5]
 80002ea:	e7e2      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f000 8090 	beq.w	8000412 <__udivmoddi4+0x202>
 80002f2:	fab2 f682 	clz	r6, r2
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	f040 80a4 	bne.w	8000444 <__udivmoddi4+0x234>
 80002fc:	1a8a      	subs	r2, r1, r2
 80002fe:	0c03      	lsrs	r3, r0, #16
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	b280      	uxth	r0, r0
 8000306:	b2bc      	uxth	r4, r7
 8000308:	2101      	movs	r1, #1
 800030a:	fbb2 fcfe 	udiv	ip, r2, lr
 800030e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000316:	fb04 f20c 	mul.w	r2, r4, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d907      	bls.n	800032e <__udivmoddi4+0x11e>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000324:	d202      	bcs.n	800032c <__udivmoddi4+0x11c>
 8000326:	429a      	cmp	r2, r3
 8000328:	f200 80e0 	bhi.w	80004ec <__udivmoddi4+0x2dc>
 800032c:	46c4      	mov	ip, r8
 800032e:	1a9b      	subs	r3, r3, r2
 8000330:	fbb3 f2fe 	udiv	r2, r3, lr
 8000334:	fb0e 3312 	mls	r3, lr, r2, r3
 8000338:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800033c:	fb02 f404 	mul.w	r4, r2, r4
 8000340:	429c      	cmp	r4, r3
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x144>
 8000344:	18fb      	adds	r3, r7, r3
 8000346:	f102 30ff 	add.w	r0, r2, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x142>
 800034c:	429c      	cmp	r4, r3
 800034e:	f200 80ca 	bhi.w	80004e6 <__udivmoddi4+0x2d6>
 8000352:	4602      	mov	r2, r0
 8000354:	1b1b      	subs	r3, r3, r4
 8000356:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0x98>
 800035c:	f1c1 0620 	rsb	r6, r1, #32
 8000360:	408b      	lsls	r3, r1
 8000362:	fa22 f706 	lsr.w	r7, r2, r6
 8000366:	431f      	orrs	r7, r3
 8000368:	fa0e f401 	lsl.w	r4, lr, r1
 800036c:	fa20 f306 	lsr.w	r3, r0, r6
 8000370:	fa2e fe06 	lsr.w	lr, lr, r6
 8000374:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000378:	4323      	orrs	r3, r4
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	fa1f fc87 	uxth.w	ip, r7
 8000382:	fbbe f0f9 	udiv	r0, lr, r9
 8000386:	0c1c      	lsrs	r4, r3, #16
 8000388:	fb09 ee10 	mls	lr, r9, r0, lr
 800038c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000390:	fb00 fe0c 	mul.w	lr, r0, ip
 8000394:	45a6      	cmp	lr, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	d909      	bls.n	80003b0 <__udivmoddi4+0x1a0>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 3aff 	add.w	sl, r0, #4294967295
 80003a2:	f080 809c 	bcs.w	80004de <__udivmoddi4+0x2ce>
 80003a6:	45a6      	cmp	lr, r4
 80003a8:	f240 8099 	bls.w	80004de <__udivmoddi4+0x2ce>
 80003ac:	3802      	subs	r0, #2
 80003ae:	443c      	add	r4, r7
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	fa1f fe83 	uxth.w	lr, r3
 80003b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003bc:	fb09 4413 	mls	r4, r9, r3, r4
 80003c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c8:	45a4      	cmp	ip, r4
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1ce>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80003d2:	f080 8082 	bcs.w	80004da <__udivmoddi4+0x2ca>
 80003d6:	45a4      	cmp	ip, r4
 80003d8:	d97f      	bls.n	80004da <__udivmoddi4+0x2ca>
 80003da:	3b02      	subs	r3, #2
 80003dc:	443c      	add	r4, r7
 80003de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003ea:	4564      	cmp	r4, ip
 80003ec:	4673      	mov	r3, lr
 80003ee:	46e1      	mov	r9, ip
 80003f0:	d362      	bcc.n	80004b8 <__udivmoddi4+0x2a8>
 80003f2:	d05f      	beq.n	80004b4 <__udivmoddi4+0x2a4>
 80003f4:	b15d      	cbz	r5, 800040e <__udivmoddi4+0x1fe>
 80003f6:	ebb8 0203 	subs.w	r2, r8, r3
 80003fa:	eb64 0409 	sbc.w	r4, r4, r9
 80003fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000402:	fa22 f301 	lsr.w	r3, r2, r1
 8000406:	431e      	orrs	r6, r3
 8000408:	40cc      	lsrs	r4, r1
 800040a:	e9c5 6400 	strd	r6, r4, [r5]
 800040e:	2100      	movs	r1, #0
 8000410:	e74f      	b.n	80002b2 <__udivmoddi4+0xa2>
 8000412:	fbb1 fcf2 	udiv	ip, r1, r2
 8000416:	0c01      	lsrs	r1, r0, #16
 8000418:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800041c:	b280      	uxth	r0, r0
 800041e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000422:	463b      	mov	r3, r7
 8000424:	4638      	mov	r0, r7
 8000426:	463c      	mov	r4, r7
 8000428:	46b8      	mov	r8, r7
 800042a:	46be      	mov	lr, r7
 800042c:	2620      	movs	r6, #32
 800042e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000432:	eba2 0208 	sub.w	r2, r2, r8
 8000436:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800043a:	e766      	b.n	800030a <__udivmoddi4+0xfa>
 800043c:	4601      	mov	r1, r0
 800043e:	e718      	b.n	8000272 <__udivmoddi4+0x62>
 8000440:	4610      	mov	r0, r2
 8000442:	e72c      	b.n	800029e <__udivmoddi4+0x8e>
 8000444:	f1c6 0220 	rsb	r2, r6, #32
 8000448:	fa2e f302 	lsr.w	r3, lr, r2
 800044c:	40b7      	lsls	r7, r6
 800044e:	40b1      	lsls	r1, r6
 8000450:	fa20 f202 	lsr.w	r2, r0, r2
 8000454:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000458:	430a      	orrs	r2, r1
 800045a:	fbb3 f8fe 	udiv	r8, r3, lr
 800045e:	b2bc      	uxth	r4, r7
 8000460:	fb0e 3318 	mls	r3, lr, r8, r3
 8000464:	0c11      	lsrs	r1, r2, #16
 8000466:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046a:	fb08 f904 	mul.w	r9, r8, r4
 800046e:	40b0      	lsls	r0, r6
 8000470:	4589      	cmp	r9, r1
 8000472:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000476:	b280      	uxth	r0, r0
 8000478:	d93e      	bls.n	80004f8 <__udivmoddi4+0x2e8>
 800047a:	1879      	adds	r1, r7, r1
 800047c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000480:	d201      	bcs.n	8000486 <__udivmoddi4+0x276>
 8000482:	4589      	cmp	r9, r1
 8000484:	d81f      	bhi.n	80004c6 <__udivmoddi4+0x2b6>
 8000486:	eba1 0109 	sub.w	r1, r1, r9
 800048a:	fbb1 f9fe 	udiv	r9, r1, lr
 800048e:	fb09 f804 	mul.w	r8, r9, r4
 8000492:	fb0e 1119 	mls	r1, lr, r9, r1
 8000496:	b292      	uxth	r2, r2
 8000498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800049c:	4542      	cmp	r2, r8
 800049e:	d229      	bcs.n	80004f4 <__udivmoddi4+0x2e4>
 80004a0:	18ba      	adds	r2, r7, r2
 80004a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004a6:	d2c4      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d2c2      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004ac:	f1a9 0102 	sub.w	r1, r9, #2
 80004b0:	443a      	add	r2, r7
 80004b2:	e7be      	b.n	8000432 <__udivmoddi4+0x222>
 80004b4:	45f0      	cmp	r8, lr
 80004b6:	d29d      	bcs.n	80003f4 <__udivmoddi4+0x1e4>
 80004b8:	ebbe 0302 	subs.w	r3, lr, r2
 80004bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004c0:	3801      	subs	r0, #1
 80004c2:	46e1      	mov	r9, ip
 80004c4:	e796      	b.n	80003f4 <__udivmoddi4+0x1e4>
 80004c6:	eba7 0909 	sub.w	r9, r7, r9
 80004ca:	4449      	add	r1, r9
 80004cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d4:	fb09 f804 	mul.w	r8, r9, r4
 80004d8:	e7db      	b.n	8000492 <__udivmoddi4+0x282>
 80004da:	4673      	mov	r3, lr
 80004dc:	e77f      	b.n	80003de <__udivmoddi4+0x1ce>
 80004de:	4650      	mov	r0, sl
 80004e0:	e766      	b.n	80003b0 <__udivmoddi4+0x1a0>
 80004e2:	4608      	mov	r0, r1
 80004e4:	e6fd      	b.n	80002e2 <__udivmoddi4+0xd2>
 80004e6:	443b      	add	r3, r7
 80004e8:	3a02      	subs	r2, #2
 80004ea:	e733      	b.n	8000354 <__udivmoddi4+0x144>
 80004ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f0:	443b      	add	r3, r7
 80004f2:	e71c      	b.n	800032e <__udivmoddi4+0x11e>
 80004f4:	4649      	mov	r1, r9
 80004f6:	e79c      	b.n	8000432 <__udivmoddi4+0x222>
 80004f8:	eba1 0109 	sub.w	r1, r1, r9
 80004fc:	46c4      	mov	ip, r8
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fb09 f804 	mul.w	r8, r9, r4
 8000506:	e7c4      	b.n	8000492 <__udivmoddi4+0x282>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000512:	f000 fa35 	bl	8000980 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000516:	f000 f8bb 	bl	8000690 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  CHI_UART_init();
 800051a:	f004 f98b 	bl	8004834 <CHI_UART_init>
  I2C1_Master_Init();
 800051e:	f003 ffd7 	bl	80044d0 <I2C1_Master_Init>

  CHI_UART_print_log("BNO055 scan...\r\n");
 8000522:	483c      	ldr	r0, [pc, #240]	@ (8000614 <main+0x108>)
 8000524:	f004 fa5a 	bl	80049dc <CHI_UART_print_log>
  uint8_t id = BNO055_ReadReg(BNO055_CHIP_ID);
 8000528:	2000      	movs	r0, #0
 800052a:	f003 ff8e 	bl	800444a <BNO055_ReadReg>
 800052e:	4603      	mov	r3, r0
 8000530:	71fb      	strb	r3, [r7, #7]
  CHI_UART_print_log("CHIP_ID=");
 8000532:	4839      	ldr	r0, [pc, #228]	@ (8000618 <main+0x10c>)
 8000534:	f004 fa52 	bl	80049dc <CHI_UART_print_log>
  CHI_UART_send_number(id);
 8000538:	79fb      	ldrb	r3, [r7, #7]
 800053a:	4618      	mov	r0, r3
 800053c:	f004 fa02 	bl	8004944 <CHI_UART_send_number>
  CHI_UART_print_log("\r\n");
 8000540:	4836      	ldr	r0, [pc, #216]	@ (800061c <main+0x110>)
 8000542:	f004 fa4b 	bl	80049dc <CHI_UART_print_log>
  if (id != BNO055_CHIP_ID_VAL) {
 8000546:	79fb      	ldrb	r3, [r7, #7]
 8000548:	2ba0      	cmp	r3, #160	@ 0xa0
 800054a:	d004      	beq.n	8000556 <main+0x4a>
  	CHI_UART_print_log("BNO055 not found (addr/PS/pull-up?)\r\n");
 800054c:	4834      	ldr	r0, [pc, #208]	@ (8000620 <main+0x114>)
 800054e:	f004 fa45 	bl	80049dc <CHI_UART_print_log>
      while(1);
 8000552:	bf00      	nop
 8000554:	e7fd      	b.n	8000552 <main+0x46>
  }

  CHI_UART_print_log("BNO055 init...\r\n");
 8000556:	4833      	ldr	r0, [pc, #204]	@ (8000624 <main+0x118>)
 8000558:	f004 fa40 	bl	80049dc <CHI_UART_print_log>
  BNO055_Init();
 800055c:	f003 ff54 	bl	8004408 <BNO055_Init>

  HAL_Delay(50);
 8000560:	2032      	movs	r0, #50	@ 0x32
 8000562:	f000 fa7f 	bl	8000a64 <HAL_Delay>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000566:	f000 ffdf 	bl	8001528 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of imu */
  imuHandle = osMessageQueueNew (16, sizeof(IMU_Data_t), &imu_attributes);
 800056a:	4a2f      	ldr	r2, [pc, #188]	@ (8000628 <main+0x11c>)
 800056c:	210c      	movs	r1, #12
 800056e:	2010      	movs	r0, #16
 8000570:	f001 f8d1 	bl	8001716 <osMessageQueueNew>
 8000574:	4603      	mov	r3, r0
 8000576:	4a2d      	ldr	r2, [pc, #180]	@ (800062c <main+0x120>)
 8000578:	6013      	str	r3, [r2, #0]

  /* creation of as6500 */
  as6500Handle = osMessageQueueNew (16, sizeof(uint8_t), &as6500_attributes);
 800057a:	4a2d      	ldr	r2, [pc, #180]	@ (8000630 <main+0x124>)
 800057c:	2101      	movs	r1, #1
 800057e:	2010      	movs	r0, #16
 8000580:	f001 f8c9 	bl	8001716 <osMessageQueueNew>
 8000584:	4603      	mov	r3, r0
 8000586:	4a2b      	ldr	r2, [pc, #172]	@ (8000634 <main+0x128>)
 8000588:	6013      	str	r3, [r2, #0]

  /* creation of command */
  commandHandle = osMessageQueueNew (16, sizeof(uint8_t), &command_attributes);
 800058a:	4a2b      	ldr	r2, [pc, #172]	@ (8000638 <main+0x12c>)
 800058c:	2101      	movs	r1, #1
 800058e:	2010      	movs	r0, #16
 8000590:	f001 f8c1 	bl	8001716 <osMessageQueueNew>
 8000594:	4603      	mov	r3, r0
 8000596:	4a29      	ldr	r2, [pc, #164]	@ (800063c <main+0x130>)
 8000598:	6013      	str	r3, [r2, #0]

  /* creation of response */
  responseHandle = osMessageQueueNew (16, sizeof(uint8_t), &response_attributes);
 800059a:	4a29      	ldr	r2, [pc, #164]	@ (8000640 <main+0x134>)
 800059c:	2101      	movs	r1, #1
 800059e:	2010      	movs	r0, #16
 80005a0:	f001 f8b9 	bl	8001716 <osMessageQueueNew>
 80005a4:	4603      	mov	r3, r0
 80005a6:	4a27      	ldr	r2, [pc, #156]	@ (8000644 <main+0x138>)
 80005a8:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of IMU */
  IMUHandle = osThreadNew(imu_func, NULL, &IMU_attributes);
 80005aa:	4a27      	ldr	r2, [pc, #156]	@ (8000648 <main+0x13c>)
 80005ac:	2100      	movs	r1, #0
 80005ae:	4827      	ldr	r0, [pc, #156]	@ (800064c <main+0x140>)
 80005b0:	f001 f804 	bl	80015bc <osThreadNew>
 80005b4:	4603      	mov	r3, r0
 80005b6:	4a26      	ldr	r2, [pc, #152]	@ (8000650 <main+0x144>)
 80005b8:	6013      	str	r3, [r2, #0]

  /* creation of UART_TX */
  UART_TXHandle = osThreadNew(uart_tx_func, NULL, &UART_TX_attributes);
 80005ba:	4a26      	ldr	r2, [pc, #152]	@ (8000654 <main+0x148>)
 80005bc:	2100      	movs	r1, #0
 80005be:	4826      	ldr	r0, [pc, #152]	@ (8000658 <main+0x14c>)
 80005c0:	f000 fffc 	bl	80015bc <osThreadNew>
 80005c4:	4603      	mov	r3, r0
 80005c6:	4a25      	ldr	r2, [pc, #148]	@ (800065c <main+0x150>)
 80005c8:	6013      	str	r3, [r2, #0]

  /* creation of QUICKRUN */
  QUICKRUNHandle = osThreadNew(quickrun_func, NULL, &QUICKRUN_attributes);
 80005ca:	4a25      	ldr	r2, [pc, #148]	@ (8000660 <main+0x154>)
 80005cc:	2100      	movs	r1, #0
 80005ce:	4825      	ldr	r0, [pc, #148]	@ (8000664 <main+0x158>)
 80005d0:	f000 fff4 	bl	80015bc <osThreadNew>
 80005d4:	4603      	mov	r3, r0
 80005d6:	4a24      	ldr	r2, [pc, #144]	@ (8000668 <main+0x15c>)
 80005d8:	6013      	str	r3, [r2, #0]

  /* creation of Servo */
  ServoHandle = osThreadNew(servo_func, NULL, &Servo_attributes);
 80005da:	4a24      	ldr	r2, [pc, #144]	@ (800066c <main+0x160>)
 80005dc:	2100      	movs	r1, #0
 80005de:	4824      	ldr	r0, [pc, #144]	@ (8000670 <main+0x164>)
 80005e0:	f000 ffec 	bl	80015bc <osThreadNew>
 80005e4:	4603      	mov	r3, r0
 80005e6:	4a23      	ldr	r2, [pc, #140]	@ (8000674 <main+0x168>)
 80005e8:	6013      	str	r3, [r2, #0]

  /* creation of UART_RX */
  UART_RXHandle = osThreadNew(uart_rx_func, NULL, &UART_RX_attributes);
 80005ea:	4a23      	ldr	r2, [pc, #140]	@ (8000678 <main+0x16c>)
 80005ec:	2100      	movs	r1, #0
 80005ee:	4823      	ldr	r0, [pc, #140]	@ (800067c <main+0x170>)
 80005f0:	f000 ffe4 	bl	80015bc <osThreadNew>
 80005f4:	4603      	mov	r3, r0
 80005f6:	4a22      	ldr	r2, [pc, #136]	@ (8000680 <main+0x174>)
 80005f8:	6013      	str	r3, [r2, #0]

  /* creation of Fushion */
  FushionHandle = osThreadNew(fushion_func, NULL, &Fushion_attributes);
 80005fa:	4a22      	ldr	r2, [pc, #136]	@ (8000684 <main+0x178>)
 80005fc:	2100      	movs	r1, #0
 80005fe:	4822      	ldr	r0, [pc, #136]	@ (8000688 <main+0x17c>)
 8000600:	f000 ffdc 	bl	80015bc <osThreadNew>
 8000604:	4603      	mov	r3, r0
 8000606:	4a21      	ldr	r2, [pc, #132]	@ (800068c <main+0x180>)
 8000608:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800060a:	f000 ffb1 	bl	8001570 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800060e:	bf00      	nop
 8000610:	e7fd      	b.n	800060e <main+0x102>
 8000612:	bf00      	nop
 8000614:	08004b84 	.word	0x08004b84
 8000618:	08004b98 	.word	0x08004b98
 800061c:	08004ba4 	.word	0x08004ba4
 8000620:	08004ba8 	.word	0x08004ba8
 8000624:	08004bd0 	.word	0x08004bd0
 8000628:	08004cdc 	.word	0x08004cdc
 800062c:	20000044 	.word	0x20000044
 8000630:	08004cf4 	.word	0x08004cf4
 8000634:	20000048 	.word	0x20000048
 8000638:	08004d0c 	.word	0x08004d0c
 800063c:	2000004c 	.word	0x2000004c
 8000640:	08004d24 	.word	0x08004d24
 8000644:	20000050 	.word	0x20000050
 8000648:	08004c04 	.word	0x08004c04
 800064c:	08000751 	.word	0x08000751
 8000650:	2000002c 	.word	0x2000002c
 8000654:	08004c28 	.word	0x08004c28
 8000658:	080007d1 	.word	0x080007d1
 800065c:	20000030 	.word	0x20000030
 8000660:	08004c4c 	.word	0x08004c4c
 8000664:	08000815 	.word	0x08000815
 8000668:	20000034 	.word	0x20000034
 800066c:	08004c70 	.word	0x08004c70
 8000670:	08000825 	.word	0x08000825
 8000674:	20000038 	.word	0x20000038
 8000678:	08004c94 	.word	0x08004c94
 800067c:	08000835 	.word	0x08000835
 8000680:	2000003c 	.word	0x2000003c
 8000684:	08004cb8 	.word	0x08004cb8
 8000688:	08000845 	.word	0x08000845
 800068c:	20000040 	.word	0x20000040

08000690 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b094      	sub	sp, #80	@ 0x50
 8000694:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000696:	f107 0320 	add.w	r3, r7, #32
 800069a:	2230      	movs	r2, #48	@ 0x30
 800069c:	2100      	movs	r1, #0
 800069e:	4618      	mov	r0, r3
 80006a0:	f004 fa02 	bl	8004aa8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a4:	f107 030c 	add.w	r3, r7, #12
 80006a8:	2200      	movs	r2, #0
 80006aa:	601a      	str	r2, [r3, #0]
 80006ac:	605a      	str	r2, [r3, #4]
 80006ae:	609a      	str	r2, [r3, #8]
 80006b0:	60da      	str	r2, [r3, #12]
 80006b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b4:	2300      	movs	r3, #0
 80006b6:	60bb      	str	r3, [r7, #8]
 80006b8:	4b23      	ldr	r3, [pc, #140]	@ (8000748 <SystemClock_Config+0xb8>)
 80006ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006bc:	4a22      	ldr	r2, [pc, #136]	@ (8000748 <SystemClock_Config+0xb8>)
 80006be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80006c4:	4b20      	ldr	r3, [pc, #128]	@ (8000748 <SystemClock_Config+0xb8>)
 80006c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006cc:	60bb      	str	r3, [r7, #8]
 80006ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80006d0:	2300      	movs	r3, #0
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	4b1d      	ldr	r3, [pc, #116]	@ (800074c <SystemClock_Config+0xbc>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006dc:	4a1b      	ldr	r2, [pc, #108]	@ (800074c <SystemClock_Config+0xbc>)
 80006de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006e2:	6013      	str	r3, [r2, #0]
 80006e4:	4b19      	ldr	r3, [pc, #100]	@ (800074c <SystemClock_Config+0xbc>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006ec:	607b      	str	r3, [r7, #4]
 80006ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006f0:	2302      	movs	r3, #2
 80006f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006f4:	2301      	movs	r3, #1
 80006f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f8:	2310      	movs	r3, #16
 80006fa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006fc:	2300      	movs	r3, #0
 80006fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000700:	f107 0320 	add.w	r3, r7, #32
 8000704:	4618      	mov	r0, r3
 8000706:	f000 fab7 	bl	8000c78 <HAL_RCC_OscConfig>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000710:	f000 f8a0 	bl	8000854 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000714:	230f      	movs	r3, #15
 8000716:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000718:	2300      	movs	r3, #0
 800071a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071c:	2300      	movs	r3, #0
 800071e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000720:	2300      	movs	r3, #0
 8000722:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000724:	2300      	movs	r3, #0
 8000726:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000728:	f107 030c 	add.w	r3, r7, #12
 800072c:	2100      	movs	r1, #0
 800072e:	4618      	mov	r0, r3
 8000730:	f000 fd1a 	bl	8001168 <HAL_RCC_ClockConfig>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800073a:	f000 f88b 	bl	8000854 <Error_Handler>
  }
}
 800073e:	bf00      	nop
 8000740:	3750      	adds	r7, #80	@ 0x50
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40023800 	.word	0x40023800
 800074c:	40007000 	.word	0x40007000

08000750 <imu_func>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_imu_func */
void imu_func(void *argument)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b088      	sub	sp, #32
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]

    for (;;)
    {
        int16_t ex, ey, ez;

        BNO055_ReadEuler_raw(&ex, &ey, &ez);
 8000758:	f107 020e 	add.w	r2, r7, #14
 800075c:	f107 0110 	add.w	r1, r7, #16
 8000760:	f107 0312 	add.w	r3, r7, #18
 8000764:	4618      	mov	r0, r3
 8000766:	f003 fe83 	bl	8004470 <BNO055_ReadEuler_raw>

        imu.yaw   = ex / 16.0f;
 800076a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800076e:	ee07 3a90 	vmov	s15, r3
 8000772:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000776:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800077a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800077e:	edc7 7a05 	vstr	s15, [r7, #20]
        imu.roll  = ey / 16.0f;
 8000782:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000786:	ee07 3a90 	vmov	s15, r3
 800078a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800078e:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8000792:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000796:	edc7 7a07 	vstr	s15, [r7, #28]
        imu.pitch = ez / 16.0f;
 800079a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800079e:	ee07 3a90 	vmov	s15, r3
 80007a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80007a6:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80007aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80007ae:	edc7 7a06 	vstr	s15, [r7, #24]

        osMessageQueuePut(imuHandle, &imu, 0, 0);
 80007b2:	4b06      	ldr	r3, [pc, #24]	@ (80007cc <imu_func+0x7c>)
 80007b4:	6818      	ldr	r0, [r3, #0]
 80007b6:	f107 0114 	add.w	r1, r7, #20
 80007ba:	2300      	movs	r3, #0
 80007bc:	2200      	movs	r2, #0
 80007be:	f001 f81d 	bl	80017fc <osMessageQueuePut>

        osDelay(10); // 100 Hz
 80007c2:	200a      	movs	r0, #10
 80007c4:	f000 ff8c 	bl	80016e0 <osDelay>
    {
 80007c8:	bf00      	nop
 80007ca:	e7c5      	b.n	8000758 <imu_func+0x8>
 80007cc:	20000044 	.word	0x20000044

080007d0 <uart_tx_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_uart_tx_func */
void uart_tx_func(void *argument)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b086      	sub	sp, #24
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
    IMU_Data_t imu;

    for (;;)
    {
        if (osMessageQueueGet(imuHandle, &imu, NULL, osWaitForever) == osOK)
 80007d8:	4b0c      	ldr	r3, [pc, #48]	@ (800080c <uart_tx_func+0x3c>)
 80007da:	6818      	ldr	r0, [r3, #0]
 80007dc:	f107 010c 	add.w	r1, r7, #12
 80007e0:	f04f 33ff 	mov.w	r3, #4294967295
 80007e4:	2200      	movs	r2, #0
 80007e6:	f001 f869 	bl	80018bc <osMessageQueueGet>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d108      	bne.n	8000802 <uart_tx_func+0x32>
        {
            CHI_UART_print_log("Yaw:");
 80007f0:	4807      	ldr	r0, [pc, #28]	@ (8000810 <uart_tx_func+0x40>)
 80007f2:	f004 f8f3 	bl	80049dc <CHI_UART_print_log>
            CHI_UART_send_float(imu.yaw);
 80007f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80007fa:	eeb0 0a67 	vmov.f32	s0, s15
 80007fe:	f004 f909 	bl	8004a14 <CHI_UART_send_float>
//            CHI_UART_send_float(imu.pitch);
//            CHI_UART_print_log(" Roll:");
//            CHI_UART_send_float(imu.roll);
//            CHI_UART_print_log("\r\n");
        }
        osDelay(100); // 100 Hz
 8000802:	2064      	movs	r0, #100	@ 0x64
 8000804:	f000 ff6c 	bl	80016e0 <osDelay>
        if (osMessageQueueGet(imuHandle, &imu, NULL, osWaitForever) == osOK)
 8000808:	e7e6      	b.n	80007d8 <uart_tx_func+0x8>
 800080a:	bf00      	nop
 800080c:	20000044 	.word	0x20000044
 8000810:	08004be4 	.word	0x08004be4

08000814 <quickrun_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_quickrun_func */
void quickrun_func(void *argument)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN quickrun_func */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800081c:	2001      	movs	r0, #1
 800081e:	f000 ff5f 	bl	80016e0 <osDelay>
 8000822:	e7fb      	b.n	800081c <quickrun_func+0x8>

08000824 <servo_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_servo_func */
void servo_func(void *argument)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN servo_func */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800082c:	2001      	movs	r0, #1
 800082e:	f000 ff57 	bl	80016e0 <osDelay>
 8000832:	e7fb      	b.n	800082c <servo_func+0x8>

08000834 <uart_rx_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_uart_rx_func */
void uart_rx_func(void *argument)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN uart_rx_func */
  /* Infinite loop */
    for (;;)
    {
        osDelay(1);
 800083c:	2001      	movs	r0, #1
 800083e:	f000 ff4f 	bl	80016e0 <osDelay>
 8000842:	e7fb      	b.n	800083c <uart_rx_func+0x8>

08000844 <fushion_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fushion_func */
void fushion_func(void *argument)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN fushion_func */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800084c:	2001      	movs	r0, #1
 800084e:	f000 ff47 	bl	80016e0 <osDelay>
 8000852:	e7fb      	b.n	800084c <fushion_func+0x8>

08000854 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000858:	b672      	cpsid	i
}
 800085a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800085c:	bf00      	nop
 800085e:	e7fd      	b.n	800085c <Error_Handler+0x8>

08000860 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	607b      	str	r3, [r7, #4]
 800086a:	4b12      	ldr	r3, [pc, #72]	@ (80008b4 <HAL_MspInit+0x54>)
 800086c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800086e:	4a11      	ldr	r2, [pc, #68]	@ (80008b4 <HAL_MspInit+0x54>)
 8000870:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000874:	6453      	str	r3, [r2, #68]	@ 0x44
 8000876:	4b0f      	ldr	r3, [pc, #60]	@ (80008b4 <HAL_MspInit+0x54>)
 8000878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800087a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800087e:	607b      	str	r3, [r7, #4]
 8000880:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	603b      	str	r3, [r7, #0]
 8000886:	4b0b      	ldr	r3, [pc, #44]	@ (80008b4 <HAL_MspInit+0x54>)
 8000888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800088a:	4a0a      	ldr	r2, [pc, #40]	@ (80008b4 <HAL_MspInit+0x54>)
 800088c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000890:	6413      	str	r3, [r2, #64]	@ 0x40
 8000892:	4b08      	ldr	r3, [pc, #32]	@ (80008b4 <HAL_MspInit+0x54>)
 8000894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000896:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800089a:	603b      	str	r3, [r7, #0]
 800089c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800089e:	2200      	movs	r2, #0
 80008a0:	210f      	movs	r1, #15
 80008a2:	f06f 0001 	mvn.w	r0, #1
 80008a6:	f000 f9be 	bl	8000c26 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008aa:	bf00      	nop
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	40023800 	.word	0x40023800

080008b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008bc:	bf00      	nop
 80008be:	e7fd      	b.n	80008bc <NMI_Handler+0x4>

080008c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008c4:	bf00      	nop
 80008c6:	e7fd      	b.n	80008c4 <HardFault_Handler+0x4>

080008c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008cc:	bf00      	nop
 80008ce:	e7fd      	b.n	80008cc <MemManage_Handler+0x4>

080008d0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008d4:	bf00      	nop
 80008d6:	e7fd      	b.n	80008d4 <BusFault_Handler+0x4>

080008d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008dc:	bf00      	nop
 80008de:	e7fd      	b.n	80008dc <UsageFault_Handler+0x4>

080008e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008e4:	bf00      	nop
 80008e6:	46bd      	mov	sp, r7
 80008e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ec:	4770      	bx	lr

080008ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008ee:	b580      	push	{r7, lr}
 80008f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008f2:	f000 f897 	bl	8000a24 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80008f6:	f002 fd09 	bl	800330c <xTaskGetSchedulerState>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b01      	cmp	r3, #1
 80008fe:	d001      	beq.n	8000904 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000900:	f003 fb02 	bl	8003f08 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000904:	bf00      	nop
 8000906:	bd80      	pop	{r7, pc}

08000908 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800090c:	4b06      	ldr	r3, [pc, #24]	@ (8000928 <SystemInit+0x20>)
 800090e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000912:	4a05      	ldr	r2, [pc, #20]	@ (8000928 <SystemInit+0x20>)
 8000914:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000918:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800091c:	bf00      	nop
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop
 8000928:	e000ed00 	.word	0xe000ed00

0800092c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800092c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000964 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000930:	f7ff ffea 	bl	8000908 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000934:	480c      	ldr	r0, [pc, #48]	@ (8000968 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000936:	490d      	ldr	r1, [pc, #52]	@ (800096c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000938:	4a0d      	ldr	r2, [pc, #52]	@ (8000970 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800093a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800093c:	e002      	b.n	8000944 <LoopCopyDataInit>

0800093e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800093e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000940:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000942:	3304      	adds	r3, #4

08000944 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000944:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000946:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000948:	d3f9      	bcc.n	800093e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800094a:	4a0a      	ldr	r2, [pc, #40]	@ (8000974 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800094c:	4c0a      	ldr	r4, [pc, #40]	@ (8000978 <LoopFillZerobss+0x22>)
  movs r3, #0
 800094e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000950:	e001      	b.n	8000956 <LoopFillZerobss>

08000952 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000952:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000954:	3204      	adds	r2, #4

08000956 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000956:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000958:	d3fb      	bcc.n	8000952 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800095a:	f004 f8ad 	bl	8004ab8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800095e:	f7ff fdd5 	bl	800050c <main>
  bx  lr    
 8000962:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000964:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000968:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800096c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000970:	08004d5c 	.word	0x08004d5c
  ldr r2, =_sbss
 8000974:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000978:	200049a8 	.word	0x200049a8

0800097c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800097c:	e7fe      	b.n	800097c <ADC_IRQHandler>
	...

08000980 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000984:	4b0e      	ldr	r3, [pc, #56]	@ (80009c0 <HAL_Init+0x40>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a0d      	ldr	r2, [pc, #52]	@ (80009c0 <HAL_Init+0x40>)
 800098a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800098e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000990:	4b0b      	ldr	r3, [pc, #44]	@ (80009c0 <HAL_Init+0x40>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a0a      	ldr	r2, [pc, #40]	@ (80009c0 <HAL_Init+0x40>)
 8000996:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800099a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800099c:	4b08      	ldr	r3, [pc, #32]	@ (80009c0 <HAL_Init+0x40>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a07      	ldr	r2, [pc, #28]	@ (80009c0 <HAL_Init+0x40>)
 80009a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009a8:	2003      	movs	r0, #3
 80009aa:	f000 f931 	bl	8000c10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009ae:	200f      	movs	r0, #15
 80009b0:	f000 f808 	bl	80009c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009b4:	f7ff ff54 	bl	8000860 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009b8:	2300      	movs	r3, #0
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40023c00 	.word	0x40023c00

080009c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009cc:	4b12      	ldr	r3, [pc, #72]	@ (8000a18 <HAL_InitTick+0x54>)
 80009ce:	681a      	ldr	r2, [r3, #0]
 80009d0:	4b12      	ldr	r3, [pc, #72]	@ (8000a1c <HAL_InitTick+0x58>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	4619      	mov	r1, r3
 80009d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009da:	fbb3 f3f1 	udiv	r3, r3, r1
 80009de:	fbb2 f3f3 	udiv	r3, r2, r3
 80009e2:	4618      	mov	r0, r3
 80009e4:	f000 f93b 	bl	8000c5e <HAL_SYSTICK_Config>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009ee:	2301      	movs	r3, #1
 80009f0:	e00e      	b.n	8000a10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	2b0f      	cmp	r3, #15
 80009f6:	d80a      	bhi.n	8000a0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009f8:	2200      	movs	r2, #0
 80009fa:	6879      	ldr	r1, [r7, #4]
 80009fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000a00:	f000 f911 	bl	8000c26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a04:	4a06      	ldr	r2, [pc, #24]	@ (8000a20 <HAL_InitTick+0x5c>)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	e000      	b.n	8000a10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a0e:	2301      	movs	r3, #1
}
 8000a10:	4618      	mov	r0, r3
 8000a12:	3708      	adds	r7, #8
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	20000000 	.word	0x20000000
 8000a1c:	20000008 	.word	0x20000008
 8000a20:	20000004 	.word	0x20000004

08000a24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a28:	4b06      	ldr	r3, [pc, #24]	@ (8000a44 <HAL_IncTick+0x20>)
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	461a      	mov	r2, r3
 8000a2e:	4b06      	ldr	r3, [pc, #24]	@ (8000a48 <HAL_IncTick+0x24>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4413      	add	r3, r2
 8000a34:	4a04      	ldr	r2, [pc, #16]	@ (8000a48 <HAL_IncTick+0x24>)
 8000a36:	6013      	str	r3, [r2, #0]
}
 8000a38:	bf00      	nop
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	20000008 	.word	0x20000008
 8000a48:	20000054 	.word	0x20000054

08000a4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  return uwTick;
 8000a50:	4b03      	ldr	r3, [pc, #12]	@ (8000a60 <HAL_GetTick+0x14>)
 8000a52:	681b      	ldr	r3, [r3, #0]
}
 8000a54:	4618      	mov	r0, r3
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop
 8000a60:	20000054 	.word	0x20000054

08000a64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b084      	sub	sp, #16
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a6c:	f7ff ffee 	bl	8000a4c <HAL_GetTick>
 8000a70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a7c:	d005      	beq.n	8000a8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000aa8 <HAL_Delay+0x44>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	461a      	mov	r2, r3
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	4413      	add	r3, r2
 8000a88:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000a8a:	bf00      	nop
 8000a8c:	f7ff ffde 	bl	8000a4c <HAL_GetTick>
 8000a90:	4602      	mov	r2, r0
 8000a92:	68bb      	ldr	r3, [r7, #8]
 8000a94:	1ad3      	subs	r3, r2, r3
 8000a96:	68fa      	ldr	r2, [r7, #12]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	d8f7      	bhi.n	8000a8c <HAL_Delay+0x28>
  {
  }
}
 8000a9c:	bf00      	nop
 8000a9e:	bf00      	nop
 8000aa0:	3710      	adds	r7, #16
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	20000008 	.word	0x20000008

08000aac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b085      	sub	sp, #20
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	f003 0307 	and.w	r3, r3, #7
 8000aba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000abc:	4b0c      	ldr	r3, [pc, #48]	@ (8000af0 <__NVIC_SetPriorityGrouping+0x44>)
 8000abe:	68db      	ldr	r3, [r3, #12]
 8000ac0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ac2:	68ba      	ldr	r2, [r7, #8]
 8000ac4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ac8:	4013      	ands	r3, r2
 8000aca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ad4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ad8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000adc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ade:	4a04      	ldr	r2, [pc, #16]	@ (8000af0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae0:	68bb      	ldr	r3, [r7, #8]
 8000ae2:	60d3      	str	r3, [r2, #12]
}
 8000ae4:	bf00      	nop
 8000ae6:	3714      	adds	r7, #20
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr
 8000af0:	e000ed00 	.word	0xe000ed00

08000af4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000af8:	4b04      	ldr	r3, [pc, #16]	@ (8000b0c <__NVIC_GetPriorityGrouping+0x18>)
 8000afa:	68db      	ldr	r3, [r3, #12]
 8000afc:	0a1b      	lsrs	r3, r3, #8
 8000afe:	f003 0307 	and.w	r3, r3, #7
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	46bd      	mov	sp, r7
 8000b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0a:	4770      	bx	lr
 8000b0c:	e000ed00 	.word	0xe000ed00

08000b10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4603      	mov	r3, r0
 8000b18:	6039      	str	r1, [r7, #0]
 8000b1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	db0a      	blt.n	8000b3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	b2da      	uxtb	r2, r3
 8000b28:	490c      	ldr	r1, [pc, #48]	@ (8000b5c <__NVIC_SetPriority+0x4c>)
 8000b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b2e:	0112      	lsls	r2, r2, #4
 8000b30:	b2d2      	uxtb	r2, r2
 8000b32:	440b      	add	r3, r1
 8000b34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b38:	e00a      	b.n	8000b50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	b2da      	uxtb	r2, r3
 8000b3e:	4908      	ldr	r1, [pc, #32]	@ (8000b60 <__NVIC_SetPriority+0x50>)
 8000b40:	79fb      	ldrb	r3, [r7, #7]
 8000b42:	f003 030f 	and.w	r3, r3, #15
 8000b46:	3b04      	subs	r3, #4
 8000b48:	0112      	lsls	r2, r2, #4
 8000b4a:	b2d2      	uxtb	r2, r2
 8000b4c:	440b      	add	r3, r1
 8000b4e:	761a      	strb	r2, [r3, #24]
}
 8000b50:	bf00      	nop
 8000b52:	370c      	adds	r7, #12
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr
 8000b5c:	e000e100 	.word	0xe000e100
 8000b60:	e000ed00 	.word	0xe000ed00

08000b64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b089      	sub	sp, #36	@ 0x24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	60f8      	str	r0, [r7, #12]
 8000b6c:	60b9      	str	r1, [r7, #8]
 8000b6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	f003 0307 	and.w	r3, r3, #7
 8000b76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b78:	69fb      	ldr	r3, [r7, #28]
 8000b7a:	f1c3 0307 	rsb	r3, r3, #7
 8000b7e:	2b04      	cmp	r3, #4
 8000b80:	bf28      	it	cs
 8000b82:	2304      	movcs	r3, #4
 8000b84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b86:	69fb      	ldr	r3, [r7, #28]
 8000b88:	3304      	adds	r3, #4
 8000b8a:	2b06      	cmp	r3, #6
 8000b8c:	d902      	bls.n	8000b94 <NVIC_EncodePriority+0x30>
 8000b8e:	69fb      	ldr	r3, [r7, #28]
 8000b90:	3b03      	subs	r3, #3
 8000b92:	e000      	b.n	8000b96 <NVIC_EncodePriority+0x32>
 8000b94:	2300      	movs	r3, #0
 8000b96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b98:	f04f 32ff 	mov.w	r2, #4294967295
 8000b9c:	69bb      	ldr	r3, [r7, #24]
 8000b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba2:	43da      	mvns	r2, r3
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	401a      	ands	r2, r3
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bac:	f04f 31ff 	mov.w	r1, #4294967295
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000bb6:	43d9      	mvns	r1, r3
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bbc:	4313      	orrs	r3, r2
         );
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3724      	adds	r7, #36	@ 0x24
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
	...

08000bcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	3b01      	subs	r3, #1
 8000bd8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000bdc:	d301      	bcc.n	8000be2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bde:	2301      	movs	r3, #1
 8000be0:	e00f      	b.n	8000c02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000be2:	4a0a      	ldr	r2, [pc, #40]	@ (8000c0c <SysTick_Config+0x40>)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	3b01      	subs	r3, #1
 8000be8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bea:	210f      	movs	r1, #15
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	f7ff ff8e 	bl	8000b10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bf4:	4b05      	ldr	r3, [pc, #20]	@ (8000c0c <SysTick_Config+0x40>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bfa:	4b04      	ldr	r3, [pc, #16]	@ (8000c0c <SysTick_Config+0x40>)
 8000bfc:	2207      	movs	r2, #7
 8000bfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c00:	2300      	movs	r3, #0
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3708      	adds	r7, #8
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	e000e010 	.word	0xe000e010

08000c10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c18:	6878      	ldr	r0, [r7, #4]
 8000c1a:	f7ff ff47 	bl	8000aac <__NVIC_SetPriorityGrouping>
}
 8000c1e:	bf00      	nop
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}

08000c26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c26:	b580      	push	{r7, lr}
 8000c28:	b086      	sub	sp, #24
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	60b9      	str	r1, [r7, #8]
 8000c30:	607a      	str	r2, [r7, #4]
 8000c32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c34:	2300      	movs	r3, #0
 8000c36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c38:	f7ff ff5c 	bl	8000af4 <__NVIC_GetPriorityGrouping>
 8000c3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c3e:	687a      	ldr	r2, [r7, #4]
 8000c40:	68b9      	ldr	r1, [r7, #8]
 8000c42:	6978      	ldr	r0, [r7, #20]
 8000c44:	f7ff ff8e 	bl	8000b64 <NVIC_EncodePriority>
 8000c48:	4602      	mov	r2, r0
 8000c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c4e:	4611      	mov	r1, r2
 8000c50:	4618      	mov	r0, r3
 8000c52:	f7ff ff5d 	bl	8000b10 <__NVIC_SetPriority>
}
 8000c56:	bf00      	nop
 8000c58:	3718      	adds	r7, #24
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}

08000c5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c5e:	b580      	push	{r7, lr}
 8000c60:	b082      	sub	sp, #8
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c66:	6878      	ldr	r0, [r7, #4]
 8000c68:	f7ff ffb0 	bl	8000bcc <SysTick_Config>
 8000c6c:	4603      	mov	r3, r0
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
	...

08000c78 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b086      	sub	sp, #24
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d101      	bne.n	8000c8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c86:	2301      	movs	r3, #1
 8000c88:	e267      	b.n	800115a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f003 0301 	and.w	r3, r3, #1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d075      	beq.n	8000d82 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000c96:	4b88      	ldr	r3, [pc, #544]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000c98:	689b      	ldr	r3, [r3, #8]
 8000c9a:	f003 030c 	and.w	r3, r3, #12
 8000c9e:	2b04      	cmp	r3, #4
 8000ca0:	d00c      	beq.n	8000cbc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ca2:	4b85      	ldr	r3, [pc, #532]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000ca4:	689b      	ldr	r3, [r3, #8]
 8000ca6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000caa:	2b08      	cmp	r3, #8
 8000cac:	d112      	bne.n	8000cd4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000cae:	4b82      	ldr	r3, [pc, #520]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000cb6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000cba:	d10b      	bne.n	8000cd4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cbc:	4b7e      	ldr	r3, [pc, #504]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d05b      	beq.n	8000d80 <HAL_RCC_OscConfig+0x108>
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d157      	bne.n	8000d80 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	e242      	b.n	800115a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000cdc:	d106      	bne.n	8000cec <HAL_RCC_OscConfig+0x74>
 8000cde:	4b76      	ldr	r3, [pc, #472]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	4a75      	ldr	r2, [pc, #468]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000ce4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ce8:	6013      	str	r3, [r2, #0]
 8000cea:	e01d      	b.n	8000d28 <HAL_RCC_OscConfig+0xb0>
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	685b      	ldr	r3, [r3, #4]
 8000cf0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000cf4:	d10c      	bne.n	8000d10 <HAL_RCC_OscConfig+0x98>
 8000cf6:	4b70      	ldr	r3, [pc, #448]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4a6f      	ldr	r2, [pc, #444]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000cfc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d00:	6013      	str	r3, [r2, #0]
 8000d02:	4b6d      	ldr	r3, [pc, #436]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a6c      	ldr	r2, [pc, #432]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000d08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d0c:	6013      	str	r3, [r2, #0]
 8000d0e:	e00b      	b.n	8000d28 <HAL_RCC_OscConfig+0xb0>
 8000d10:	4b69      	ldr	r3, [pc, #420]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a68      	ldr	r2, [pc, #416]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000d16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d1a:	6013      	str	r3, [r2, #0]
 8000d1c:	4b66      	ldr	r3, [pc, #408]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a65      	ldr	r2, [pc, #404]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000d22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	685b      	ldr	r3, [r3, #4]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d013      	beq.n	8000d58 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d30:	f7ff fe8c 	bl	8000a4c <HAL_GetTick>
 8000d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d36:	e008      	b.n	8000d4a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d38:	f7ff fe88 	bl	8000a4c <HAL_GetTick>
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	693b      	ldr	r3, [r7, #16]
 8000d40:	1ad3      	subs	r3, r2, r3
 8000d42:	2b64      	cmp	r3, #100	@ 0x64
 8000d44:	d901      	bls.n	8000d4a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000d46:	2303      	movs	r3, #3
 8000d48:	e207      	b.n	800115a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d4a:	4b5b      	ldr	r3, [pc, #364]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d0f0      	beq.n	8000d38 <HAL_RCC_OscConfig+0xc0>
 8000d56:	e014      	b.n	8000d82 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d58:	f7ff fe78 	bl	8000a4c <HAL_GetTick>
 8000d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d5e:	e008      	b.n	8000d72 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d60:	f7ff fe74 	bl	8000a4c <HAL_GetTick>
 8000d64:	4602      	mov	r2, r0
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	1ad3      	subs	r3, r2, r3
 8000d6a:	2b64      	cmp	r3, #100	@ 0x64
 8000d6c:	d901      	bls.n	8000d72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000d6e:	2303      	movs	r3, #3
 8000d70:	e1f3      	b.n	800115a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d72:	4b51      	ldr	r3, [pc, #324]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d1f0      	bne.n	8000d60 <HAL_RCC_OscConfig+0xe8>
 8000d7e:	e000      	b.n	8000d82 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f003 0302 	and.w	r3, r3, #2
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d063      	beq.n	8000e56 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000d8e:	4b4a      	ldr	r3, [pc, #296]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000d90:	689b      	ldr	r3, [r3, #8]
 8000d92:	f003 030c 	and.w	r3, r3, #12
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d00b      	beq.n	8000db2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000d9a:	4b47      	ldr	r3, [pc, #284]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000d9c:	689b      	ldr	r3, [r3, #8]
 8000d9e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000da2:	2b08      	cmp	r3, #8
 8000da4:	d11c      	bne.n	8000de0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000da6:	4b44      	ldr	r3, [pc, #272]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d116      	bne.n	8000de0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000db2:	4b41      	ldr	r3, [pc, #260]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f003 0302 	and.w	r3, r3, #2
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d005      	beq.n	8000dca <HAL_RCC_OscConfig+0x152>
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	68db      	ldr	r3, [r3, #12]
 8000dc2:	2b01      	cmp	r3, #1
 8000dc4:	d001      	beq.n	8000dca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	e1c7      	b.n	800115a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dca:	4b3b      	ldr	r3, [pc, #236]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	691b      	ldr	r3, [r3, #16]
 8000dd6:	00db      	lsls	r3, r3, #3
 8000dd8:	4937      	ldr	r1, [pc, #220]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dde:	e03a      	b.n	8000e56 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	68db      	ldr	r3, [r3, #12]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d020      	beq.n	8000e2a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000de8:	4b34      	ldr	r3, [pc, #208]	@ (8000ebc <HAL_RCC_OscConfig+0x244>)
 8000dea:	2201      	movs	r2, #1
 8000dec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000dee:	f7ff fe2d 	bl	8000a4c <HAL_GetTick>
 8000df2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000df4:	e008      	b.n	8000e08 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000df6:	f7ff fe29 	bl	8000a4c <HAL_GetTick>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	693b      	ldr	r3, [r7, #16]
 8000dfe:	1ad3      	subs	r3, r2, r3
 8000e00:	2b02      	cmp	r3, #2
 8000e02:	d901      	bls.n	8000e08 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000e04:	2303      	movs	r3, #3
 8000e06:	e1a8      	b.n	800115a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e08:	4b2b      	ldr	r3, [pc, #172]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f003 0302 	and.w	r3, r3, #2
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d0f0      	beq.n	8000df6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e14:	4b28      	ldr	r3, [pc, #160]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	691b      	ldr	r3, [r3, #16]
 8000e20:	00db      	lsls	r3, r3, #3
 8000e22:	4925      	ldr	r1, [pc, #148]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000e24:	4313      	orrs	r3, r2
 8000e26:	600b      	str	r3, [r1, #0]
 8000e28:	e015      	b.n	8000e56 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e2a:	4b24      	ldr	r3, [pc, #144]	@ (8000ebc <HAL_RCC_OscConfig+0x244>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e30:	f7ff fe0c 	bl	8000a4c <HAL_GetTick>
 8000e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e36:	e008      	b.n	8000e4a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e38:	f7ff fe08 	bl	8000a4c <HAL_GetTick>
 8000e3c:	4602      	mov	r2, r0
 8000e3e:	693b      	ldr	r3, [r7, #16]
 8000e40:	1ad3      	subs	r3, r2, r3
 8000e42:	2b02      	cmp	r3, #2
 8000e44:	d901      	bls.n	8000e4a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000e46:	2303      	movs	r3, #3
 8000e48:	e187      	b.n	800115a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f003 0302 	and.w	r3, r3, #2
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d1f0      	bne.n	8000e38 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	f003 0308 	and.w	r3, r3, #8
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d036      	beq.n	8000ed0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	695b      	ldr	r3, [r3, #20]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d016      	beq.n	8000e98 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e6a:	4b15      	ldr	r3, [pc, #84]	@ (8000ec0 <HAL_RCC_OscConfig+0x248>)
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e70:	f7ff fdec 	bl	8000a4c <HAL_GetTick>
 8000e74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e76:	e008      	b.n	8000e8a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e78:	f7ff fde8 	bl	8000a4c <HAL_GetTick>
 8000e7c:	4602      	mov	r2, r0
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	1ad3      	subs	r3, r2, r3
 8000e82:	2b02      	cmp	r3, #2
 8000e84:	d901      	bls.n	8000e8a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000e86:	2303      	movs	r3, #3
 8000e88:	e167      	b.n	800115a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb8 <HAL_RCC_OscConfig+0x240>)
 8000e8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000e8e:	f003 0302 	and.w	r3, r3, #2
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d0f0      	beq.n	8000e78 <HAL_RCC_OscConfig+0x200>
 8000e96:	e01b      	b.n	8000ed0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e98:	4b09      	ldr	r3, [pc, #36]	@ (8000ec0 <HAL_RCC_OscConfig+0x248>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e9e:	f7ff fdd5 	bl	8000a4c <HAL_GetTick>
 8000ea2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ea4:	e00e      	b.n	8000ec4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ea6:	f7ff fdd1 	bl	8000a4c <HAL_GetTick>
 8000eaa:	4602      	mov	r2, r0
 8000eac:	693b      	ldr	r3, [r7, #16]
 8000eae:	1ad3      	subs	r3, r2, r3
 8000eb0:	2b02      	cmp	r3, #2
 8000eb2:	d907      	bls.n	8000ec4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000eb4:	2303      	movs	r3, #3
 8000eb6:	e150      	b.n	800115a <HAL_RCC_OscConfig+0x4e2>
 8000eb8:	40023800 	.word	0x40023800
 8000ebc:	42470000 	.word	0x42470000
 8000ec0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ec4:	4b88      	ldr	r3, [pc, #544]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8000ec6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000ec8:	f003 0302 	and.w	r3, r3, #2
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d1ea      	bne.n	8000ea6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f003 0304 	and.w	r3, r3, #4
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	f000 8097 	beq.w	800100c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ee2:	4b81      	ldr	r3, [pc, #516]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8000ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ee6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d10f      	bne.n	8000f0e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000eee:	2300      	movs	r3, #0
 8000ef0:	60bb      	str	r3, [r7, #8]
 8000ef2:	4b7d      	ldr	r3, [pc, #500]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8000ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ef6:	4a7c      	ldr	r2, [pc, #496]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8000ef8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000efc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000efe:	4b7a      	ldr	r3, [pc, #488]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8000f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f06:	60bb      	str	r3, [r7, #8]
 8000f08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f0e:	4b77      	ldr	r3, [pc, #476]	@ (80010ec <HAL_RCC_OscConfig+0x474>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d118      	bne.n	8000f4c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f1a:	4b74      	ldr	r3, [pc, #464]	@ (80010ec <HAL_RCC_OscConfig+0x474>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a73      	ldr	r2, [pc, #460]	@ (80010ec <HAL_RCC_OscConfig+0x474>)
 8000f20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f26:	f7ff fd91 	bl	8000a4c <HAL_GetTick>
 8000f2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f2c:	e008      	b.n	8000f40 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f2e:	f7ff fd8d 	bl	8000a4c <HAL_GetTick>
 8000f32:	4602      	mov	r2, r0
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	1ad3      	subs	r3, r2, r3
 8000f38:	2b02      	cmp	r3, #2
 8000f3a:	d901      	bls.n	8000f40 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	e10c      	b.n	800115a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f40:	4b6a      	ldr	r3, [pc, #424]	@ (80010ec <HAL_RCC_OscConfig+0x474>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d0f0      	beq.n	8000f2e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	689b      	ldr	r3, [r3, #8]
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d106      	bne.n	8000f62 <HAL_RCC_OscConfig+0x2ea>
 8000f54:	4b64      	ldr	r3, [pc, #400]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8000f56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f58:	4a63      	ldr	r2, [pc, #396]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8000f5a:	f043 0301 	orr.w	r3, r3, #1
 8000f5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8000f60:	e01c      	b.n	8000f9c <HAL_RCC_OscConfig+0x324>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	689b      	ldr	r3, [r3, #8]
 8000f66:	2b05      	cmp	r3, #5
 8000f68:	d10c      	bne.n	8000f84 <HAL_RCC_OscConfig+0x30c>
 8000f6a:	4b5f      	ldr	r3, [pc, #380]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8000f6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f6e:	4a5e      	ldr	r2, [pc, #376]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8000f70:	f043 0304 	orr.w	r3, r3, #4
 8000f74:	6713      	str	r3, [r2, #112]	@ 0x70
 8000f76:	4b5c      	ldr	r3, [pc, #368]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8000f78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f7a:	4a5b      	ldr	r2, [pc, #364]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8000f7c:	f043 0301 	orr.w	r3, r3, #1
 8000f80:	6713      	str	r3, [r2, #112]	@ 0x70
 8000f82:	e00b      	b.n	8000f9c <HAL_RCC_OscConfig+0x324>
 8000f84:	4b58      	ldr	r3, [pc, #352]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8000f86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f88:	4a57      	ldr	r2, [pc, #348]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8000f8a:	f023 0301 	bic.w	r3, r3, #1
 8000f8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8000f90:	4b55      	ldr	r3, [pc, #340]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8000f92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f94:	4a54      	ldr	r2, [pc, #336]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8000f96:	f023 0304 	bic.w	r3, r3, #4
 8000f9a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d015      	beq.n	8000fd0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fa4:	f7ff fd52 	bl	8000a4c <HAL_GetTick>
 8000fa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000faa:	e00a      	b.n	8000fc2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fac:	f7ff fd4e 	bl	8000a4c <HAL_GetTick>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d901      	bls.n	8000fc2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	e0cb      	b.n	800115a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fc2:	4b49      	ldr	r3, [pc, #292]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8000fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000fc6:	f003 0302 	and.w	r3, r3, #2
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d0ee      	beq.n	8000fac <HAL_RCC_OscConfig+0x334>
 8000fce:	e014      	b.n	8000ffa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fd0:	f7ff fd3c 	bl	8000a4c <HAL_GetTick>
 8000fd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fd6:	e00a      	b.n	8000fee <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fd8:	f7ff fd38 	bl	8000a4c <HAL_GetTick>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d901      	bls.n	8000fee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8000fea:	2303      	movs	r3, #3
 8000fec:	e0b5      	b.n	800115a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fee:	4b3e      	ldr	r3, [pc, #248]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8000ff0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000ff2:	f003 0302 	and.w	r3, r3, #2
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d1ee      	bne.n	8000fd8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8000ffa:	7dfb      	ldrb	r3, [r7, #23]
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d105      	bne.n	800100c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001000:	4b39      	ldr	r3, [pc, #228]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8001002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001004:	4a38      	ldr	r2, [pc, #224]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8001006:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800100a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	699b      	ldr	r3, [r3, #24]
 8001010:	2b00      	cmp	r3, #0
 8001012:	f000 80a1 	beq.w	8001158 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001016:	4b34      	ldr	r3, [pc, #208]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 8001018:	689b      	ldr	r3, [r3, #8]
 800101a:	f003 030c 	and.w	r3, r3, #12
 800101e:	2b08      	cmp	r3, #8
 8001020:	d05c      	beq.n	80010dc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	699b      	ldr	r3, [r3, #24]
 8001026:	2b02      	cmp	r3, #2
 8001028:	d141      	bne.n	80010ae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800102a:	4b31      	ldr	r3, [pc, #196]	@ (80010f0 <HAL_RCC_OscConfig+0x478>)
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001030:	f7ff fd0c 	bl	8000a4c <HAL_GetTick>
 8001034:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001036:	e008      	b.n	800104a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001038:	f7ff fd08 	bl	8000a4c <HAL_GetTick>
 800103c:	4602      	mov	r2, r0
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	2b02      	cmp	r3, #2
 8001044:	d901      	bls.n	800104a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001046:	2303      	movs	r3, #3
 8001048:	e087      	b.n	800115a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800104a:	4b27      	ldr	r3, [pc, #156]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d1f0      	bne.n	8001038 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	69da      	ldr	r2, [r3, #28]
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6a1b      	ldr	r3, [r3, #32]
 800105e:	431a      	orrs	r2, r3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001064:	019b      	lsls	r3, r3, #6
 8001066:	431a      	orrs	r2, r3
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800106c:	085b      	lsrs	r3, r3, #1
 800106e:	3b01      	subs	r3, #1
 8001070:	041b      	lsls	r3, r3, #16
 8001072:	431a      	orrs	r2, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001078:	061b      	lsls	r3, r3, #24
 800107a:	491b      	ldr	r1, [pc, #108]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 800107c:	4313      	orrs	r3, r2
 800107e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001080:	4b1b      	ldr	r3, [pc, #108]	@ (80010f0 <HAL_RCC_OscConfig+0x478>)
 8001082:	2201      	movs	r2, #1
 8001084:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001086:	f7ff fce1 	bl	8000a4c <HAL_GetTick>
 800108a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800108c:	e008      	b.n	80010a0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800108e:	f7ff fcdd 	bl	8000a4c <HAL_GetTick>
 8001092:	4602      	mov	r2, r0
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	2b02      	cmp	r3, #2
 800109a:	d901      	bls.n	80010a0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800109c:	2303      	movs	r3, #3
 800109e:	e05c      	b.n	800115a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010a0:	4b11      	ldr	r3, [pc, #68]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d0f0      	beq.n	800108e <HAL_RCC_OscConfig+0x416>
 80010ac:	e054      	b.n	8001158 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010ae:	4b10      	ldr	r3, [pc, #64]	@ (80010f0 <HAL_RCC_OscConfig+0x478>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010b4:	f7ff fcca 	bl	8000a4c <HAL_GetTick>
 80010b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80010ba:	e008      	b.n	80010ce <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010bc:	f7ff fcc6 	bl	8000a4c <HAL_GetTick>
 80010c0:	4602      	mov	r2, r0
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	2b02      	cmp	r3, #2
 80010c8:	d901      	bls.n	80010ce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80010ca:	2303      	movs	r3, #3
 80010cc:	e045      	b.n	800115a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80010ce:	4b06      	ldr	r3, [pc, #24]	@ (80010e8 <HAL_RCC_OscConfig+0x470>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d1f0      	bne.n	80010bc <HAL_RCC_OscConfig+0x444>
 80010da:	e03d      	b.n	8001158 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	699b      	ldr	r3, [r3, #24]
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	d107      	bne.n	80010f4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e038      	b.n	800115a <HAL_RCC_OscConfig+0x4e2>
 80010e8:	40023800 	.word	0x40023800
 80010ec:	40007000 	.word	0x40007000
 80010f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80010f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001164 <HAL_RCC_OscConfig+0x4ec>)
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	699b      	ldr	r3, [r3, #24]
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d028      	beq.n	8001154 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800110c:	429a      	cmp	r2, r3
 800110e:	d121      	bne.n	8001154 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800111a:	429a      	cmp	r2, r3
 800111c:	d11a      	bne.n	8001154 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800111e:	68fa      	ldr	r2, [r7, #12]
 8001120:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001124:	4013      	ands	r3, r2
 8001126:	687a      	ldr	r2, [r7, #4]
 8001128:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800112a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800112c:	4293      	cmp	r3, r2
 800112e:	d111      	bne.n	8001154 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800113a:	085b      	lsrs	r3, r3, #1
 800113c:	3b01      	subs	r3, #1
 800113e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001140:	429a      	cmp	r2, r3
 8001142:	d107      	bne.n	8001154 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800114e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001150:	429a      	cmp	r2, r3
 8001152:	d001      	beq.n	8001158 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001154:	2301      	movs	r3, #1
 8001156:	e000      	b.n	800115a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001158:	2300      	movs	r3, #0
}
 800115a:	4618      	mov	r0, r3
 800115c:	3718      	adds	r7, #24
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	40023800 	.word	0x40023800

08001168 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d101      	bne.n	800117c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001178:	2301      	movs	r3, #1
 800117a:	e0cc      	b.n	8001316 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800117c:	4b68      	ldr	r3, [pc, #416]	@ (8001320 <HAL_RCC_ClockConfig+0x1b8>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f003 0307 	and.w	r3, r3, #7
 8001184:	683a      	ldr	r2, [r7, #0]
 8001186:	429a      	cmp	r2, r3
 8001188:	d90c      	bls.n	80011a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800118a:	4b65      	ldr	r3, [pc, #404]	@ (8001320 <HAL_RCC_ClockConfig+0x1b8>)
 800118c:	683a      	ldr	r2, [r7, #0]
 800118e:	b2d2      	uxtb	r2, r2
 8001190:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001192:	4b63      	ldr	r3, [pc, #396]	@ (8001320 <HAL_RCC_ClockConfig+0x1b8>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f003 0307 	and.w	r3, r3, #7
 800119a:	683a      	ldr	r2, [r7, #0]
 800119c:	429a      	cmp	r2, r3
 800119e:	d001      	beq.n	80011a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80011a0:	2301      	movs	r3, #1
 80011a2:	e0b8      	b.n	8001316 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f003 0302 	and.w	r3, r3, #2
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d020      	beq.n	80011f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f003 0304 	and.w	r3, r3, #4
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d005      	beq.n	80011c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011bc:	4b59      	ldr	r3, [pc, #356]	@ (8001324 <HAL_RCC_ClockConfig+0x1bc>)
 80011be:	689b      	ldr	r3, [r3, #8]
 80011c0:	4a58      	ldr	r2, [pc, #352]	@ (8001324 <HAL_RCC_ClockConfig+0x1bc>)
 80011c2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80011c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f003 0308 	and.w	r3, r3, #8
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d005      	beq.n	80011e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011d4:	4b53      	ldr	r3, [pc, #332]	@ (8001324 <HAL_RCC_ClockConfig+0x1bc>)
 80011d6:	689b      	ldr	r3, [r3, #8]
 80011d8:	4a52      	ldr	r2, [pc, #328]	@ (8001324 <HAL_RCC_ClockConfig+0x1bc>)
 80011da:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80011de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011e0:	4b50      	ldr	r3, [pc, #320]	@ (8001324 <HAL_RCC_ClockConfig+0x1bc>)
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	494d      	ldr	r1, [pc, #308]	@ (8001324 <HAL_RCC_ClockConfig+0x1bc>)
 80011ee:	4313      	orrs	r3, r2
 80011f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 0301 	and.w	r3, r3, #1
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d044      	beq.n	8001288 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	2b01      	cmp	r3, #1
 8001204:	d107      	bne.n	8001216 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001206:	4b47      	ldr	r3, [pc, #284]	@ (8001324 <HAL_RCC_ClockConfig+0x1bc>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800120e:	2b00      	cmp	r3, #0
 8001210:	d119      	bne.n	8001246 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001212:	2301      	movs	r3, #1
 8001214:	e07f      	b.n	8001316 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	2b02      	cmp	r3, #2
 800121c:	d003      	beq.n	8001226 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001222:	2b03      	cmp	r3, #3
 8001224:	d107      	bne.n	8001236 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001226:	4b3f      	ldr	r3, [pc, #252]	@ (8001324 <HAL_RCC_ClockConfig+0x1bc>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d109      	bne.n	8001246 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
 8001234:	e06f      	b.n	8001316 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001236:	4b3b      	ldr	r3, [pc, #236]	@ (8001324 <HAL_RCC_ClockConfig+0x1bc>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	2b00      	cmp	r3, #0
 8001240:	d101      	bne.n	8001246 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	e067      	b.n	8001316 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001246:	4b37      	ldr	r3, [pc, #220]	@ (8001324 <HAL_RCC_ClockConfig+0x1bc>)
 8001248:	689b      	ldr	r3, [r3, #8]
 800124a:	f023 0203 	bic.w	r2, r3, #3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	4934      	ldr	r1, [pc, #208]	@ (8001324 <HAL_RCC_ClockConfig+0x1bc>)
 8001254:	4313      	orrs	r3, r2
 8001256:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001258:	f7ff fbf8 	bl	8000a4c <HAL_GetTick>
 800125c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800125e:	e00a      	b.n	8001276 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001260:	f7ff fbf4 	bl	8000a4c <HAL_GetTick>
 8001264:	4602      	mov	r2, r0
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800126e:	4293      	cmp	r3, r2
 8001270:	d901      	bls.n	8001276 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001272:	2303      	movs	r3, #3
 8001274:	e04f      	b.n	8001316 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001276:	4b2b      	ldr	r3, [pc, #172]	@ (8001324 <HAL_RCC_ClockConfig+0x1bc>)
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	f003 020c 	and.w	r2, r3, #12
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	429a      	cmp	r2, r3
 8001286:	d1eb      	bne.n	8001260 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001288:	4b25      	ldr	r3, [pc, #148]	@ (8001320 <HAL_RCC_ClockConfig+0x1b8>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f003 0307 	and.w	r3, r3, #7
 8001290:	683a      	ldr	r2, [r7, #0]
 8001292:	429a      	cmp	r2, r3
 8001294:	d20c      	bcs.n	80012b0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001296:	4b22      	ldr	r3, [pc, #136]	@ (8001320 <HAL_RCC_ClockConfig+0x1b8>)
 8001298:	683a      	ldr	r2, [r7, #0]
 800129a:	b2d2      	uxtb	r2, r2
 800129c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800129e:	4b20      	ldr	r3, [pc, #128]	@ (8001320 <HAL_RCC_ClockConfig+0x1b8>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f003 0307 	and.w	r3, r3, #7
 80012a6:	683a      	ldr	r2, [r7, #0]
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d001      	beq.n	80012b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80012ac:	2301      	movs	r3, #1
 80012ae:	e032      	b.n	8001316 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f003 0304 	and.w	r3, r3, #4
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d008      	beq.n	80012ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012bc:	4b19      	ldr	r3, [pc, #100]	@ (8001324 <HAL_RCC_ClockConfig+0x1bc>)
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	4916      	ldr	r1, [pc, #88]	@ (8001324 <HAL_RCC_ClockConfig+0x1bc>)
 80012ca:	4313      	orrs	r3, r2
 80012cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f003 0308 	and.w	r3, r3, #8
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d009      	beq.n	80012ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80012da:	4b12      	ldr	r3, [pc, #72]	@ (8001324 <HAL_RCC_ClockConfig+0x1bc>)
 80012dc:	689b      	ldr	r3, [r3, #8]
 80012de:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	691b      	ldr	r3, [r3, #16]
 80012e6:	00db      	lsls	r3, r3, #3
 80012e8:	490e      	ldr	r1, [pc, #56]	@ (8001324 <HAL_RCC_ClockConfig+0x1bc>)
 80012ea:	4313      	orrs	r3, r2
 80012ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80012ee:	f000 f821 	bl	8001334 <HAL_RCC_GetSysClockFreq>
 80012f2:	4602      	mov	r2, r0
 80012f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001324 <HAL_RCC_ClockConfig+0x1bc>)
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	091b      	lsrs	r3, r3, #4
 80012fa:	f003 030f 	and.w	r3, r3, #15
 80012fe:	490a      	ldr	r1, [pc, #40]	@ (8001328 <HAL_RCC_ClockConfig+0x1c0>)
 8001300:	5ccb      	ldrb	r3, [r1, r3]
 8001302:	fa22 f303 	lsr.w	r3, r2, r3
 8001306:	4a09      	ldr	r2, [pc, #36]	@ (800132c <HAL_RCC_ClockConfig+0x1c4>)
 8001308:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800130a:	4b09      	ldr	r3, [pc, #36]	@ (8001330 <HAL_RCC_ClockConfig+0x1c8>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff fb58 	bl	80009c4 <HAL_InitTick>

  return HAL_OK;
 8001314:	2300      	movs	r3, #0
}
 8001316:	4618      	mov	r0, r3
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40023c00 	.word	0x40023c00
 8001324:	40023800 	.word	0x40023800
 8001328:	08004d3c 	.word	0x08004d3c
 800132c:	20000000 	.word	0x20000000
 8001330:	20000004 	.word	0x20000004

08001334 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001334:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001338:	b090      	sub	sp, #64	@ 0x40
 800133a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800133c:	2300      	movs	r3, #0
 800133e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001340:	2300      	movs	r3, #0
 8001342:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001344:	2300      	movs	r3, #0
 8001346:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001348:	2300      	movs	r3, #0
 800134a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800134c:	4b59      	ldr	r3, [pc, #356]	@ (80014b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	f003 030c 	and.w	r3, r3, #12
 8001354:	2b08      	cmp	r3, #8
 8001356:	d00d      	beq.n	8001374 <HAL_RCC_GetSysClockFreq+0x40>
 8001358:	2b08      	cmp	r3, #8
 800135a:	f200 80a1 	bhi.w	80014a0 <HAL_RCC_GetSysClockFreq+0x16c>
 800135e:	2b00      	cmp	r3, #0
 8001360:	d002      	beq.n	8001368 <HAL_RCC_GetSysClockFreq+0x34>
 8001362:	2b04      	cmp	r3, #4
 8001364:	d003      	beq.n	800136e <HAL_RCC_GetSysClockFreq+0x3a>
 8001366:	e09b      	b.n	80014a0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001368:	4b53      	ldr	r3, [pc, #332]	@ (80014b8 <HAL_RCC_GetSysClockFreq+0x184>)
 800136a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800136c:	e09b      	b.n	80014a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800136e:	4b53      	ldr	r3, [pc, #332]	@ (80014bc <HAL_RCC_GetSysClockFreq+0x188>)
 8001370:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001372:	e098      	b.n	80014a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001374:	4b4f      	ldr	r3, [pc, #316]	@ (80014b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800137c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800137e:	4b4d      	ldr	r3, [pc, #308]	@ (80014b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d028      	beq.n	80013dc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800138a:	4b4a      	ldr	r3, [pc, #296]	@ (80014b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	099b      	lsrs	r3, r3, #6
 8001390:	2200      	movs	r2, #0
 8001392:	623b      	str	r3, [r7, #32]
 8001394:	627a      	str	r2, [r7, #36]	@ 0x24
 8001396:	6a3b      	ldr	r3, [r7, #32]
 8001398:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800139c:	2100      	movs	r1, #0
 800139e:	4b47      	ldr	r3, [pc, #284]	@ (80014bc <HAL_RCC_GetSysClockFreq+0x188>)
 80013a0:	fb03 f201 	mul.w	r2, r3, r1
 80013a4:	2300      	movs	r3, #0
 80013a6:	fb00 f303 	mul.w	r3, r0, r3
 80013aa:	4413      	add	r3, r2
 80013ac:	4a43      	ldr	r2, [pc, #268]	@ (80014bc <HAL_RCC_GetSysClockFreq+0x188>)
 80013ae:	fba0 1202 	umull	r1, r2, r0, r2
 80013b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80013b4:	460a      	mov	r2, r1
 80013b6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80013b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80013ba:	4413      	add	r3, r2
 80013bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80013be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013c0:	2200      	movs	r2, #0
 80013c2:	61bb      	str	r3, [r7, #24]
 80013c4:	61fa      	str	r2, [r7, #28]
 80013c6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80013ca:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80013ce:	f7fe ff07 	bl	80001e0 <__aeabi_uldivmod>
 80013d2:	4602      	mov	r2, r0
 80013d4:	460b      	mov	r3, r1
 80013d6:	4613      	mov	r3, r2
 80013d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80013da:	e053      	b.n	8001484 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013dc:	4b35      	ldr	r3, [pc, #212]	@ (80014b4 <HAL_RCC_GetSysClockFreq+0x180>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	099b      	lsrs	r3, r3, #6
 80013e2:	2200      	movs	r2, #0
 80013e4:	613b      	str	r3, [r7, #16]
 80013e6:	617a      	str	r2, [r7, #20]
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80013ee:	f04f 0b00 	mov.w	fp, #0
 80013f2:	4652      	mov	r2, sl
 80013f4:	465b      	mov	r3, fp
 80013f6:	f04f 0000 	mov.w	r0, #0
 80013fa:	f04f 0100 	mov.w	r1, #0
 80013fe:	0159      	lsls	r1, r3, #5
 8001400:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001404:	0150      	lsls	r0, r2, #5
 8001406:	4602      	mov	r2, r0
 8001408:	460b      	mov	r3, r1
 800140a:	ebb2 080a 	subs.w	r8, r2, sl
 800140e:	eb63 090b 	sbc.w	r9, r3, fp
 8001412:	f04f 0200 	mov.w	r2, #0
 8001416:	f04f 0300 	mov.w	r3, #0
 800141a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800141e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001422:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001426:	ebb2 0408 	subs.w	r4, r2, r8
 800142a:	eb63 0509 	sbc.w	r5, r3, r9
 800142e:	f04f 0200 	mov.w	r2, #0
 8001432:	f04f 0300 	mov.w	r3, #0
 8001436:	00eb      	lsls	r3, r5, #3
 8001438:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800143c:	00e2      	lsls	r2, r4, #3
 800143e:	4614      	mov	r4, r2
 8001440:	461d      	mov	r5, r3
 8001442:	eb14 030a 	adds.w	r3, r4, sl
 8001446:	603b      	str	r3, [r7, #0]
 8001448:	eb45 030b 	adc.w	r3, r5, fp
 800144c:	607b      	str	r3, [r7, #4]
 800144e:	f04f 0200 	mov.w	r2, #0
 8001452:	f04f 0300 	mov.w	r3, #0
 8001456:	e9d7 4500 	ldrd	r4, r5, [r7]
 800145a:	4629      	mov	r1, r5
 800145c:	028b      	lsls	r3, r1, #10
 800145e:	4621      	mov	r1, r4
 8001460:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001464:	4621      	mov	r1, r4
 8001466:	028a      	lsls	r2, r1, #10
 8001468:	4610      	mov	r0, r2
 800146a:	4619      	mov	r1, r3
 800146c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800146e:	2200      	movs	r2, #0
 8001470:	60bb      	str	r3, [r7, #8]
 8001472:	60fa      	str	r2, [r7, #12]
 8001474:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001478:	f7fe feb2 	bl	80001e0 <__aeabi_uldivmod>
 800147c:	4602      	mov	r2, r0
 800147e:	460b      	mov	r3, r1
 8001480:	4613      	mov	r3, r2
 8001482:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001484:	4b0b      	ldr	r3, [pc, #44]	@ (80014b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	0c1b      	lsrs	r3, r3, #16
 800148a:	f003 0303 	and.w	r3, r3, #3
 800148e:	3301      	adds	r3, #1
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001494:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001498:	fbb2 f3f3 	udiv	r3, r2, r3
 800149c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800149e:	e002      	b.n	80014a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80014a0:	4b05      	ldr	r3, [pc, #20]	@ (80014b8 <HAL_RCC_GetSysClockFreq+0x184>)
 80014a2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80014a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80014a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3740      	adds	r7, #64	@ 0x40
 80014ac:	46bd      	mov	sp, r7
 80014ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80014b2:	bf00      	nop
 80014b4:	40023800 	.word	0x40023800
 80014b8:	00f42400 	.word	0x00f42400
 80014bc:	017d7840 	.word	0x017d7840

080014c0 <__NVIC_SetPriority>:
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	4603      	mov	r3, r0
 80014c8:	6039      	str	r1, [r7, #0]
 80014ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	db0a      	blt.n	80014ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	b2da      	uxtb	r2, r3
 80014d8:	490c      	ldr	r1, [pc, #48]	@ (800150c <__NVIC_SetPriority+0x4c>)
 80014da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014de:	0112      	lsls	r2, r2, #4
 80014e0:	b2d2      	uxtb	r2, r2
 80014e2:	440b      	add	r3, r1
 80014e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80014e8:	e00a      	b.n	8001500 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	b2da      	uxtb	r2, r3
 80014ee:	4908      	ldr	r1, [pc, #32]	@ (8001510 <__NVIC_SetPriority+0x50>)
 80014f0:	79fb      	ldrb	r3, [r7, #7]
 80014f2:	f003 030f 	and.w	r3, r3, #15
 80014f6:	3b04      	subs	r3, #4
 80014f8:	0112      	lsls	r2, r2, #4
 80014fa:	b2d2      	uxtb	r2, r2
 80014fc:	440b      	add	r3, r1
 80014fe:	761a      	strb	r2, [r3, #24]
}
 8001500:	bf00      	nop
 8001502:	370c      	adds	r7, #12
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr
 800150c:	e000e100 	.word	0xe000e100
 8001510:	e000ed00 	.word	0xe000ed00

08001514 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8001518:	2100      	movs	r1, #0
 800151a:	f06f 0004 	mvn.w	r0, #4
 800151e:	f7ff ffcf 	bl	80014c0 <__NVIC_SetPriority>
#endif
}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
	...

08001528 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800152e:	f3ef 8305 	mrs	r3, IPSR
 8001532:	603b      	str	r3, [r7, #0]
  return(result);
 8001534:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001536:	2b00      	cmp	r3, #0
 8001538:	d003      	beq.n	8001542 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800153a:	f06f 0305 	mvn.w	r3, #5
 800153e:	607b      	str	r3, [r7, #4]
 8001540:	e00c      	b.n	800155c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8001542:	4b0a      	ldr	r3, [pc, #40]	@ (800156c <osKernelInitialize+0x44>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d105      	bne.n	8001556 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800154a:	4b08      	ldr	r3, [pc, #32]	@ (800156c <osKernelInitialize+0x44>)
 800154c:	2201      	movs	r2, #1
 800154e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001550:	2300      	movs	r3, #0
 8001552:	607b      	str	r3, [r7, #4]
 8001554:	e002      	b.n	800155c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8001556:	f04f 33ff 	mov.w	r3, #4294967295
 800155a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800155c:	687b      	ldr	r3, [r7, #4]
}
 800155e:	4618      	mov	r0, r3
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	20000058 	.word	0x20000058

08001570 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001576:	f3ef 8305 	mrs	r3, IPSR
 800157a:	603b      	str	r3, [r7, #0]
  return(result);
 800157c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800157e:	2b00      	cmp	r3, #0
 8001580:	d003      	beq.n	800158a <osKernelStart+0x1a>
    stat = osErrorISR;
 8001582:	f06f 0305 	mvn.w	r3, #5
 8001586:	607b      	str	r3, [r7, #4]
 8001588:	e010      	b.n	80015ac <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800158a:	4b0b      	ldr	r3, [pc, #44]	@ (80015b8 <osKernelStart+0x48>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	2b01      	cmp	r3, #1
 8001590:	d109      	bne.n	80015a6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8001592:	f7ff ffbf 	bl	8001514 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8001596:	4b08      	ldr	r3, [pc, #32]	@ (80015b8 <osKernelStart+0x48>)
 8001598:	2202      	movs	r2, #2
 800159a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800159c:	f001 fa68 	bl	8002a70 <vTaskStartScheduler>
      stat = osOK;
 80015a0:	2300      	movs	r3, #0
 80015a2:	607b      	str	r3, [r7, #4]
 80015a4:	e002      	b.n	80015ac <osKernelStart+0x3c>
    } else {
      stat = osError;
 80015a6:	f04f 33ff 	mov.w	r3, #4294967295
 80015aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80015ac:	687b      	ldr	r3, [r7, #4]
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3708      	adds	r7, #8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	20000058 	.word	0x20000058

080015bc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80015bc:	b580      	push	{r7, lr}
 80015be:	b08e      	sub	sp, #56	@ 0x38
 80015c0:	af04      	add	r7, sp, #16
 80015c2:	60f8      	str	r0, [r7, #12]
 80015c4:	60b9      	str	r1, [r7, #8]
 80015c6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80015c8:	2300      	movs	r3, #0
 80015ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80015cc:	f3ef 8305 	mrs	r3, IPSR
 80015d0:	617b      	str	r3, [r7, #20]
  return(result);
 80015d2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d17e      	bne.n	80016d6 <osThreadNew+0x11a>
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d07b      	beq.n	80016d6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80015de:	2380      	movs	r3, #128	@ 0x80
 80015e0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80015e2:	2318      	movs	r3, #24
 80015e4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80015e6:	2300      	movs	r3, #0
 80015e8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80015ea:	f04f 33ff 	mov.w	r3, #4294967295
 80015ee:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d045      	beq.n	8001682 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d002      	beq.n	8001604 <osThreadNew+0x48>
        name = attr->name;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	699b      	ldr	r3, [r3, #24]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d002      	beq.n	8001612 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	699b      	ldr	r3, [r3, #24]
 8001610:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d008      	beq.n	800162a <osThreadNew+0x6e>
 8001618:	69fb      	ldr	r3, [r7, #28]
 800161a:	2b38      	cmp	r3, #56	@ 0x38
 800161c:	d805      	bhi.n	800162a <osThreadNew+0x6e>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f003 0301 	and.w	r3, r3, #1
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <osThreadNew+0x72>
        return (NULL);
 800162a:	2300      	movs	r3, #0
 800162c:	e054      	b.n	80016d8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	695b      	ldr	r3, [r3, #20]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d003      	beq.n	800163e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	695b      	ldr	r3, [r3, #20]
 800163a:	089b      	lsrs	r3, r3, #2
 800163c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d00e      	beq.n	8001664 <osThreadNew+0xa8>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	68db      	ldr	r3, [r3, #12]
 800164a:	2b5b      	cmp	r3, #91	@ 0x5b
 800164c:	d90a      	bls.n	8001664 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001652:	2b00      	cmp	r3, #0
 8001654:	d006      	beq.n	8001664 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	695b      	ldr	r3, [r3, #20]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d002      	beq.n	8001664 <osThreadNew+0xa8>
        mem = 1;
 800165e:	2301      	movs	r3, #1
 8001660:	61bb      	str	r3, [r7, #24]
 8001662:	e010      	b.n	8001686 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d10c      	bne.n	8001686 <osThreadNew+0xca>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d108      	bne.n	8001686 <osThreadNew+0xca>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	691b      	ldr	r3, [r3, #16]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d104      	bne.n	8001686 <osThreadNew+0xca>
          mem = 0;
 800167c:	2300      	movs	r3, #0
 800167e:	61bb      	str	r3, [r7, #24]
 8001680:	e001      	b.n	8001686 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8001682:	2300      	movs	r3, #0
 8001684:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8001686:	69bb      	ldr	r3, [r7, #24]
 8001688:	2b01      	cmp	r3, #1
 800168a:	d110      	bne.n	80016ae <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8001690:	687a      	ldr	r2, [r7, #4]
 8001692:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001694:	9202      	str	r2, [sp, #8]
 8001696:	9301      	str	r3, [sp, #4]
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	9300      	str	r3, [sp, #0]
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	6a3a      	ldr	r2, [r7, #32]
 80016a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80016a2:	68f8      	ldr	r0, [r7, #12]
 80016a4:	f001 f808 	bl	80026b8 <xTaskCreateStatic>
 80016a8:	4603      	mov	r3, r0
 80016aa:	613b      	str	r3, [r7, #16]
 80016ac:	e013      	b.n	80016d6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d110      	bne.n	80016d6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80016b4:	6a3b      	ldr	r3, [r7, #32]
 80016b6:	b29a      	uxth	r2, r3
 80016b8:	f107 0310 	add.w	r3, r7, #16
 80016bc:	9301      	str	r3, [sp, #4]
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	9300      	str	r3, [sp, #0]
 80016c2:	68bb      	ldr	r3, [r7, #8]
 80016c4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80016c6:	68f8      	ldr	r0, [r7, #12]
 80016c8:	f001 f856 	bl	8002778 <xTaskCreate>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d001      	beq.n	80016d6 <osThreadNew+0x11a>
            hTask = NULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80016d6:	693b      	ldr	r3, [r7, #16]
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3728      	adds	r7, #40	@ 0x28
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80016e8:	f3ef 8305 	mrs	r3, IPSR
 80016ec:	60bb      	str	r3, [r7, #8]
  return(result);
 80016ee:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d003      	beq.n	80016fc <osDelay+0x1c>
    stat = osErrorISR;
 80016f4:	f06f 0305 	mvn.w	r3, #5
 80016f8:	60fb      	str	r3, [r7, #12]
 80016fa:	e007      	b.n	800170c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80016fc:	2300      	movs	r3, #0
 80016fe:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d002      	beq.n	800170c <osDelay+0x2c>
      vTaskDelay(ticks);
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f001 f97c 	bl	8002a04 <vTaskDelay>
    }
  }

  return (stat);
 800170c:	68fb      	ldr	r3, [r7, #12]
}
 800170e:	4618      	mov	r0, r3
 8001710:	3710      	adds	r7, #16
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}

08001716 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8001716:	b580      	push	{r7, lr}
 8001718:	b08a      	sub	sp, #40	@ 0x28
 800171a:	af02      	add	r7, sp, #8
 800171c:	60f8      	str	r0, [r7, #12]
 800171e:	60b9      	str	r1, [r7, #8]
 8001720:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8001722:	2300      	movs	r3, #0
 8001724:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001726:	f3ef 8305 	mrs	r3, IPSR
 800172a:	613b      	str	r3, [r7, #16]
  return(result);
 800172c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800172e:	2b00      	cmp	r3, #0
 8001730:	d15f      	bne.n	80017f2 <osMessageQueueNew+0xdc>
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d05c      	beq.n	80017f2 <osMessageQueueNew+0xdc>
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d059      	beq.n	80017f2 <osMessageQueueNew+0xdc>
    mem = -1;
 800173e:	f04f 33ff 	mov.w	r3, #4294967295
 8001742:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d029      	beq.n	800179e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d012      	beq.n	8001778 <osMessageQueueNew+0x62>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	68db      	ldr	r3, [r3, #12]
 8001756:	2b4f      	cmp	r3, #79	@ 0x4f
 8001758:	d90e      	bls.n	8001778 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800175e:	2b00      	cmp	r3, #0
 8001760:	d00a      	beq.n	8001778 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	695a      	ldr	r2, [r3, #20]
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	68b9      	ldr	r1, [r7, #8]
 800176a:	fb01 f303 	mul.w	r3, r1, r3
 800176e:	429a      	cmp	r2, r3
 8001770:	d302      	bcc.n	8001778 <osMessageQueueNew+0x62>
        mem = 1;
 8001772:	2301      	movs	r3, #1
 8001774:	61bb      	str	r3, [r7, #24]
 8001776:	e014      	b.n	80017a2 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d110      	bne.n	80017a2 <osMessageQueueNew+0x8c>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d10c      	bne.n	80017a2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800178c:	2b00      	cmp	r3, #0
 800178e:	d108      	bne.n	80017a2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	695b      	ldr	r3, [r3, #20]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d104      	bne.n	80017a2 <osMessageQueueNew+0x8c>
          mem = 0;
 8001798:	2300      	movs	r3, #0
 800179a:	61bb      	str	r3, [r7, #24]
 800179c:	e001      	b.n	80017a2 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800179e:	2300      	movs	r3, #0
 80017a0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80017a2:	69bb      	ldr	r3, [r7, #24]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d10b      	bne.n	80017c0 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	691a      	ldr	r2, [r3, #16]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	2100      	movs	r1, #0
 80017b2:	9100      	str	r1, [sp, #0]
 80017b4:	68b9      	ldr	r1, [r7, #8]
 80017b6:	68f8      	ldr	r0, [r7, #12]
 80017b8:	f000 fa30 	bl	8001c1c <xQueueGenericCreateStatic>
 80017bc:	61f8      	str	r0, [r7, #28]
 80017be:	e008      	b.n	80017d2 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80017c0:	69bb      	ldr	r3, [r7, #24]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d105      	bne.n	80017d2 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80017c6:	2200      	movs	r2, #0
 80017c8:	68b9      	ldr	r1, [r7, #8]
 80017ca:	68f8      	ldr	r0, [r7, #12]
 80017cc:	f000 faa3 	bl	8001d16 <xQueueGenericCreate>
 80017d0:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d00c      	beq.n	80017f2 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d003      	beq.n	80017e6 <osMessageQueueNew+0xd0>
        name = attr->name;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	617b      	str	r3, [r7, #20]
 80017e4:	e001      	b.n	80017ea <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80017e6:	2300      	movs	r3, #0
 80017e8:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80017ea:	6979      	ldr	r1, [r7, #20]
 80017ec:	69f8      	ldr	r0, [r7, #28]
 80017ee:	f000 ff05 	bl	80025fc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80017f2:	69fb      	ldr	r3, [r7, #28]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3720      	adds	r7, #32
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}

080017fc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b088      	sub	sp, #32
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	603b      	str	r3, [r7, #0]
 8001808:	4613      	mov	r3, r2
 800180a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8001810:	2300      	movs	r3, #0
 8001812:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001814:	f3ef 8305 	mrs	r3, IPSR
 8001818:	617b      	str	r3, [r7, #20]
  return(result);
 800181a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800181c:	2b00      	cmp	r3, #0
 800181e:	d028      	beq.n	8001872 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8001820:	69bb      	ldr	r3, [r7, #24]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d005      	beq.n	8001832 <osMessageQueuePut+0x36>
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d002      	beq.n	8001832 <osMessageQueuePut+0x36>
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d003      	beq.n	800183a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8001832:	f06f 0303 	mvn.w	r3, #3
 8001836:	61fb      	str	r3, [r7, #28]
 8001838:	e038      	b.n	80018ac <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800183a:	2300      	movs	r3, #0
 800183c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800183e:	f107 0210 	add.w	r2, r7, #16
 8001842:	2300      	movs	r3, #0
 8001844:	68b9      	ldr	r1, [r7, #8]
 8001846:	69b8      	ldr	r0, [r7, #24]
 8001848:	f000 fbc6 	bl	8001fd8 <xQueueGenericSendFromISR>
 800184c:	4603      	mov	r3, r0
 800184e:	2b01      	cmp	r3, #1
 8001850:	d003      	beq.n	800185a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8001852:	f06f 0302 	mvn.w	r3, #2
 8001856:	61fb      	str	r3, [r7, #28]
 8001858:	e028      	b.n	80018ac <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d025      	beq.n	80018ac <osMessageQueuePut+0xb0>
 8001860:	4b15      	ldr	r3, [pc, #84]	@ (80018b8 <osMessageQueuePut+0xbc>)
 8001862:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	f3bf 8f4f 	dsb	sy
 800186c:	f3bf 8f6f 	isb	sy
 8001870:	e01c      	b.n	80018ac <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8001872:	69bb      	ldr	r3, [r7, #24]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d002      	beq.n	800187e <osMessageQueuePut+0x82>
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d103      	bne.n	8001886 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800187e:	f06f 0303 	mvn.w	r3, #3
 8001882:	61fb      	str	r3, [r7, #28]
 8001884:	e012      	b.n	80018ac <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8001886:	2300      	movs	r3, #0
 8001888:	683a      	ldr	r2, [r7, #0]
 800188a:	68b9      	ldr	r1, [r7, #8]
 800188c:	69b8      	ldr	r0, [r7, #24]
 800188e:	f000 faa1 	bl	8001dd4 <xQueueGenericSend>
 8001892:	4603      	mov	r3, r0
 8001894:	2b01      	cmp	r3, #1
 8001896:	d009      	beq.n	80018ac <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d003      	beq.n	80018a6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800189e:	f06f 0301 	mvn.w	r3, #1
 80018a2:	61fb      	str	r3, [r7, #28]
 80018a4:	e002      	b.n	80018ac <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80018a6:	f06f 0302 	mvn.w	r3, #2
 80018aa:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80018ac:	69fb      	ldr	r3, [r7, #28]
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3720      	adds	r7, #32
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	e000ed04 	.word	0xe000ed04

080018bc <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80018bc:	b580      	push	{r7, lr}
 80018be:	b088      	sub	sp, #32
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	60f8      	str	r0, [r7, #12]
 80018c4:	60b9      	str	r1, [r7, #8]
 80018c6:	607a      	str	r2, [r7, #4]
 80018c8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80018ce:	2300      	movs	r3, #0
 80018d0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80018d2:	f3ef 8305 	mrs	r3, IPSR
 80018d6:	617b      	str	r3, [r7, #20]
  return(result);
 80018d8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d028      	beq.n	8001930 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d005      	beq.n	80018f0 <osMessageQueueGet+0x34>
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d002      	beq.n	80018f0 <osMessageQueueGet+0x34>
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d003      	beq.n	80018f8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80018f0:	f06f 0303 	mvn.w	r3, #3
 80018f4:	61fb      	str	r3, [r7, #28]
 80018f6:	e037      	b.n	8001968 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80018f8:	2300      	movs	r3, #0
 80018fa:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80018fc:	f107 0310 	add.w	r3, r7, #16
 8001900:	461a      	mov	r2, r3
 8001902:	68b9      	ldr	r1, [r7, #8]
 8001904:	69b8      	ldr	r0, [r7, #24]
 8001906:	f000 fce7 	bl	80022d8 <xQueueReceiveFromISR>
 800190a:	4603      	mov	r3, r0
 800190c:	2b01      	cmp	r3, #1
 800190e:	d003      	beq.n	8001918 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8001910:	f06f 0302 	mvn.w	r3, #2
 8001914:	61fb      	str	r3, [r7, #28]
 8001916:	e027      	b.n	8001968 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d024      	beq.n	8001968 <osMessageQueueGet+0xac>
 800191e:	4b15      	ldr	r3, [pc, #84]	@ (8001974 <osMessageQueueGet+0xb8>)
 8001920:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	f3bf 8f4f 	dsb	sy
 800192a:	f3bf 8f6f 	isb	sy
 800192e:	e01b      	b.n	8001968 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d002      	beq.n	800193c <osMessageQueueGet+0x80>
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d103      	bne.n	8001944 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800193c:	f06f 0303 	mvn.w	r3, #3
 8001940:	61fb      	str	r3, [r7, #28]
 8001942:	e011      	b.n	8001968 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8001944:	683a      	ldr	r2, [r7, #0]
 8001946:	68b9      	ldr	r1, [r7, #8]
 8001948:	69b8      	ldr	r0, [r7, #24]
 800194a:	f000 fbe3 	bl	8002114 <xQueueReceive>
 800194e:	4603      	mov	r3, r0
 8001950:	2b01      	cmp	r3, #1
 8001952:	d009      	beq.n	8001968 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d003      	beq.n	8001962 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800195a:	f06f 0301 	mvn.w	r3, #1
 800195e:	61fb      	str	r3, [r7, #28]
 8001960:	e002      	b.n	8001968 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8001962:	f06f 0302 	mvn.w	r3, #2
 8001966:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8001968:	69fb      	ldr	r3, [r7, #28]
}
 800196a:	4618      	mov	r0, r3
 800196c:	3720      	adds	r7, #32
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	e000ed04 	.word	0xe000ed04

08001978 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001978:	b480      	push	{r7}
 800197a:	b085      	sub	sp, #20
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	60b9      	str	r1, [r7, #8]
 8001982:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	4a07      	ldr	r2, [pc, #28]	@ (80019a4 <vApplicationGetIdleTaskMemory+0x2c>)
 8001988:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	4a06      	ldr	r2, [pc, #24]	@ (80019a8 <vApplicationGetIdleTaskMemory+0x30>)
 800198e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2280      	movs	r2, #128	@ 0x80
 8001994:	601a      	str	r2, [r3, #0]
}
 8001996:	bf00      	nop
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	2000005c 	.word	0x2000005c
 80019a8:	200000b8 	.word	0x200000b8

080019ac <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80019ac:	b480      	push	{r7}
 80019ae:	b085      	sub	sp, #20
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	60f8      	str	r0, [r7, #12]
 80019b4:	60b9      	str	r1, [r7, #8]
 80019b6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	4a07      	ldr	r2, [pc, #28]	@ (80019d8 <vApplicationGetTimerTaskMemory+0x2c>)
 80019bc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	4a06      	ldr	r2, [pc, #24]	@ (80019dc <vApplicationGetTimerTaskMemory+0x30>)
 80019c2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80019ca:	601a      	str	r2, [r3, #0]
}
 80019cc:	bf00      	nop
 80019ce:	3714      	adds	r7, #20
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr
 80019d8:	200002b8 	.word	0x200002b8
 80019dc:	20000314 	.word	0x20000314

080019e0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f103 0208 	add.w	r2, r3, #8
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f04f 32ff 	mov.w	r2, #4294967295
 80019f8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	f103 0208 	add.w	r2, r3, #8
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f103 0208 	add.w	r2, r3, #8
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001a14:	bf00      	nop
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001a2e:	bf00      	nop
 8001a30:	370c      	adds	r7, #12
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr

08001a3a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001a3a:	b480      	push	{r7}
 8001a3c:	b085      	sub	sp, #20
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	6078      	str	r0, [r7, #4]
 8001a42:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	68fa      	ldr	r2, [r7, #12]
 8001a4e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	689a      	ldr	r2, [r3, #8]
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	683a      	ldr	r2, [r7, #0]
 8001a5e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	683a      	ldr	r2, [r7, #0]
 8001a64:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	1c5a      	adds	r2, r3, #1
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	601a      	str	r2, [r3, #0]
}
 8001a76:	bf00      	nop
 8001a78:	3714      	adds	r7, #20
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr

08001a82 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001a82:	b480      	push	{r7}
 8001a84:	b085      	sub	sp, #20
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
 8001a8a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a98:	d103      	bne.n	8001aa2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	691b      	ldr	r3, [r3, #16]
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	e00c      	b.n	8001abc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	3308      	adds	r3, #8
 8001aa6:	60fb      	str	r3, [r7, #12]
 8001aa8:	e002      	b.n	8001ab0 <vListInsert+0x2e>
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	68ba      	ldr	r2, [r7, #8]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d2f6      	bcs.n	8001aaa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	685a      	ldr	r2, [r3, #4]
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	683a      	ldr	r2, [r7, #0]
 8001aca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	68fa      	ldr	r2, [r7, #12]
 8001ad0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	683a      	ldr	r2, [r7, #0]
 8001ad6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	1c5a      	adds	r2, r3, #1
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	601a      	str	r2, [r3, #0]
}
 8001ae8:	bf00      	nop
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr

08001af4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001af4:	b480      	push	{r7}
 8001af6:	b085      	sub	sp, #20
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	691b      	ldr	r3, [r3, #16]
 8001b00:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	687a      	ldr	r2, [r7, #4]
 8001b08:	6892      	ldr	r2, [r2, #8]
 8001b0a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	6852      	ldr	r2, [r2, #4]
 8001b14:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d103      	bne.n	8001b28 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689a      	ldr	r2, [r3, #8]
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	1e5a      	subs	r2, r3, #1
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3714      	adds	r7, #20
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d10b      	bne.n	8001b74 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b60:	f383 8811 	msr	BASEPRI, r3
 8001b64:	f3bf 8f6f 	isb	sy
 8001b68:	f3bf 8f4f 	dsb	sy
 8001b6c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001b6e:	bf00      	nop
 8001b70:	bf00      	nop
 8001b72:	e7fd      	b.n	8001b70 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8001b74:	f002 f938 	bl	8003de8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b80:	68f9      	ldr	r1, [r7, #12]
 8001b82:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001b84:	fb01 f303 	mul.w	r3, r1, r3
 8001b88:	441a      	add	r2, r3
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	2200      	movs	r2, #0
 8001b92:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ba4:	3b01      	subs	r3, #1
 8001ba6:	68f9      	ldr	r1, [r7, #12]
 8001ba8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001baa:	fb01 f303 	mul.w	r3, r1, r3
 8001bae:	441a      	add	r2, r3
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	22ff      	movs	r2, #255	@ 0xff
 8001bb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	22ff      	movs	r2, #255	@ 0xff
 8001bc0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d114      	bne.n	8001bf4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	691b      	ldr	r3, [r3, #16]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d01a      	beq.n	8001c08 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	3310      	adds	r3, #16
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f001 f9d8 	bl	8002f8c <xTaskRemoveFromEventList>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d012      	beq.n	8001c08 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001be2:	4b0d      	ldr	r3, [pc, #52]	@ (8001c18 <xQueueGenericReset+0xd0>)
 8001be4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	f3bf 8f4f 	dsb	sy
 8001bee:	f3bf 8f6f 	isb	sy
 8001bf2:	e009      	b.n	8001c08 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	3310      	adds	r3, #16
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7ff fef1 	bl	80019e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	3324      	adds	r3, #36	@ 0x24
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7ff feec 	bl	80019e0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001c08:	f002 f920 	bl	8003e4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001c0c:	2301      	movs	r3, #1
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3710      	adds	r7, #16
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	e000ed04 	.word	0xe000ed04

08001c1c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b08e      	sub	sp, #56	@ 0x38
 8001c20:	af02      	add	r7, sp, #8
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	60b9      	str	r1, [r7, #8]
 8001c26:	607a      	str	r2, [r7, #4]
 8001c28:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d10b      	bne.n	8001c48 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8001c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c34:	f383 8811 	msr	BASEPRI, r3
 8001c38:	f3bf 8f6f 	isb	sy
 8001c3c:	f3bf 8f4f 	dsb	sy
 8001c40:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001c42:	bf00      	nop
 8001c44:	bf00      	nop
 8001c46:	e7fd      	b.n	8001c44 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d10b      	bne.n	8001c66 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8001c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c52:	f383 8811 	msr	BASEPRI, r3
 8001c56:	f3bf 8f6f 	isb	sy
 8001c5a:	f3bf 8f4f 	dsb	sy
 8001c5e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001c60:	bf00      	nop
 8001c62:	bf00      	nop
 8001c64:	e7fd      	b.n	8001c62 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d002      	beq.n	8001c72 <xQueueGenericCreateStatic+0x56>
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <xQueueGenericCreateStatic+0x5a>
 8001c72:	2301      	movs	r3, #1
 8001c74:	e000      	b.n	8001c78 <xQueueGenericCreateStatic+0x5c>
 8001c76:	2300      	movs	r3, #0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d10b      	bne.n	8001c94 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8001c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c80:	f383 8811 	msr	BASEPRI, r3
 8001c84:	f3bf 8f6f 	isb	sy
 8001c88:	f3bf 8f4f 	dsb	sy
 8001c8c:	623b      	str	r3, [r7, #32]
}
 8001c8e:	bf00      	nop
 8001c90:	bf00      	nop
 8001c92:	e7fd      	b.n	8001c90 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d102      	bne.n	8001ca0 <xQueueGenericCreateStatic+0x84>
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d101      	bne.n	8001ca4 <xQueueGenericCreateStatic+0x88>
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	e000      	b.n	8001ca6 <xQueueGenericCreateStatic+0x8a>
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d10b      	bne.n	8001cc2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8001caa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001cae:	f383 8811 	msr	BASEPRI, r3
 8001cb2:	f3bf 8f6f 	isb	sy
 8001cb6:	f3bf 8f4f 	dsb	sy
 8001cba:	61fb      	str	r3, [r7, #28]
}
 8001cbc:	bf00      	nop
 8001cbe:	bf00      	nop
 8001cc0:	e7fd      	b.n	8001cbe <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8001cc2:	2350      	movs	r3, #80	@ 0x50
 8001cc4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	2b50      	cmp	r3, #80	@ 0x50
 8001cca:	d00b      	beq.n	8001ce4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8001ccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001cd0:	f383 8811 	msr	BASEPRI, r3
 8001cd4:	f3bf 8f6f 	isb	sy
 8001cd8:	f3bf 8f4f 	dsb	sy
 8001cdc:	61bb      	str	r3, [r7, #24]
}
 8001cde:	bf00      	nop
 8001ce0:	bf00      	nop
 8001ce2:	e7fd      	b.n	8001ce0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8001ce4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8001cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d00d      	beq.n	8001d0c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001cf8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8001cfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cfe:	9300      	str	r3, [sp, #0]
 8001d00:	4613      	mov	r3, r2
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	68b9      	ldr	r1, [r7, #8]
 8001d06:	68f8      	ldr	r0, [r7, #12]
 8001d08:	f000 f840 	bl	8001d8c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001d0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3730      	adds	r7, #48	@ 0x30
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	b08a      	sub	sp, #40	@ 0x28
 8001d1a:	af02      	add	r7, sp, #8
 8001d1c:	60f8      	str	r0, [r7, #12]
 8001d1e:	60b9      	str	r1, [r7, #8]
 8001d20:	4613      	mov	r3, r2
 8001d22:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d10b      	bne.n	8001d42 <xQueueGenericCreate+0x2c>
	__asm volatile
 8001d2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001d2e:	f383 8811 	msr	BASEPRI, r3
 8001d32:	f3bf 8f6f 	isb	sy
 8001d36:	f3bf 8f4f 	dsb	sy
 8001d3a:	613b      	str	r3, [r7, #16]
}
 8001d3c:	bf00      	nop
 8001d3e:	bf00      	nop
 8001d40:	e7fd      	b.n	8001d3e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	68ba      	ldr	r2, [r7, #8]
 8001d46:	fb02 f303 	mul.w	r3, r2, r3
 8001d4a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	3350      	adds	r3, #80	@ 0x50
 8001d50:	4618      	mov	r0, r3
 8001d52:	f002 f96b 	bl	800402c <pvPortMalloc>
 8001d56:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d011      	beq.n	8001d82 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	3350      	adds	r3, #80	@ 0x50
 8001d66:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001d70:	79fa      	ldrb	r2, [r7, #7]
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	9300      	str	r3, [sp, #0]
 8001d76:	4613      	mov	r3, r2
 8001d78:	697a      	ldr	r2, [r7, #20]
 8001d7a:	68b9      	ldr	r1, [r7, #8]
 8001d7c:	68f8      	ldr	r0, [r7, #12]
 8001d7e:	f000 f805 	bl	8001d8c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001d82:	69bb      	ldr	r3, [r7, #24]
	}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3720      	adds	r7, #32
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b084      	sub	sp, #16
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	60f8      	str	r0, [r7, #12]
 8001d94:	60b9      	str	r1, [r7, #8]
 8001d96:	607a      	str	r2, [r7, #4]
 8001d98:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d103      	bne.n	8001da8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	69ba      	ldr	r2, [r7, #24]
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	e002      	b.n	8001dae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001dae:	69bb      	ldr	r3, [r7, #24]
 8001db0:	68fa      	ldr	r2, [r7, #12]
 8001db2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001db4:	69bb      	ldr	r3, [r7, #24]
 8001db6:	68ba      	ldr	r2, [r7, #8]
 8001db8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001dba:	2101      	movs	r1, #1
 8001dbc:	69b8      	ldr	r0, [r7, #24]
 8001dbe:	f7ff fec3 	bl	8001b48 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	78fa      	ldrb	r2, [r7, #3]
 8001dc6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001dca:	bf00      	nop
 8001dcc:	3710      	adds	r7, #16
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
	...

08001dd4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b08e      	sub	sp, #56	@ 0x38
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
 8001de0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001de2:	2300      	movs	r3, #0
 8001de4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8001dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d10b      	bne.n	8001e08 <xQueueGenericSend+0x34>
	__asm volatile
 8001df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001df4:	f383 8811 	msr	BASEPRI, r3
 8001df8:	f3bf 8f6f 	isb	sy
 8001dfc:	f3bf 8f4f 	dsb	sy
 8001e00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001e02:	bf00      	nop
 8001e04:	bf00      	nop
 8001e06:	e7fd      	b.n	8001e04 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d103      	bne.n	8001e16 <xQueueGenericSend+0x42>
 8001e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d101      	bne.n	8001e1a <xQueueGenericSend+0x46>
 8001e16:	2301      	movs	r3, #1
 8001e18:	e000      	b.n	8001e1c <xQueueGenericSend+0x48>
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d10b      	bne.n	8001e38 <xQueueGenericSend+0x64>
	__asm volatile
 8001e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e24:	f383 8811 	msr	BASEPRI, r3
 8001e28:	f3bf 8f6f 	isb	sy
 8001e2c:	f3bf 8f4f 	dsb	sy
 8001e30:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001e32:	bf00      	nop
 8001e34:	bf00      	nop
 8001e36:	e7fd      	b.n	8001e34 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d103      	bne.n	8001e46 <xQueueGenericSend+0x72>
 8001e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d101      	bne.n	8001e4a <xQueueGenericSend+0x76>
 8001e46:	2301      	movs	r3, #1
 8001e48:	e000      	b.n	8001e4c <xQueueGenericSend+0x78>
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d10b      	bne.n	8001e68 <xQueueGenericSend+0x94>
	__asm volatile
 8001e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e54:	f383 8811 	msr	BASEPRI, r3
 8001e58:	f3bf 8f6f 	isb	sy
 8001e5c:	f3bf 8f4f 	dsb	sy
 8001e60:	623b      	str	r3, [r7, #32]
}
 8001e62:	bf00      	nop
 8001e64:	bf00      	nop
 8001e66:	e7fd      	b.n	8001e64 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001e68:	f001 fa50 	bl	800330c <xTaskGetSchedulerState>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d102      	bne.n	8001e78 <xQueueGenericSend+0xa4>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d101      	bne.n	8001e7c <xQueueGenericSend+0xa8>
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e000      	b.n	8001e7e <xQueueGenericSend+0xaa>
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d10b      	bne.n	8001e9a <xQueueGenericSend+0xc6>
	__asm volatile
 8001e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e86:	f383 8811 	msr	BASEPRI, r3
 8001e8a:	f3bf 8f6f 	isb	sy
 8001e8e:	f3bf 8f4f 	dsb	sy
 8001e92:	61fb      	str	r3, [r7, #28]
}
 8001e94:	bf00      	nop
 8001e96:	bf00      	nop
 8001e98:	e7fd      	b.n	8001e96 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001e9a:	f001 ffa5 	bl	8003de8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ea0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ea4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d302      	bcc.n	8001eb0 <xQueueGenericSend+0xdc>
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d129      	bne.n	8001f04 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001eb0:	683a      	ldr	r2, [r7, #0]
 8001eb2:	68b9      	ldr	r1, [r7, #8]
 8001eb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001eb6:	f000 fa91 	bl	80023dc <prvCopyDataToQueue>
 8001eba:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d010      	beq.n	8001ee6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ec6:	3324      	adds	r3, #36	@ 0x24
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f001 f85f 	bl	8002f8c <xTaskRemoveFromEventList>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d013      	beq.n	8001efc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001ed4:	4b3f      	ldr	r3, [pc, #252]	@ (8001fd4 <xQueueGenericSend+0x200>)
 8001ed6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001eda:	601a      	str	r2, [r3, #0]
 8001edc:	f3bf 8f4f 	dsb	sy
 8001ee0:	f3bf 8f6f 	isb	sy
 8001ee4:	e00a      	b.n	8001efc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d007      	beq.n	8001efc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001eec:	4b39      	ldr	r3, [pc, #228]	@ (8001fd4 <xQueueGenericSend+0x200>)
 8001eee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	f3bf 8f4f 	dsb	sy
 8001ef8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001efc:	f001 ffa6 	bl	8003e4c <vPortExitCritical>
				return pdPASS;
 8001f00:	2301      	movs	r3, #1
 8001f02:	e063      	b.n	8001fcc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d103      	bne.n	8001f12 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001f0a:	f001 ff9f 	bl	8003e4c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	e05c      	b.n	8001fcc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001f12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d106      	bne.n	8001f26 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001f18:	f107 0314 	add.w	r3, r7, #20
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f001 f899 	bl	8003054 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001f22:	2301      	movs	r3, #1
 8001f24:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001f26:	f001 ff91 	bl	8003e4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001f2a:	f000 fe09 	bl	8002b40 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001f2e:	f001 ff5b 	bl	8003de8 <vPortEnterCritical>
 8001f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001f38:	b25b      	sxtb	r3, r3
 8001f3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f3e:	d103      	bne.n	8001f48 <xQueueGenericSend+0x174>
 8001f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f42:	2200      	movs	r2, #0
 8001f44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f4a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001f4e:	b25b      	sxtb	r3, r3
 8001f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f54:	d103      	bne.n	8001f5e <xQueueGenericSend+0x18a>
 8001f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f58:	2200      	movs	r2, #0
 8001f5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001f5e:	f001 ff75 	bl	8003e4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001f62:	1d3a      	adds	r2, r7, #4
 8001f64:	f107 0314 	add.w	r3, r7, #20
 8001f68:	4611      	mov	r1, r2
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f001 f888 	bl	8003080 <xTaskCheckForTimeOut>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d124      	bne.n	8001fc0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001f76:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001f78:	f000 fb28 	bl	80025cc <prvIsQueueFull>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d018      	beq.n	8001fb4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f84:	3310      	adds	r3, #16
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	4611      	mov	r1, r2
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f000 ffac 	bl	8002ee8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001f90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001f92:	f000 fab3 	bl	80024fc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001f96:	f000 fde1 	bl	8002b5c <xTaskResumeAll>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	f47f af7c 	bne.w	8001e9a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8001fa2:	4b0c      	ldr	r3, [pc, #48]	@ (8001fd4 <xQueueGenericSend+0x200>)
 8001fa4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001fa8:	601a      	str	r2, [r3, #0]
 8001faa:	f3bf 8f4f 	dsb	sy
 8001fae:	f3bf 8f6f 	isb	sy
 8001fb2:	e772      	b.n	8001e9a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001fb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001fb6:	f000 faa1 	bl	80024fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001fba:	f000 fdcf 	bl	8002b5c <xTaskResumeAll>
 8001fbe:	e76c      	b.n	8001e9a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001fc0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001fc2:	f000 fa9b 	bl	80024fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001fc6:	f000 fdc9 	bl	8002b5c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001fca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3738      	adds	r7, #56	@ 0x38
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	e000ed04 	.word	0xe000ed04

08001fd8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b090      	sub	sp, #64	@ 0x40
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
 8001fe4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8001fea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d10b      	bne.n	8002008 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8001ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ff4:	f383 8811 	msr	BASEPRI, r3
 8001ff8:	f3bf 8f6f 	isb	sy
 8001ffc:	f3bf 8f4f 	dsb	sy
 8002000:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002002:	bf00      	nop
 8002004:	bf00      	nop
 8002006:	e7fd      	b.n	8002004 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d103      	bne.n	8002016 <xQueueGenericSendFromISR+0x3e>
 800200e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002012:	2b00      	cmp	r3, #0
 8002014:	d101      	bne.n	800201a <xQueueGenericSendFromISR+0x42>
 8002016:	2301      	movs	r3, #1
 8002018:	e000      	b.n	800201c <xQueueGenericSendFromISR+0x44>
 800201a:	2300      	movs	r3, #0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d10b      	bne.n	8002038 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002024:	f383 8811 	msr	BASEPRI, r3
 8002028:	f3bf 8f6f 	isb	sy
 800202c:	f3bf 8f4f 	dsb	sy
 8002030:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002032:	bf00      	nop
 8002034:	bf00      	nop
 8002036:	e7fd      	b.n	8002034 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	2b02      	cmp	r3, #2
 800203c:	d103      	bne.n	8002046 <xQueueGenericSendFromISR+0x6e>
 800203e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002040:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002042:	2b01      	cmp	r3, #1
 8002044:	d101      	bne.n	800204a <xQueueGenericSendFromISR+0x72>
 8002046:	2301      	movs	r3, #1
 8002048:	e000      	b.n	800204c <xQueueGenericSendFromISR+0x74>
 800204a:	2300      	movs	r3, #0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d10b      	bne.n	8002068 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8002050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002054:	f383 8811 	msr	BASEPRI, r3
 8002058:	f3bf 8f6f 	isb	sy
 800205c:	f3bf 8f4f 	dsb	sy
 8002060:	623b      	str	r3, [r7, #32]
}
 8002062:	bf00      	nop
 8002064:	bf00      	nop
 8002066:	e7fd      	b.n	8002064 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002068:	f001 ff9e 	bl	8003fa8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800206c:	f3ef 8211 	mrs	r2, BASEPRI
 8002070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002074:	f383 8811 	msr	BASEPRI, r3
 8002078:	f3bf 8f6f 	isb	sy
 800207c:	f3bf 8f4f 	dsb	sy
 8002080:	61fa      	str	r2, [r7, #28]
 8002082:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002084:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002086:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800208a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800208c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800208e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002090:	429a      	cmp	r2, r3
 8002092:	d302      	bcc.n	800209a <xQueueGenericSendFromISR+0xc2>
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	2b02      	cmp	r3, #2
 8002098:	d12f      	bne.n	80020fa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800209a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800209c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80020a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80020a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	68b9      	ldr	r1, [r7, #8]
 80020ae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80020b0:	f000 f994 	bl	80023dc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80020b4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80020b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020bc:	d112      	bne.n	80020e4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80020be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d016      	beq.n	80020f4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80020c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020c8:	3324      	adds	r3, #36	@ 0x24
 80020ca:	4618      	mov	r0, r3
 80020cc:	f000 ff5e 	bl	8002f8c <xTaskRemoveFromEventList>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d00e      	beq.n	80020f4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d00b      	beq.n	80020f4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2201      	movs	r2, #1
 80020e0:	601a      	str	r2, [r3, #0]
 80020e2:	e007      	b.n	80020f4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80020e4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80020e8:	3301      	adds	r3, #1
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	b25a      	sxtb	r2, r3
 80020ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80020f4:	2301      	movs	r3, #1
 80020f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80020f8:	e001      	b.n	80020fe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80020fa:	2300      	movs	r3, #0
 80020fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002100:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002108:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800210a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800210c:	4618      	mov	r0, r3
 800210e:	3740      	adds	r7, #64	@ 0x40
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b08c      	sub	sp, #48	@ 0x30
 8002118:	af00      	add	r7, sp, #0
 800211a:	60f8      	str	r0, [r7, #12]
 800211c:	60b9      	str	r1, [r7, #8]
 800211e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002120:	2300      	movs	r3, #0
 8002122:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800212a:	2b00      	cmp	r3, #0
 800212c:	d10b      	bne.n	8002146 <xQueueReceive+0x32>
	__asm volatile
 800212e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002132:	f383 8811 	msr	BASEPRI, r3
 8002136:	f3bf 8f6f 	isb	sy
 800213a:	f3bf 8f4f 	dsb	sy
 800213e:	623b      	str	r3, [r7, #32]
}
 8002140:	bf00      	nop
 8002142:	bf00      	nop
 8002144:	e7fd      	b.n	8002142 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d103      	bne.n	8002154 <xQueueReceive+0x40>
 800214c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800214e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002150:	2b00      	cmp	r3, #0
 8002152:	d101      	bne.n	8002158 <xQueueReceive+0x44>
 8002154:	2301      	movs	r3, #1
 8002156:	e000      	b.n	800215a <xQueueReceive+0x46>
 8002158:	2300      	movs	r3, #0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d10b      	bne.n	8002176 <xQueueReceive+0x62>
	__asm volatile
 800215e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002162:	f383 8811 	msr	BASEPRI, r3
 8002166:	f3bf 8f6f 	isb	sy
 800216a:	f3bf 8f4f 	dsb	sy
 800216e:	61fb      	str	r3, [r7, #28]
}
 8002170:	bf00      	nop
 8002172:	bf00      	nop
 8002174:	e7fd      	b.n	8002172 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002176:	f001 f8c9 	bl	800330c <xTaskGetSchedulerState>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d102      	bne.n	8002186 <xQueueReceive+0x72>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d101      	bne.n	800218a <xQueueReceive+0x76>
 8002186:	2301      	movs	r3, #1
 8002188:	e000      	b.n	800218c <xQueueReceive+0x78>
 800218a:	2300      	movs	r3, #0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d10b      	bne.n	80021a8 <xQueueReceive+0x94>
	__asm volatile
 8002190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002194:	f383 8811 	msr	BASEPRI, r3
 8002198:	f3bf 8f6f 	isb	sy
 800219c:	f3bf 8f4f 	dsb	sy
 80021a0:	61bb      	str	r3, [r7, #24]
}
 80021a2:	bf00      	nop
 80021a4:	bf00      	nop
 80021a6:	e7fd      	b.n	80021a4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80021a8:	f001 fe1e 	bl	8003de8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80021ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021b0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80021b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d01f      	beq.n	80021f8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80021b8:	68b9      	ldr	r1, [r7, #8]
 80021ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80021bc:	f000 f978 	bl	80024b0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80021c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c2:	1e5a      	subs	r2, r3, #1
 80021c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021c6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80021c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021ca:	691b      	ldr	r3, [r3, #16]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d00f      	beq.n	80021f0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80021d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021d2:	3310      	adds	r3, #16
 80021d4:	4618      	mov	r0, r3
 80021d6:	f000 fed9 	bl	8002f8c <xTaskRemoveFromEventList>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d007      	beq.n	80021f0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80021e0:	4b3c      	ldr	r3, [pc, #240]	@ (80022d4 <xQueueReceive+0x1c0>)
 80021e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80021e6:	601a      	str	r2, [r3, #0]
 80021e8:	f3bf 8f4f 	dsb	sy
 80021ec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80021f0:	f001 fe2c 	bl	8003e4c <vPortExitCritical>
				return pdPASS;
 80021f4:	2301      	movs	r3, #1
 80021f6:	e069      	b.n	80022cc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d103      	bne.n	8002206 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80021fe:	f001 fe25 	bl	8003e4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002202:	2300      	movs	r3, #0
 8002204:	e062      	b.n	80022cc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002208:	2b00      	cmp	r3, #0
 800220a:	d106      	bne.n	800221a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800220c:	f107 0310 	add.w	r3, r7, #16
 8002210:	4618      	mov	r0, r3
 8002212:	f000 ff1f 	bl	8003054 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002216:	2301      	movs	r3, #1
 8002218:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800221a:	f001 fe17 	bl	8003e4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800221e:	f000 fc8f 	bl	8002b40 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002222:	f001 fde1 	bl	8003de8 <vPortEnterCritical>
 8002226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002228:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800222c:	b25b      	sxtb	r3, r3
 800222e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002232:	d103      	bne.n	800223c <xQueueReceive+0x128>
 8002234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002236:	2200      	movs	r2, #0
 8002238:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800223c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800223e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002242:	b25b      	sxtb	r3, r3
 8002244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002248:	d103      	bne.n	8002252 <xQueueReceive+0x13e>
 800224a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800224c:	2200      	movs	r2, #0
 800224e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002252:	f001 fdfb 	bl	8003e4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002256:	1d3a      	adds	r2, r7, #4
 8002258:	f107 0310 	add.w	r3, r7, #16
 800225c:	4611      	mov	r1, r2
 800225e:	4618      	mov	r0, r3
 8002260:	f000 ff0e 	bl	8003080 <xTaskCheckForTimeOut>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d123      	bne.n	80022b2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800226a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800226c:	f000 f998 	bl	80025a0 <prvIsQueueEmpty>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d017      	beq.n	80022a6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002278:	3324      	adds	r3, #36	@ 0x24
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	4611      	mov	r1, r2
 800227e:	4618      	mov	r0, r3
 8002280:	f000 fe32 	bl	8002ee8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002284:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002286:	f000 f939 	bl	80024fc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800228a:	f000 fc67 	bl	8002b5c <xTaskResumeAll>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d189      	bne.n	80021a8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8002294:	4b0f      	ldr	r3, [pc, #60]	@ (80022d4 <xQueueReceive+0x1c0>)
 8002296:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	f3bf 8f4f 	dsb	sy
 80022a0:	f3bf 8f6f 	isb	sy
 80022a4:	e780      	b.n	80021a8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80022a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80022a8:	f000 f928 	bl	80024fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80022ac:	f000 fc56 	bl	8002b5c <xTaskResumeAll>
 80022b0:	e77a      	b.n	80021a8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80022b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80022b4:	f000 f922 	bl	80024fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80022b8:	f000 fc50 	bl	8002b5c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80022bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80022be:	f000 f96f 	bl	80025a0 <prvIsQueueEmpty>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	f43f af6f 	beq.w	80021a8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80022ca:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3730      	adds	r7, #48	@ 0x30
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	e000ed04 	.word	0xe000ed04

080022d8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b08e      	sub	sp, #56	@ 0x38
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80022e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d10b      	bne.n	8002306 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80022ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022f2:	f383 8811 	msr	BASEPRI, r3
 80022f6:	f3bf 8f6f 	isb	sy
 80022fa:	f3bf 8f4f 	dsb	sy
 80022fe:	623b      	str	r3, [r7, #32]
}
 8002300:	bf00      	nop
 8002302:	bf00      	nop
 8002304:	e7fd      	b.n	8002302 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d103      	bne.n	8002314 <xQueueReceiveFromISR+0x3c>
 800230c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800230e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002310:	2b00      	cmp	r3, #0
 8002312:	d101      	bne.n	8002318 <xQueueReceiveFromISR+0x40>
 8002314:	2301      	movs	r3, #1
 8002316:	e000      	b.n	800231a <xQueueReceiveFromISR+0x42>
 8002318:	2300      	movs	r3, #0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d10b      	bne.n	8002336 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800231e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002322:	f383 8811 	msr	BASEPRI, r3
 8002326:	f3bf 8f6f 	isb	sy
 800232a:	f3bf 8f4f 	dsb	sy
 800232e:	61fb      	str	r3, [r7, #28]
}
 8002330:	bf00      	nop
 8002332:	bf00      	nop
 8002334:	e7fd      	b.n	8002332 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002336:	f001 fe37 	bl	8003fa8 <vPortValidateInterruptPriority>
	__asm volatile
 800233a:	f3ef 8211 	mrs	r2, BASEPRI
 800233e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002342:	f383 8811 	msr	BASEPRI, r3
 8002346:	f3bf 8f6f 	isb	sy
 800234a:	f3bf 8f4f 	dsb	sy
 800234e:	61ba      	str	r2, [r7, #24]
 8002350:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8002352:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002354:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002358:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800235a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800235c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800235e:	2b00      	cmp	r3, #0
 8002360:	d02f      	beq.n	80023c2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8002362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002364:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002368:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800236c:	68b9      	ldr	r1, [r7, #8]
 800236e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002370:	f000 f89e 	bl	80024b0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002376:	1e5a      	subs	r2, r3, #1
 8002378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800237a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800237c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002384:	d112      	bne.n	80023ac <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d016      	beq.n	80023bc <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800238e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002390:	3310      	adds	r3, #16
 8002392:	4618      	mov	r0, r3
 8002394:	f000 fdfa 	bl	8002f8c <xTaskRemoveFromEventList>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d00e      	beq.n	80023bc <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d00b      	beq.n	80023bc <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2201      	movs	r2, #1
 80023a8:	601a      	str	r2, [r3, #0]
 80023aa:	e007      	b.n	80023bc <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80023ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023b0:	3301      	adds	r3, #1
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	b25a      	sxtb	r2, r3
 80023b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80023bc:	2301      	movs	r3, #1
 80023be:	637b      	str	r3, [r7, #52]	@ 0x34
 80023c0:	e001      	b.n	80023c6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80023c2:	2300      	movs	r3, #0
 80023c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80023c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023c8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	f383 8811 	msr	BASEPRI, r3
}
 80023d0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80023d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3738      	adds	r7, #56	@ 0x38
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b086      	sub	sp, #24
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	60f8      	str	r0, [r7, #12]
 80023e4:	60b9      	str	r1, [r7, #8]
 80023e6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80023e8:	2300      	movs	r3, #0
 80023ea:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023f0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d10d      	bne.n	8002416 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d14d      	bne.n	800249e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	4618      	mov	r0, r3
 8002408:	f000 ff9e 	bl	8003348 <xTaskPriorityDisinherit>
 800240c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2200      	movs	r2, #0
 8002412:	609a      	str	r2, [r3, #8]
 8002414:	e043      	b.n	800249e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d119      	bne.n	8002450 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6858      	ldr	r0, [r3, #4]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002424:	461a      	mov	r2, r3
 8002426:	68b9      	ldr	r1, [r7, #8]
 8002428:	f002 fb6a 	bl	8004b00 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	685a      	ldr	r2, [r3, #4]
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002434:	441a      	add	r2, r3
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	685a      	ldr	r2, [r3, #4]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	429a      	cmp	r2, r3
 8002444:	d32b      	bcc.n	800249e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	605a      	str	r2, [r3, #4]
 800244e:	e026      	b.n	800249e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	68d8      	ldr	r0, [r3, #12]
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002458:	461a      	mov	r2, r3
 800245a:	68b9      	ldr	r1, [r7, #8]
 800245c:	f002 fb50 	bl	8004b00 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	68da      	ldr	r2, [r3, #12]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002468:	425b      	negs	r3, r3
 800246a:	441a      	add	r2, r3
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	68da      	ldr	r2, [r3, #12]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	429a      	cmp	r2, r3
 800247a:	d207      	bcs.n	800248c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	689a      	ldr	r2, [r3, #8]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002484:	425b      	negs	r3, r3
 8002486:	441a      	add	r2, r3
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2b02      	cmp	r3, #2
 8002490:	d105      	bne.n	800249e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d002      	beq.n	800249e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	3b01      	subs	r3, #1
 800249c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	1c5a      	adds	r2, r3, #1
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80024a6:	697b      	ldr	r3, [r7, #20]
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3718      	adds	r7, #24
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d018      	beq.n	80024f4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	68da      	ldr	r2, [r3, #12]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ca:	441a      	add	r2, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	68da      	ldr	r2, [r3, #12]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	429a      	cmp	r2, r3
 80024da:	d303      	bcc.n	80024e4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	68d9      	ldr	r1, [r3, #12]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ec:	461a      	mov	r2, r3
 80024ee:	6838      	ldr	r0, [r7, #0]
 80024f0:	f002 fb06 	bl	8004b00 <memcpy>
	}
}
 80024f4:	bf00      	nop
 80024f6:	3708      	adds	r7, #8
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}

080024fc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002504:	f001 fc70 	bl	8003de8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800250e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002510:	e011      	b.n	8002536 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002516:	2b00      	cmp	r3, #0
 8002518:	d012      	beq.n	8002540 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	3324      	adds	r3, #36	@ 0x24
 800251e:	4618      	mov	r0, r3
 8002520:	f000 fd34 	bl	8002f8c <xTaskRemoveFromEventList>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d001      	beq.n	800252e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800252a:	f000 fe0d 	bl	8003148 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800252e:	7bfb      	ldrb	r3, [r7, #15]
 8002530:	3b01      	subs	r3, #1
 8002532:	b2db      	uxtb	r3, r3
 8002534:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002536:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800253a:	2b00      	cmp	r3, #0
 800253c:	dce9      	bgt.n	8002512 <prvUnlockQueue+0x16>
 800253e:	e000      	b.n	8002542 <prvUnlockQueue+0x46>
					break;
 8002540:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	22ff      	movs	r2, #255	@ 0xff
 8002546:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800254a:	f001 fc7f 	bl	8003e4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800254e:	f001 fc4b 	bl	8003de8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002558:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800255a:	e011      	b.n	8002580 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	691b      	ldr	r3, [r3, #16]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d012      	beq.n	800258a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	3310      	adds	r3, #16
 8002568:	4618      	mov	r0, r3
 800256a:	f000 fd0f 	bl	8002f8c <xTaskRemoveFromEventList>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d001      	beq.n	8002578 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002574:	f000 fde8 	bl	8003148 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002578:	7bbb      	ldrb	r3, [r7, #14]
 800257a:	3b01      	subs	r3, #1
 800257c:	b2db      	uxtb	r3, r3
 800257e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002580:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002584:	2b00      	cmp	r3, #0
 8002586:	dce9      	bgt.n	800255c <prvUnlockQueue+0x60>
 8002588:	e000      	b.n	800258c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800258a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	22ff      	movs	r2, #255	@ 0xff
 8002590:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8002594:	f001 fc5a 	bl	8003e4c <vPortExitCritical>
}
 8002598:	bf00      	nop
 800259a:	3710      	adds	r7, #16
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}

080025a0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80025a8:	f001 fc1e 	bl	8003de8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d102      	bne.n	80025ba <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80025b4:	2301      	movs	r3, #1
 80025b6:	60fb      	str	r3, [r7, #12]
 80025b8:	e001      	b.n	80025be <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80025ba:	2300      	movs	r3, #0
 80025bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80025be:	f001 fc45 	bl	8003e4c <vPortExitCritical>

	return xReturn;
 80025c2:	68fb      	ldr	r3, [r7, #12]
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3710      	adds	r7, #16
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80025d4:	f001 fc08 	bl	8003de8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d102      	bne.n	80025ea <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80025e4:	2301      	movs	r3, #1
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	e001      	b.n	80025ee <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80025ea:	2300      	movs	r3, #0
 80025ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80025ee:	f001 fc2d 	bl	8003e4c <vPortExitCritical>

	return xReturn;
 80025f2:	68fb      	ldr	r3, [r7, #12]
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3710      	adds	r7, #16
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80025fc:	b480      	push	{r7}
 80025fe:	b085      	sub	sp, #20
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002606:	2300      	movs	r3, #0
 8002608:	60fb      	str	r3, [r7, #12]
 800260a:	e014      	b.n	8002636 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800260c:	4a0f      	ldr	r2, [pc, #60]	@ (800264c <vQueueAddToRegistry+0x50>)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d10b      	bne.n	8002630 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002618:	490c      	ldr	r1, [pc, #48]	@ (800264c <vQueueAddToRegistry+0x50>)
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	683a      	ldr	r2, [r7, #0]
 800261e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002622:	4a0a      	ldr	r2, [pc, #40]	@ (800264c <vQueueAddToRegistry+0x50>)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	00db      	lsls	r3, r3, #3
 8002628:	4413      	add	r3, r2
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800262e:	e006      	b.n	800263e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	3301      	adds	r3, #1
 8002634:	60fb      	str	r3, [r7, #12]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2b07      	cmp	r3, #7
 800263a:	d9e7      	bls.n	800260c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800263c:	bf00      	nop
 800263e:	bf00      	nop
 8002640:	3714      	adds	r7, #20
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	20000714 	.word	0x20000714

08002650 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	60b9      	str	r1, [r7, #8]
 800265a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002660:	f001 fbc2 	bl	8003de8 <vPortEnterCritical>
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800266a:	b25b      	sxtb	r3, r3
 800266c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002670:	d103      	bne.n	800267a <vQueueWaitForMessageRestricted+0x2a>
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002680:	b25b      	sxtb	r3, r3
 8002682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002686:	d103      	bne.n	8002690 <vQueueWaitForMessageRestricted+0x40>
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	2200      	movs	r2, #0
 800268c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002690:	f001 fbdc 	bl	8003e4c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002698:	2b00      	cmp	r3, #0
 800269a:	d106      	bne.n	80026aa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	3324      	adds	r3, #36	@ 0x24
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	68b9      	ldr	r1, [r7, #8]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f000 fc45 	bl	8002f34 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80026aa:	6978      	ldr	r0, [r7, #20]
 80026ac:	f7ff ff26 	bl	80024fc <prvUnlockQueue>
	}
 80026b0:	bf00      	nop
 80026b2:	3718      	adds	r7, #24
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b08e      	sub	sp, #56	@ 0x38
 80026bc:	af04      	add	r7, sp, #16
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
 80026c4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80026c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d10b      	bne.n	80026e4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80026cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026d0:	f383 8811 	msr	BASEPRI, r3
 80026d4:	f3bf 8f6f 	isb	sy
 80026d8:	f3bf 8f4f 	dsb	sy
 80026dc:	623b      	str	r3, [r7, #32]
}
 80026de:	bf00      	nop
 80026e0:	bf00      	nop
 80026e2:	e7fd      	b.n	80026e0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80026e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d10b      	bne.n	8002702 <xTaskCreateStatic+0x4a>
	__asm volatile
 80026ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026ee:	f383 8811 	msr	BASEPRI, r3
 80026f2:	f3bf 8f6f 	isb	sy
 80026f6:	f3bf 8f4f 	dsb	sy
 80026fa:	61fb      	str	r3, [r7, #28]
}
 80026fc:	bf00      	nop
 80026fe:	bf00      	nop
 8002700:	e7fd      	b.n	80026fe <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002702:	235c      	movs	r3, #92	@ 0x5c
 8002704:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	2b5c      	cmp	r3, #92	@ 0x5c
 800270a:	d00b      	beq.n	8002724 <xTaskCreateStatic+0x6c>
	__asm volatile
 800270c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002710:	f383 8811 	msr	BASEPRI, r3
 8002714:	f3bf 8f6f 	isb	sy
 8002718:	f3bf 8f4f 	dsb	sy
 800271c:	61bb      	str	r3, [r7, #24]
}
 800271e:	bf00      	nop
 8002720:	bf00      	nop
 8002722:	e7fd      	b.n	8002720 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002724:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002728:	2b00      	cmp	r3, #0
 800272a:	d01e      	beq.n	800276a <xTaskCreateStatic+0xb2>
 800272c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800272e:	2b00      	cmp	r3, #0
 8002730:	d01b      	beq.n	800276a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002734:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002738:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800273a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800273c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800273e:	2202      	movs	r2, #2
 8002740:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002744:	2300      	movs	r3, #0
 8002746:	9303      	str	r3, [sp, #12]
 8002748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800274a:	9302      	str	r3, [sp, #8]
 800274c:	f107 0314 	add.w	r3, r7, #20
 8002750:	9301      	str	r3, [sp, #4]
 8002752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002754:	9300      	str	r3, [sp, #0]
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	68b9      	ldr	r1, [r7, #8]
 800275c:	68f8      	ldr	r0, [r7, #12]
 800275e:	f000 f850 	bl	8002802 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002762:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002764:	f000 f8de 	bl	8002924 <prvAddNewTaskToReadyList>
 8002768:	e001      	b.n	800276e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800276a:	2300      	movs	r3, #0
 800276c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800276e:	697b      	ldr	r3, [r7, #20]
	}
 8002770:	4618      	mov	r0, r3
 8002772:	3728      	adds	r7, #40	@ 0x28
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002778:	b580      	push	{r7, lr}
 800277a:	b08c      	sub	sp, #48	@ 0x30
 800277c:	af04      	add	r7, sp, #16
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	60b9      	str	r1, [r7, #8]
 8002782:	603b      	str	r3, [r7, #0]
 8002784:	4613      	mov	r3, r2
 8002786:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002788:	88fb      	ldrh	r3, [r7, #6]
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	4618      	mov	r0, r3
 800278e:	f001 fc4d 	bl	800402c <pvPortMalloc>
 8002792:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d00e      	beq.n	80027b8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800279a:	205c      	movs	r0, #92	@ 0x5c
 800279c:	f001 fc46 	bl	800402c <pvPortMalloc>
 80027a0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d003      	beq.n	80027b0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	697a      	ldr	r2, [r7, #20]
 80027ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80027ae:	e005      	b.n	80027bc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80027b0:	6978      	ldr	r0, [r7, #20]
 80027b2:	f001 fd09 	bl	80041c8 <vPortFree>
 80027b6:	e001      	b.n	80027bc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80027b8:	2300      	movs	r3, #0
 80027ba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d017      	beq.n	80027f2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80027ca:	88fa      	ldrh	r2, [r7, #6]
 80027cc:	2300      	movs	r3, #0
 80027ce:	9303      	str	r3, [sp, #12]
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	9302      	str	r3, [sp, #8]
 80027d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027d6:	9301      	str	r3, [sp, #4]
 80027d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027da:	9300      	str	r3, [sp, #0]
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	68b9      	ldr	r1, [r7, #8]
 80027e0:	68f8      	ldr	r0, [r7, #12]
 80027e2:	f000 f80e 	bl	8002802 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80027e6:	69f8      	ldr	r0, [r7, #28]
 80027e8:	f000 f89c 	bl	8002924 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80027ec:	2301      	movs	r3, #1
 80027ee:	61bb      	str	r3, [r7, #24]
 80027f0:	e002      	b.n	80027f8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80027f2:	f04f 33ff 	mov.w	r3, #4294967295
 80027f6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80027f8:	69bb      	ldr	r3, [r7, #24]
	}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3720      	adds	r7, #32
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002802:	b580      	push	{r7, lr}
 8002804:	b088      	sub	sp, #32
 8002806:	af00      	add	r7, sp, #0
 8002808:	60f8      	str	r0, [r7, #12]
 800280a:	60b9      	str	r1, [r7, #8]
 800280c:	607a      	str	r2, [r7, #4]
 800280e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002812:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	461a      	mov	r2, r3
 800281a:	21a5      	movs	r1, #165	@ 0xa5
 800281c:	f002 f944 	bl	8004aa8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002822:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800282a:	3b01      	subs	r3, #1
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	4413      	add	r3, r2
 8002830:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	f023 0307 	bic.w	r3, r3, #7
 8002838:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800283a:	69bb      	ldr	r3, [r7, #24]
 800283c:	f003 0307 	and.w	r3, r3, #7
 8002840:	2b00      	cmp	r3, #0
 8002842:	d00b      	beq.n	800285c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8002844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002848:	f383 8811 	msr	BASEPRI, r3
 800284c:	f3bf 8f6f 	isb	sy
 8002850:	f3bf 8f4f 	dsb	sy
 8002854:	617b      	str	r3, [r7, #20]
}
 8002856:	bf00      	nop
 8002858:	bf00      	nop
 800285a:	e7fd      	b.n	8002858 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d01f      	beq.n	80028a2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002862:	2300      	movs	r3, #0
 8002864:	61fb      	str	r3, [r7, #28]
 8002866:	e012      	b.n	800288e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002868:	68ba      	ldr	r2, [r7, #8]
 800286a:	69fb      	ldr	r3, [r7, #28]
 800286c:	4413      	add	r3, r2
 800286e:	7819      	ldrb	r1, [r3, #0]
 8002870:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	4413      	add	r3, r2
 8002876:	3334      	adds	r3, #52	@ 0x34
 8002878:	460a      	mov	r2, r1
 800287a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800287c:	68ba      	ldr	r2, [r7, #8]
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	4413      	add	r3, r2
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d006      	beq.n	8002896 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002888:	69fb      	ldr	r3, [r7, #28]
 800288a:	3301      	adds	r3, #1
 800288c:	61fb      	str	r3, [r7, #28]
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	2b0f      	cmp	r3, #15
 8002892:	d9e9      	bls.n	8002868 <prvInitialiseNewTask+0x66>
 8002894:	e000      	b.n	8002898 <prvInitialiseNewTask+0x96>
			{
				break;
 8002896:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800289a:	2200      	movs	r2, #0
 800289c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80028a0:	e003      	b.n	80028aa <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80028a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80028aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028ac:	2b37      	cmp	r3, #55	@ 0x37
 80028ae:	d901      	bls.n	80028b4 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80028b0:	2337      	movs	r3, #55	@ 0x37
 80028b2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80028b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80028b8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80028ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80028be:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80028c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028c2:	2200      	movs	r2, #0
 80028c4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80028c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028c8:	3304      	adds	r3, #4
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7ff f8a8 	bl	8001a20 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80028d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028d2:	3318      	adds	r3, #24
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7ff f8a3 	bl	8001a20 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80028da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028de:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80028e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028e2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80028e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028e8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80028ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028ee:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80028f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028f2:	2200      	movs	r2, #0
 80028f4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80028f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80028fe:	683a      	ldr	r2, [r7, #0]
 8002900:	68f9      	ldr	r1, [r7, #12]
 8002902:	69b8      	ldr	r0, [r7, #24]
 8002904:	f001 f93e 	bl	8003b84 <pxPortInitialiseStack>
 8002908:	4602      	mov	r2, r0
 800290a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800290c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800290e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002910:	2b00      	cmp	r3, #0
 8002912:	d002      	beq.n	800291a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002916:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002918:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800291a:	bf00      	nop
 800291c:	3720      	adds	r7, #32
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
	...

08002924 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800292c:	f001 fa5c 	bl	8003de8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002930:	4b2d      	ldr	r3, [pc, #180]	@ (80029e8 <prvAddNewTaskToReadyList+0xc4>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	3301      	adds	r3, #1
 8002936:	4a2c      	ldr	r2, [pc, #176]	@ (80029e8 <prvAddNewTaskToReadyList+0xc4>)
 8002938:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800293a:	4b2c      	ldr	r3, [pc, #176]	@ (80029ec <prvAddNewTaskToReadyList+0xc8>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d109      	bne.n	8002956 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002942:	4a2a      	ldr	r2, [pc, #168]	@ (80029ec <prvAddNewTaskToReadyList+0xc8>)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002948:	4b27      	ldr	r3, [pc, #156]	@ (80029e8 <prvAddNewTaskToReadyList+0xc4>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	2b01      	cmp	r3, #1
 800294e:	d110      	bne.n	8002972 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002950:	f000 fc1e 	bl	8003190 <prvInitialiseTaskLists>
 8002954:	e00d      	b.n	8002972 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002956:	4b26      	ldr	r3, [pc, #152]	@ (80029f0 <prvAddNewTaskToReadyList+0xcc>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d109      	bne.n	8002972 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800295e:	4b23      	ldr	r3, [pc, #140]	@ (80029ec <prvAddNewTaskToReadyList+0xc8>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002968:	429a      	cmp	r2, r3
 800296a:	d802      	bhi.n	8002972 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800296c:	4a1f      	ldr	r2, [pc, #124]	@ (80029ec <prvAddNewTaskToReadyList+0xc8>)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002972:	4b20      	ldr	r3, [pc, #128]	@ (80029f4 <prvAddNewTaskToReadyList+0xd0>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	3301      	adds	r3, #1
 8002978:	4a1e      	ldr	r2, [pc, #120]	@ (80029f4 <prvAddNewTaskToReadyList+0xd0>)
 800297a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800297c:	4b1d      	ldr	r3, [pc, #116]	@ (80029f4 <prvAddNewTaskToReadyList+0xd0>)
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002988:	4b1b      	ldr	r3, [pc, #108]	@ (80029f8 <prvAddNewTaskToReadyList+0xd4>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	429a      	cmp	r2, r3
 800298e:	d903      	bls.n	8002998 <prvAddNewTaskToReadyList+0x74>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002994:	4a18      	ldr	r2, [pc, #96]	@ (80029f8 <prvAddNewTaskToReadyList+0xd4>)
 8002996:	6013      	str	r3, [r2, #0]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800299c:	4613      	mov	r3, r2
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	4413      	add	r3, r2
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	4a15      	ldr	r2, [pc, #84]	@ (80029fc <prvAddNewTaskToReadyList+0xd8>)
 80029a6:	441a      	add	r2, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	3304      	adds	r3, #4
 80029ac:	4619      	mov	r1, r3
 80029ae:	4610      	mov	r0, r2
 80029b0:	f7ff f843 	bl	8001a3a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80029b4:	f001 fa4a 	bl	8003e4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80029b8:	4b0d      	ldr	r3, [pc, #52]	@ (80029f0 <prvAddNewTaskToReadyList+0xcc>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d00e      	beq.n	80029de <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80029c0:	4b0a      	ldr	r3, [pc, #40]	@ (80029ec <prvAddNewTaskToReadyList+0xc8>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d207      	bcs.n	80029de <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80029ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002a00 <prvAddNewTaskToReadyList+0xdc>)
 80029d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80029d4:	601a      	str	r2, [r3, #0]
 80029d6:	f3bf 8f4f 	dsb	sy
 80029da:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80029de:	bf00      	nop
 80029e0:	3708      	adds	r7, #8
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	20000c28 	.word	0x20000c28
 80029ec:	20000754 	.word	0x20000754
 80029f0:	20000c34 	.word	0x20000c34
 80029f4:	20000c44 	.word	0x20000c44
 80029f8:	20000c30 	.word	0x20000c30
 80029fc:	20000758 	.word	0x20000758
 8002a00:	e000ed04 	.word	0xe000ed04

08002a04 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d018      	beq.n	8002a48 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002a16:	4b14      	ldr	r3, [pc, #80]	@ (8002a68 <vTaskDelay+0x64>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d00b      	beq.n	8002a36 <vTaskDelay+0x32>
	__asm volatile
 8002a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a22:	f383 8811 	msr	BASEPRI, r3
 8002a26:	f3bf 8f6f 	isb	sy
 8002a2a:	f3bf 8f4f 	dsb	sy
 8002a2e:	60bb      	str	r3, [r7, #8]
}
 8002a30:	bf00      	nop
 8002a32:	bf00      	nop
 8002a34:	e7fd      	b.n	8002a32 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002a36:	f000 f883 	bl	8002b40 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002a3a:	2100      	movs	r1, #0
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f000 fcf3 	bl	8003428 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002a42:	f000 f88b 	bl	8002b5c <xTaskResumeAll>
 8002a46:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d107      	bne.n	8002a5e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8002a4e:	4b07      	ldr	r3, [pc, #28]	@ (8002a6c <vTaskDelay+0x68>)
 8002a50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a54:	601a      	str	r2, [r3, #0]
 8002a56:	f3bf 8f4f 	dsb	sy
 8002a5a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002a5e:	bf00      	nop
 8002a60:	3710      	adds	r7, #16
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	20000c50 	.word	0x20000c50
 8002a6c:	e000ed04 	.word	0xe000ed04

08002a70 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b08a      	sub	sp, #40	@ 0x28
 8002a74:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002a76:	2300      	movs	r3, #0
 8002a78:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002a7e:	463a      	mov	r2, r7
 8002a80:	1d39      	adds	r1, r7, #4
 8002a82:	f107 0308 	add.w	r3, r7, #8
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7fe ff76 	bl	8001978 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002a8c:	6839      	ldr	r1, [r7, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	68ba      	ldr	r2, [r7, #8]
 8002a92:	9202      	str	r2, [sp, #8]
 8002a94:	9301      	str	r3, [sp, #4]
 8002a96:	2300      	movs	r3, #0
 8002a98:	9300      	str	r3, [sp, #0]
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	460a      	mov	r2, r1
 8002a9e:	4922      	ldr	r1, [pc, #136]	@ (8002b28 <vTaskStartScheduler+0xb8>)
 8002aa0:	4822      	ldr	r0, [pc, #136]	@ (8002b2c <vTaskStartScheduler+0xbc>)
 8002aa2:	f7ff fe09 	bl	80026b8 <xTaskCreateStatic>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	4a21      	ldr	r2, [pc, #132]	@ (8002b30 <vTaskStartScheduler+0xc0>)
 8002aaa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002aac:	4b20      	ldr	r3, [pc, #128]	@ (8002b30 <vTaskStartScheduler+0xc0>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d002      	beq.n	8002aba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	617b      	str	r3, [r7, #20]
 8002ab8:	e001      	b.n	8002abe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002aba:	2300      	movs	r3, #0
 8002abc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d102      	bne.n	8002aca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8002ac4:	f000 fd04 	bl	80034d0 <xTimerCreateTimerTask>
 8002ac8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d116      	bne.n	8002afe <vTaskStartScheduler+0x8e>
	__asm volatile
 8002ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ad4:	f383 8811 	msr	BASEPRI, r3
 8002ad8:	f3bf 8f6f 	isb	sy
 8002adc:	f3bf 8f4f 	dsb	sy
 8002ae0:	613b      	str	r3, [r7, #16]
}
 8002ae2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002ae4:	4b13      	ldr	r3, [pc, #76]	@ (8002b34 <vTaskStartScheduler+0xc4>)
 8002ae6:	f04f 32ff 	mov.w	r2, #4294967295
 8002aea:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002aec:	4b12      	ldr	r3, [pc, #72]	@ (8002b38 <vTaskStartScheduler+0xc8>)
 8002aee:	2201      	movs	r2, #1
 8002af0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002af2:	4b12      	ldr	r3, [pc, #72]	@ (8002b3c <vTaskStartScheduler+0xcc>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002af8:	f001 f8d2 	bl	8003ca0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002afc:	e00f      	b.n	8002b1e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b04:	d10b      	bne.n	8002b1e <vTaskStartScheduler+0xae>
	__asm volatile
 8002b06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b0a:	f383 8811 	msr	BASEPRI, r3
 8002b0e:	f3bf 8f6f 	isb	sy
 8002b12:	f3bf 8f4f 	dsb	sy
 8002b16:	60fb      	str	r3, [r7, #12]
}
 8002b18:	bf00      	nop
 8002b1a:	bf00      	nop
 8002b1c:	e7fd      	b.n	8002b1a <vTaskStartScheduler+0xaa>
}
 8002b1e:	bf00      	nop
 8002b20:	3718      	adds	r7, #24
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	08004bec 	.word	0x08004bec
 8002b2c:	08003161 	.word	0x08003161
 8002b30:	20000c4c 	.word	0x20000c4c
 8002b34:	20000c48 	.word	0x20000c48
 8002b38:	20000c34 	.word	0x20000c34
 8002b3c:	20000c2c 	.word	0x20000c2c

08002b40 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002b40:	b480      	push	{r7}
 8002b42:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002b44:	4b04      	ldr	r3, [pc, #16]	@ (8002b58 <vTaskSuspendAll+0x18>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	3301      	adds	r3, #1
 8002b4a:	4a03      	ldr	r2, [pc, #12]	@ (8002b58 <vTaskSuspendAll+0x18>)
 8002b4c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8002b4e:	bf00      	nop
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr
 8002b58:	20000c50 	.word	0x20000c50

08002b5c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002b62:	2300      	movs	r3, #0
 8002b64:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002b66:	2300      	movs	r3, #0
 8002b68:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002b6a:	4b42      	ldr	r3, [pc, #264]	@ (8002c74 <xTaskResumeAll+0x118>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d10b      	bne.n	8002b8a <xTaskResumeAll+0x2e>
	__asm volatile
 8002b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b76:	f383 8811 	msr	BASEPRI, r3
 8002b7a:	f3bf 8f6f 	isb	sy
 8002b7e:	f3bf 8f4f 	dsb	sy
 8002b82:	603b      	str	r3, [r7, #0]
}
 8002b84:	bf00      	nop
 8002b86:	bf00      	nop
 8002b88:	e7fd      	b.n	8002b86 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002b8a:	f001 f92d 	bl	8003de8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002b8e:	4b39      	ldr	r3, [pc, #228]	@ (8002c74 <xTaskResumeAll+0x118>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	3b01      	subs	r3, #1
 8002b94:	4a37      	ldr	r2, [pc, #220]	@ (8002c74 <xTaskResumeAll+0x118>)
 8002b96:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002b98:	4b36      	ldr	r3, [pc, #216]	@ (8002c74 <xTaskResumeAll+0x118>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d162      	bne.n	8002c66 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002ba0:	4b35      	ldr	r3, [pc, #212]	@ (8002c78 <xTaskResumeAll+0x11c>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d05e      	beq.n	8002c66 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002ba8:	e02f      	b.n	8002c0a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002baa:	4b34      	ldr	r3, [pc, #208]	@ (8002c7c <xTaskResumeAll+0x120>)
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	3318      	adds	r3, #24
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7fe ff9c 	bl	8001af4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	3304      	adds	r3, #4
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7fe ff97 	bl	8001af4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bca:	4b2d      	ldr	r3, [pc, #180]	@ (8002c80 <xTaskResumeAll+0x124>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d903      	bls.n	8002bda <xTaskResumeAll+0x7e>
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd6:	4a2a      	ldr	r2, [pc, #168]	@ (8002c80 <xTaskResumeAll+0x124>)
 8002bd8:	6013      	str	r3, [r2, #0]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bde:	4613      	mov	r3, r2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	4413      	add	r3, r2
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	4a27      	ldr	r2, [pc, #156]	@ (8002c84 <xTaskResumeAll+0x128>)
 8002be8:	441a      	add	r2, r3
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	3304      	adds	r3, #4
 8002bee:	4619      	mov	r1, r3
 8002bf0:	4610      	mov	r0, r2
 8002bf2:	f7fe ff22 	bl	8001a3a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bfa:	4b23      	ldr	r3, [pc, #140]	@ (8002c88 <xTaskResumeAll+0x12c>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d302      	bcc.n	8002c0a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8002c04:	4b21      	ldr	r3, [pc, #132]	@ (8002c8c <xTaskResumeAll+0x130>)
 8002c06:	2201      	movs	r2, #1
 8002c08:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002c0a:	4b1c      	ldr	r3, [pc, #112]	@ (8002c7c <xTaskResumeAll+0x120>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d1cb      	bne.n	8002baa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d001      	beq.n	8002c1c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002c18:	f000 fb58 	bl	80032cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002c1c:	4b1c      	ldr	r3, [pc, #112]	@ (8002c90 <xTaskResumeAll+0x134>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d010      	beq.n	8002c4a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002c28:	f000 f846 	bl	8002cb8 <xTaskIncrementTick>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d002      	beq.n	8002c38 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8002c32:	4b16      	ldr	r3, [pc, #88]	@ (8002c8c <xTaskResumeAll+0x130>)
 8002c34:	2201      	movs	r2, #1
 8002c36:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	3b01      	subs	r3, #1
 8002c3c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d1f1      	bne.n	8002c28 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8002c44:	4b12      	ldr	r3, [pc, #72]	@ (8002c90 <xTaskResumeAll+0x134>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002c4a:	4b10      	ldr	r3, [pc, #64]	@ (8002c8c <xTaskResumeAll+0x130>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d009      	beq.n	8002c66 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002c52:	2301      	movs	r3, #1
 8002c54:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002c56:	4b0f      	ldr	r3, [pc, #60]	@ (8002c94 <xTaskResumeAll+0x138>)
 8002c58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c5c:	601a      	str	r2, [r3, #0]
 8002c5e:	f3bf 8f4f 	dsb	sy
 8002c62:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002c66:	f001 f8f1 	bl	8003e4c <vPortExitCritical>

	return xAlreadyYielded;
 8002c6a:	68bb      	ldr	r3, [r7, #8]
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3710      	adds	r7, #16
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	20000c50 	.word	0x20000c50
 8002c78:	20000c28 	.word	0x20000c28
 8002c7c:	20000be8 	.word	0x20000be8
 8002c80:	20000c30 	.word	0x20000c30
 8002c84:	20000758 	.word	0x20000758
 8002c88:	20000754 	.word	0x20000754
 8002c8c:	20000c3c 	.word	0x20000c3c
 8002c90:	20000c38 	.word	0x20000c38
 8002c94:	e000ed04 	.word	0xe000ed04

08002c98 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002c9e:	4b05      	ldr	r3, [pc, #20]	@ (8002cb4 <xTaskGetTickCount+0x1c>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002ca4:	687b      	ldr	r3, [r7, #4]
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	370c      	adds	r7, #12
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	20000c2c 	.word	0x20000c2c

08002cb8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002cc2:	4b4f      	ldr	r3, [pc, #316]	@ (8002e00 <xTaskIncrementTick+0x148>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	f040 8090 	bne.w	8002dec <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002ccc:	4b4d      	ldr	r3, [pc, #308]	@ (8002e04 <xTaskIncrementTick+0x14c>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002cd4:	4a4b      	ldr	r2, [pc, #300]	@ (8002e04 <xTaskIncrementTick+0x14c>)
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d121      	bne.n	8002d24 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002ce0:	4b49      	ldr	r3, [pc, #292]	@ (8002e08 <xTaskIncrementTick+0x150>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00b      	beq.n	8002d02 <xTaskIncrementTick+0x4a>
	__asm volatile
 8002cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cee:	f383 8811 	msr	BASEPRI, r3
 8002cf2:	f3bf 8f6f 	isb	sy
 8002cf6:	f3bf 8f4f 	dsb	sy
 8002cfa:	603b      	str	r3, [r7, #0]
}
 8002cfc:	bf00      	nop
 8002cfe:	bf00      	nop
 8002d00:	e7fd      	b.n	8002cfe <xTaskIncrementTick+0x46>
 8002d02:	4b41      	ldr	r3, [pc, #260]	@ (8002e08 <xTaskIncrementTick+0x150>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	60fb      	str	r3, [r7, #12]
 8002d08:	4b40      	ldr	r3, [pc, #256]	@ (8002e0c <xTaskIncrementTick+0x154>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a3e      	ldr	r2, [pc, #248]	@ (8002e08 <xTaskIncrementTick+0x150>)
 8002d0e:	6013      	str	r3, [r2, #0]
 8002d10:	4a3e      	ldr	r2, [pc, #248]	@ (8002e0c <xTaskIncrementTick+0x154>)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6013      	str	r3, [r2, #0]
 8002d16:	4b3e      	ldr	r3, [pc, #248]	@ (8002e10 <xTaskIncrementTick+0x158>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	4a3c      	ldr	r2, [pc, #240]	@ (8002e10 <xTaskIncrementTick+0x158>)
 8002d1e:	6013      	str	r3, [r2, #0]
 8002d20:	f000 fad4 	bl	80032cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002d24:	4b3b      	ldr	r3, [pc, #236]	@ (8002e14 <xTaskIncrementTick+0x15c>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	693a      	ldr	r2, [r7, #16]
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d349      	bcc.n	8002dc2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002d2e:	4b36      	ldr	r3, [pc, #216]	@ (8002e08 <xTaskIncrementTick+0x150>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d104      	bne.n	8002d42 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d38:	4b36      	ldr	r3, [pc, #216]	@ (8002e14 <xTaskIncrementTick+0x15c>)
 8002d3a:	f04f 32ff 	mov.w	r2, #4294967295
 8002d3e:	601a      	str	r2, [r3, #0]
					break;
 8002d40:	e03f      	b.n	8002dc2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d42:	4b31      	ldr	r3, [pc, #196]	@ (8002e08 <xTaskIncrementTick+0x150>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	68db      	ldr	r3, [r3, #12]
 8002d4a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002d52:	693a      	ldr	r2, [r7, #16]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d203      	bcs.n	8002d62 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002d5a:	4a2e      	ldr	r2, [pc, #184]	@ (8002e14 <xTaskIncrementTick+0x15c>)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002d60:	e02f      	b.n	8002dc2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	3304      	adds	r3, #4
 8002d66:	4618      	mov	r0, r3
 8002d68:	f7fe fec4 	bl	8001af4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d004      	beq.n	8002d7e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	3318      	adds	r3, #24
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7fe febb 	bl	8001af4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d82:	4b25      	ldr	r3, [pc, #148]	@ (8002e18 <xTaskIncrementTick+0x160>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d903      	bls.n	8002d92 <xTaskIncrementTick+0xda>
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d8e:	4a22      	ldr	r2, [pc, #136]	@ (8002e18 <xTaskIncrementTick+0x160>)
 8002d90:	6013      	str	r3, [r2, #0]
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d96:	4613      	mov	r3, r2
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	4413      	add	r3, r2
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	4a1f      	ldr	r2, [pc, #124]	@ (8002e1c <xTaskIncrementTick+0x164>)
 8002da0:	441a      	add	r2, r3
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	3304      	adds	r3, #4
 8002da6:	4619      	mov	r1, r3
 8002da8:	4610      	mov	r0, r2
 8002daa:	f7fe fe46 	bl	8001a3a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002db2:	4b1b      	ldr	r3, [pc, #108]	@ (8002e20 <xTaskIncrementTick+0x168>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d3b8      	bcc.n	8002d2e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002dc0:	e7b5      	b.n	8002d2e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002dc2:	4b17      	ldr	r3, [pc, #92]	@ (8002e20 <xTaskIncrementTick+0x168>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dc8:	4914      	ldr	r1, [pc, #80]	@ (8002e1c <xTaskIncrementTick+0x164>)
 8002dca:	4613      	mov	r3, r2
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	4413      	add	r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	440b      	add	r3, r1
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d901      	bls.n	8002dde <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002dde:	4b11      	ldr	r3, [pc, #68]	@ (8002e24 <xTaskIncrementTick+0x16c>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d007      	beq.n	8002df6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8002de6:	2301      	movs	r3, #1
 8002de8:	617b      	str	r3, [r7, #20]
 8002dea:	e004      	b.n	8002df6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002dec:	4b0e      	ldr	r3, [pc, #56]	@ (8002e28 <xTaskIncrementTick+0x170>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	3301      	adds	r3, #1
 8002df2:	4a0d      	ldr	r2, [pc, #52]	@ (8002e28 <xTaskIncrementTick+0x170>)
 8002df4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002df6:	697b      	ldr	r3, [r7, #20]
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3718      	adds	r7, #24
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	20000c50 	.word	0x20000c50
 8002e04:	20000c2c 	.word	0x20000c2c
 8002e08:	20000be0 	.word	0x20000be0
 8002e0c:	20000be4 	.word	0x20000be4
 8002e10:	20000c40 	.word	0x20000c40
 8002e14:	20000c48 	.word	0x20000c48
 8002e18:	20000c30 	.word	0x20000c30
 8002e1c:	20000758 	.word	0x20000758
 8002e20:	20000754 	.word	0x20000754
 8002e24:	20000c3c 	.word	0x20000c3c
 8002e28:	20000c38 	.word	0x20000c38

08002e2c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b085      	sub	sp, #20
 8002e30:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002e32:	4b28      	ldr	r3, [pc, #160]	@ (8002ed4 <vTaskSwitchContext+0xa8>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d003      	beq.n	8002e42 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002e3a:	4b27      	ldr	r3, [pc, #156]	@ (8002ed8 <vTaskSwitchContext+0xac>)
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002e40:	e042      	b.n	8002ec8 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8002e42:	4b25      	ldr	r3, [pc, #148]	@ (8002ed8 <vTaskSwitchContext+0xac>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e48:	4b24      	ldr	r3, [pc, #144]	@ (8002edc <vTaskSwitchContext+0xb0>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	60fb      	str	r3, [r7, #12]
 8002e4e:	e011      	b.n	8002e74 <vTaskSwitchContext+0x48>
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d10b      	bne.n	8002e6e <vTaskSwitchContext+0x42>
	__asm volatile
 8002e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e5a:	f383 8811 	msr	BASEPRI, r3
 8002e5e:	f3bf 8f6f 	isb	sy
 8002e62:	f3bf 8f4f 	dsb	sy
 8002e66:	607b      	str	r3, [r7, #4]
}
 8002e68:	bf00      	nop
 8002e6a:	bf00      	nop
 8002e6c:	e7fd      	b.n	8002e6a <vTaskSwitchContext+0x3e>
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	3b01      	subs	r3, #1
 8002e72:	60fb      	str	r3, [r7, #12]
 8002e74:	491a      	ldr	r1, [pc, #104]	@ (8002ee0 <vTaskSwitchContext+0xb4>)
 8002e76:	68fa      	ldr	r2, [r7, #12]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	4413      	add	r3, r2
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	440b      	add	r3, r1
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d0e3      	beq.n	8002e50 <vTaskSwitchContext+0x24>
 8002e88:	68fa      	ldr	r2, [r7, #12]
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	4413      	add	r3, r2
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	4a13      	ldr	r2, [pc, #76]	@ (8002ee0 <vTaskSwitchContext+0xb4>)
 8002e94:	4413      	add	r3, r2
 8002e96:	60bb      	str	r3, [r7, #8]
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	685a      	ldr	r2, [r3, #4]
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	605a      	str	r2, [r3, #4]
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	685a      	ldr	r2, [r3, #4]
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	3308      	adds	r3, #8
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d104      	bne.n	8002eb8 <vTaskSwitchContext+0x8c>
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	685a      	ldr	r2, [r3, #4]
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	605a      	str	r2, [r3, #4]
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	4a09      	ldr	r2, [pc, #36]	@ (8002ee4 <vTaskSwitchContext+0xb8>)
 8002ec0:	6013      	str	r3, [r2, #0]
 8002ec2:	4a06      	ldr	r2, [pc, #24]	@ (8002edc <vTaskSwitchContext+0xb0>)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6013      	str	r3, [r2, #0]
}
 8002ec8:	bf00      	nop
 8002eca:	3714      	adds	r7, #20
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr
 8002ed4:	20000c50 	.word	0x20000c50
 8002ed8:	20000c3c 	.word	0x20000c3c
 8002edc:	20000c30 	.word	0x20000c30
 8002ee0:	20000758 	.word	0x20000758
 8002ee4:	20000754 	.word	0x20000754

08002ee8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
 8002ef0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d10b      	bne.n	8002f10 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8002ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002efc:	f383 8811 	msr	BASEPRI, r3
 8002f00:	f3bf 8f6f 	isb	sy
 8002f04:	f3bf 8f4f 	dsb	sy
 8002f08:	60fb      	str	r3, [r7, #12]
}
 8002f0a:	bf00      	nop
 8002f0c:	bf00      	nop
 8002f0e:	e7fd      	b.n	8002f0c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002f10:	4b07      	ldr	r3, [pc, #28]	@ (8002f30 <vTaskPlaceOnEventList+0x48>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	3318      	adds	r3, #24
 8002f16:	4619      	mov	r1, r3
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f7fe fdb2 	bl	8001a82 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002f1e:	2101      	movs	r1, #1
 8002f20:	6838      	ldr	r0, [r7, #0]
 8002f22:	f000 fa81 	bl	8003428 <prvAddCurrentTaskToDelayedList>
}
 8002f26:	bf00      	nop
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	20000754 	.word	0x20000754

08002f34 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b086      	sub	sp, #24
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	60b9      	str	r1, [r7, #8]
 8002f3e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d10b      	bne.n	8002f5e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8002f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f4a:	f383 8811 	msr	BASEPRI, r3
 8002f4e:	f3bf 8f6f 	isb	sy
 8002f52:	f3bf 8f4f 	dsb	sy
 8002f56:	617b      	str	r3, [r7, #20]
}
 8002f58:	bf00      	nop
 8002f5a:	bf00      	nop
 8002f5c:	e7fd      	b.n	8002f5a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8002f88 <vTaskPlaceOnEventListRestricted+0x54>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	3318      	adds	r3, #24
 8002f64:	4619      	mov	r1, r3
 8002f66:	68f8      	ldr	r0, [r7, #12]
 8002f68:	f7fe fd67 	bl	8001a3a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d002      	beq.n	8002f78 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8002f72:	f04f 33ff 	mov.w	r3, #4294967295
 8002f76:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002f78:	6879      	ldr	r1, [r7, #4]
 8002f7a:	68b8      	ldr	r0, [r7, #8]
 8002f7c:	f000 fa54 	bl	8003428 <prvAddCurrentTaskToDelayedList>
	}
 8002f80:	bf00      	nop
 8002f82:	3718      	adds	r7, #24
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	20000754 	.word	0x20000754

08002f8c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b086      	sub	sp, #24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d10b      	bne.n	8002fba <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8002fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fa6:	f383 8811 	msr	BASEPRI, r3
 8002faa:	f3bf 8f6f 	isb	sy
 8002fae:	f3bf 8f4f 	dsb	sy
 8002fb2:	60fb      	str	r3, [r7, #12]
}
 8002fb4:	bf00      	nop
 8002fb6:	bf00      	nop
 8002fb8:	e7fd      	b.n	8002fb6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	3318      	adds	r3, #24
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f7fe fd98 	bl	8001af4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800303c <xTaskRemoveFromEventList+0xb0>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d11d      	bne.n	8003008 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	3304      	adds	r3, #4
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7fe fd8f 	bl	8001af4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fda:	4b19      	ldr	r3, [pc, #100]	@ (8003040 <xTaskRemoveFromEventList+0xb4>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d903      	bls.n	8002fea <xTaskRemoveFromEventList+0x5e>
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fe6:	4a16      	ldr	r2, [pc, #88]	@ (8003040 <xTaskRemoveFromEventList+0xb4>)
 8002fe8:	6013      	str	r3, [r2, #0]
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fee:	4613      	mov	r3, r2
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	4413      	add	r3, r2
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	4a13      	ldr	r2, [pc, #76]	@ (8003044 <xTaskRemoveFromEventList+0xb8>)
 8002ff8:	441a      	add	r2, r3
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	3304      	adds	r3, #4
 8002ffe:	4619      	mov	r1, r3
 8003000:	4610      	mov	r0, r2
 8003002:	f7fe fd1a 	bl	8001a3a <vListInsertEnd>
 8003006:	e005      	b.n	8003014 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	3318      	adds	r3, #24
 800300c:	4619      	mov	r1, r3
 800300e:	480e      	ldr	r0, [pc, #56]	@ (8003048 <xTaskRemoveFromEventList+0xbc>)
 8003010:	f7fe fd13 	bl	8001a3a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003018:	4b0c      	ldr	r3, [pc, #48]	@ (800304c <xTaskRemoveFromEventList+0xc0>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800301e:	429a      	cmp	r2, r3
 8003020:	d905      	bls.n	800302e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003022:	2301      	movs	r3, #1
 8003024:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003026:	4b0a      	ldr	r3, [pc, #40]	@ (8003050 <xTaskRemoveFromEventList+0xc4>)
 8003028:	2201      	movs	r2, #1
 800302a:	601a      	str	r2, [r3, #0]
 800302c:	e001      	b.n	8003032 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800302e:	2300      	movs	r3, #0
 8003030:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003032:	697b      	ldr	r3, [r7, #20]
}
 8003034:	4618      	mov	r0, r3
 8003036:	3718      	adds	r7, #24
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}
 800303c:	20000c50 	.word	0x20000c50
 8003040:	20000c30 	.word	0x20000c30
 8003044:	20000758 	.word	0x20000758
 8003048:	20000be8 	.word	0x20000be8
 800304c:	20000754 	.word	0x20000754
 8003050:	20000c3c 	.word	0x20000c3c

08003054 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800305c:	4b06      	ldr	r3, [pc, #24]	@ (8003078 <vTaskInternalSetTimeOutState+0x24>)
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003064:	4b05      	ldr	r3, [pc, #20]	@ (800307c <vTaskInternalSetTimeOutState+0x28>)
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	605a      	str	r2, [r3, #4]
}
 800306c:	bf00      	nop
 800306e:	370c      	adds	r7, #12
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr
 8003078:	20000c40 	.word	0x20000c40
 800307c:	20000c2c 	.word	0x20000c2c

08003080 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b088      	sub	sp, #32
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d10b      	bne.n	80030a8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003094:	f383 8811 	msr	BASEPRI, r3
 8003098:	f3bf 8f6f 	isb	sy
 800309c:	f3bf 8f4f 	dsb	sy
 80030a0:	613b      	str	r3, [r7, #16]
}
 80030a2:	bf00      	nop
 80030a4:	bf00      	nop
 80030a6:	e7fd      	b.n	80030a4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d10b      	bne.n	80030c6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80030ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030b2:	f383 8811 	msr	BASEPRI, r3
 80030b6:	f3bf 8f6f 	isb	sy
 80030ba:	f3bf 8f4f 	dsb	sy
 80030be:	60fb      	str	r3, [r7, #12]
}
 80030c0:	bf00      	nop
 80030c2:	bf00      	nop
 80030c4:	e7fd      	b.n	80030c2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80030c6:	f000 fe8f 	bl	8003de8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80030ca:	4b1d      	ldr	r3, [pc, #116]	@ (8003140 <xTaskCheckForTimeOut+0xc0>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	69ba      	ldr	r2, [r7, #24]
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030e2:	d102      	bne.n	80030ea <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80030e4:	2300      	movs	r3, #0
 80030e6:	61fb      	str	r3, [r7, #28]
 80030e8:	e023      	b.n	8003132 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	4b15      	ldr	r3, [pc, #84]	@ (8003144 <xTaskCheckForTimeOut+0xc4>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d007      	beq.n	8003106 <xTaskCheckForTimeOut+0x86>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	69ba      	ldr	r2, [r7, #24]
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d302      	bcc.n	8003106 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003100:	2301      	movs	r3, #1
 8003102:	61fb      	str	r3, [r7, #28]
 8003104:	e015      	b.n	8003132 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	697a      	ldr	r2, [r7, #20]
 800310c:	429a      	cmp	r2, r3
 800310e:	d20b      	bcs.n	8003128 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	1ad2      	subs	r2, r2, r3
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f7ff ff99 	bl	8003054 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003122:	2300      	movs	r3, #0
 8003124:	61fb      	str	r3, [r7, #28]
 8003126:	e004      	b.n	8003132 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	2200      	movs	r2, #0
 800312c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800312e:	2301      	movs	r3, #1
 8003130:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003132:	f000 fe8b 	bl	8003e4c <vPortExitCritical>

	return xReturn;
 8003136:	69fb      	ldr	r3, [r7, #28]
}
 8003138:	4618      	mov	r0, r3
 800313a:	3720      	adds	r7, #32
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	20000c2c 	.word	0x20000c2c
 8003144:	20000c40 	.word	0x20000c40

08003148 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800314c:	4b03      	ldr	r3, [pc, #12]	@ (800315c <vTaskMissedYield+0x14>)
 800314e:	2201      	movs	r2, #1
 8003150:	601a      	str	r2, [r3, #0]
}
 8003152:	bf00      	nop
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr
 800315c:	20000c3c 	.word	0x20000c3c

08003160 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003168:	f000 f852 	bl	8003210 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800316c:	4b06      	ldr	r3, [pc, #24]	@ (8003188 <prvIdleTask+0x28>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d9f9      	bls.n	8003168 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003174:	4b05      	ldr	r3, [pc, #20]	@ (800318c <prvIdleTask+0x2c>)
 8003176:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800317a:	601a      	str	r2, [r3, #0]
 800317c:	f3bf 8f4f 	dsb	sy
 8003180:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003184:	e7f0      	b.n	8003168 <prvIdleTask+0x8>
 8003186:	bf00      	nop
 8003188:	20000758 	.word	0x20000758
 800318c:	e000ed04 	.word	0xe000ed04

08003190 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003196:	2300      	movs	r3, #0
 8003198:	607b      	str	r3, [r7, #4]
 800319a:	e00c      	b.n	80031b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	4613      	mov	r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	4413      	add	r3, r2
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	4a12      	ldr	r2, [pc, #72]	@ (80031f0 <prvInitialiseTaskLists+0x60>)
 80031a8:	4413      	add	r3, r2
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7fe fc18 	bl	80019e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	3301      	adds	r3, #1
 80031b4:	607b      	str	r3, [r7, #4]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2b37      	cmp	r3, #55	@ 0x37
 80031ba:	d9ef      	bls.n	800319c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80031bc:	480d      	ldr	r0, [pc, #52]	@ (80031f4 <prvInitialiseTaskLists+0x64>)
 80031be:	f7fe fc0f 	bl	80019e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80031c2:	480d      	ldr	r0, [pc, #52]	@ (80031f8 <prvInitialiseTaskLists+0x68>)
 80031c4:	f7fe fc0c 	bl	80019e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80031c8:	480c      	ldr	r0, [pc, #48]	@ (80031fc <prvInitialiseTaskLists+0x6c>)
 80031ca:	f7fe fc09 	bl	80019e0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80031ce:	480c      	ldr	r0, [pc, #48]	@ (8003200 <prvInitialiseTaskLists+0x70>)
 80031d0:	f7fe fc06 	bl	80019e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80031d4:	480b      	ldr	r0, [pc, #44]	@ (8003204 <prvInitialiseTaskLists+0x74>)
 80031d6:	f7fe fc03 	bl	80019e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80031da:	4b0b      	ldr	r3, [pc, #44]	@ (8003208 <prvInitialiseTaskLists+0x78>)
 80031dc:	4a05      	ldr	r2, [pc, #20]	@ (80031f4 <prvInitialiseTaskLists+0x64>)
 80031de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80031e0:	4b0a      	ldr	r3, [pc, #40]	@ (800320c <prvInitialiseTaskLists+0x7c>)
 80031e2:	4a05      	ldr	r2, [pc, #20]	@ (80031f8 <prvInitialiseTaskLists+0x68>)
 80031e4:	601a      	str	r2, [r3, #0]
}
 80031e6:	bf00      	nop
 80031e8:	3708      	adds	r7, #8
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	20000758 	.word	0x20000758
 80031f4:	20000bb8 	.word	0x20000bb8
 80031f8:	20000bcc 	.word	0x20000bcc
 80031fc:	20000be8 	.word	0x20000be8
 8003200:	20000bfc 	.word	0x20000bfc
 8003204:	20000c14 	.word	0x20000c14
 8003208:	20000be0 	.word	0x20000be0
 800320c:	20000be4 	.word	0x20000be4

08003210 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b082      	sub	sp, #8
 8003214:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003216:	e019      	b.n	800324c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003218:	f000 fde6 	bl	8003de8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800321c:	4b10      	ldr	r3, [pc, #64]	@ (8003260 <prvCheckTasksWaitingTermination+0x50>)
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	3304      	adds	r3, #4
 8003228:	4618      	mov	r0, r3
 800322a:	f7fe fc63 	bl	8001af4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800322e:	4b0d      	ldr	r3, [pc, #52]	@ (8003264 <prvCheckTasksWaitingTermination+0x54>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	3b01      	subs	r3, #1
 8003234:	4a0b      	ldr	r2, [pc, #44]	@ (8003264 <prvCheckTasksWaitingTermination+0x54>)
 8003236:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003238:	4b0b      	ldr	r3, [pc, #44]	@ (8003268 <prvCheckTasksWaitingTermination+0x58>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	3b01      	subs	r3, #1
 800323e:	4a0a      	ldr	r2, [pc, #40]	@ (8003268 <prvCheckTasksWaitingTermination+0x58>)
 8003240:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003242:	f000 fe03 	bl	8003e4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f000 f810 	bl	800326c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800324c:	4b06      	ldr	r3, [pc, #24]	@ (8003268 <prvCheckTasksWaitingTermination+0x58>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d1e1      	bne.n	8003218 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003254:	bf00      	nop
 8003256:	bf00      	nop
 8003258:	3708      	adds	r7, #8
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	20000bfc 	.word	0x20000bfc
 8003264:	20000c28 	.word	0x20000c28
 8003268:	20000c10 	.word	0x20000c10

0800326c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800327a:	2b00      	cmp	r3, #0
 800327c:	d108      	bne.n	8003290 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003282:	4618      	mov	r0, r3
 8003284:	f000 ffa0 	bl	80041c8 <vPortFree>
				vPortFree( pxTCB );
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f000 ff9d 	bl	80041c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800328e:	e019      	b.n	80032c4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003296:	2b01      	cmp	r3, #1
 8003298:	d103      	bne.n	80032a2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f000 ff94 	bl	80041c8 <vPortFree>
	}
 80032a0:	e010      	b.n	80032c4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d00b      	beq.n	80032c4 <prvDeleteTCB+0x58>
	__asm volatile
 80032ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032b0:	f383 8811 	msr	BASEPRI, r3
 80032b4:	f3bf 8f6f 	isb	sy
 80032b8:	f3bf 8f4f 	dsb	sy
 80032bc:	60fb      	str	r3, [r7, #12]
}
 80032be:	bf00      	nop
 80032c0:	bf00      	nop
 80032c2:	e7fd      	b.n	80032c0 <prvDeleteTCB+0x54>
	}
 80032c4:	bf00      	nop
 80032c6:	3710      	adds	r7, #16
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}

080032cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80032cc:	b480      	push	{r7}
 80032ce:	b083      	sub	sp, #12
 80032d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80032d2:	4b0c      	ldr	r3, [pc, #48]	@ (8003304 <prvResetNextTaskUnblockTime+0x38>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d104      	bne.n	80032e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80032dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003308 <prvResetNextTaskUnblockTime+0x3c>)
 80032de:	f04f 32ff 	mov.w	r2, #4294967295
 80032e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80032e4:	e008      	b.n	80032f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032e6:	4b07      	ldr	r3, [pc, #28]	@ (8003304 <prvResetNextTaskUnblockTime+0x38>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	4a04      	ldr	r2, [pc, #16]	@ (8003308 <prvResetNextTaskUnblockTime+0x3c>)
 80032f6:	6013      	str	r3, [r2, #0]
}
 80032f8:	bf00      	nop
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr
 8003304:	20000be0 	.word	0x20000be0
 8003308:	20000c48 	.word	0x20000c48

0800330c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003312:	4b0b      	ldr	r3, [pc, #44]	@ (8003340 <xTaskGetSchedulerState+0x34>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d102      	bne.n	8003320 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800331a:	2301      	movs	r3, #1
 800331c:	607b      	str	r3, [r7, #4]
 800331e:	e008      	b.n	8003332 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003320:	4b08      	ldr	r3, [pc, #32]	@ (8003344 <xTaskGetSchedulerState+0x38>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d102      	bne.n	800332e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003328:	2302      	movs	r3, #2
 800332a:	607b      	str	r3, [r7, #4]
 800332c:	e001      	b.n	8003332 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800332e:	2300      	movs	r3, #0
 8003330:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003332:	687b      	ldr	r3, [r7, #4]
	}
 8003334:	4618      	mov	r0, r3
 8003336:	370c      	adds	r7, #12
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr
 8003340:	20000c34 	.word	0x20000c34
 8003344:	20000c50 	.word	0x20000c50

08003348 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003348:	b580      	push	{r7, lr}
 800334a:	b086      	sub	sp, #24
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003354:	2300      	movs	r3, #0
 8003356:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d058      	beq.n	8003410 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800335e:	4b2f      	ldr	r3, [pc, #188]	@ (800341c <xTaskPriorityDisinherit+0xd4>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	429a      	cmp	r2, r3
 8003366:	d00b      	beq.n	8003380 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8003368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800336c:	f383 8811 	msr	BASEPRI, r3
 8003370:	f3bf 8f6f 	isb	sy
 8003374:	f3bf 8f4f 	dsb	sy
 8003378:	60fb      	str	r3, [r7, #12]
}
 800337a:	bf00      	nop
 800337c:	bf00      	nop
 800337e:	e7fd      	b.n	800337c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003384:	2b00      	cmp	r3, #0
 8003386:	d10b      	bne.n	80033a0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8003388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800338c:	f383 8811 	msr	BASEPRI, r3
 8003390:	f3bf 8f6f 	isb	sy
 8003394:	f3bf 8f4f 	dsb	sy
 8003398:	60bb      	str	r3, [r7, #8]
}
 800339a:	bf00      	nop
 800339c:	bf00      	nop
 800339e:	e7fd      	b.n	800339c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033a4:	1e5a      	subs	r2, r3, #1
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d02c      	beq.n	8003410 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d128      	bne.n	8003410 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	3304      	adds	r3, #4
 80033c2:	4618      	mov	r0, r3
 80033c4:	f7fe fb96 	bl	8001af4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033d4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033e0:	4b0f      	ldr	r3, [pc, #60]	@ (8003420 <xTaskPriorityDisinherit+0xd8>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d903      	bls.n	80033f0 <xTaskPriorityDisinherit+0xa8>
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ec:	4a0c      	ldr	r2, [pc, #48]	@ (8003420 <xTaskPriorityDisinherit+0xd8>)
 80033ee:	6013      	str	r3, [r2, #0]
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033f4:	4613      	mov	r3, r2
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	4413      	add	r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	4a09      	ldr	r2, [pc, #36]	@ (8003424 <xTaskPriorityDisinherit+0xdc>)
 80033fe:	441a      	add	r2, r3
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	3304      	adds	r3, #4
 8003404:	4619      	mov	r1, r3
 8003406:	4610      	mov	r0, r2
 8003408:	f7fe fb17 	bl	8001a3a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800340c:	2301      	movs	r3, #1
 800340e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003410:	697b      	ldr	r3, [r7, #20]
	}
 8003412:	4618      	mov	r0, r3
 8003414:	3718      	adds	r7, #24
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	20000754 	.word	0x20000754
 8003420:	20000c30 	.word	0x20000c30
 8003424:	20000758 	.word	0x20000758

08003428 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b084      	sub	sp, #16
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003432:	4b21      	ldr	r3, [pc, #132]	@ (80034b8 <prvAddCurrentTaskToDelayedList+0x90>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003438:	4b20      	ldr	r3, [pc, #128]	@ (80034bc <prvAddCurrentTaskToDelayedList+0x94>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	3304      	adds	r3, #4
 800343e:	4618      	mov	r0, r3
 8003440:	f7fe fb58 	bl	8001af4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800344a:	d10a      	bne.n	8003462 <prvAddCurrentTaskToDelayedList+0x3a>
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d007      	beq.n	8003462 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003452:	4b1a      	ldr	r3, [pc, #104]	@ (80034bc <prvAddCurrentTaskToDelayedList+0x94>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	3304      	adds	r3, #4
 8003458:	4619      	mov	r1, r3
 800345a:	4819      	ldr	r0, [pc, #100]	@ (80034c0 <prvAddCurrentTaskToDelayedList+0x98>)
 800345c:	f7fe faed 	bl	8001a3a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003460:	e026      	b.n	80034b0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003462:	68fa      	ldr	r2, [r7, #12]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	4413      	add	r3, r2
 8003468:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800346a:	4b14      	ldr	r3, [pc, #80]	@ (80034bc <prvAddCurrentTaskToDelayedList+0x94>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	68ba      	ldr	r2, [r7, #8]
 8003470:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003472:	68ba      	ldr	r2, [r7, #8]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	429a      	cmp	r2, r3
 8003478:	d209      	bcs.n	800348e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800347a:	4b12      	ldr	r3, [pc, #72]	@ (80034c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	4b0f      	ldr	r3, [pc, #60]	@ (80034bc <prvAddCurrentTaskToDelayedList+0x94>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	3304      	adds	r3, #4
 8003484:	4619      	mov	r1, r3
 8003486:	4610      	mov	r0, r2
 8003488:	f7fe fafb 	bl	8001a82 <vListInsert>
}
 800348c:	e010      	b.n	80034b0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800348e:	4b0e      	ldr	r3, [pc, #56]	@ (80034c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	4b0a      	ldr	r3, [pc, #40]	@ (80034bc <prvAddCurrentTaskToDelayedList+0x94>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	3304      	adds	r3, #4
 8003498:	4619      	mov	r1, r3
 800349a:	4610      	mov	r0, r2
 800349c:	f7fe faf1 	bl	8001a82 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80034a0:	4b0a      	ldr	r3, [pc, #40]	@ (80034cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	68ba      	ldr	r2, [r7, #8]
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d202      	bcs.n	80034b0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80034aa:	4a08      	ldr	r2, [pc, #32]	@ (80034cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	6013      	str	r3, [r2, #0]
}
 80034b0:	bf00      	nop
 80034b2:	3710      	adds	r7, #16
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	20000c2c 	.word	0x20000c2c
 80034bc:	20000754 	.word	0x20000754
 80034c0:	20000c14 	.word	0x20000c14
 80034c4:	20000be4 	.word	0x20000be4
 80034c8:	20000be0 	.word	0x20000be0
 80034cc:	20000c48 	.word	0x20000c48

080034d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b08a      	sub	sp, #40	@ 0x28
 80034d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80034d6:	2300      	movs	r3, #0
 80034d8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80034da:	f000 fb13 	bl	8003b04 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80034de:	4b1d      	ldr	r3, [pc, #116]	@ (8003554 <xTimerCreateTimerTask+0x84>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d021      	beq.n	800352a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80034e6:	2300      	movs	r3, #0
 80034e8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80034ea:	2300      	movs	r3, #0
 80034ec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80034ee:	1d3a      	adds	r2, r7, #4
 80034f0:	f107 0108 	add.w	r1, r7, #8
 80034f4:	f107 030c 	add.w	r3, r7, #12
 80034f8:	4618      	mov	r0, r3
 80034fa:	f7fe fa57 	bl	80019ac <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80034fe:	6879      	ldr	r1, [r7, #4]
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	68fa      	ldr	r2, [r7, #12]
 8003504:	9202      	str	r2, [sp, #8]
 8003506:	9301      	str	r3, [sp, #4]
 8003508:	2302      	movs	r3, #2
 800350a:	9300      	str	r3, [sp, #0]
 800350c:	2300      	movs	r3, #0
 800350e:	460a      	mov	r2, r1
 8003510:	4911      	ldr	r1, [pc, #68]	@ (8003558 <xTimerCreateTimerTask+0x88>)
 8003512:	4812      	ldr	r0, [pc, #72]	@ (800355c <xTimerCreateTimerTask+0x8c>)
 8003514:	f7ff f8d0 	bl	80026b8 <xTaskCreateStatic>
 8003518:	4603      	mov	r3, r0
 800351a:	4a11      	ldr	r2, [pc, #68]	@ (8003560 <xTimerCreateTimerTask+0x90>)
 800351c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800351e:	4b10      	ldr	r3, [pc, #64]	@ (8003560 <xTimerCreateTimerTask+0x90>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d001      	beq.n	800352a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003526:	2301      	movs	r3, #1
 8003528:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d10b      	bne.n	8003548 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8003530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003534:	f383 8811 	msr	BASEPRI, r3
 8003538:	f3bf 8f6f 	isb	sy
 800353c:	f3bf 8f4f 	dsb	sy
 8003540:	613b      	str	r3, [r7, #16]
}
 8003542:	bf00      	nop
 8003544:	bf00      	nop
 8003546:	e7fd      	b.n	8003544 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8003548:	697b      	ldr	r3, [r7, #20]
}
 800354a:	4618      	mov	r0, r3
 800354c:	3718      	adds	r7, #24
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	20000c84 	.word	0x20000c84
 8003558:	08004bf4 	.word	0x08004bf4
 800355c:	0800369d 	.word	0x0800369d
 8003560:	20000c88 	.word	0x20000c88

08003564 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b08a      	sub	sp, #40	@ 0x28
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
 8003570:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003572:	2300      	movs	r3, #0
 8003574:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d10b      	bne.n	8003594 <xTimerGenericCommand+0x30>
	__asm volatile
 800357c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003580:	f383 8811 	msr	BASEPRI, r3
 8003584:	f3bf 8f6f 	isb	sy
 8003588:	f3bf 8f4f 	dsb	sy
 800358c:	623b      	str	r3, [r7, #32]
}
 800358e:	bf00      	nop
 8003590:	bf00      	nop
 8003592:	e7fd      	b.n	8003590 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003594:	4b19      	ldr	r3, [pc, #100]	@ (80035fc <xTimerGenericCommand+0x98>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d02a      	beq.n	80035f2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	2b05      	cmp	r3, #5
 80035ac:	dc18      	bgt.n	80035e0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80035ae:	f7ff fead 	bl	800330c <xTaskGetSchedulerState>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	d109      	bne.n	80035cc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80035b8:	4b10      	ldr	r3, [pc, #64]	@ (80035fc <xTimerGenericCommand+0x98>)
 80035ba:	6818      	ldr	r0, [r3, #0]
 80035bc:	f107 0110 	add.w	r1, r7, #16
 80035c0:	2300      	movs	r3, #0
 80035c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035c4:	f7fe fc06 	bl	8001dd4 <xQueueGenericSend>
 80035c8:	6278      	str	r0, [r7, #36]	@ 0x24
 80035ca:	e012      	b.n	80035f2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80035cc:	4b0b      	ldr	r3, [pc, #44]	@ (80035fc <xTimerGenericCommand+0x98>)
 80035ce:	6818      	ldr	r0, [r3, #0]
 80035d0:	f107 0110 	add.w	r1, r7, #16
 80035d4:	2300      	movs	r3, #0
 80035d6:	2200      	movs	r2, #0
 80035d8:	f7fe fbfc 	bl	8001dd4 <xQueueGenericSend>
 80035dc:	6278      	str	r0, [r7, #36]	@ 0x24
 80035de:	e008      	b.n	80035f2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80035e0:	4b06      	ldr	r3, [pc, #24]	@ (80035fc <xTimerGenericCommand+0x98>)
 80035e2:	6818      	ldr	r0, [r3, #0]
 80035e4:	f107 0110 	add.w	r1, r7, #16
 80035e8:	2300      	movs	r3, #0
 80035ea:	683a      	ldr	r2, [r7, #0]
 80035ec:	f7fe fcf4 	bl	8001fd8 <xQueueGenericSendFromISR>
 80035f0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80035f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3728      	adds	r7, #40	@ 0x28
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}
 80035fc:	20000c84 	.word	0x20000c84

08003600 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b088      	sub	sp, #32
 8003604:	af02      	add	r7, sp, #8
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800360a:	4b23      	ldr	r3, [pc, #140]	@ (8003698 <prvProcessExpiredTimer+0x98>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	3304      	adds	r3, #4
 8003618:	4618      	mov	r0, r3
 800361a:	f7fe fa6b 	bl	8001af4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003624:	f003 0304 	and.w	r3, r3, #4
 8003628:	2b00      	cmp	r3, #0
 800362a:	d023      	beq.n	8003674 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	699a      	ldr	r2, [r3, #24]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	18d1      	adds	r1, r2, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	683a      	ldr	r2, [r7, #0]
 8003638:	6978      	ldr	r0, [r7, #20]
 800363a:	f000 f8d5 	bl	80037e8 <prvInsertTimerInActiveList>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d020      	beq.n	8003686 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003644:	2300      	movs	r3, #0
 8003646:	9300      	str	r3, [sp, #0]
 8003648:	2300      	movs	r3, #0
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	2100      	movs	r1, #0
 800364e:	6978      	ldr	r0, [r7, #20]
 8003650:	f7ff ff88 	bl	8003564 <xTimerGenericCommand>
 8003654:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d114      	bne.n	8003686 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800365c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003660:	f383 8811 	msr	BASEPRI, r3
 8003664:	f3bf 8f6f 	isb	sy
 8003668:	f3bf 8f4f 	dsb	sy
 800366c:	60fb      	str	r3, [r7, #12]
}
 800366e:	bf00      	nop
 8003670:	bf00      	nop
 8003672:	e7fd      	b.n	8003670 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800367a:	f023 0301 	bic.w	r3, r3, #1
 800367e:	b2da      	uxtb	r2, r3
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	6a1b      	ldr	r3, [r3, #32]
 800368a:	6978      	ldr	r0, [r7, #20]
 800368c:	4798      	blx	r3
}
 800368e:	bf00      	nop
 8003690:	3718      	adds	r7, #24
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	20000c7c 	.word	0x20000c7c

0800369c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80036a4:	f107 0308 	add.w	r3, r7, #8
 80036a8:	4618      	mov	r0, r3
 80036aa:	f000 f859 	bl	8003760 <prvGetNextExpireTime>
 80036ae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	4619      	mov	r1, r3
 80036b4:	68f8      	ldr	r0, [r7, #12]
 80036b6:	f000 f805 	bl	80036c4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80036ba:	f000 f8d7 	bl	800386c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80036be:	bf00      	nop
 80036c0:	e7f0      	b.n	80036a4 <prvTimerTask+0x8>
	...

080036c4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b084      	sub	sp, #16
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80036ce:	f7ff fa37 	bl	8002b40 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80036d2:	f107 0308 	add.w	r3, r7, #8
 80036d6:	4618      	mov	r0, r3
 80036d8:	f000 f866 	bl	80037a8 <prvSampleTimeNow>
 80036dc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d130      	bne.n	8003746 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d10a      	bne.n	8003700 <prvProcessTimerOrBlockTask+0x3c>
 80036ea:	687a      	ldr	r2, [r7, #4]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	429a      	cmp	r2, r3
 80036f0:	d806      	bhi.n	8003700 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80036f2:	f7ff fa33 	bl	8002b5c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80036f6:	68f9      	ldr	r1, [r7, #12]
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f7ff ff81 	bl	8003600 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80036fe:	e024      	b.n	800374a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d008      	beq.n	8003718 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003706:	4b13      	ldr	r3, [pc, #76]	@ (8003754 <prvProcessTimerOrBlockTask+0x90>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d101      	bne.n	8003714 <prvProcessTimerOrBlockTask+0x50>
 8003710:	2301      	movs	r3, #1
 8003712:	e000      	b.n	8003716 <prvProcessTimerOrBlockTask+0x52>
 8003714:	2300      	movs	r3, #0
 8003716:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003718:	4b0f      	ldr	r3, [pc, #60]	@ (8003758 <prvProcessTimerOrBlockTask+0x94>)
 800371a:	6818      	ldr	r0, [r3, #0]
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	683a      	ldr	r2, [r7, #0]
 8003724:	4619      	mov	r1, r3
 8003726:	f7fe ff93 	bl	8002650 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800372a:	f7ff fa17 	bl	8002b5c <xTaskResumeAll>
 800372e:	4603      	mov	r3, r0
 8003730:	2b00      	cmp	r3, #0
 8003732:	d10a      	bne.n	800374a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003734:	4b09      	ldr	r3, [pc, #36]	@ (800375c <prvProcessTimerOrBlockTask+0x98>)
 8003736:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800373a:	601a      	str	r2, [r3, #0]
 800373c:	f3bf 8f4f 	dsb	sy
 8003740:	f3bf 8f6f 	isb	sy
}
 8003744:	e001      	b.n	800374a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003746:	f7ff fa09 	bl	8002b5c <xTaskResumeAll>
}
 800374a:	bf00      	nop
 800374c:	3710      	adds	r7, #16
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	20000c80 	.word	0x20000c80
 8003758:	20000c84 	.word	0x20000c84
 800375c:	e000ed04 	.word	0xe000ed04

08003760 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003760:	b480      	push	{r7}
 8003762:	b085      	sub	sp, #20
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003768:	4b0e      	ldr	r3, [pc, #56]	@ (80037a4 <prvGetNextExpireTime+0x44>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d101      	bne.n	8003776 <prvGetNextExpireTime+0x16>
 8003772:	2201      	movs	r2, #1
 8003774:	e000      	b.n	8003778 <prvGetNextExpireTime+0x18>
 8003776:	2200      	movs	r2, #0
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d105      	bne.n	8003790 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003784:	4b07      	ldr	r3, [pc, #28]	@ (80037a4 <prvGetNextExpireTime+0x44>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	60fb      	str	r3, [r7, #12]
 800378e:	e001      	b.n	8003794 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003790:	2300      	movs	r3, #0
 8003792:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003794:	68fb      	ldr	r3, [r7, #12]
}
 8003796:	4618      	mov	r0, r3
 8003798:	3714      	adds	r7, #20
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	20000c7c 	.word	0x20000c7c

080037a8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80037b0:	f7ff fa72 	bl	8002c98 <xTaskGetTickCount>
 80037b4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80037b6:	4b0b      	ldr	r3, [pc, #44]	@ (80037e4 <prvSampleTimeNow+0x3c>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68fa      	ldr	r2, [r7, #12]
 80037bc:	429a      	cmp	r2, r3
 80037be:	d205      	bcs.n	80037cc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80037c0:	f000 f93a 	bl	8003a38 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	601a      	str	r2, [r3, #0]
 80037ca:	e002      	b.n	80037d2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80037d2:	4a04      	ldr	r2, [pc, #16]	@ (80037e4 <prvSampleTimeNow+0x3c>)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80037d8:	68fb      	ldr	r3, [r7, #12]
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	20000c8c 	.word	0x20000c8c

080037e8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b086      	sub	sp, #24
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	60b9      	str	r1, [r7, #8]
 80037f2:	607a      	str	r2, [r7, #4]
 80037f4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80037f6:	2300      	movs	r3, #0
 80037f8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	68ba      	ldr	r2, [r7, #8]
 80037fe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	68fa      	ldr	r2, [r7, #12]
 8003804:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	429a      	cmp	r2, r3
 800380c:	d812      	bhi.n	8003834 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	1ad2      	subs	r2, r2, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	699b      	ldr	r3, [r3, #24]
 8003818:	429a      	cmp	r2, r3
 800381a:	d302      	bcc.n	8003822 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800381c:	2301      	movs	r3, #1
 800381e:	617b      	str	r3, [r7, #20]
 8003820:	e01b      	b.n	800385a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003822:	4b10      	ldr	r3, [pc, #64]	@ (8003864 <prvInsertTimerInActiveList+0x7c>)
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	3304      	adds	r3, #4
 800382a:	4619      	mov	r1, r3
 800382c:	4610      	mov	r0, r2
 800382e:	f7fe f928 	bl	8001a82 <vListInsert>
 8003832:	e012      	b.n	800385a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003834:	687a      	ldr	r2, [r7, #4]
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	429a      	cmp	r2, r3
 800383a:	d206      	bcs.n	800384a <prvInsertTimerInActiveList+0x62>
 800383c:	68ba      	ldr	r2, [r7, #8]
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	429a      	cmp	r2, r3
 8003842:	d302      	bcc.n	800384a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003844:	2301      	movs	r3, #1
 8003846:	617b      	str	r3, [r7, #20]
 8003848:	e007      	b.n	800385a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800384a:	4b07      	ldr	r3, [pc, #28]	@ (8003868 <prvInsertTimerInActiveList+0x80>)
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	3304      	adds	r3, #4
 8003852:	4619      	mov	r1, r3
 8003854:	4610      	mov	r0, r2
 8003856:	f7fe f914 	bl	8001a82 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800385a:	697b      	ldr	r3, [r7, #20]
}
 800385c:	4618      	mov	r0, r3
 800385e:	3718      	adds	r7, #24
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}
 8003864:	20000c80 	.word	0x20000c80
 8003868:	20000c7c 	.word	0x20000c7c

0800386c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b08e      	sub	sp, #56	@ 0x38
 8003870:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003872:	e0ce      	b.n	8003a12 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2b00      	cmp	r3, #0
 8003878:	da19      	bge.n	80038ae <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800387a:	1d3b      	adds	r3, r7, #4
 800387c:	3304      	adds	r3, #4
 800387e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003882:	2b00      	cmp	r3, #0
 8003884:	d10b      	bne.n	800389e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8003886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800388a:	f383 8811 	msr	BASEPRI, r3
 800388e:	f3bf 8f6f 	isb	sy
 8003892:	f3bf 8f4f 	dsb	sy
 8003896:	61fb      	str	r3, [r7, #28]
}
 8003898:	bf00      	nop
 800389a:	bf00      	nop
 800389c:	e7fd      	b.n	800389a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800389e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038a4:	6850      	ldr	r0, [r2, #4]
 80038a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038a8:	6892      	ldr	r2, [r2, #8]
 80038aa:	4611      	mov	r1, r2
 80038ac:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	f2c0 80ae 	blt.w	8003a12 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80038ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038bc:	695b      	ldr	r3, [r3, #20]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d004      	beq.n	80038cc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80038c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038c4:	3304      	adds	r3, #4
 80038c6:	4618      	mov	r0, r3
 80038c8:	f7fe f914 	bl	8001af4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80038cc:	463b      	mov	r3, r7
 80038ce:	4618      	mov	r0, r3
 80038d0:	f7ff ff6a 	bl	80037a8 <prvSampleTimeNow>
 80038d4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2b09      	cmp	r3, #9
 80038da:	f200 8097 	bhi.w	8003a0c <prvProcessReceivedCommands+0x1a0>
 80038de:	a201      	add	r2, pc, #4	@ (adr r2, 80038e4 <prvProcessReceivedCommands+0x78>)
 80038e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038e4:	0800390d 	.word	0x0800390d
 80038e8:	0800390d 	.word	0x0800390d
 80038ec:	0800390d 	.word	0x0800390d
 80038f0:	08003983 	.word	0x08003983
 80038f4:	08003997 	.word	0x08003997
 80038f8:	080039e3 	.word	0x080039e3
 80038fc:	0800390d 	.word	0x0800390d
 8003900:	0800390d 	.word	0x0800390d
 8003904:	08003983 	.word	0x08003983
 8003908:	08003997 	.word	0x08003997
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800390c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800390e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003912:	f043 0301 	orr.w	r3, r3, #1
 8003916:	b2da      	uxtb	r2, r3
 8003918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800391a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800391e:	68ba      	ldr	r2, [r7, #8]
 8003920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003922:	699b      	ldr	r3, [r3, #24]
 8003924:	18d1      	adds	r1, r2, r3
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800392a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800392c:	f7ff ff5c 	bl	80037e8 <prvInsertTimerInActiveList>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d06c      	beq.n	8003a10 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003938:	6a1b      	ldr	r3, [r3, #32]
 800393a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800393c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800393e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003940:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003944:	f003 0304 	and.w	r3, r3, #4
 8003948:	2b00      	cmp	r3, #0
 800394a:	d061      	beq.n	8003a10 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800394c:	68ba      	ldr	r2, [r7, #8]
 800394e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003950:	699b      	ldr	r3, [r3, #24]
 8003952:	441a      	add	r2, r3
 8003954:	2300      	movs	r3, #0
 8003956:	9300      	str	r3, [sp, #0]
 8003958:	2300      	movs	r3, #0
 800395a:	2100      	movs	r1, #0
 800395c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800395e:	f7ff fe01 	bl	8003564 <xTimerGenericCommand>
 8003962:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003964:	6a3b      	ldr	r3, [r7, #32]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d152      	bne.n	8003a10 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800396a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800396e:	f383 8811 	msr	BASEPRI, r3
 8003972:	f3bf 8f6f 	isb	sy
 8003976:	f3bf 8f4f 	dsb	sy
 800397a:	61bb      	str	r3, [r7, #24]
}
 800397c:	bf00      	nop
 800397e:	bf00      	nop
 8003980:	e7fd      	b.n	800397e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003984:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003988:	f023 0301 	bic.w	r3, r3, #1
 800398c:	b2da      	uxtb	r2, r3
 800398e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003990:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8003994:	e03d      	b.n	8003a12 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003998:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800399c:	f043 0301 	orr.w	r3, r3, #1
 80039a0:	b2da      	uxtb	r2, r3
 80039a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039a4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80039a8:	68ba      	ldr	r2, [r7, #8]
 80039aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ac:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80039ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039b0:	699b      	ldr	r3, [r3, #24]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d10b      	bne.n	80039ce <prvProcessReceivedCommands+0x162>
	__asm volatile
 80039b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039ba:	f383 8811 	msr	BASEPRI, r3
 80039be:	f3bf 8f6f 	isb	sy
 80039c2:	f3bf 8f4f 	dsb	sy
 80039c6:	617b      	str	r3, [r7, #20]
}
 80039c8:	bf00      	nop
 80039ca:	bf00      	nop
 80039cc:	e7fd      	b.n	80039ca <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80039ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039d0:	699a      	ldr	r2, [r3, #24]
 80039d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d4:	18d1      	adds	r1, r2, r3
 80039d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80039dc:	f7ff ff04 	bl	80037e8 <prvInsertTimerInActiveList>
					break;
 80039e0:	e017      	b.n	8003a12 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80039e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80039e8:	f003 0302 	and.w	r3, r3, #2
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d103      	bne.n	80039f8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80039f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80039f2:	f000 fbe9 	bl	80041c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80039f6:	e00c      	b.n	8003a12 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80039f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80039fe:	f023 0301 	bic.w	r3, r3, #1
 8003a02:	b2da      	uxtb	r2, r3
 8003a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a06:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8003a0a:	e002      	b.n	8003a12 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8003a0c:	bf00      	nop
 8003a0e:	e000      	b.n	8003a12 <prvProcessReceivedCommands+0x1a6>
					break;
 8003a10:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003a12:	4b08      	ldr	r3, [pc, #32]	@ (8003a34 <prvProcessReceivedCommands+0x1c8>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	1d39      	adds	r1, r7, #4
 8003a18:	2200      	movs	r2, #0
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7fe fb7a 	bl	8002114 <xQueueReceive>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	f47f af26 	bne.w	8003874 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8003a28:	bf00      	nop
 8003a2a:	bf00      	nop
 8003a2c:	3730      	adds	r7, #48	@ 0x30
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	20000c84 	.word	0x20000c84

08003a38 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b088      	sub	sp, #32
 8003a3c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003a3e:	e049      	b.n	8003ad4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003a40:	4b2e      	ldr	r3, [pc, #184]	@ (8003afc <prvSwitchTimerLists+0xc4>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	68db      	ldr	r3, [r3, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a4a:	4b2c      	ldr	r3, [pc, #176]	@ (8003afc <prvSwitchTimerLists+0xc4>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	3304      	adds	r3, #4
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7fe f84b 	bl	8001af4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6a1b      	ldr	r3, [r3, #32]
 8003a62:	68f8      	ldr	r0, [r7, #12]
 8003a64:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003a6c:	f003 0304 	and.w	r3, r3, #4
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d02f      	beq.n	8003ad4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	699b      	ldr	r3, [r3, #24]
 8003a78:	693a      	ldr	r2, [r7, #16]
 8003a7a:	4413      	add	r3, r2
 8003a7c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003a7e:	68ba      	ldr	r2, [r7, #8]
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d90e      	bls.n	8003aa4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	68ba      	ldr	r2, [r7, #8]
 8003a8a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	68fa      	ldr	r2, [r7, #12]
 8003a90:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003a92:	4b1a      	ldr	r3, [pc, #104]	@ (8003afc <prvSwitchTimerLists+0xc4>)
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	3304      	adds	r3, #4
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	4610      	mov	r0, r2
 8003a9e:	f7fd fff0 	bl	8001a82 <vListInsert>
 8003aa2:	e017      	b.n	8003ad4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	9300      	str	r3, [sp, #0]
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	693a      	ldr	r2, [r7, #16]
 8003aac:	2100      	movs	r1, #0
 8003aae:	68f8      	ldr	r0, [r7, #12]
 8003ab0:	f7ff fd58 	bl	8003564 <xTimerGenericCommand>
 8003ab4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d10b      	bne.n	8003ad4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8003abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ac0:	f383 8811 	msr	BASEPRI, r3
 8003ac4:	f3bf 8f6f 	isb	sy
 8003ac8:	f3bf 8f4f 	dsb	sy
 8003acc:	603b      	str	r3, [r7, #0]
}
 8003ace:	bf00      	nop
 8003ad0:	bf00      	nop
 8003ad2:	e7fd      	b.n	8003ad0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003ad4:	4b09      	ldr	r3, [pc, #36]	@ (8003afc <prvSwitchTimerLists+0xc4>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1b0      	bne.n	8003a40 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8003ade:	4b07      	ldr	r3, [pc, #28]	@ (8003afc <prvSwitchTimerLists+0xc4>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8003ae4:	4b06      	ldr	r3, [pc, #24]	@ (8003b00 <prvSwitchTimerLists+0xc8>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a04      	ldr	r2, [pc, #16]	@ (8003afc <prvSwitchTimerLists+0xc4>)
 8003aea:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003aec:	4a04      	ldr	r2, [pc, #16]	@ (8003b00 <prvSwitchTimerLists+0xc8>)
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	6013      	str	r3, [r2, #0]
}
 8003af2:	bf00      	nop
 8003af4:	3718      	adds	r7, #24
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	20000c7c 	.word	0x20000c7c
 8003b00:	20000c80 	.word	0x20000c80

08003b04 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003b0a:	f000 f96d 	bl	8003de8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003b0e:	4b15      	ldr	r3, [pc, #84]	@ (8003b64 <prvCheckForValidListAndQueue+0x60>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d120      	bne.n	8003b58 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8003b16:	4814      	ldr	r0, [pc, #80]	@ (8003b68 <prvCheckForValidListAndQueue+0x64>)
 8003b18:	f7fd ff62 	bl	80019e0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003b1c:	4813      	ldr	r0, [pc, #76]	@ (8003b6c <prvCheckForValidListAndQueue+0x68>)
 8003b1e:	f7fd ff5f 	bl	80019e0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003b22:	4b13      	ldr	r3, [pc, #76]	@ (8003b70 <prvCheckForValidListAndQueue+0x6c>)
 8003b24:	4a10      	ldr	r2, [pc, #64]	@ (8003b68 <prvCheckForValidListAndQueue+0x64>)
 8003b26:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003b28:	4b12      	ldr	r3, [pc, #72]	@ (8003b74 <prvCheckForValidListAndQueue+0x70>)
 8003b2a:	4a10      	ldr	r2, [pc, #64]	@ (8003b6c <prvCheckForValidListAndQueue+0x68>)
 8003b2c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003b2e:	2300      	movs	r3, #0
 8003b30:	9300      	str	r3, [sp, #0]
 8003b32:	4b11      	ldr	r3, [pc, #68]	@ (8003b78 <prvCheckForValidListAndQueue+0x74>)
 8003b34:	4a11      	ldr	r2, [pc, #68]	@ (8003b7c <prvCheckForValidListAndQueue+0x78>)
 8003b36:	2110      	movs	r1, #16
 8003b38:	200a      	movs	r0, #10
 8003b3a:	f7fe f86f 	bl	8001c1c <xQueueGenericCreateStatic>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	4a08      	ldr	r2, [pc, #32]	@ (8003b64 <prvCheckForValidListAndQueue+0x60>)
 8003b42:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003b44:	4b07      	ldr	r3, [pc, #28]	@ (8003b64 <prvCheckForValidListAndQueue+0x60>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d005      	beq.n	8003b58 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003b4c:	4b05      	ldr	r3, [pc, #20]	@ (8003b64 <prvCheckForValidListAndQueue+0x60>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	490b      	ldr	r1, [pc, #44]	@ (8003b80 <prvCheckForValidListAndQueue+0x7c>)
 8003b52:	4618      	mov	r0, r3
 8003b54:	f7fe fd52 	bl	80025fc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003b58:	f000 f978 	bl	8003e4c <vPortExitCritical>
}
 8003b5c:	bf00      	nop
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	20000c84 	.word	0x20000c84
 8003b68:	20000c54 	.word	0x20000c54
 8003b6c:	20000c68 	.word	0x20000c68
 8003b70:	20000c7c 	.word	0x20000c7c
 8003b74:	20000c80 	.word	0x20000c80
 8003b78:	20000d30 	.word	0x20000d30
 8003b7c:	20000c90 	.word	0x20000c90
 8003b80:	08004bfc 	.word	0x08004bfc

08003b84 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003b84:	b480      	push	{r7}
 8003b86:	b085      	sub	sp, #20
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	60f8      	str	r0, [r7, #12]
 8003b8c:	60b9      	str	r1, [r7, #8]
 8003b8e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	3b04      	subs	r3, #4
 8003b94:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003b9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	3b04      	subs	r3, #4
 8003ba2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	f023 0201 	bic.w	r2, r3, #1
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	3b04      	subs	r3, #4
 8003bb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003bb4:	4a0c      	ldr	r2, [pc, #48]	@ (8003be8 <pxPortInitialiseStack+0x64>)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	3b14      	subs	r3, #20
 8003bbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	3b04      	subs	r3, #4
 8003bca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f06f 0202 	mvn.w	r2, #2
 8003bd2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	3b20      	subs	r3, #32
 8003bd8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003bda:	68fb      	ldr	r3, [r7, #12]
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3714      	adds	r7, #20
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr
 8003be8:	08003bed 	.word	0x08003bed

08003bec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003bec:	b480      	push	{r7}
 8003bee:	b085      	sub	sp, #20
 8003bf0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003bf6:	4b13      	ldr	r3, [pc, #76]	@ (8003c44 <prvTaskExitError+0x58>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bfe:	d00b      	beq.n	8003c18 <prvTaskExitError+0x2c>
	__asm volatile
 8003c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c04:	f383 8811 	msr	BASEPRI, r3
 8003c08:	f3bf 8f6f 	isb	sy
 8003c0c:	f3bf 8f4f 	dsb	sy
 8003c10:	60fb      	str	r3, [r7, #12]
}
 8003c12:	bf00      	nop
 8003c14:	bf00      	nop
 8003c16:	e7fd      	b.n	8003c14 <prvTaskExitError+0x28>
	__asm volatile
 8003c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c1c:	f383 8811 	msr	BASEPRI, r3
 8003c20:	f3bf 8f6f 	isb	sy
 8003c24:	f3bf 8f4f 	dsb	sy
 8003c28:	60bb      	str	r3, [r7, #8]
}
 8003c2a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003c2c:	bf00      	nop
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d0fc      	beq.n	8003c2e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003c34:	bf00      	nop
 8003c36:	bf00      	nop
 8003c38:	3714      	adds	r7, #20
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
 8003c42:	bf00      	nop
 8003c44:	2000000c 	.word	0x2000000c
	...

08003c50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003c50:	4b07      	ldr	r3, [pc, #28]	@ (8003c70 <pxCurrentTCBConst2>)
 8003c52:	6819      	ldr	r1, [r3, #0]
 8003c54:	6808      	ldr	r0, [r1, #0]
 8003c56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c5a:	f380 8809 	msr	PSP, r0
 8003c5e:	f3bf 8f6f 	isb	sy
 8003c62:	f04f 0000 	mov.w	r0, #0
 8003c66:	f380 8811 	msr	BASEPRI, r0
 8003c6a:	4770      	bx	lr
 8003c6c:	f3af 8000 	nop.w

08003c70 <pxCurrentTCBConst2>:
 8003c70:	20000754 	.word	0x20000754
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003c74:	bf00      	nop
 8003c76:	bf00      	nop

08003c78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003c78:	4808      	ldr	r0, [pc, #32]	@ (8003c9c <prvPortStartFirstTask+0x24>)
 8003c7a:	6800      	ldr	r0, [r0, #0]
 8003c7c:	6800      	ldr	r0, [r0, #0]
 8003c7e:	f380 8808 	msr	MSP, r0
 8003c82:	f04f 0000 	mov.w	r0, #0
 8003c86:	f380 8814 	msr	CONTROL, r0
 8003c8a:	b662      	cpsie	i
 8003c8c:	b661      	cpsie	f
 8003c8e:	f3bf 8f4f 	dsb	sy
 8003c92:	f3bf 8f6f 	isb	sy
 8003c96:	df00      	svc	0
 8003c98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003c9a:	bf00      	nop
 8003c9c:	e000ed08 	.word	0xe000ed08

08003ca0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b086      	sub	sp, #24
 8003ca4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003ca6:	4b47      	ldr	r3, [pc, #284]	@ (8003dc4 <xPortStartScheduler+0x124>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a47      	ldr	r2, [pc, #284]	@ (8003dc8 <xPortStartScheduler+0x128>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d10b      	bne.n	8003cc8 <xPortStartScheduler+0x28>
	__asm volatile
 8003cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cb4:	f383 8811 	msr	BASEPRI, r3
 8003cb8:	f3bf 8f6f 	isb	sy
 8003cbc:	f3bf 8f4f 	dsb	sy
 8003cc0:	60fb      	str	r3, [r7, #12]
}
 8003cc2:	bf00      	nop
 8003cc4:	bf00      	nop
 8003cc6:	e7fd      	b.n	8003cc4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003cc8:	4b3e      	ldr	r3, [pc, #248]	@ (8003dc4 <xPortStartScheduler+0x124>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a3f      	ldr	r2, [pc, #252]	@ (8003dcc <xPortStartScheduler+0x12c>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d10b      	bne.n	8003cea <xPortStartScheduler+0x4a>
	__asm volatile
 8003cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cd6:	f383 8811 	msr	BASEPRI, r3
 8003cda:	f3bf 8f6f 	isb	sy
 8003cde:	f3bf 8f4f 	dsb	sy
 8003ce2:	613b      	str	r3, [r7, #16]
}
 8003ce4:	bf00      	nop
 8003ce6:	bf00      	nop
 8003ce8:	e7fd      	b.n	8003ce6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003cea:	4b39      	ldr	r3, [pc, #228]	@ (8003dd0 <xPortStartScheduler+0x130>)
 8003cec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	781b      	ldrb	r3, [r3, #0]
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	22ff      	movs	r2, #255	@ 0xff
 8003cfa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003d04:	78fb      	ldrb	r3, [r7, #3]
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003d0c:	b2da      	uxtb	r2, r3
 8003d0e:	4b31      	ldr	r3, [pc, #196]	@ (8003dd4 <xPortStartScheduler+0x134>)
 8003d10:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003d12:	4b31      	ldr	r3, [pc, #196]	@ (8003dd8 <xPortStartScheduler+0x138>)
 8003d14:	2207      	movs	r2, #7
 8003d16:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003d18:	e009      	b.n	8003d2e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8003d1a:	4b2f      	ldr	r3, [pc, #188]	@ (8003dd8 <xPortStartScheduler+0x138>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	4a2d      	ldr	r2, [pc, #180]	@ (8003dd8 <xPortStartScheduler+0x138>)
 8003d22:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003d24:	78fb      	ldrb	r3, [r7, #3]
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	005b      	lsls	r3, r3, #1
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003d2e:	78fb      	ldrb	r3, [r7, #3]
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d36:	2b80      	cmp	r3, #128	@ 0x80
 8003d38:	d0ef      	beq.n	8003d1a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003d3a:	4b27      	ldr	r3, [pc, #156]	@ (8003dd8 <xPortStartScheduler+0x138>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f1c3 0307 	rsb	r3, r3, #7
 8003d42:	2b04      	cmp	r3, #4
 8003d44:	d00b      	beq.n	8003d5e <xPortStartScheduler+0xbe>
	__asm volatile
 8003d46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d4a:	f383 8811 	msr	BASEPRI, r3
 8003d4e:	f3bf 8f6f 	isb	sy
 8003d52:	f3bf 8f4f 	dsb	sy
 8003d56:	60bb      	str	r3, [r7, #8]
}
 8003d58:	bf00      	nop
 8003d5a:	bf00      	nop
 8003d5c:	e7fd      	b.n	8003d5a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003d5e:	4b1e      	ldr	r3, [pc, #120]	@ (8003dd8 <xPortStartScheduler+0x138>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	021b      	lsls	r3, r3, #8
 8003d64:	4a1c      	ldr	r2, [pc, #112]	@ (8003dd8 <xPortStartScheduler+0x138>)
 8003d66:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003d68:	4b1b      	ldr	r3, [pc, #108]	@ (8003dd8 <xPortStartScheduler+0x138>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003d70:	4a19      	ldr	r2, [pc, #100]	@ (8003dd8 <xPortStartScheduler+0x138>)
 8003d72:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	b2da      	uxtb	r2, r3
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003d7c:	4b17      	ldr	r3, [pc, #92]	@ (8003ddc <xPortStartScheduler+0x13c>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a16      	ldr	r2, [pc, #88]	@ (8003ddc <xPortStartScheduler+0x13c>)
 8003d82:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003d86:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003d88:	4b14      	ldr	r3, [pc, #80]	@ (8003ddc <xPortStartScheduler+0x13c>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a13      	ldr	r2, [pc, #76]	@ (8003ddc <xPortStartScheduler+0x13c>)
 8003d8e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003d92:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003d94:	f000 f8da 	bl	8003f4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003d98:	4b11      	ldr	r3, [pc, #68]	@ (8003de0 <xPortStartScheduler+0x140>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003d9e:	f000 f8f9 	bl	8003f94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003da2:	4b10      	ldr	r3, [pc, #64]	@ (8003de4 <xPortStartScheduler+0x144>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a0f      	ldr	r2, [pc, #60]	@ (8003de4 <xPortStartScheduler+0x144>)
 8003da8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8003dac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003dae:	f7ff ff63 	bl	8003c78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003db2:	f7ff f83b 	bl	8002e2c <vTaskSwitchContext>
	prvTaskExitError();
 8003db6:	f7ff ff19 	bl	8003bec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003dba:	2300      	movs	r3, #0
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	3718      	adds	r7, #24
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}
 8003dc4:	e000ed00 	.word	0xe000ed00
 8003dc8:	410fc271 	.word	0x410fc271
 8003dcc:	410fc270 	.word	0x410fc270
 8003dd0:	e000e400 	.word	0xe000e400
 8003dd4:	20000d80 	.word	0x20000d80
 8003dd8:	20000d84 	.word	0x20000d84
 8003ddc:	e000ed20 	.word	0xe000ed20
 8003de0:	2000000c 	.word	0x2000000c
 8003de4:	e000ef34 	.word	0xe000ef34

08003de8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
	__asm volatile
 8003dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003df2:	f383 8811 	msr	BASEPRI, r3
 8003df6:	f3bf 8f6f 	isb	sy
 8003dfa:	f3bf 8f4f 	dsb	sy
 8003dfe:	607b      	str	r3, [r7, #4]
}
 8003e00:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003e02:	4b10      	ldr	r3, [pc, #64]	@ (8003e44 <vPortEnterCritical+0x5c>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	3301      	adds	r3, #1
 8003e08:	4a0e      	ldr	r2, [pc, #56]	@ (8003e44 <vPortEnterCritical+0x5c>)
 8003e0a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003e0c:	4b0d      	ldr	r3, [pc, #52]	@ (8003e44 <vPortEnterCritical+0x5c>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d110      	bne.n	8003e36 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003e14:	4b0c      	ldr	r3, [pc, #48]	@ (8003e48 <vPortEnterCritical+0x60>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00b      	beq.n	8003e36 <vPortEnterCritical+0x4e>
	__asm volatile
 8003e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e22:	f383 8811 	msr	BASEPRI, r3
 8003e26:	f3bf 8f6f 	isb	sy
 8003e2a:	f3bf 8f4f 	dsb	sy
 8003e2e:	603b      	str	r3, [r7, #0]
}
 8003e30:	bf00      	nop
 8003e32:	bf00      	nop
 8003e34:	e7fd      	b.n	8003e32 <vPortEnterCritical+0x4a>
	}
}
 8003e36:	bf00      	nop
 8003e38:	370c      	adds	r7, #12
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	2000000c 	.word	0x2000000c
 8003e48:	e000ed04 	.word	0xe000ed04

08003e4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003e52:	4b12      	ldr	r3, [pc, #72]	@ (8003e9c <vPortExitCritical+0x50>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d10b      	bne.n	8003e72 <vPortExitCritical+0x26>
	__asm volatile
 8003e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e5e:	f383 8811 	msr	BASEPRI, r3
 8003e62:	f3bf 8f6f 	isb	sy
 8003e66:	f3bf 8f4f 	dsb	sy
 8003e6a:	607b      	str	r3, [r7, #4]
}
 8003e6c:	bf00      	nop
 8003e6e:	bf00      	nop
 8003e70:	e7fd      	b.n	8003e6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003e72:	4b0a      	ldr	r3, [pc, #40]	@ (8003e9c <vPortExitCritical+0x50>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	3b01      	subs	r3, #1
 8003e78:	4a08      	ldr	r2, [pc, #32]	@ (8003e9c <vPortExitCritical+0x50>)
 8003e7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003e7c:	4b07      	ldr	r3, [pc, #28]	@ (8003e9c <vPortExitCritical+0x50>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d105      	bne.n	8003e90 <vPortExitCritical+0x44>
 8003e84:	2300      	movs	r3, #0
 8003e86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	f383 8811 	msr	BASEPRI, r3
}
 8003e8e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003e90:	bf00      	nop
 8003e92:	370c      	adds	r7, #12
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr
 8003e9c:	2000000c 	.word	0x2000000c

08003ea0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003ea0:	f3ef 8009 	mrs	r0, PSP
 8003ea4:	f3bf 8f6f 	isb	sy
 8003ea8:	4b15      	ldr	r3, [pc, #84]	@ (8003f00 <pxCurrentTCBConst>)
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	f01e 0f10 	tst.w	lr, #16
 8003eb0:	bf08      	it	eq
 8003eb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003eb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003eba:	6010      	str	r0, [r2, #0]
 8003ebc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003ec0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003ec4:	f380 8811 	msr	BASEPRI, r0
 8003ec8:	f3bf 8f4f 	dsb	sy
 8003ecc:	f3bf 8f6f 	isb	sy
 8003ed0:	f7fe ffac 	bl	8002e2c <vTaskSwitchContext>
 8003ed4:	f04f 0000 	mov.w	r0, #0
 8003ed8:	f380 8811 	msr	BASEPRI, r0
 8003edc:	bc09      	pop	{r0, r3}
 8003ede:	6819      	ldr	r1, [r3, #0]
 8003ee0:	6808      	ldr	r0, [r1, #0]
 8003ee2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ee6:	f01e 0f10 	tst.w	lr, #16
 8003eea:	bf08      	it	eq
 8003eec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003ef0:	f380 8809 	msr	PSP, r0
 8003ef4:	f3bf 8f6f 	isb	sy
 8003ef8:	4770      	bx	lr
 8003efa:	bf00      	nop
 8003efc:	f3af 8000 	nop.w

08003f00 <pxCurrentTCBConst>:
 8003f00:	20000754 	.word	0x20000754
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003f04:	bf00      	nop
 8003f06:	bf00      	nop

08003f08 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b082      	sub	sp, #8
 8003f0c:	af00      	add	r7, sp, #0
	__asm volatile
 8003f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f12:	f383 8811 	msr	BASEPRI, r3
 8003f16:	f3bf 8f6f 	isb	sy
 8003f1a:	f3bf 8f4f 	dsb	sy
 8003f1e:	607b      	str	r3, [r7, #4]
}
 8003f20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003f22:	f7fe fec9 	bl	8002cb8 <xTaskIncrementTick>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d003      	beq.n	8003f34 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003f2c:	4b06      	ldr	r3, [pc, #24]	@ (8003f48 <xPortSysTickHandler+0x40>)
 8003f2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f32:	601a      	str	r2, [r3, #0]
 8003f34:	2300      	movs	r3, #0
 8003f36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	f383 8811 	msr	BASEPRI, r3
}
 8003f3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003f40:	bf00      	nop
 8003f42:	3708      	adds	r7, #8
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	e000ed04 	.word	0xe000ed04

08003f4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003f50:	4b0b      	ldr	r3, [pc, #44]	@ (8003f80 <vPortSetupTimerInterrupt+0x34>)
 8003f52:	2200      	movs	r2, #0
 8003f54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003f56:	4b0b      	ldr	r3, [pc, #44]	@ (8003f84 <vPortSetupTimerInterrupt+0x38>)
 8003f58:	2200      	movs	r2, #0
 8003f5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8003f88 <vPortSetupTimerInterrupt+0x3c>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a0a      	ldr	r2, [pc, #40]	@ (8003f8c <vPortSetupTimerInterrupt+0x40>)
 8003f62:	fba2 2303 	umull	r2, r3, r2, r3
 8003f66:	099b      	lsrs	r3, r3, #6
 8003f68:	4a09      	ldr	r2, [pc, #36]	@ (8003f90 <vPortSetupTimerInterrupt+0x44>)
 8003f6a:	3b01      	subs	r3, #1
 8003f6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003f6e:	4b04      	ldr	r3, [pc, #16]	@ (8003f80 <vPortSetupTimerInterrupt+0x34>)
 8003f70:	2207      	movs	r2, #7
 8003f72:	601a      	str	r2, [r3, #0]
}
 8003f74:	bf00      	nop
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr
 8003f7e:	bf00      	nop
 8003f80:	e000e010 	.word	0xe000e010
 8003f84:	e000e018 	.word	0xe000e018
 8003f88:	20000000 	.word	0x20000000
 8003f8c:	10624dd3 	.word	0x10624dd3
 8003f90:	e000e014 	.word	0xe000e014

08003f94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003f94:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003fa4 <vPortEnableVFP+0x10>
 8003f98:	6801      	ldr	r1, [r0, #0]
 8003f9a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003f9e:	6001      	str	r1, [r0, #0]
 8003fa0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003fa2:	bf00      	nop
 8003fa4:	e000ed88 	.word	0xe000ed88

08003fa8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003fae:	f3ef 8305 	mrs	r3, IPSR
 8003fb2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2b0f      	cmp	r3, #15
 8003fb8:	d915      	bls.n	8003fe6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003fba:	4a18      	ldr	r2, [pc, #96]	@ (800401c <vPortValidateInterruptPriority+0x74>)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	4413      	add	r3, r2
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003fc4:	4b16      	ldr	r3, [pc, #88]	@ (8004020 <vPortValidateInterruptPriority+0x78>)
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	7afa      	ldrb	r2, [r7, #11]
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d20b      	bcs.n	8003fe6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8003fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fd2:	f383 8811 	msr	BASEPRI, r3
 8003fd6:	f3bf 8f6f 	isb	sy
 8003fda:	f3bf 8f4f 	dsb	sy
 8003fde:	607b      	str	r3, [r7, #4]
}
 8003fe0:	bf00      	nop
 8003fe2:	bf00      	nop
 8003fe4:	e7fd      	b.n	8003fe2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003fe6:	4b0f      	ldr	r3, [pc, #60]	@ (8004024 <vPortValidateInterruptPriority+0x7c>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003fee:	4b0e      	ldr	r3, [pc, #56]	@ (8004028 <vPortValidateInterruptPriority+0x80>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d90b      	bls.n	800400e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8003ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ffa:	f383 8811 	msr	BASEPRI, r3
 8003ffe:	f3bf 8f6f 	isb	sy
 8004002:	f3bf 8f4f 	dsb	sy
 8004006:	603b      	str	r3, [r7, #0]
}
 8004008:	bf00      	nop
 800400a:	bf00      	nop
 800400c:	e7fd      	b.n	800400a <vPortValidateInterruptPriority+0x62>
	}
 800400e:	bf00      	nop
 8004010:	3714      	adds	r7, #20
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr
 800401a:	bf00      	nop
 800401c:	e000e3f0 	.word	0xe000e3f0
 8004020:	20000d80 	.word	0x20000d80
 8004024:	e000ed0c 	.word	0xe000ed0c
 8004028:	20000d84 	.word	0x20000d84

0800402c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b08a      	sub	sp, #40	@ 0x28
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004034:	2300      	movs	r3, #0
 8004036:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004038:	f7fe fd82 	bl	8002b40 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800403c:	4b5c      	ldr	r3, [pc, #368]	@ (80041b0 <pvPortMalloc+0x184>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d101      	bne.n	8004048 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004044:	f000 f924 	bl	8004290 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004048:	4b5a      	ldr	r3, [pc, #360]	@ (80041b4 <pvPortMalloc+0x188>)
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	4013      	ands	r3, r2
 8004050:	2b00      	cmp	r3, #0
 8004052:	f040 8095 	bne.w	8004180 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d01e      	beq.n	800409a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800405c:	2208      	movs	r2, #8
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4413      	add	r3, r2
 8004062:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	f003 0307 	and.w	r3, r3, #7
 800406a:	2b00      	cmp	r3, #0
 800406c:	d015      	beq.n	800409a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f023 0307 	bic.w	r3, r3, #7
 8004074:	3308      	adds	r3, #8
 8004076:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f003 0307 	and.w	r3, r3, #7
 800407e:	2b00      	cmp	r3, #0
 8004080:	d00b      	beq.n	800409a <pvPortMalloc+0x6e>
	__asm volatile
 8004082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004086:	f383 8811 	msr	BASEPRI, r3
 800408a:	f3bf 8f6f 	isb	sy
 800408e:	f3bf 8f4f 	dsb	sy
 8004092:	617b      	str	r3, [r7, #20]
}
 8004094:	bf00      	nop
 8004096:	bf00      	nop
 8004098:	e7fd      	b.n	8004096 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d06f      	beq.n	8004180 <pvPortMalloc+0x154>
 80040a0:	4b45      	ldr	r3, [pc, #276]	@ (80041b8 <pvPortMalloc+0x18c>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d86a      	bhi.n	8004180 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80040aa:	4b44      	ldr	r3, [pc, #272]	@ (80041bc <pvPortMalloc+0x190>)
 80040ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80040ae:	4b43      	ldr	r3, [pc, #268]	@ (80041bc <pvPortMalloc+0x190>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80040b4:	e004      	b.n	80040c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80040b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80040ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80040c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	687a      	ldr	r2, [r7, #4]
 80040c6:	429a      	cmp	r2, r3
 80040c8:	d903      	bls.n	80040d2 <pvPortMalloc+0xa6>
 80040ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d1f1      	bne.n	80040b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80040d2:	4b37      	ldr	r3, [pc, #220]	@ (80041b0 <pvPortMalloc+0x184>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040d8:	429a      	cmp	r2, r3
 80040da:	d051      	beq.n	8004180 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80040dc:	6a3b      	ldr	r3, [r7, #32]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2208      	movs	r2, #8
 80040e2:	4413      	add	r3, r2
 80040e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80040e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	6a3b      	ldr	r3, [r7, #32]
 80040ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80040ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f0:	685a      	ldr	r2, [r3, #4]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	1ad2      	subs	r2, r2, r3
 80040f6:	2308      	movs	r3, #8
 80040f8:	005b      	lsls	r3, r3, #1
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d920      	bls.n	8004140 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80040fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4413      	add	r3, r2
 8004104:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004106:	69bb      	ldr	r3, [r7, #24]
 8004108:	f003 0307 	and.w	r3, r3, #7
 800410c:	2b00      	cmp	r3, #0
 800410e:	d00b      	beq.n	8004128 <pvPortMalloc+0xfc>
	__asm volatile
 8004110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004114:	f383 8811 	msr	BASEPRI, r3
 8004118:	f3bf 8f6f 	isb	sy
 800411c:	f3bf 8f4f 	dsb	sy
 8004120:	613b      	str	r3, [r7, #16]
}
 8004122:	bf00      	nop
 8004124:	bf00      	nop
 8004126:	e7fd      	b.n	8004124 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412a:	685a      	ldr	r2, [r3, #4]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	1ad2      	subs	r2, r2, r3
 8004130:	69bb      	ldr	r3, [r7, #24]
 8004132:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800413a:	69b8      	ldr	r0, [r7, #24]
 800413c:	f000 f90a 	bl	8004354 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004140:	4b1d      	ldr	r3, [pc, #116]	@ (80041b8 <pvPortMalloc+0x18c>)
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	4a1b      	ldr	r2, [pc, #108]	@ (80041b8 <pvPortMalloc+0x18c>)
 800414c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800414e:	4b1a      	ldr	r3, [pc, #104]	@ (80041b8 <pvPortMalloc+0x18c>)
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	4b1b      	ldr	r3, [pc, #108]	@ (80041c0 <pvPortMalloc+0x194>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	429a      	cmp	r2, r3
 8004158:	d203      	bcs.n	8004162 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800415a:	4b17      	ldr	r3, [pc, #92]	@ (80041b8 <pvPortMalloc+0x18c>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a18      	ldr	r2, [pc, #96]	@ (80041c0 <pvPortMalloc+0x194>)
 8004160:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004164:	685a      	ldr	r2, [r3, #4]
 8004166:	4b13      	ldr	r3, [pc, #76]	@ (80041b4 <pvPortMalloc+0x188>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	431a      	orrs	r2, r3
 800416c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800416e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004172:	2200      	movs	r2, #0
 8004174:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004176:	4b13      	ldr	r3, [pc, #76]	@ (80041c4 <pvPortMalloc+0x198>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	3301      	adds	r3, #1
 800417c:	4a11      	ldr	r2, [pc, #68]	@ (80041c4 <pvPortMalloc+0x198>)
 800417e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004180:	f7fe fcec 	bl	8002b5c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	f003 0307 	and.w	r3, r3, #7
 800418a:	2b00      	cmp	r3, #0
 800418c:	d00b      	beq.n	80041a6 <pvPortMalloc+0x17a>
	__asm volatile
 800418e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004192:	f383 8811 	msr	BASEPRI, r3
 8004196:	f3bf 8f6f 	isb	sy
 800419a:	f3bf 8f4f 	dsb	sy
 800419e:	60fb      	str	r3, [r7, #12]
}
 80041a0:	bf00      	nop
 80041a2:	bf00      	nop
 80041a4:	e7fd      	b.n	80041a2 <pvPortMalloc+0x176>
	return pvReturn;
 80041a6:	69fb      	ldr	r3, [r7, #28]
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	3728      	adds	r7, #40	@ 0x28
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}
 80041b0:	20004990 	.word	0x20004990
 80041b4:	200049a4 	.word	0x200049a4
 80041b8:	20004994 	.word	0x20004994
 80041bc:	20004988 	.word	0x20004988
 80041c0:	20004998 	.word	0x20004998
 80041c4:	2000499c 	.word	0x2000499c

080041c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b086      	sub	sp, #24
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d04f      	beq.n	800427a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80041da:	2308      	movs	r3, #8
 80041dc:	425b      	negs	r3, r3
 80041de:	697a      	ldr	r2, [r7, #20]
 80041e0:	4413      	add	r3, r2
 80041e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	685a      	ldr	r2, [r3, #4]
 80041ec:	4b25      	ldr	r3, [pc, #148]	@ (8004284 <vPortFree+0xbc>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4013      	ands	r3, r2
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d10b      	bne.n	800420e <vPortFree+0x46>
	__asm volatile
 80041f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041fa:	f383 8811 	msr	BASEPRI, r3
 80041fe:	f3bf 8f6f 	isb	sy
 8004202:	f3bf 8f4f 	dsb	sy
 8004206:	60fb      	str	r3, [r7, #12]
}
 8004208:	bf00      	nop
 800420a:	bf00      	nop
 800420c:	e7fd      	b.n	800420a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d00b      	beq.n	800422e <vPortFree+0x66>
	__asm volatile
 8004216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800421a:	f383 8811 	msr	BASEPRI, r3
 800421e:	f3bf 8f6f 	isb	sy
 8004222:	f3bf 8f4f 	dsb	sy
 8004226:	60bb      	str	r3, [r7, #8]
}
 8004228:	bf00      	nop
 800422a:	bf00      	nop
 800422c:	e7fd      	b.n	800422a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	685a      	ldr	r2, [r3, #4]
 8004232:	4b14      	ldr	r3, [pc, #80]	@ (8004284 <vPortFree+0xbc>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4013      	ands	r3, r2
 8004238:	2b00      	cmp	r3, #0
 800423a:	d01e      	beq.n	800427a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d11a      	bne.n	800427a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	685a      	ldr	r2, [r3, #4]
 8004248:	4b0e      	ldr	r3, [pc, #56]	@ (8004284 <vPortFree+0xbc>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	43db      	mvns	r3, r3
 800424e:	401a      	ands	r2, r3
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004254:	f7fe fc74 	bl	8002b40 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	685a      	ldr	r2, [r3, #4]
 800425c:	4b0a      	ldr	r3, [pc, #40]	@ (8004288 <vPortFree+0xc0>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4413      	add	r3, r2
 8004262:	4a09      	ldr	r2, [pc, #36]	@ (8004288 <vPortFree+0xc0>)
 8004264:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004266:	6938      	ldr	r0, [r7, #16]
 8004268:	f000 f874 	bl	8004354 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800426c:	4b07      	ldr	r3, [pc, #28]	@ (800428c <vPortFree+0xc4>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	3301      	adds	r3, #1
 8004272:	4a06      	ldr	r2, [pc, #24]	@ (800428c <vPortFree+0xc4>)
 8004274:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004276:	f7fe fc71 	bl	8002b5c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800427a:	bf00      	nop
 800427c:	3718      	adds	r7, #24
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	200049a4 	.word	0x200049a4
 8004288:	20004994 	.word	0x20004994
 800428c:	200049a0 	.word	0x200049a0

08004290 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004290:	b480      	push	{r7}
 8004292:	b085      	sub	sp, #20
 8004294:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004296:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800429a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800429c:	4b27      	ldr	r3, [pc, #156]	@ (800433c <prvHeapInit+0xac>)
 800429e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f003 0307 	and.w	r3, r3, #7
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d00c      	beq.n	80042c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	3307      	adds	r3, #7
 80042ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f023 0307 	bic.w	r3, r3, #7
 80042b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80042b8:	68ba      	ldr	r2, [r7, #8]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	4a1f      	ldr	r2, [pc, #124]	@ (800433c <prvHeapInit+0xac>)
 80042c0:	4413      	add	r3, r2
 80042c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80042c8:	4a1d      	ldr	r2, [pc, #116]	@ (8004340 <prvHeapInit+0xb0>)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80042ce:	4b1c      	ldr	r3, [pc, #112]	@ (8004340 <prvHeapInit+0xb0>)
 80042d0:	2200      	movs	r2, #0
 80042d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	68ba      	ldr	r2, [r7, #8]
 80042d8:	4413      	add	r3, r2
 80042da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80042dc:	2208      	movs	r2, #8
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	1a9b      	subs	r3, r3, r2
 80042e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f023 0307 	bic.w	r3, r3, #7
 80042ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	4a15      	ldr	r2, [pc, #84]	@ (8004344 <prvHeapInit+0xb4>)
 80042f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80042f2:	4b14      	ldr	r3, [pc, #80]	@ (8004344 <prvHeapInit+0xb4>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	2200      	movs	r2, #0
 80042f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80042fa:	4b12      	ldr	r3, [pc, #72]	@ (8004344 <prvHeapInit+0xb4>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2200      	movs	r2, #0
 8004300:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	68fa      	ldr	r2, [r7, #12]
 800430a:	1ad2      	subs	r2, r2, r3
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004310:	4b0c      	ldr	r3, [pc, #48]	@ (8004344 <prvHeapInit+0xb4>)
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	4a0a      	ldr	r2, [pc, #40]	@ (8004348 <prvHeapInit+0xb8>)
 800431e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	4a09      	ldr	r2, [pc, #36]	@ (800434c <prvHeapInit+0xbc>)
 8004326:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004328:	4b09      	ldr	r3, [pc, #36]	@ (8004350 <prvHeapInit+0xc0>)
 800432a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800432e:	601a      	str	r2, [r3, #0]
}
 8004330:	bf00      	nop
 8004332:	3714      	adds	r7, #20
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr
 800433c:	20000d88 	.word	0x20000d88
 8004340:	20004988 	.word	0x20004988
 8004344:	20004990 	.word	0x20004990
 8004348:	20004998 	.word	0x20004998
 800434c:	20004994 	.word	0x20004994
 8004350:	200049a4 	.word	0x200049a4

08004354 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004354:	b480      	push	{r7}
 8004356:	b085      	sub	sp, #20
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800435c:	4b28      	ldr	r3, [pc, #160]	@ (8004400 <prvInsertBlockIntoFreeList+0xac>)
 800435e:	60fb      	str	r3, [r7, #12]
 8004360:	e002      	b.n	8004368 <prvInsertBlockIntoFreeList+0x14>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	60fb      	str	r3, [r7, #12]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	429a      	cmp	r2, r3
 8004370:	d8f7      	bhi.n	8004362 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	68ba      	ldr	r2, [r7, #8]
 800437c:	4413      	add	r3, r2
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	429a      	cmp	r2, r3
 8004382:	d108      	bne.n	8004396 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	685a      	ldr	r2, [r3, #4]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	441a      	add	r2, r3
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	68ba      	ldr	r2, [r7, #8]
 80043a0:	441a      	add	r2, r3
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d118      	bne.n	80043dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	4b15      	ldr	r3, [pc, #84]	@ (8004404 <prvInsertBlockIntoFreeList+0xb0>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d00d      	beq.n	80043d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685a      	ldr	r2, [r3, #4]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	441a      	add	r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	601a      	str	r2, [r3, #0]
 80043d0:	e008      	b.n	80043e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80043d2:	4b0c      	ldr	r3, [pc, #48]	@ (8004404 <prvInsertBlockIntoFreeList+0xb0>)
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	601a      	str	r2, [r3, #0]
 80043da:	e003      	b.n	80043e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80043e4:	68fa      	ldr	r2, [r7, #12]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d002      	beq.n	80043f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80043f2:	bf00      	nop
 80043f4:	3714      	adds	r7, #20
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop
 8004400:	20004988 	.word	0x20004988
 8004404:	20004990 	.word	0x20004990

08004408 <BNO055_Init>:
#define BNO055_PWR_LOWPOWER   0x01
#define BNO055_PWR_SUSPEND    0x02


void BNO055_Init(void)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	af00      	add	r7, sp, #0
    I2C1_WriteReg(BNO055_I2C_ADDR, BNO055_OPR_MODE, OPR_MODE_CONFIG);
 800440c:	2200      	movs	r2, #0
 800440e:	213d      	movs	r1, #61	@ 0x3d
 8004410:	2029      	movs	r0, #41	@ 0x29
 8004412:	f000 f8f5 	bl	8004600 <I2C1_WriteReg>
    HAL_Delay(25);
 8004416:	2019      	movs	r0, #25
 8004418:	f7fc fb24 	bl	8000a64 <HAL_Delay>

    I2C1_WriteReg(BNO055_I2C_ADDR, BNO055_PAGE_ID, 0x00);
 800441c:	2200      	movs	r2, #0
 800441e:	2107      	movs	r1, #7
 8004420:	2029      	movs	r0, #41	@ 0x29
 8004422:	f000 f8ed 	bl	8004600 <I2C1_WriteReg>
    I2C1_WriteReg(BNO055_I2C_ADDR, BNO055_PWR_MODE, BNO055_PWR_NORMAL);
 8004426:	2200      	movs	r2, #0
 8004428:	213e      	movs	r1, #62	@ 0x3e
 800442a:	2029      	movs	r0, #41	@ 0x29
 800442c:	f000 f8e8 	bl	8004600 <I2C1_WriteReg>
    HAL_Delay(10);
 8004430:	200a      	movs	r0, #10
 8004432:	f7fc fb17 	bl	8000a64 <HAL_Delay>

    I2C1_WriteReg(BNO055_I2C_ADDR, BNO055_OPR_MODE, OPR_MODE_NDOF);
 8004436:	220c      	movs	r2, #12
 8004438:	213d      	movs	r1, #61	@ 0x3d
 800443a:	2029      	movs	r0, #41	@ 0x29
 800443c:	f000 f8e0 	bl	8004600 <I2C1_WriteReg>
    HAL_Delay(20);
 8004440:	2014      	movs	r0, #20
 8004442:	f7fc fb0f 	bl	8000a64 <HAL_Delay>
}
 8004446:	bf00      	nop
 8004448:	bd80      	pop	{r7, pc}

0800444a <BNO055_ReadReg>:
/* ================== BNO055 helpers ================== */
uint8_t BNO055_ReadReg(uint8_t reg)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b084      	sub	sp, #16
 800444e:	af00      	add	r7, sp, #0
 8004450:	4603      	mov	r3, r0
 8004452:	71fb      	strb	r3, [r7, #7]
    uint8_t val = 0;
 8004454:	2300      	movs	r3, #0
 8004456:	73fb      	strb	r3, [r7, #15]
    I2C1_ReadMulti(BNO055_I2C_ADDR, reg, &val, 1);
 8004458:	f107 020f 	add.w	r2, r7, #15
 800445c:	79f9      	ldrb	r1, [r7, #7]
 800445e:	2301      	movs	r3, #1
 8004460:	2029      	movs	r0, #41	@ 0x29
 8004462:	f000 f927 	bl	80046b4 <I2C1_ReadMulti>
    return val;
 8004466:	7bfb      	ldrb	r3, [r7, #15]
}
 8004468:	4618      	mov	r0, r3
 800446a:	3710      	adds	r7, #16
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}

08004470 <BNO055_ReadEuler_raw>:

/* ================== Read Euler raw (1/16 deg) ================== */
void BNO055_ReadEuler_raw(int16_t *x, int16_t *y, int16_t *z)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b086      	sub	sp, #24
 8004474:	af00      	add	r7, sp, #0
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	60b9      	str	r1, [r7, #8]
 800447a:	607a      	str	r2, [r7, #4]
    uint8_t b[6];
    I2C1_ReadMulti(BNO055_I2C_ADDR, BNO055_EUL_X_LSB, b, 6);
 800447c:	f107 0210 	add.w	r2, r7, #16
 8004480:	2306      	movs	r3, #6
 8004482:	211a      	movs	r1, #26
 8004484:	2029      	movs	r0, #41	@ 0x29
 8004486:	f000 f915 	bl	80046b4 <I2C1_ReadMulti>

    *x = (int16_t)((b[1]<<8)|b[0]);
 800448a:	7c7b      	ldrb	r3, [r7, #17]
 800448c:	b21b      	sxth	r3, r3
 800448e:	021b      	lsls	r3, r3, #8
 8004490:	b21a      	sxth	r2, r3
 8004492:	7c3b      	ldrb	r3, [r7, #16]
 8004494:	b21b      	sxth	r3, r3
 8004496:	4313      	orrs	r3, r2
 8004498:	b21a      	sxth	r2, r3
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	801a      	strh	r2, [r3, #0]
    *y = (int16_t)((b[3]<<8)|b[2]);
 800449e:	7cfb      	ldrb	r3, [r7, #19]
 80044a0:	b21b      	sxth	r3, r3
 80044a2:	021b      	lsls	r3, r3, #8
 80044a4:	b21a      	sxth	r2, r3
 80044a6:	7cbb      	ldrb	r3, [r7, #18]
 80044a8:	b21b      	sxth	r3, r3
 80044aa:	4313      	orrs	r3, r2
 80044ac:	b21a      	sxth	r2, r3
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	801a      	strh	r2, [r3, #0]
    *z = (int16_t)((b[5]<<8)|b[4]);
 80044b2:	7d7b      	ldrb	r3, [r7, #21]
 80044b4:	b21b      	sxth	r3, r3
 80044b6:	021b      	lsls	r3, r3, #8
 80044b8:	b21a      	sxth	r2, r3
 80044ba:	7d3b      	ldrb	r3, [r7, #20]
 80044bc:	b21b      	sxth	r3, r3
 80044be:	4313      	orrs	r3, r2
 80044c0:	b21a      	sxth	r2, r3
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	801a      	strh	r2, [r3, #0]
}
 80044c6:	bf00      	nop
 80044c8:	3718      	adds	r7, #24
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
	...

080044d0 <I2C1_Master_Init>:
#define GPIOB_BASE_ADDR      0x40020400
#define GPIOD_BASE_ADDR      0x40020C00
#define I2C1_BASE_ADDR       0x40005400

void I2C1_Master_Init()
{
 80044d0:	b480      	push	{r7}
 80044d2:	b08d      	sub	sp, #52	@ 0x34
 80044d4:	af00      	add	r7, sp, #0
    volatile uint32_t* RCC_AHB1ENR = (uint32_t*)(RCC_BASE_ADDR + 0x30);
 80044d6:	4b3f      	ldr	r3, [pc, #252]	@ (80045d4 <I2C1_Master_Init+0x104>)
 80044d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    volatile uint32_t* RCC_APB1ENR = (uint32_t*)(RCC_BASE_ADDR + 0x40);
 80044da:	4b3f      	ldr	r3, [pc, #252]	@ (80045d8 <I2C1_Master_Init+0x108>)
 80044dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    *RCC_AHB1ENR |= (1 << 1); // GPIOB
 80044de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f043 0202 	orr.w	r2, r3, #2
 80044e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044e8:	601a      	str	r2, [r3, #0]
    *RCC_APB1ENR |= (1 << 21); // I2C1
 80044ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80044f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044f4:	601a      	str	r2, [r3, #0]

    volatile uint32_t* MODER   = (uint32_t*)(GPIOB_BASE_ADDR + 0x00);
 80044f6:	4b39      	ldr	r3, [pc, #228]	@ (80045dc <I2C1_Master_Init+0x10c>)
 80044f8:	627b      	str	r3, [r7, #36]	@ 0x24
    volatile uint32_t* OTYPER  = (uint32_t*)(GPIOB_BASE_ADDR + 0x04);
 80044fa:	4b39      	ldr	r3, [pc, #228]	@ (80045e0 <I2C1_Master_Init+0x110>)
 80044fc:	623b      	str	r3, [r7, #32]
    volatile uint32_t* OSPEEDR = (uint32_t*)(GPIOB_BASE_ADDR + 0x08);
 80044fe:	4b39      	ldr	r3, [pc, #228]	@ (80045e4 <I2C1_Master_Init+0x114>)
 8004500:	61fb      	str	r3, [r7, #28]
    volatile uint32_t* PUPDR   = (uint32_t*)(GPIOB_BASE_ADDR + 0x0C);
 8004502:	4b39      	ldr	r3, [pc, #228]	@ (80045e8 <I2C1_Master_Init+0x118>)
 8004504:	61bb      	str	r3, [r7, #24]
//    volatile uint32_t* AFRL    = (uint32_t*)(GPIOB_BASE_ADDR + 0x20);
    volatile uint32_t* AFRH    = (uint32_t*)(GPIOB_BASE_ADDR + 0x24);
 8004506:	4b39      	ldr	r3, [pc, #228]	@ (80045ec <I2C1_Master_Init+0x11c>)
 8004508:	617b      	str	r3, [r7, #20]

    *MODER &= ~((0b11<<(8*2)) | (0b11<<(9*2)));
 800450a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004514:	601a      	str	r2, [r3, #0]
    *MODER |=  ((0b10<<(8*2)) | (0b10<<(9*2)));  // AF
 8004516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f443 2220 	orr.w	r2, r3, #655360	@ 0xa0000
 800451e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004520:	601a      	str	r2, [r3, #0]

    *OTYPER |= (1<<8) | (1<<9);                  // OD
 8004522:	6a3b      	ldr	r3, [r7, #32]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800452a:	6a3b      	ldr	r3, [r7, #32]
 800452c:	601a      	str	r2, [r3, #0]

    *OSPEEDR |= (0b11<<(8*2)) | (0b11<<(9*2));   // High
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f443 2270 	orr.w	r2, r3, #983040	@ 0xf0000
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	601a      	str	r2, [r3, #0]

    *PUPDR &= ~((0b11<<(8*2)) | (0b11<<(9*2)));
 800453a:	69bb      	ldr	r3, [r7, #24]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	601a      	str	r2, [r3, #0]
    *PUPDR |=  ((0b01<<(8*2)) | (0b01<<(9*2)));  // Pull-up
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f443 22a0 	orr.w	r2, r3, #327680	@ 0x50000
 800454e:	69bb      	ldr	r3, [r7, #24]
 8004550:	601a      	str	r2, [r3, #0]

    *AFRH &= ~(0xF<<(0*4));
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f023 020f 	bic.w	r2, r3, #15
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	601a      	str	r2, [r3, #0]
    *AFRH |= (0x4<<(0*4));
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f043 0204 	orr.w	r2, r3, #4
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	601a      	str	r2, [r3, #0]
    *AFRH &= ~(0xF<<(1*4));
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	601a      	str	r2, [r3, #0]
    *AFRH |= (0x4<<(1*4));
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	601a      	str	r2, [r3, #0]

    volatile uint32_t* CR1   = (uint32_t*)(I2C1_BASE_ADDR + 0x00);
 8004582:	4b1b      	ldr	r3, [pc, #108]	@ (80045f0 <I2C1_Master_Init+0x120>)
 8004584:	613b      	str	r3, [r7, #16]
    volatile uint32_t* CR2   = (uint32_t*)(I2C1_BASE_ADDR + 0x04);
 8004586:	4b1b      	ldr	r3, [pc, #108]	@ (80045f4 <I2C1_Master_Init+0x124>)
 8004588:	60fb      	str	r3, [r7, #12]
    volatile uint32_t* CCR   = (uint32_t*)(I2C1_BASE_ADDR + 0x1C);
 800458a:	4b1b      	ldr	r3, [pc, #108]	@ (80045f8 <I2C1_Master_Init+0x128>)
 800458c:	60bb      	str	r3, [r7, #8]
    volatile uint32_t* TRISE = (uint32_t*)(I2C1_BASE_ADDR + 0x20);
 800458e:	4b1b      	ldr	r3, [pc, #108]	@ (80045fc <I2C1_Master_Init+0x12c>)
 8004590:	607b      	str	r3, [r7, #4]

    *CR1 &= ~(1<<0);   // PE=0
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f023 0201 	bic.w	r2, r3, #1
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	601a      	str	r2, [r3, #0]
    *CR2 = 16;         // PCLK1=16MHz
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2210      	movs	r2, #16
 80045a2:	601a      	str	r2, [r3, #0]
    *CCR = 80;         // 100kHz
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	2250      	movs	r2, #80	@ 0x50
 80045a8:	601a      	str	r2, [r3, #0]
    *TRISE = 17;       // 1000ns @16MHz
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2211      	movs	r2, #17
 80045ae:	601a      	str	r2, [r3, #0]
    *CR1 |= (1<<10);   // ACK
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	601a      	str	r2, [r3, #0]
    *CR1 |= (1<<0);    // PE=1
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f043 0201 	orr.w	r2, r3, #1
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	601a      	str	r2, [r3, #0]
}
 80045c8:	bf00      	nop
 80045ca:	3734      	adds	r7, #52	@ 0x34
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr
 80045d4:	40023830 	.word	0x40023830
 80045d8:	40023840 	.word	0x40023840
 80045dc:	40020400 	.word	0x40020400
 80045e0:	40020404 	.word	0x40020404
 80045e4:	40020408 	.word	0x40020408
 80045e8:	4002040c 	.word	0x4002040c
 80045ec:	40020424 	.word	0x40020424
 80045f0:	40005400 	.word	0x40005400
 80045f4:	40005404 	.word	0x40005404
 80045f8:	4000541c 	.word	0x4000541c
 80045fc:	40005420 	.word	0x40005420

08004600 <I2C1_WriteReg>:

void I2C1_WriteReg(uint8_t dev, uint8_t reg, uint8_t data)
{
 8004600:	b480      	push	{r7}
 8004602:	b087      	sub	sp, #28
 8004604:	af00      	add	r7, sp, #0
 8004606:	4603      	mov	r3, r0
 8004608:	71fb      	strb	r3, [r7, #7]
 800460a:	460b      	mov	r3, r1
 800460c:	71bb      	strb	r3, [r7, #6]
 800460e:	4613      	mov	r3, r2
 8004610:	717b      	strb	r3, [r7, #5]
    volatile uint32_t *CR1 = (uint32_t*)(I2C1_BASE_ADDR + 0x00);
 8004612:	4b24      	ldr	r3, [pc, #144]	@ (80046a4 <I2C1_WriteReg+0xa4>)
 8004614:	617b      	str	r3, [r7, #20]
    volatile uint32_t *SR1 = (uint32_t*)(I2C1_BASE_ADDR + 0x14);
 8004616:	4b24      	ldr	r3, [pc, #144]	@ (80046a8 <I2C1_WriteReg+0xa8>)
 8004618:	613b      	str	r3, [r7, #16]
    volatile uint32_t *SR2 = (uint32_t*)(I2C1_BASE_ADDR + 0x18);
 800461a:	4b24      	ldr	r3, [pc, #144]	@ (80046ac <I2C1_WriteReg+0xac>)
 800461c:	60fb      	str	r3, [r7, #12]
    volatile uint32_t *DR  = (uint32_t*)(I2C1_BASE_ADDR + 0x10);
 800461e:	4b24      	ldr	r3, [pc, #144]	@ (80046b0 <I2C1_WriteReg+0xb0>)
 8004620:	60bb      	str	r3, [r7, #8]

    *CR1 |= (1<<8);                    // START
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & 1));                // SB
 800462e:	bf00      	nop
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0301 	and.w	r3, r3, #1
 8004638:	2b00      	cmp	r3, #0
 800463a:	d0f9      	beq.n	8004630 <I2C1_WriteReg+0x30>

    *DR = dev << 1;                    // Write
 800463c:	79fb      	ldrb	r3, [r7, #7]
 800463e:	005a      	lsls	r2, r3, #1
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & (1<<1)));           // ADDR
 8004644:	bf00      	nop
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 0302 	and.w	r3, r3, #2
 800464e:	2b00      	cmp	r3, #0
 8004650:	d0f9      	beq.n	8004646 <I2C1_WriteReg+0x46>
    (void)*SR2;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]

    while(!(*SR1 & (1<<7)));           // TxE
 8004656:	bf00      	nop
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004660:	2b00      	cmp	r3, #0
 8004662:	d0f9      	beq.n	8004658 <I2C1_WriteReg+0x58>
    *DR = reg;
 8004664:	79ba      	ldrb	r2, [r7, #6]
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	601a      	str	r2, [r3, #0]

    while(!(*SR1 & (1<<7)));
 800466a:	bf00      	nop
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004674:	2b00      	cmp	r3, #0
 8004676:	d0f9      	beq.n	800466c <I2C1_WriteReg+0x6c>
    *DR = data;
 8004678:	797a      	ldrb	r2, [r7, #5]
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	601a      	str	r2, [r3, #0]

    while(!(*SR1 & (1<<2)));           // BTF
 800467e:	bf00      	nop
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f003 0304 	and.w	r3, r3, #4
 8004688:	2b00      	cmp	r3, #0
 800468a:	d0f9      	beq.n	8004680 <I2C1_WriteReg+0x80>
    *CR1 |= (1<<9);                    // STOP
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	601a      	str	r2, [r3, #0]
}
 8004698:	bf00      	nop
 800469a:	371c      	adds	r7, #28
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr
 80046a4:	40005400 	.word	0x40005400
 80046a8:	40005414 	.word	0x40005414
 80046ac:	40005418 	.word	0x40005418
 80046b0:	40005410 	.word	0x40005410

080046b4 <I2C1_ReadMulti>:
void I2C1_ReadMulti(uint8_t dev, uint8_t reg, uint8_t *buf, uint8_t len)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b089      	sub	sp, #36	@ 0x24
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	603a      	str	r2, [r7, #0]
 80046bc:	461a      	mov	r2, r3
 80046be:	4603      	mov	r3, r0
 80046c0:	71fb      	strb	r3, [r7, #7]
 80046c2:	460b      	mov	r3, r1
 80046c4:	71bb      	strb	r3, [r7, #6]
 80046c6:	4613      	mov	r3, r2
 80046c8:	717b      	strb	r3, [r7, #5]
    volatile uint32_t *CR1 = (uint32_t*)(I2C1_BASE_ADDR + 0x00);
 80046ca:	4b42      	ldr	r3, [pc, #264]	@ (80047d4 <I2C1_ReadMulti+0x120>)
 80046cc:	61bb      	str	r3, [r7, #24]
    volatile uint32_t *SR1 = (uint32_t*)(I2C1_BASE_ADDR + 0x14);
 80046ce:	4b42      	ldr	r3, [pc, #264]	@ (80047d8 <I2C1_ReadMulti+0x124>)
 80046d0:	617b      	str	r3, [r7, #20]
    volatile uint32_t *SR2 = (uint32_t*)(I2C1_BASE_ADDR + 0x18);
 80046d2:	4b42      	ldr	r3, [pc, #264]	@ (80047dc <I2C1_ReadMulti+0x128>)
 80046d4:	613b      	str	r3, [r7, #16]
    volatile uint32_t *DR  = (uint32_t*)(I2C1_BASE_ADDR + 0x10);
 80046d6:	4b42      	ldr	r3, [pc, #264]	@ (80047e0 <I2C1_ReadMulti+0x12c>)
 80046d8:	60fb      	str	r3, [r7, #12]

    /* Write register address */
    *CR1 |= (1<<8);
 80046da:	69bb      	ldr	r3, [r7, #24]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80046e2:	69bb      	ldr	r3, [r7, #24]
 80046e4:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & 1));
 80046e6:	bf00      	nop
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 0301 	and.w	r3, r3, #1
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d0f9      	beq.n	80046e8 <I2C1_ReadMulti+0x34>
    *DR = dev << 1;
 80046f4:	79fb      	ldrb	r3, [r7, #7]
 80046f6:	005a      	lsls	r2, r3, #1
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & (1<<1)));
 80046fc:	bf00      	nop
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0302 	and.w	r3, r3, #2
 8004706:	2b00      	cmp	r3, #0
 8004708:	d0f9      	beq.n	80046fe <I2C1_ReadMulti+0x4a>
    (void)*SR2;
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	681b      	ldr	r3, [r3, #0]

    while(!(*SR1 & (1<<7)));
 800470e:	bf00      	nop
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004718:	2b00      	cmp	r3, #0
 800471a:	d0f9      	beq.n	8004710 <I2C1_ReadMulti+0x5c>
    *DR = reg;
 800471c:	79ba      	ldrb	r2, [r7, #6]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	601a      	str	r2, [r3, #0]

    while(!(*SR1 & (1<<7)));
 8004722:	bf00      	nop
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800472c:	2b00      	cmp	r3, #0
 800472e:	d0f9      	beq.n	8004724 <I2C1_ReadMulti+0x70>

    /* Repeated START  Read */
    *CR1 |= (1<<8);
 8004730:	69bb      	ldr	r3, [r7, #24]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004738:	69bb      	ldr	r3, [r7, #24]
 800473a:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & 1));
 800473c:	bf00      	nop
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 0301 	and.w	r3, r3, #1
 8004746:	2b00      	cmp	r3, #0
 8004748:	d0f9      	beq.n	800473e <I2C1_ReadMulti+0x8a>
    *DR = (dev << 1) | 1;
 800474a:	79fb      	ldrb	r3, [r7, #7]
 800474c:	005b      	lsls	r3, r3, #1
 800474e:	f043 0301 	orr.w	r3, r3, #1
 8004752:	461a      	mov	r2, r3
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	601a      	str	r2, [r3, #0]
    while(!(*SR1 & (1<<1)));
 8004758:	bf00      	nop
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0302 	and.w	r3, r3, #2
 8004762:	2b00      	cmp	r3, #0
 8004764:	d0f9      	beq.n	800475a <I2C1_ReadMulti+0xa6>
    (void)*SR2;
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	681b      	ldr	r3, [r3, #0]

    for(uint8_t i=0;i<len;i++)
 800476a:	2300      	movs	r3, #0
 800476c:	77fb      	strb	r3, [r7, #31]
 800476e:	e021      	b.n	80047b4 <I2C1_ReadMulti+0x100>
    {
        if(i == len-1)
 8004770:	7ffa      	ldrb	r2, [r7, #31]
 8004772:	797b      	ldrb	r3, [r7, #5]
 8004774:	3b01      	subs	r3, #1
 8004776:	429a      	cmp	r2, r3
 8004778:	d10b      	bne.n	8004792 <I2C1_ReadMulti+0xde>
        {
            *CR1 &= ~(1<<10);  // ACK = 0
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004782:	69bb      	ldr	r3, [r7, #24]
 8004784:	601a      	str	r2, [r3, #0]
            *CR1 |= (1<<9);    // STOP
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800478e:	69bb      	ldr	r3, [r7, #24]
 8004790:	601a      	str	r2, [r3, #0]
        }
        while(!(*SR1 & (1<<6))); // RxNE
 8004792:	bf00      	nop
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800479c:	2b00      	cmp	r3, #0
 800479e:	d0f9      	beq.n	8004794 <I2C1_ReadMulti+0xe0>
        buf[i] = *DR;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6819      	ldr	r1, [r3, #0]
 80047a4:	7ffb      	ldrb	r3, [r7, #31]
 80047a6:	683a      	ldr	r2, [r7, #0]
 80047a8:	4413      	add	r3, r2
 80047aa:	b2ca      	uxtb	r2, r1
 80047ac:	701a      	strb	r2, [r3, #0]
    for(uint8_t i=0;i<len;i++)
 80047ae:	7ffb      	ldrb	r3, [r7, #31]
 80047b0:	3301      	adds	r3, #1
 80047b2:	77fb      	strb	r3, [r7, #31]
 80047b4:	7ffa      	ldrb	r2, [r7, #31]
 80047b6:	797b      	ldrb	r3, [r7, #5]
 80047b8:	429a      	cmp	r2, r3
 80047ba:	d3d9      	bcc.n	8004770 <I2C1_ReadMulti+0xbc>
    }
    *CR1 |= (1<<10); // ACK li
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	601a      	str	r2, [r3, #0]
}
 80047c8:	bf00      	nop
 80047ca:	3724      	adds	r7, #36	@ 0x24
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr
 80047d4:	40005400 	.word	0x40005400
 80047d8:	40005414 	.word	0x40005414
 80047dc:	40005418 	.word	0x40005418
 80047e0:	40005410 	.word	0x40005410

080047e4 <CHI_UART_Transmit>:
#define GPIOA_BASE_ADDR    0x40020000UL
#define USART1_BASE_ADDR   0x40011000UL


void CHI_UART_Transmit(uint8_t data)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b085      	sub	sp, #20
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	4603      	mov	r3, r0
 80047ec:	71fb      	strb	r3, [r7, #7]
    uint32_t* USART_SR = (uint32_t*)(USART1_BASE_ADDR + 0x00);
 80047ee:	4b0f      	ldr	r3, [pc, #60]	@ (800482c <CHI_UART_Transmit+0x48>)
 80047f0:	60fb      	str	r3, [r7, #12]
    uint32_t* USART_DR = (uint32_t*)(USART1_BASE_ADDR + 0x04);
 80047f2:	4b0f      	ldr	r3, [pc, #60]	@ (8004830 <CHI_UART_Transmit+0x4c>)
 80047f4:	60bb      	str	r3, [r7, #8]

    while(((*USART_SR >> 7) & 1) == 0);   // TXE
 80047f6:	bf00      	nop
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	09db      	lsrs	r3, r3, #7
 80047fe:	f003 0301 	and.w	r3, r3, #1
 8004802:	2b00      	cmp	r3, #0
 8004804:	d0f8      	beq.n	80047f8 <CHI_UART_Transmit+0x14>
    *USART_DR = data;
 8004806:	79fa      	ldrb	r2, [r7, #7]
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	601a      	str	r2, [r3, #0]
    while(((*USART_SR >> 6) & 1) == 0);   // TC
 800480c:	bf00      	nop
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	099b      	lsrs	r3, r3, #6
 8004814:	f003 0301 	and.w	r3, r3, #1
 8004818:	2b00      	cmp	r3, #0
 800481a:	d0f8      	beq.n	800480e <CHI_UART_Transmit+0x2a>
}
 800481c:	bf00      	nop
 800481e:	bf00      	nop
 8004820:	3714      	adds	r7, #20
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop
 800482c:	40011000 	.word	0x40011000
 8004830:	40011004 	.word	0x40011004

08004834 <CHI_UART_init>:

void CHI_UART_init(void)
{
 8004834:	b480      	push	{r7}
 8004836:	b087      	sub	sp, #28
 8004838:	af00      	add	r7, sp, #0
    /* ===== Enable clocks ===== */
    uint32_t* RCC_AHB1ENR = (uint32_t*)(RCC_BASE_ADDR + 0x30);
 800483a:	4b3c      	ldr	r3, [pc, #240]	@ (800492c <CHI_UART_init+0xf8>)
 800483c:	617b      	str	r3, [r7, #20]
    uint32_t* RCC_APB2ENR = (uint32_t*)(RCC_BASE_ADDR + 0x44);
 800483e:	4b3c      	ldr	r3, [pc, #240]	@ (8004930 <CHI_UART_init+0xfc>)
 8004840:	613b      	str	r3, [r7, #16]

    *RCC_AHB1ENR |= (1 << 0);    // GPIOA clock
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f043 0201 	orr.w	r2, r3, #1
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	601a      	str	r2, [r3, #0]
    *RCC_APB2ENR |= (1 << 4);    // USART1 clock
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f043 0210 	orr.w	r2, r3, #16
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	601a      	str	r2, [r3, #0]

    /* ===== GPIO PA9, PA10 alternate function ===== */
    uint32_t* GPIOA_MODER = (uint32_t*)(GPIOA_BASE_ADDR + 0x00);
 800485a:	4b36      	ldr	r3, [pc, #216]	@ (8004934 <CHI_UART_init+0x100>)
 800485c:	60fb      	str	r3, [r7, #12]
    uint32_t* GPIOA_AFRH  = (uint32_t*)(GPIOA_BASE_ADDR + 0x24);
 800485e:	4b36      	ldr	r3, [pc, #216]	@ (8004938 <CHI_UART_init+0x104>)
 8004860:	60bb      	str	r3, [r7, #8]

    /* PA9 -> USART1_TX (AF7) */
    *GPIOA_MODER &= ~(0b11 << (9 * 2));
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	601a      	str	r2, [r3, #0]
    *GPIOA_MODER |=  (0b10 << (9 * 2));
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	601a      	str	r2, [r3, #0]
    *GPIOA_AFRH  &= ~(0xF << ((9 - 8) * 4));
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	601a      	str	r2, [r3, #0]
    *GPIOA_AFRH  |=  (0x7 << ((9 - 8) * 4));
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f043 0270 	orr.w	r2, r3, #112	@ 0x70
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	601a      	str	r2, [r3, #0]

    /* PA10 -> USART1_RX (AF7) */
    *GPIOA_MODER &= ~(0b11 << (10 * 2));
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	601a      	str	r2, [r3, #0]
    *GPIOA_MODER |=  (0b10 << (10 * 2));
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	601a      	str	r2, [r3, #0]
    *GPIOA_AFRH  &= ~(0xF << ((10 - 8) * 4));
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	601a      	str	r2, [r3, #0]
    *GPIOA_AFRH  |=  (0x7 << ((10 - 8) * 4));
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f443 62e0 	orr.w	r2, r3, #1792	@ 0x700
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	601a      	str	r2, [r3, #0]

    /* ===== USART1 configuration ===== */
    uint32_t* USART1_BRR = (uint32_t*)(USART1_BASE_ADDR + 0x08);
 80048c2:	4b1e      	ldr	r3, [pc, #120]	@ (800493c <CHI_UART_init+0x108>)
 80048c4:	607b      	str	r3, [r7, #4]
    uint32_t* USART1_CR1 = (uint32_t*)(USART1_BASE_ADDR + 0x0C);
 80048c6:	4b1e      	ldr	r3, [pc, #120]	@ (8004940 <CHI_UART_init+0x10c>)
 80048c8:	603b      	str	r3, [r7, #0]

    /* Baudrate = 9600, PCLK2 = 16 MHz
       USARTDIV = 16MHz / (16 * 9600) = 104.166 */
    *USART1_BRR = (104 << 4) | (3 << 0);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f240 6283 	movw	r2, #1667	@ 0x683
 80048d0:	601a      	str	r2, [r3, #0]

    *USART1_CR1 = 0;
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	2200      	movs	r2, #0
 80048d6:	601a      	str	r2, [r3, #0]
    *USART1_CR1 &= ~(1 << 15);   // Oversampling 16
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	601a      	str	r2, [r3, #0]
    *USART1_CR1 &= ~(1 << 12);   // 8-bit data
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	601a      	str	r2, [r3, #0]
    *USART1_CR1 &= ~(1 << 10);   // No parity
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	601a      	str	r2, [r3, #0]
    *USART1_CR1 |=  (1 << 2);    // RE
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f043 0204 	orr.w	r2, r3, #4
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	601a      	str	r2, [r3, #0]
    *USART1_CR1 |=  (1 << 3);    // TE
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f043 0208 	orr.w	r2, r3, #8
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	601a      	str	r2, [r3, #0]
    *USART1_CR1 |=  (1 << 13);   // UE
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	601a      	str	r2, [r3, #0]
}
 8004920:	bf00      	nop
 8004922:	371c      	adds	r7, #28
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr
 800492c:	40023830 	.word	0x40023830
 8004930:	40023844 	.word	0x40023844
 8004934:	40020000 	.word	0x40020000
 8004938:	40020024 	.word	0x40020024
 800493c:	40011008 	.word	0x40011008
 8004940:	4001100c 	.word	0x4001100c

08004944 <CHI_UART_send_number>:

void CHI_UART_send_number(int num)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
    char buf[12];
    int i = 0;
 800494c:	2300      	movs	r3, #0
 800494e:	617b      	str	r3, [r7, #20]

    if (num == 0)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d103      	bne.n	800495e <CHI_UART_send_number+0x1a>
    {
        CHI_UART_Transmit('0');
 8004956:	2030      	movs	r0, #48	@ 0x30
 8004958:	f7ff ff44 	bl	80047e4 <CHI_UART_Transmit>
 800495c:	e038      	b.n	80049d0 <CHI_UART_send_number+0x8c>
        return;
    }

    if (num < 0)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2b00      	cmp	r3, #0
 8004962:	da24      	bge.n	80049ae <CHI_UART_send_number+0x6a>
    {
        CHI_UART_Transmit('-');
 8004964:	202d      	movs	r0, #45	@ 0x2d
 8004966:	f7ff ff3d 	bl	80047e4 <CHI_UART_Transmit>
        num = -num;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	425b      	negs	r3, r3
 800496e:	607b      	str	r3, [r7, #4]
    }

    while (num > 0)
 8004970:	e01d      	b.n	80049ae <CHI_UART_send_number+0x6a>
    {
        buf[i++] = (num % 10) + '0';
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	4b18      	ldr	r3, [pc, #96]	@ (80049d8 <CHI_UART_send_number+0x94>)
 8004976:	fb83 1302 	smull	r1, r3, r3, r2
 800497a:	1099      	asrs	r1, r3, #2
 800497c:	17d3      	asrs	r3, r2, #31
 800497e:	1ac9      	subs	r1, r1, r3
 8004980:	460b      	mov	r3, r1
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	440b      	add	r3, r1
 8004986:	005b      	lsls	r3, r3, #1
 8004988:	1ad1      	subs	r1, r2, r3
 800498a:	b2ca      	uxtb	r2, r1
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	1c59      	adds	r1, r3, #1
 8004990:	6179      	str	r1, [r7, #20]
 8004992:	3230      	adds	r2, #48	@ 0x30
 8004994:	b2d2      	uxtb	r2, r2
 8004996:	3318      	adds	r3, #24
 8004998:	443b      	add	r3, r7
 800499a:	f803 2c10 	strb.w	r2, [r3, #-16]
        num /= 10;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a0d      	ldr	r2, [pc, #52]	@ (80049d8 <CHI_UART_send_number+0x94>)
 80049a2:	fb82 1203 	smull	r1, r2, r2, r3
 80049a6:	1092      	asrs	r2, r2, #2
 80049a8:	17db      	asrs	r3, r3, #31
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	607b      	str	r3, [r7, #4]
    while (num > 0)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	dcde      	bgt.n	8004972 <CHI_UART_send_number+0x2e>
    }

    while (i--)
 80049b4:	e007      	b.n	80049c6 <CHI_UART_send_number+0x82>
        CHI_UART_Transmit(buf[i]);
 80049b6:	f107 0208 	add.w	r2, r7, #8
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	4413      	add	r3, r2
 80049be:	781b      	ldrb	r3, [r3, #0]
 80049c0:	4618      	mov	r0, r3
 80049c2:	f7ff ff0f 	bl	80047e4 <CHI_UART_Transmit>
    while (i--)
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	1e5a      	subs	r2, r3, #1
 80049ca:	617a      	str	r2, [r7, #20]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d1f2      	bne.n	80049b6 <CHI_UART_send_number+0x72>
}
 80049d0:	3718      	adds	r7, #24
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop
 80049d8:	66666667 	.word	0x66666667

080049dc <CHI_UART_print_log>:


void CHI_UART_print_log(char *m)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b084      	sub	sp, #16
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
    for (int i = 0; m[i]; i++)
 80049e4:	2300      	movs	r3, #0
 80049e6:	60fb      	str	r3, [r7, #12]
 80049e8:	e009      	b.n	80049fe <CHI_UART_print_log+0x22>
    {
        CHI_UART_Transmit((uint8_t)m[i]);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	687a      	ldr	r2, [r7, #4]
 80049ee:	4413      	add	r3, r2
 80049f0:	781b      	ldrb	r3, [r3, #0]
 80049f2:	4618      	mov	r0, r3
 80049f4:	f7ff fef6 	bl	80047e4 <CHI_UART_Transmit>
    for (int i = 0; m[i]; i++)
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	3301      	adds	r3, #1
 80049fc:	60fb      	str	r3, [r7, #12]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	687a      	ldr	r2, [r7, #4]
 8004a02:	4413      	add	r3, r2
 8004a04:	781b      	ldrb	r3, [r3, #0]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1ef      	bne.n	80049ea <CHI_UART_print_log+0xe>
    }
}
 8004a0a:	bf00      	nop
 8004a0c:	bf00      	nop
 8004a0e:	3710      	adds	r7, #16
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <CHI_UART_send_float>:

void CHI_UART_send_float(float v)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (v < 0)
 8004a1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a22:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004a26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a2a:	d508      	bpl.n	8004a3e <CHI_UART_send_float+0x2a>
    {
        CHI_UART_Transmit('-');
 8004a2c:	202d      	movs	r0, #45	@ 0x2d
 8004a2e:	f7ff fed9 	bl	80047e4 <CHI_UART_Transmit>
        v = -v;
 8004a32:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a36:	eef1 7a67 	vneg.f32	s15, s15
 8004a3a:	edc7 7a01 	vstr	s15, [r7, #4]
    }

    int ip = (int)v;
 8004a3e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a42:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004a46:	ee17 3a90 	vmov	r3, s15
 8004a4a:	60fb      	str	r3, [r7, #12]
    int fp = (int)((v - ip) * 100);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	ee07 3a90 	vmov	s15, r3
 8004a52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a56:	ed97 7a01 	vldr	s14, [r7, #4]
 8004a5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a5e:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8004aa4 <CHI_UART_send_float+0x90>
 8004a62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004a6a:	ee17 3a90 	vmov	r3, s15
 8004a6e:	60bb      	str	r3, [r7, #8]

    CHI_UART_send_number(ip);
 8004a70:	68f8      	ldr	r0, [r7, #12]
 8004a72:	f7ff ff67 	bl	8004944 <CHI_UART_send_number>
    CHI_UART_Transmit('.');
 8004a76:	202e      	movs	r0, #46	@ 0x2e
 8004a78:	f7ff feb4 	bl	80047e4 <CHI_UART_Transmit>

    if (fp < 10)
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	2b09      	cmp	r3, #9
 8004a80:	dc02      	bgt.n	8004a88 <CHI_UART_send_float+0x74>
        CHI_UART_Transmit('0');
 8004a82:	2030      	movs	r0, #48	@ 0x30
 8004a84:	f7ff feae 	bl	80047e4 <CHI_UART_Transmit>

    CHI_UART_send_number(fp);
 8004a88:	68b8      	ldr	r0, [r7, #8]
 8004a8a:	f7ff ff5b 	bl	8004944 <CHI_UART_send_number>
    CHI_UART_Transmit('\r');
 8004a8e:	200d      	movs	r0, #13
 8004a90:	f7ff fea8 	bl	80047e4 <CHI_UART_Transmit>
    CHI_UART_Transmit('\n');
 8004a94:	200a      	movs	r0, #10
 8004a96:	f7ff fea5 	bl	80047e4 <CHI_UART_Transmit>
}
 8004a9a:	bf00      	nop
 8004a9c:	3710      	adds	r7, #16
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	42c80000 	.word	0x42c80000

08004aa8 <memset>:
 8004aa8:	4402      	add	r2, r0
 8004aaa:	4603      	mov	r3, r0
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d100      	bne.n	8004ab2 <memset+0xa>
 8004ab0:	4770      	bx	lr
 8004ab2:	f803 1b01 	strb.w	r1, [r3], #1
 8004ab6:	e7f9      	b.n	8004aac <memset+0x4>

08004ab8 <__libc_init_array>:
 8004ab8:	b570      	push	{r4, r5, r6, lr}
 8004aba:	4d0d      	ldr	r5, [pc, #52]	@ (8004af0 <__libc_init_array+0x38>)
 8004abc:	4c0d      	ldr	r4, [pc, #52]	@ (8004af4 <__libc_init_array+0x3c>)
 8004abe:	1b64      	subs	r4, r4, r5
 8004ac0:	10a4      	asrs	r4, r4, #2
 8004ac2:	2600      	movs	r6, #0
 8004ac4:	42a6      	cmp	r6, r4
 8004ac6:	d109      	bne.n	8004adc <__libc_init_array+0x24>
 8004ac8:	4d0b      	ldr	r5, [pc, #44]	@ (8004af8 <__libc_init_array+0x40>)
 8004aca:	4c0c      	ldr	r4, [pc, #48]	@ (8004afc <__libc_init_array+0x44>)
 8004acc:	f000 f826 	bl	8004b1c <_init>
 8004ad0:	1b64      	subs	r4, r4, r5
 8004ad2:	10a4      	asrs	r4, r4, #2
 8004ad4:	2600      	movs	r6, #0
 8004ad6:	42a6      	cmp	r6, r4
 8004ad8:	d105      	bne.n	8004ae6 <__libc_init_array+0x2e>
 8004ada:	bd70      	pop	{r4, r5, r6, pc}
 8004adc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ae0:	4798      	blx	r3
 8004ae2:	3601      	adds	r6, #1
 8004ae4:	e7ee      	b.n	8004ac4 <__libc_init_array+0xc>
 8004ae6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004aea:	4798      	blx	r3
 8004aec:	3601      	adds	r6, #1
 8004aee:	e7f2      	b.n	8004ad6 <__libc_init_array+0x1e>
 8004af0:	08004d54 	.word	0x08004d54
 8004af4:	08004d54 	.word	0x08004d54
 8004af8:	08004d54 	.word	0x08004d54
 8004afc:	08004d58 	.word	0x08004d58

08004b00 <memcpy>:
 8004b00:	440a      	add	r2, r1
 8004b02:	4291      	cmp	r1, r2
 8004b04:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b08:	d100      	bne.n	8004b0c <memcpy+0xc>
 8004b0a:	4770      	bx	lr
 8004b0c:	b510      	push	{r4, lr}
 8004b0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b16:	4291      	cmp	r1, r2
 8004b18:	d1f9      	bne.n	8004b0e <memcpy+0xe>
 8004b1a:	bd10      	pop	{r4, pc}

08004b1c <_init>:
 8004b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b1e:	bf00      	nop
 8004b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b22:	bc08      	pop	{r3}
 8004b24:	469e      	mov	lr, r3
 8004b26:	4770      	bx	lr

08004b28 <_fini>:
 8004b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b2a:	bf00      	nop
 8004b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b2e:	bc08      	pop	{r3}
 8004b30:	469e      	mov	lr, r3
 8004b32:	4770      	bx	lr
