{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463540072180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 12:54:31 2016 " "Processing started: Wed May 18 12:54:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463540072181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463540072181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_70 -c DE2_70 " "Command: quartus_sta DE2_70 -c DE2_70" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463540072181 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1463540072238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1463540072419 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_m2o1 " "Entity dcfifo_m2o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072705 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1463540072705 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1463540072705 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_70.sdc " "Reading SDC File: 'DE2_70.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1463540072722 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk0\} \{u6\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk0\} \{u6\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072723 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk1\} \{u6\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk1\} \{u6\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072723 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk2\} \{u6\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk2\} \{u6\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072723 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u5\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{vga_pll:u5\|altpll:altpll_component\|_clk0\} \{u5\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u5\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{vga_pll:u5\|altpll:altpll_component\|_clk0\} \{u5\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072723 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 100 CCD_Capture:u2\|mCCD_DATA port " "Ignored filter at DE2_70.sdc(100): CCD_Capture:u2\|mCCD_DATA could not be matched with a port" {  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463540072725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 100 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(100): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u2\|mCCD_DATA\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u2\|mCCD_DATA\}\]" {  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072726 ""}  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463540072726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 101 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u2\|mCCD_DATA\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u2\|mCCD_DATA\}\]" {  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072727 ""}  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463540072727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 103 CCD_Capture:u3\|Pre_FVAL port " "Ignored filter at DE2_70.sdc(103): CCD_Capture:u3\|Pre_FVAL could not be matched with a port" {  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463540072727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 103 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u3\|Pre_FVAL\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u3\|Pre_FVAL\}\]" {  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072727 ""}  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463540072727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 104 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u3\|Pre_FVAL\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u3\|Pre_FVAL\}\]" {  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072727 ""}  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463540072727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 106 CCD_Capture:u3\|mCCD_LVAL port " "Ignored filter at DE2_70.sdc(106): CCD_Capture:u3\|mCCD_LVAL could not be matched with a port" {  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463540072728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 106 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(106): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u3\|mCCD_LVAL\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u3\|mCCD_LVAL\}\]" {  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072728 ""}  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463540072728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 107 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u3\|mCCD_LVAL\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u3\|mCCD_LVAL\}\]" {  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072728 ""}  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463540072728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 112 Sdram_Control_4Port:u6\|mDATAOUT port " "Ignored filter at DE2_70.sdc(112): Sdram_Control_4Port:u6\|mDATAOUT could not be matched with a port" {  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463540072728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 112 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(112): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{Sdram_Control_4Port:u6\|mDATAOUT\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{Sdram_Control_4Port:u6\|mDATAOUT\}\]" {  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072729 ""}  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463540072729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 113 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(113): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{Sdram_Control_4Port:u6\|mDATAOUT\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{Sdram_Control_4Port:u6\|mDATAOUT\}\]" {  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072729 ""}  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463540072729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 115 Sdram_Control_4Port:u11\|mDATAOUT port " "Ignored filter at DE2_70.sdc(115): Sdram_Control_4Port:u11\|mDATAOUT could not be matched with a port" {  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463540072729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 115 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{Sdram_Control_4Port:u11\|mDATAOUT\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{Sdram_Control_4Port:u11\|mDATAOUT\}\]" {  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072729 ""}  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463540072729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 116 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(116): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{Sdram_Control_4Port:u11\|mDATAOUT\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{Sdram_Control_4Port:u11\|mDATAOUT\}\]" {  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072729 ""}  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463540072729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 126 GPIO_CLKOUT_N1 clock " "Ignored filter at DE2_70.sdc(126): GPIO_CLKOUT_N1 could not be matched with a clock" {  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463540072730 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 126 GPIO_CLKIN_N1 clock " "Ignored filter at DE2_70.sdc(126): GPIO_CLKIN_N1 could not be matched with a clock" {  } { { "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/DE2_70.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463540072730 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u1\|oRST_1 " "Node: Reset_Delay:u1\|oRST_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463540072739 "|DE2_70|Reset_Delay:u1|oRST_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "Node: lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463540072739 "|DE2_70|lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u9\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463540072740 "|DE2_70|I2C_CCD_Config:u9|mI2C_CTRL_CLK"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1463540072762 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1463540072777 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1463540072825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.602 " "Worst-case setup slack is -4.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.602      -142.304 N/C  " "   -4.602      -142.304 N/C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.262      -228.727 CCD_PIXCLK  " "   -3.262      -228.727 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.330        -6.562 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "   -0.330        -6.562 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.636         0.000 iCLK_50  " "   13.636         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.293         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   23.293         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463540072832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.071 " "Worst-case hold slack is -0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071        -0.071 iCLK_50  " "   -0.071        -0.071 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CCD_PIXCLK  " "    0.391         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    0.391         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "    0.391         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.476         0.000 N/C  " "    2.476         0.000 N/C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463540072848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.261 " "Worst-case recovery slack is -4.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.261     -1099.215 CCD_PIXCLK  " "   -4.261     -1099.215 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.341         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    1.341         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.882         0.000 iCLK_50  " "   10.882         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.268         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   13.268         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463540072855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.649 " "Worst-case removal slack is 1.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.649         0.000 iCLK_50  " "    1.649         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.675         0.000 CCD_PIXCLK  " "    2.675         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.363         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    4.363         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.028         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   16.028         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463540072861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.953 " "Worst-case minimum pulse width slack is 0.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.953         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    0.953         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk1  " "    3.333         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.889         0.000 oDRAM0_CLK  " "    3.889         0.000 oDRAM0_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.953         0.000 CCD_PIXCLK  " "    5.953         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 iCLK_50  " "    9.000         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 iCLK_50_2  " "   10.000         0.000 iCLK_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 iCLK_50_3  " "   10.000         0.000 iCLK_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.873         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   12.873         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.223         0.000 CCD_MCLK  " "   37.223         0.000 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540072867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463540072867 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1463540073586 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.602 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.602" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{N/C\}\] " "-to_clock \[get_clocks \{N/C\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -4.602 (VIOLATED) " "Path #1: Setup slack is -4.602 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DRAM_DQ\[15\] " "To Node      : DRAM_DQ\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : N/C " "Latch Clock  : N/C" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 1.000 " "Max Delay Exception      : 1.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.286      0.286  R        clock network delay " "     0.286      0.286  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.495      0.209     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "     0.495      0.209     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.583      0.088 RR  CELL  u7\|write_fifo2\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\|portadataout\[6\] " "     0.583      0.088 RR  CELL  u7\|write_fifo2\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\|portadataout\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.191      1.608 RR    IC  u7\|mDATAIN\[15\]~15\|datac " "     2.191      1.608 RR    IC  u7\|mDATAIN\[15\]~15\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|mDATAIN[15]~15 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 188 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.462      0.271 RR  CELL  u7\|mDATAIN\[15\]~15\|combout " "     2.462      0.271 RR  CELL  u7\|mDATAIN\[15\]~15\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|mDATAIN[15]~15 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 188 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.930      0.468 RR    IC  DRAM_DQ\[15\]\|datain " "     2.930      0.468 RR    IC  DRAM_DQ\[15\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.602      2.672 RR  CELL  DRAM_DQ\[15\] " "     5.602      2.672 RR  CELL  DRAM_DQ\[15\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      0.000  R        clock network delay " "     1.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      0.000  R  oExt  DRAM_DQ\[15\] " "     1.000      0.000  R  oExt  DRAM_DQ\[15\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.602 " "Data Arrival Time  :     5.602" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.000 " "Data Required Time :     1.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -4.602 (VIOLATED) " "Slack              :    -4.602 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073588 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.262 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.262" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.262 (VIOLATED) " "Path #1: Setup slack is -3.262 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_1 " "From Node    : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Arbitrator:arbiter\|disp_R\[11\] " "To Node      : Arbitrator:arbiter\|disp_R\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166720.000  166720.000           launch edge time " "166720.000  166720.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166723.935      3.935  R        clock network delay " "166723.935      3.935  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166724.185      0.250     uTco  Reset_Delay:u1\|oRST_1 " "166724.185      0.250     uTco  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166724.185      0.000 FF  CELL  u1\|oRST_1\|regout " "166724.185      0.000 FF  CELL  u1\|oRST_1\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166724.679      0.494 FF    IC  arbiter\|disp_G\[2\]~2\|datad " "166724.679      0.494 FF    IC  arbiter\|disp_G\[2\]~2\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arbitrator:arbiter|disp_G[2]~2 } "NODE_NAME" } } { "Arbitrator.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Arbitrator.v" 70 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166724.829      0.150 FR  CELL  arbiter\|disp_G\[2\]~2\|combout " "166724.829      0.150 FR  CELL  arbiter\|disp_G\[2\]~2\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arbitrator:arbiter|disp_G[2]~2 } "NODE_NAME" } } { "Arbitrator.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Arbitrator.v" 70 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166725.490      0.661 RR    IC  arbiter\|disp_R\[11\]\|ena " "166725.490      0.661 RR    IC  arbiter\|disp_R\[11\]\|ena" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arbitrator:arbiter|disp_R[11] } "NODE_NAME" } } { "Arbitrator.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Arbitrator.v" 70 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166726.150      0.660 RR  CELL  Arbitrator:arbiter\|disp_R\[11\] " "166726.150      0.660 RR  CELL  Arbitrator:arbiter\|disp_R\[11\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arbitrator:arbiter|disp_R[11] } "NODE_NAME" } } { "Arbitrator.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Arbitrator.v" 70 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166720.001  166720.001           latch edge time " "166720.001  166720.001           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.852      2.851  R        clock network delay " "166722.852      2.851  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.888      0.036     uTsu  Arbitrator:arbiter\|disp_R\[11\] " "166722.888      0.036     uTsu  Arbitrator:arbiter\|disp_R\[11\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arbitrator:arbiter|disp_R[11] } "NODE_NAME" } } { "Arbitrator.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Arbitrator.v" 70 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  : 166726.150 " "Data Arrival Time  : 166726.150" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time : 166722.888 " "Data Required Time : 166722.888" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.262 (VIOLATED) " "Slack              :    -3.262 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073595 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.330 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.330" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073601 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073601 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.330 (VIOLATED) " "Path #1: Setup slack is -0.330 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DRAM_DQ\[30\] " "From Node    : DRAM_DQ\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u8\|mDATAOUT\[14\] " "To Node      : Sdram_Control_4Port:u8\|mDATAOUT\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : n/a " "Launch Clock : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 1.000 " "Max Delay Exception      : 1.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  iExt  DRAM_DQ\[30\] " "     0.000      0.000  R  iExt  DRAM_DQ\[30\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.229      1.229 RR  CELL  Sdram_Control_4Port:u8\|mDATAOUT\[14\] " "     1.229      1.229 RR  CELL  Sdram_Control_4Port:u8\|mDATAOUT\[14\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|mDATAOUT[14] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 343 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.975     -0.025  R        clock network delay " "     0.975     -0.025  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.899     -0.076     uTsu  Sdram_Control_4Port:u8\|mDATAOUT\[14\] " "     0.899     -0.076     uTsu  Sdram_Control_4Port:u8\|mDATAOUT\[14\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|mDATAOUT[14] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 343 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.229 " "Data Arrival Time  :     1.229" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.899 " "Data Required Time :     0.899" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.330 (VIOLATED) " "Slack              :    -0.330 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073602 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.636 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.636" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073604 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073604 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.636  " "Path #1: Setup slack is 13.636 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_1 " "From Node    : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reset_Delay:u1\|oRST_1 " "To Node      : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.935      3.935  R        clock network delay " "     3.935      3.935  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.185      0.250     uTco  Reset_Delay:u1\|oRST_1 " "     4.185      0.250     uTco  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.185      0.000 RR  CELL  u1\|oRST_1\|regout " "     4.185      0.000 RR  CELL  u1\|oRST_1\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.006      2.821 RR    IC  u1\|oRST_1~0\|datab " "     7.006      2.821 RR    IC  u1\|oRST_1~0\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~0 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.426      0.420 RR  CELL  u1\|oRST_1~0\|combout " "     7.426      0.420 RR  CELL  u1\|oRST_1~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~0 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.006      2.580 RR    IC  u1\|oRST_1~1\|datac " "    10.006      2.580 RR    IC  u1\|oRST_1~1\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.251      0.245 RR  CELL  u1\|oRST_1~1\|combout " "    10.251      0.245 RR  CELL  u1\|oRST_1~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.251      0.000 RR    IC  u1\|oRST_1\|datain " "    10.251      0.000 RR    IC  u1\|oRST_1\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.335      0.084 RR  CELL  Reset_Delay:u1\|oRST_1 " "    10.335      0.084 RR  CELL  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.935      3.935  R        clock network delay " "    23.935      3.935  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.971      0.036     uTsu  Reset_Delay:u1\|oRST_1 " "    23.971      0.036     uTsu  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.335 " "Data Arrival Time  :    10.335" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.971 " "Data Required Time :    23.971" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.636  " "Slack              :    13.636 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073605 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.293 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.293" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.293  " "Path #1: Setup slack is 23.293 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : touch_tcon:u10\|x_cnt\[9\] " "From Node    : touch_tcon:u10\|x_cnt\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[9\] " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.212      0.212  R        clock network delay " "     0.212      0.212  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.462      0.250     uTco  touch_tcon:u10\|x_cnt\[9\] " "     0.462      0.250     uTco  touch_tcon:u10\|x_cnt\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { touch_tcon:u10|x_cnt[9] } "NODE_NAME" } } { "touch_tcon.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/touch_tcon.v" 133 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.462      0.000 FF  CELL  u10\|x_cnt\[9\]\|regout " "     0.462      0.000 FF  CELL  u10\|x_cnt\[9\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { touch_tcon:u10|x_cnt[9] } "NODE_NAME" } } { "touch_tcon.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/touch_tcon.v" 133 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.234      0.772 FF    IC  u10\|LessThan5~0\|dataa " "     1.234      0.772 FF    IC  u10\|LessThan5~0\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { touch_tcon:u10|LessThan5~0 } "NODE_NAME" } } { "touch_tcon.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/touch_tcon.v" 116 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.644      0.410 FF  CELL  u10\|LessThan5~0\|combout " "     1.644      0.410 FF  CELL  u10\|LessThan5~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { touch_tcon:u10|LessThan5~0 } "NODE_NAME" } } { "touch_tcon.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/touch_tcon.v" 116 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.891      0.247 FF    IC  u10\|LessThan5~1\|datab " "     1.891      0.247 FF    IC  u10\|LessThan5~1\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { touch_tcon:u10|LessThan5~1 } "NODE_NAME" } } { "touch_tcon.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/touch_tcon.v" 116 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.284      0.393 FF  CELL  u10\|LessThan5~1\|combout " "     2.284      0.393 FF  CELL  u10\|LessThan5~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { touch_tcon:u10|LessThan5~1 } "NODE_NAME" } } { "touch_tcon.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/touch_tcon.v" 116 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.538      0.254 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|valid_rdreq~0\|datab " "     2.538      0.254 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|valid_rdreq~0\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.931      0.393 FR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|valid_rdreq~0\|combout " "     2.931      0.393 FR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|valid_rdreq~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.681      0.750 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|dataa " "     3.681      0.750 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~1 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.119      0.438 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|combout " "     4.119      0.438 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~1 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.163      1.044 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|dataa " "     5.163      1.044 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~5 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.571      0.408 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|combout " "     5.571      0.408 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~5 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.841      0.270 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~6\|datad " "     5.841      0.270 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~6\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~6 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.991      0.150 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~6\|combout " "     5.991      0.150 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~6\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~6 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.413      0.422 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]~7\|dataa " "     6.413      0.422 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]~7\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]~7 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.851      0.438 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]~7\|combout " "     6.851      0.438 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]~7\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]~7 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.851      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\|datain " "     6.851      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.935      0.084 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[9\] " "     6.935      0.084 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           latch edge time " "    30.000     30.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.192      0.192  R        clock network delay " "    30.192      0.192  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.228      0.036     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[9\] " "    30.228      0.036     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.935 " "Data Arrival Time  :     6.935" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    30.228 " "Data Required Time :    30.228" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.293  " "Slack              :    23.293 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073608 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.071 " "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.071" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -0.071 (VIOLATED) " "Path #1: Hold slack is -0.071 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK_DIV\[11\] " "From Node    : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK_DIV\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "To Node      : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.853      2.853  R        clock network delay " "     2.853      2.853  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.103      0.250     uTco  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK_DIV\[11\] " "     3.103      0.250     uTco  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK_DIV\[11\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.103      0.000 RR  CELL  u11\|u0\|mI2S_CLK_DIV\[11\]\|regout " "     3.103      0.000 RR  CELL  u11\|u0\|mI2S_CLK_DIV\[11\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.617      0.514 RR    IC  u11\|u0\|mI2S_CLK~0\|datab " "     3.617      0.514 RR    IC  u11\|u0\|mI2S_CLK~0\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK~0 } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.037      0.420 RR  CELL  u11\|u0\|mI2S_CLK~0\|combout " "     4.037      0.420 RR  CELL  u11\|u0\|mI2S_CLK~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK~0 } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.037      0.000 RR    IC  u11\|u0\|mI2S_CLK\|datain " "     4.037      0.000 RR    IC  u11\|u0\|mI2S_CLK\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.121      0.084 RR  CELL  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "     4.121      0.084 RR  CELL  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.926      3.926  R        clock network delay " "     3.926      3.926  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.192      0.266      uTh  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "     4.192      0.266      uTh  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.121 " "Data Arrival Time  :     4.121" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.192 " "Data Required Time :     4.192" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.071 (VIOLATED) " "Slack              :    -0.071 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073612 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.391  " "Path #1: Hold slack is 0.391 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : CCD_Capture:u2\|mSTART " "From Node    : CCD_Capture:u2\|mSTART" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : CCD_Capture:u2\|mSTART " "To Node      : CCD_Capture:u2\|mSTART" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CCD_PIXCLK " "Launch Clock : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.884      2.884  R        clock network delay " "     2.884      2.884  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.134      0.250     uTco  CCD_Capture:u2\|mSTART " "     3.134      0.250     uTco  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.134      0.000 RR  CELL  u2\|mSTART\|regout " "     3.134      0.000 RR  CELL  u2\|mSTART\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.134      0.000 RR    IC  u2\|mSTART~0\|datac " "     3.134      0.000 RR    IC  u2\|mSTART~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART~0 } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.457      0.323 RR  CELL  u2\|mSTART~0\|combout " "     3.457      0.323 RR  CELL  u2\|mSTART~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART~0 } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.457      0.000 RR    IC  u2\|mSTART\|datain " "     3.457      0.000 RR    IC  u2\|mSTART\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.541      0.084 RR  CELL  CCD_Capture:u2\|mSTART " "     3.541      0.084 RR  CELL  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.884      2.884  R        clock network delay " "     2.884      2.884  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.150      0.266      uTh  CCD_Capture:u2\|mSTART " "     3.150      0.266      uTh  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.541 " "Data Arrival Time  :     3.541" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.150 " "Data Required Time :     3.150" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.391  " "Slack              :     0.391 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073620 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.391  " "Path #1: Hold slack is 0.391 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "From Node    : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "To Node      : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.217      0.217  R        clock network delay " "     0.217      0.217  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.467      0.250     uTco  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "     0.467      0.250     uTco  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.467      0.000 RR  CELL  u7\|control1\|init_timer\[0\]\|regout " "     0.467      0.000 RR  CELL  u7\|control1\|init_timer\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.467      0.000 RR    IC  u7\|control1\|init_timer\[0\]~43\|datac " "     0.467      0.000 RR    IC  u7\|control1\|init_timer\[0\]~43\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]~43 } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.790      0.323 RR  CELL  u7\|control1\|init_timer\[0\]~43\|combout " "     0.790      0.323 RR  CELL  u7\|control1\|init_timer\[0\]~43\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]~43 } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.790      0.000 RR    IC  u7\|control1\|init_timer\[0\]\|datain " "     0.790      0.000 RR    IC  u7\|control1\|init_timer\[0\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.874      0.084 RR  CELL  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "     0.874      0.084 RR  CELL  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.217      0.217  R        clock network delay " "     0.217      0.217  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.483      0.266      uTh  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "     0.483      0.266      uTh  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.874 " "Data Arrival Time  :     0.874" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.483 " "Data Required Time :     0.483" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.391  " "Slack              :     0.391 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073629 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.391  " "Path #1: Hold slack is 0.391 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\] " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.192      0.192  R        clock network delay " "     0.192      0.192  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.442      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\] " "     0.442      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.442      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\|regout " "     0.442      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.442      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~6\|datac " "     0.442      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~6\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]~6 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.765      0.323 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~6\|combout " "     0.765      0.323 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~6\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]~6 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.765      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\|datain " "     0.765      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.849      0.084 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\] " "     0.849      0.084 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.192      0.192  R        clock network delay " "     0.192      0.192  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.458      0.266      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\] " "     0.458      0.266      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.849 " "Data Arrival Time  :     0.849" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.458 " "Data Required Time :     0.458" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.391  " "Slack              :     0.391 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073632 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.476 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.476" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{N/C\}\] " "-to_clock \[get_clocks \{N/C\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.476  " "Path #1: Hold slack is 2.476 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13 " "From Node    : Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DRAM_DQ\[29\] " "To Node      : DRAM_DQ\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : N/C " "Latch Clock  : N/C" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.005     -0.005  R        clock network delay " "    -0.005     -0.005  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.147      0.152     uTco  Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13 " "     0.147      0.152     uTco  Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13 } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/command.v" 86 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.476      2.329 RR  CELL  DRAM_DQ\[29\] " "     2.476      2.329 RR  CELL  DRAM_DQ\[29\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  oExt  DRAM_DQ\[29\] " "     0.000      0.000  R  oExt  DRAM_DQ\[29\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.476 " "Data Arrival Time  :     2.476" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.000 " "Data Required Time :     0.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.476  " "Slack              :     2.476 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073636 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -4.261 " "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -4.261" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is -4.261 (VIOLATED) " "Path #1: Recovery slack is -4.261 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_1 " "From Node    : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RAW2RGB:u3\|wData2_d2\[7\] " "To Node      : RAW2RGB:u3\|wData2_d2\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166720.000  166720.000           launch edge time " "166720.000  166720.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166723.935      3.935  R        clock network delay " "166723.935      3.935  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166724.185      0.250     uTco  Reset_Delay:u1\|oRST_1 " "166724.185      0.250     uTco  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166724.185      0.000 RR  CELL  u1\|oRST_1\|regout " "166724.185      0.000 RR  CELL  u1\|oRST_1\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166724.825      0.640 RR    IC  u1\|oRST_1~clkctrl\|inclk\[0\] " "166724.825      0.640 RR    IC  u1\|oRST_1~clkctrl\|inclk\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166724.825      0.000 RR  CELL  u1\|oRST_1~clkctrl\|outclk " "166724.825      0.000 RR  CELL  u1\|oRST_1~clkctrl\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166726.412      1.587 RR    IC  u3\|wData2_d2\[7\]\|aclr " "166726.412      1.587 RR    IC  u3\|wData2_d2\[7\]\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u3|wData2_d2[7] } "NODE_NAME" } } { "raw2rgb.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/raw2rgb.v" 174 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166727.168      0.756 RR  CELL  RAW2RGB:u3\|wData2_d2\[7\] " "166727.168      0.756 RR  CELL  RAW2RGB:u3\|wData2_d2\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u3|wData2_d2[7] } "NODE_NAME" } } { "raw2rgb.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/raw2rgb.v" 174 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166720.001  166720.001           latch edge time " "166720.001  166720.001           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.871      2.870  R        clock network delay " "166722.871      2.870  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.907      0.036     uTsu  RAW2RGB:u3\|wData2_d2\[7\] " "166722.907      0.036     uTsu  RAW2RGB:u3\|wData2_d2\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u3|wData2_d2[7] } "NODE_NAME" } } { "raw2rgb.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/raw2rgb.v" 174 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  : 166727.168 " "Data Arrival Time  : 166727.168" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time : 166722.907 " "Data Required Time : 166722.907" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -4.261 (VIOLATED) " "Slack              :    -4.261 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073639 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.341 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.341" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073641 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073641 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 1.341  " "Path #1: Recovery slack is 1.341 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[5\] " "To Node      : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.333      3.333           launch edge time " "     3.333      3.333           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.561      0.228  F        clock network delay " "     3.561      0.228  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.811      0.250     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "     3.811      0.250     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.811      0.000 RR  CELL  u8\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "     3.811      0.000 RR  CELL  u8\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.825      1.014 RR    IC  u8\|write_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[5\]\|aclr " "     4.825      1.014 RR    IC  u8\|write_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[5\]\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.581      0.756 RR  CELL  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[5\] " "     5.581      0.756 RR  CELL  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.666      6.666           latch edge time " "     6.666      6.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.886      0.220  R        clock network delay " "     6.886      0.220  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.922      0.036     uTsu  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[5\] " "     6.922      0.036     uTsu  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.581 " "Data Arrival Time  :     5.581" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.922 " "Data Required Time :     6.922" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.341  " "Slack              :     1.341 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073642 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.882 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.882" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.882  " "Path #1: Recovery slack is 10.882 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_1 " "From Node    : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "To Node      : I2C_CCD_Config:u9\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.935      3.935  R        clock network delay " "     3.935      3.935  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.185      0.250     uTco  Reset_Delay:u1\|oRST_1 " "     4.185      0.250     uTco  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.185      0.000 FF  CELL  u1\|oRST_1\|regout " "     4.185      0.000 FF  CELL  u1\|oRST_1\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.520      3.335 FF    IC  u9\|i2c_reset~0\|datad " "     7.520      3.335 FF    IC  u9\|i2c_reset~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.670      0.150 FR  CELL  u9\|i2c_reset~0\|combout " "     7.670      0.150 FR  CELL  u9\|i2c_reset~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.910      0.240 RR    IC  u9\|i2c_reset\|datad " "     7.910      0.240 RR    IC  u9\|i2c_reset\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.059      0.149 RR  CELL  u9\|i2c_reset\|combout " "     8.059      0.149 RR  CELL  u9\|i2c_reset\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.384      3.325 RR    IC  u9\|mI2C_CTRL_CLK\|aclr " "    11.384      3.325 RR    IC  u9\|mI2C_CTRL_CLK\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.140      0.756 RF  CELL  I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "    12.140      0.756 RF  CELL  I2C_CCD_Config:u9\|mI2C_CTRL_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.986      2.986  R        clock network delay " "    22.986      2.986  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.022      0.036     uTsu  I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "    23.022      0.036     uTsu  I2C_CCD_Config:u9\|mI2C_CTRL_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.140 " "Data Arrival Time  :    12.140" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.022 " "Data Required Time :    23.022" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.882  " "Slack              :    10.882 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073644 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.268 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.268" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073646 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073646 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.268  " "Path #1: Recovery slack is 13.268 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[6\] " "To Node      : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000     15.000           launch edge time " "    15.000     15.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.197      0.197  F        clock network delay " "    15.197      0.197  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.447      0.250     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "    15.447      0.250     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.447      0.000 RR  CELL  u8\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "    15.447      0.000 RR  CELL  u8\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.207      0.760 RR    IC  u8\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[6\]\|aclr " "    16.207      0.760 RR    IC  u8\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[6\]\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.963      0.756 RR  CELL  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[6\] " "    16.963      0.756 RR  CELL  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           latch edge time " "    30.000     30.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.195      0.195  R        clock network delay " "    30.195      0.195  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.231      0.036     uTsu  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[6\] " "    30.231      0.036     uTsu  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.963 " "Data Arrival Time  :    16.963" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    30.231 " "Data Required Time :    30.231" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.268  " "Slack              :    13.268 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073647 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.649 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.649" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.649  " "Path #1: Removal slack is 1.649 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_0 " "From Node    : Reset_Delay:u1\|oRST_0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "To Node      : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.843      2.843  R        clock network delay " "     2.843      2.843  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.093      0.250     uTco  Reset_Delay:u1\|oRST_0 " "     3.093      0.250     uTco  Reset_Delay:u1\|oRST_0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_0 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 46 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.093      0.000 RR  CELL  u1\|oRST_0\|regout " "     3.093      0.000 RR  CELL  u1\|oRST_0\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_0 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 46 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.839      0.746 RR    IC  u1\|oRST_0~clkctrl\|inclk\[0\] " "     3.839      0.746 RR    IC  u1\|oRST_0~clkctrl\|inclk\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_0~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 46 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.839      0.000 RR  CELL  u1\|oRST_0~clkctrl\|outclk " "     3.839      0.000 RR  CELL  u1\|oRST_0~clkctrl\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_0~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 46 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.085      1.246 RR    IC  u11\|u0\|mI2S_CLK\|aclr " "     5.085      1.246 RR    IC  u11\|u0\|mI2S_CLK\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.841      0.756 RR  CELL  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "     5.841      0.756 RR  CELL  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.926      3.926  R        clock network delay " "     3.926      3.926  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.192      0.266      uTh  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "     4.192      0.266      uTh  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.841 " "Data Arrival Time  :     5.841" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.192 " "Data Required Time :     4.192" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.649  " "Slack              :     1.649 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073649 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.675 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.675" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073652 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073652 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.675  " "Path #1: Removal slack is 2.675 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_2 " "From Node    : Reset_Delay:u1\|oRST_2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : CCD_Capture:u2\|mSTART " "To Node      : CCD_Capture:u2\|mSTART" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.843      2.843  R        clock network delay " "     2.843      2.843  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.093      0.250     uTco  Reset_Delay:u1\|oRST_2 " "     3.093      0.250     uTco  Reset_Delay:u1\|oRST_2" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.093      0.000 RR  CELL  u1\|oRST_2\|regout " "     3.093      0.000 RR  CELL  u1\|oRST_2\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.825      0.732 RR    IC  u1\|oRST_2~clkctrl\|inclk\[0\] " "     3.825      0.732 RR    IC  u1\|oRST_2~clkctrl\|inclk\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.825      0.000 RR  CELL  u1\|oRST_2~clkctrl\|outclk " "     3.825      0.000 RR  CELL  u1\|oRST_2~clkctrl\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.069      1.244 RR    IC  u2\|mSTART\|aclr " "     5.069      1.244 RR    IC  u2\|mSTART\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.825      0.756 RR  CELL  CCD_Capture:u2\|mSTART " "     5.825      0.756 RR  CELL  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.884      2.884  R        clock network delay " "     2.884      2.884  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.150      0.266      uTh  CCD_Capture:u2\|mSTART " "     3.150      0.266      uTh  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.825 " "Data Arrival Time  :     5.825" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.150 " "Data Required Time :     3.150" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.675  " "Slack              :     2.675 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073653 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.363 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.363" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 4.363  " "Path #1: Removal slack is 4.363 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a1 " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.333      3.333           launch edge time " "     3.333      3.333           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.590      0.257  F        clock network delay " "     3.590      0.257  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.840      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "     3.840      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.840      0.000 RR  CELL  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "     3.840      0.000 RR  CELL  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.130      0.290 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a1\|aclr " "     4.130      0.290 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a1\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.886      0.756 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a1 " "     4.886      0.756 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.257      0.257  R        clock network delay " "     0.257      0.257  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.523      0.266      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a1 " "     0.523      0.266      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.886 " "Data Arrival Time  :     4.886" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.523 " "Data Required Time :     0.523" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.363  " "Slack              :     4.363 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073655 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 16.028 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 16.028" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 16.028  " "Path #1: Removal slack is 16.028 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "To Node      : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000     15.000           launch edge time " "    15.000     15.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.197      0.197  F        clock network delay " "    15.197      0.197  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.447      0.250     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "    15.447      0.250     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.447      0.000 RR  CELL  u8\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "    15.447      0.000 RR  CELL  u8\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.735      0.288 RR    IC  u8\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\|aclr " "    15.735      0.288 RR    IC  u8\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.491      0.756 RR  CELL  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "    16.491      0.756 RR  CELL  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.197      0.197  R        clock network delay " "     0.197      0.197  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.463      0.266      uTh  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "     0.463      0.266      uTh  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.491 " "Data Arrival Time  :    16.491" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.463 " "Data Required Time :     0.463" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.028  " "Slack              :    16.028 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073657 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.953 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.953" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073666 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073666 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073666 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073666 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 0.953  " "Path #1: slack is 0.953 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0 " "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_3 " "     0.000      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.989      0.989 RR  CELL  iCLK_50_3\|combout " "     0.989      0.989 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.039      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     3.039      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.594     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[0\] " "    -2.594     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.546      1.048 RR    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    -1.546      1.048 RR    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.546      0.000 RR  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk " "    -1.546      0.000 RR  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.395      1.151 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1 " "    -0.395      1.151 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.241      0.636 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0 " "     0.241      0.636 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.333      3.333           launch edge time " "     3.333      3.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.333      0.000           source latency " "     3.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.333      0.000           iCLK_50_3 " "     3.333      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.322      0.989 RR  CELL  iCLK_50_3\|combout " "     4.322      0.989 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.372      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     6.372      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.739     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[0\] " "     0.739     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.787      1.048 FF    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "     1.787      1.048 FF    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.787      0.000 FF  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk " "     1.787      0.000 FF  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.938      1.151 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1 " "     2.938      1.151 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.574      0.636 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0 " "     3.574      0.636 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.380 " "Required Width   :     2.380" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.333 " "Actual Width     :     3.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     0.953 " "Slack            :     0.953" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073667 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.333  " "Path #1: slack is 3.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : oDRAM0_CLK " "Node             : oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk1 " "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.666     -1.666           launch edge time " "    -1.666     -1.666           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.666      0.000           source latency " "    -1.666      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.666      0.000           iCLK_50_3 " "    -1.666      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.677      0.989 RR  CELL  iCLK_50_3\|combout " "    -0.677      0.989 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.373      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     1.373      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -4.260     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[1\] " "    -4.260     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.212      1.048 RR    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    -3.212      1.048 RR    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.212      0.000 RR  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk " "    -3.212      0.000 RR  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.610      1.602 RR    IC  oDRAM0_CLK\|datain " "    -1.610      1.602 RR    IC  oDRAM0_CLK\|datain" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.169      2.779 RR  CELL  oDRAM0_CLK " "     1.169      2.779 RR  CELL  oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.667      1.667           launch edge time " "     1.667      1.667           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.667      0.000           source latency " "     1.667      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.667      0.000           iCLK_50_3 " "     1.667      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.656      0.989 RR  CELL  iCLK_50_3\|combout " "     2.656      0.989 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.706      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     4.706      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.927     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[1\] " "    -0.927     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.121      1.048 FF    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.121      1.048 FF    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.121      0.000 FF  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk " "     0.121      0.000 FF  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.723      1.602 FF    IC  oDRAM0_CLK\|datain " "     1.723      1.602 FF    IC  oDRAM0_CLK\|datain" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.502      2.779 FF  CELL  oDRAM0_CLK " "     4.502      2.779 FF  CELL  oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.333 " "Actual Width     :     3.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.333 " "Slack            :     3.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073668 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.889 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.889" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{oDRAM0_CLK\}\] " "Targets: \[get_clocks \{oDRAM0_CLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073670 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073670 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073670 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073670 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.889  " "Path #1: slack is 3.889 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073670 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : oDRAM0_CLK " "Node             : oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073670 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : oDRAM0_CLK " "Clock            : oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073670 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073670 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.777 " "Required Width   :     2.777" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073670 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     6.666 " "Actual Width     :     6.666" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073670 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.889 " "Slack            :     3.889" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073670 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073670 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073670 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073670 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.953 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.953" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CCD_PIXCLK\}\] " "Targets: \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073672 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073672 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 5.953  " "Path #1: slack is 5.953 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0 " "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CCD_PIXCLK " "Clock            : CCD_PIXCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           GPIO_CLKIN_N1 " "     0.000      0.000           GPIO_CLKIN_N1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.989      0.989 RR  CELL  GPIO_CLKIN_N1\|combout " "     0.989      0.989 RR  CELL  GPIO_CLKIN_N1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.103      0.114 RR    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\] " "     1.103      0.114 RR    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.103      0.000 RR  CELL  GPIO_CLKIN_N1~clkctrl\|outclk " "     1.103      0.000 RR  CELL  GPIO_CLKIN_N1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.267      1.164 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1 " "     2.267      1.164 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.956      0.689 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0 " "     2.956      0.689 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           GPIO_CLKIN_N1 " "     8.333      0.000           GPIO_CLKIN_N1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.322      0.989 FF  CELL  GPIO_CLKIN_N1\|combout " "     9.322      0.989 FF  CELL  GPIO_CLKIN_N1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.436      0.114 FF    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\] " "     9.436      0.114 FF    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.436      0.000 FF  CELL  GPIO_CLKIN_N1~clkctrl\|outclk " "     9.436      0.000 FF  CELL  GPIO_CLKIN_N1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.600      1.164 FF    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1 " "    10.600      1.164 FF    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.289      0.689 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0 " "    11.289      0.689 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.380 " "Required Width   :     2.380" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     5.953 " "Slack            :     5.953" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073673 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{iCLK_50\}\] " "Targets: \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.000  " "Path #1: slack is 9.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : I2C_CCD_Config:u9\|combo_cnt\[0\] " "Node             : I2C_CCD_Config:u9\|combo_cnt\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : iCLK_50 " "Clock            : iCLK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50 " "     0.000      0.000           iCLK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.959      0.959 RR  CELL  iCLK_50\|combout " "     0.959      0.959 RR  CELL  iCLK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.071      0.112 RR    IC  iCLK_50~clkctrl\|inclk\[0\] " "     1.071      0.112 RR    IC  iCLK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.071      0.000 RR  CELL  iCLK_50~clkctrl\|outclk " "     1.071      0.000 RR  CELL  iCLK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.314      1.243 RR    IC  u9\|combo_cnt\[0\]\|clk " "     2.314      1.243 RR    IC  u9\|combo_cnt\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.851      0.537 RR  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\] " "     2.851      0.537 RR  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           iCLK_50 " "    10.000      0.000           iCLK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.959      0.959 FF  CELL  iCLK_50\|combout " "    10.959      0.959 FF  CELL  iCLK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.071      0.112 FF    IC  iCLK_50~clkctrl\|inclk\[0\] " "    11.071      0.112 FF    IC  iCLK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.071      0.000 FF  CELL  iCLK_50~clkctrl\|outclk " "    11.071      0.000 FF  CELL  iCLK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.314      1.243 FF    IC  u9\|combo_cnt\[0\]\|clk " "    12.314      1.243 FF    IC  u9\|combo_cnt\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.851      0.537 FF  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\] " "    12.851      0.537 FF  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.000 " "Required Width   :     1.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.000 " "Slack            :     9.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073675 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{iCLK_50_2\}\] " "Targets: \[get_clocks \{iCLK_50_2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 10.000  " "Path #1: slack is 10.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : iCLK_50_2\|combout " "Node             : iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : iCLK_50_2 " "Clock            : iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_2 " "     0.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.979      0.979 RR  CELL  iCLK_50_2\|combout " "     0.979      0.979 RR  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           iCLK_50_2 " "    10.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.979      0.979 FF  CELL  iCLK_50_2\|combout " "    10.979      0.979 FF  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    10.000 " "Slack            :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073676 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{iCLK_50_3\}\] " "Targets: \[get_clocks \{iCLK_50_3\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 10.000  " "Path #1: slack is 10.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : iCLK_50_3\|combout " "Node             : iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : iCLK_50_3 " "Clock            : iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_3 " "     0.000      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.989      0.989 RR  CELL  iCLK_50_3\|combout " "     0.989      0.989 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           iCLK_50_3 " "    10.000      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.989      0.989 FF  CELL  iCLK_50_3\|combout " "    10.989      0.989 FF  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    10.000 " "Slack            :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073678 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.873 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.873" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073681 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073681 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073681 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073681 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.873  " "Path #1: slack is 12.873 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Clock            : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_2 " "     0.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.979      0.979 RR  CELL  iCLK_50_2\|combout " "     0.979      0.979 RR  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.025      2.046 RR    IC  u5\|altpll_component\|pll\|inclk\[0\] " "     3.025      2.046 RR    IC  u5\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.608     -5.633 RR  CELL  u5\|altpll_component\|pll\|clk\[0\] " "    -2.608     -5.633 RR  CELL  u5\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.570      1.038 RR    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    -1.570      1.038 RR    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.570      0.000 RR  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk " "    -1.570      0.000 RR  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.419      1.151 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0 " "    -0.419      1.151 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.216      0.635 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "     0.216      0.635 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.000     15.000           launch edge time " "    15.000     15.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.000      0.000           source latency " "    15.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.000      0.000           iCLK_50_2 " "    15.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.979      0.979 RR  CELL  iCLK_50_2\|combout " "    15.979      0.979 RR  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.025      2.046 RR    IC  u5\|altpll_component\|pll\|inclk\[0\] " "    18.025      2.046 RR    IC  u5\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.392     -5.633 RR  CELL  u5\|altpll_component\|pll\|clk\[0\] " "    12.392     -5.633 RR  CELL  u5\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.430      1.038 FF    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    13.430      1.038 FF    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.430      0.000 FF  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk " "    13.430      0.000 FF  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.581      1.151 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0 " "    14.581      1.151 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.216      0.635 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "    15.216      0.635 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    15.000 " "Actual Width     :    15.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.873 " "Slack            :    12.873" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073682 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.223 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.223" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CCD_MCLK\}\] " "Targets: \[get_clocks \{CCD_MCLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073683 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073683 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 37.223  " "Path #1: slack is 37.223 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : GPIO_CLKOUT_N1 " "Node             : GPIO_CLKOUT_N1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CCD_MCLK " "Clock            : CCD_MCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.777 " "Required Width   :     2.777" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    37.223 " "Slack            :    37.223" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073683 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073683 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1463540073684 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u1\|oRST_1 " "Node: Reset_Delay:u1\|oRST_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463540073765 "|DE2_70|Reset_Delay:u1|oRST_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "Node: lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463540073765 "|DE2_70|lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u9\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463540073765 "|DE2_70|I2C_CCD_Config:u9|mI2C_CTRL_CLK"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1463540073788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.862 " "Worst-case setup slack is -1.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.862       -57.179 N/C  " "   -1.862       -57.179 N/C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.452       -98.369 CCD_PIXCLK  " "   -1.452       -98.369 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    0.142         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.983         0.000 iCLK_50  " "   16.983         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.976         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   26.976         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463540073797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.106 " "Worst-case hold slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106         0.000 iCLK_50  " "    0.106         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CCD_PIXCLK  " "    0.215         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    0.215         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "    0.215         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.240         0.000 N/C  " "    1.240         0.000 N/C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463540073818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.249 " "Worst-case recovery slack is -2.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.249      -620.405 CCD_PIXCLK  " "   -2.249      -620.405 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.300         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    2.300         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.081         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   14.081         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.411         0.000 iCLK_50  " "   15.411         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463540073830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.318 " "Worst-case removal slack is 1.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.318         0.000 iCLK_50  " "    1.318         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.626         0.000 CCD_PIXCLK  " "    1.626         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.913         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    3.913         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.580         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   15.580         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463540073842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.953 " "Worst-case minimum pulse width slack is 0.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.953         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    0.953         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk1  " "    3.333         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.889         0.000 oDRAM0_CLK  " "    3.889         0.000 oDRAM0_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.953         0.000 CCD_PIXCLK  " "    5.953         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 iCLK_50  " "    9.000         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 iCLK_50_2  " "   10.000         0.000 iCLK_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 iCLK_50_3  " "   10.000         0.000 iCLK_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.873         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   12.873         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.223         0.000 CCD_MCLK  " "   37.223         0.000 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463540073853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463540073853 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1463540074441 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.862 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.862" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{N/C\}\] " "-to_clock \[get_clocks \{N/C\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.862 (VIOLATED) " "Path #1: Setup slack is -1.862 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DRAM_DQ\[15\] " "To Node      : DRAM_DQ\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : N/C " "Latch Clock  : N/C" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 1.000 " "Max Delay Exception      : 1.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.191      0.191  R        clock network delay " "     0.191      0.191  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.313      0.122     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "     0.313      0.122     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.367      0.054 RR  CELL  u7\|write_fifo2\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\|portadataout\[6\] " "     0.367      0.054 RR  CELL  u7\|write_fifo2\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\|portadataout\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.089      0.722 RR    IC  u7\|mDATAIN\[15\]~15\|datac " "     1.089      0.722 RR    IC  u7\|mDATAIN\[15\]~15\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|mDATAIN[15]~15 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 188 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.196      0.107 RR  CELL  u7\|mDATAIN\[15\]~15\|combout " "     1.196      0.107 RR  CELL  u7\|mDATAIN\[15\]~15\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|mDATAIN[15]~15 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 188 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.414      0.218 RR    IC  DRAM_DQ\[15\]\|datain " "     1.414      0.218 RR    IC  DRAM_DQ\[15\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.862      1.448 RR  CELL  DRAM_DQ\[15\] " "     2.862      1.448 RR  CELL  DRAM_DQ\[15\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      0.000  R        clock network delay " "     1.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      0.000  R  oExt  DRAM_DQ\[15\] " "     1.000      0.000  R  oExt  DRAM_DQ\[15\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.862 " "Data Arrival Time  :     2.862" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.000 " "Data Required Time :     1.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.862 (VIOLATED) " "Slack              :    -1.862 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074444 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.452 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.452" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.452 (VIOLATED) " "Path #1: Setup slack is -1.452 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_1 " "From Node    : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Arbitrator:arbiter\|disp_R\[11\] " "To Node      : Arbitrator:arbiter\|disp_R\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166720.000  166720.000           launch edge time " "166720.000  166720.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.124      2.124  R        clock network delay " "166722.124      2.124  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.265      0.141     uTco  Reset_Delay:u1\|oRST_1 " "166722.265      0.141     uTco  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.265      0.000 FF  CELL  u1\|oRST_1\|regout " "166722.265      0.000 FF  CELL  u1\|oRST_1\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.513      0.248 FF    IC  arbiter\|disp_G\[2\]~2\|datad " "166722.513      0.248 FF    IC  arbiter\|disp_G\[2\]~2\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arbitrator:arbiter|disp_G[2]~2 } "NODE_NAME" } } { "Arbitrator.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Arbitrator.v" 70 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.592      0.079 FR  CELL  arbiter\|disp_G\[2\]~2\|combout " "166722.592      0.079 FR  CELL  arbiter\|disp_G\[2\]~2\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arbitrator:arbiter|disp_G[2]~2 } "NODE_NAME" } } { "Arbitrator.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Arbitrator.v" 70 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.885      0.293 RR    IC  arbiter\|disp_R\[11\]\|ena " "166722.885      0.293 RR    IC  arbiter\|disp_R\[11\]\|ena" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arbitrator:arbiter|disp_R[11] } "NODE_NAME" } } { "Arbitrator.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Arbitrator.v" 70 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166723.258      0.373 RR  CELL  Arbitrator:arbiter\|disp_R\[11\] " "166723.258      0.373 RR  CELL  Arbitrator:arbiter\|disp_R\[11\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arbitrator:arbiter|disp_R[11] } "NODE_NAME" } } { "Arbitrator.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Arbitrator.v" 70 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166720.001  166720.001           latch edge time " "166720.001  166720.001           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166721.774      1.773  R        clock network delay " "166721.774      1.773  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166721.806      0.032     uTsu  Arbitrator:arbiter\|disp_R\[11\] " "166721.806      0.032     uTsu  Arbitrator:arbiter\|disp_R\[11\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arbitrator:arbiter|disp_R[11] } "NODE_NAME" } } { "Arbitrator.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Arbitrator.v" 70 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  : 166723.258 " "Data Arrival Time  : 166723.258" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time : 166721.806 " "Data Required Time : 166721.806" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.452 (VIOLATED) " "Slack              :    -1.452 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074450 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.142 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.142" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074456 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074456 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.142  " "Path #1: Setup slack is 0.142 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DRAM_DQ\[30\] " "From Node    : DRAM_DQ\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u8\|mDATAOUT\[14\] " "To Node      : Sdram_Control_4Port:u8\|mDATAOUT\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : n/a " "Launch Clock : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 1.000 " "Max Delay Exception      : 1.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  iExt  DRAM_DQ\[30\] " "     0.000      0.000  R  iExt  DRAM_DQ\[30\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.711      0.711 RR  CELL  Sdram_Control_4Port:u8\|mDATAOUT\[14\] " "     0.711      0.711 RR  CELL  Sdram_Control_4Port:u8\|mDATAOUT\[14\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|mDATAOUT[14] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 343 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.888     -0.112  R        clock network delay " "     0.888     -0.112  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.853     -0.035     uTsu  Sdram_Control_4Port:u8\|mDATAOUT\[14\] " "     0.853     -0.035     uTsu  Sdram_Control_4Port:u8\|mDATAOUT\[14\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|mDATAOUT[14] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/Sdram_Control_4Port.v" 343 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.711 " "Data Arrival Time  :     0.711" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.853 " "Data Required Time :     0.853" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.142  " "Slack              :     0.142 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074457 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.983 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.983" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 16.983  " "Path #1: Setup slack is 16.983 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_1 " "From Node    : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reset_Delay:u1\|oRST_1 " "To Node      : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.124      2.124  R        clock network delay " "     2.124      2.124  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.265      0.141     uTco  Reset_Delay:u1\|oRST_1 " "     2.265      0.141     uTco  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.265      0.000 RR  CELL  u1\|oRST_1\|regout " "     2.265      0.000 RR  CELL  u1\|oRST_1\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.643      1.378 RR    IC  u1\|oRST_1~0\|datab " "     3.643      1.378 RR    IC  u1\|oRST_1~0\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~0 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.818      0.175 RR  CELL  u1\|oRST_1~0\|combout " "     3.818      0.175 RR  CELL  u1\|oRST_1~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~0 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.024      1.206 RR    IC  u1\|oRST_1~1\|datac " "     5.024      1.206 RR    IC  u1\|oRST_1~1\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.131      0.107 RR  CELL  u1\|oRST_1~1\|combout " "     5.131      0.107 RR  CELL  u1\|oRST_1~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.131      0.000 RR    IC  u1\|oRST_1\|datain " "     5.131      0.000 RR    IC  u1\|oRST_1\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.173      0.042 RR  CELL  Reset_Delay:u1\|oRST_1 " "     5.173      0.042 RR  CELL  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.124      2.124  R        clock network delay " "    22.124      2.124  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.156      0.032     uTsu  Reset_Delay:u1\|oRST_1 " "    22.156      0.032     uTsu  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.173 " "Data Arrival Time  :     5.173" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.156 " "Data Required Time :    22.156" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.983  " "Slack              :    16.983 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074459 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 26.976 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 26.976" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 26.976  " "Path #1: Setup slack is 26.976 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : touch_tcon:u10\|x_cnt\[9\] " "From Node    : touch_tcon:u10\|x_cnt\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[9\] " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.119      0.119  R        clock network delay " "     0.119      0.119  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.260      0.141     uTco  touch_tcon:u10\|x_cnt\[9\] " "     0.260      0.141     uTco  touch_tcon:u10\|x_cnt\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { touch_tcon:u10|x_cnt[9] } "NODE_NAME" } } { "touch_tcon.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/touch_tcon.v" 133 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.260      0.000 FF  CELL  u10\|x_cnt\[9\]\|regout " "     0.260      0.000 FF  CELL  u10\|x_cnt\[9\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { touch_tcon:u10|x_cnt[9] } "NODE_NAME" } } { "touch_tcon.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/touch_tcon.v" 133 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.618      0.358 FF    IC  u10\|LessThan5~0\|dataa " "     0.618      0.358 FF    IC  u10\|LessThan5~0\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { touch_tcon:u10|LessThan5~0 } "NODE_NAME" } } { "touch_tcon.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/touch_tcon.v" 116 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.805      0.187 FF  CELL  u10\|LessThan5~0\|combout " "     0.805      0.187 FF  CELL  u10\|LessThan5~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { touch_tcon:u10|LessThan5~0 } "NODE_NAME" } } { "touch_tcon.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/touch_tcon.v" 116 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.911      0.106 FF    IC  u10\|LessThan5~1\|datab " "     0.911      0.106 FF    IC  u10\|LessThan5~1\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { touch_tcon:u10|LessThan5~1 } "NODE_NAME" } } { "touch_tcon.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/touch_tcon.v" 116 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      0.180 FF  CELL  u10\|LessThan5~1\|combout " "     1.091      0.180 FF  CELL  u10\|LessThan5~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { touch_tcon:u10|LessThan5~1 } "NODE_NAME" } } { "touch_tcon.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/touch_tcon.v" 116 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.201      0.110 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|valid_rdreq~0\|datab " "     1.201      0.110 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|valid_rdreq~0\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.376      0.175 FR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|valid_rdreq~0\|combout " "     1.376      0.175 FR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|valid_rdreq~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.708      0.332 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|dataa " "     1.708      0.332 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~1 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.895      0.187 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|combout " "     1.895      0.187 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~1 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.377      0.482 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|dataa " "     2.377      0.482 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~5 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.564      0.187 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|combout " "     2.564      0.187 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~5 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.685      0.121 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~6\|datad " "     2.685      0.121 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~6\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~6 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.744      0.059 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~6\|combout " "     2.744      0.059 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~6\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~6 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.935      0.191 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]~7\|dataa " "     2.935      0.191 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]~7\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]~7 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.115      0.180 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]~7\|combout " "     3.115      0.180 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]~7\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]~7 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.115      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\|datain " "     3.115      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.157      0.042 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[9\] " "     3.157      0.042 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           latch edge time " "    30.000     30.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.101      0.101  R        clock network delay " "    30.101      0.101  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.133      0.032     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[9\] " "    30.133      0.032     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.157 " "Data Arrival Time  :     3.157" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    30.133 " "Data Required Time :    30.133" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    26.976  " "Slack              :    26.976 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074463 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.106 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.106" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.106  " "Path #1: Hold slack is 0.106 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK_DIV\[11\] " "From Node    : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK_DIV\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "To Node      : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.774      1.774  R        clock network delay " "     1.774      1.774  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.915      0.141     uTco  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK_DIV\[11\] " "     1.915      0.141     uTco  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK_DIV\[11\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.915      0.000 RR  CELL  u11\|u0\|mI2S_CLK_DIV\[11\]\|regout " "     1.915      0.000 RR  CELL  u11\|u0\|mI2S_CLK_DIV\[11\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.160      0.245 RR    IC  u11\|u0\|mI2S_CLK~0\|datab " "     2.160      0.245 RR    IC  u11\|u0\|mI2S_CLK~0\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK~0 } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.335      0.175 RR  CELL  u11\|u0\|mI2S_CLK~0\|combout " "     2.335      0.175 RR  CELL  u11\|u0\|mI2S_CLK~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK~0 } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.335      0.000 RR    IC  u11\|u0\|mI2S_CLK\|datain " "     2.335      0.000 RR    IC  u11\|u0\|mI2S_CLK\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.377      0.042 RR  CELL  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "     2.377      0.042 RR  CELL  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.119      2.119  R        clock network delay " "     2.119      2.119  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.271      0.152      uTh  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "     2.271      0.152      uTh  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.377 " "Data Arrival Time  :     2.377" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.271 " "Data Required Time :     2.271" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.106  " "Slack              :     0.106 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074467 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : CCD_Capture:u2\|mSTART " "From Node    : CCD_Capture:u2\|mSTART" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : CCD_Capture:u2\|mSTART " "To Node      : CCD_Capture:u2\|mSTART" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CCD_PIXCLK " "Launch Clock : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.802      1.802  R        clock network delay " "     1.802      1.802  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.943      0.141     uTco  CCD_Capture:u2\|mSTART " "     1.943      0.141     uTco  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.943      0.000 RR  CELL  u2\|mSTART\|regout " "     1.943      0.000 RR  CELL  u2\|mSTART\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.943      0.000 RR    IC  u2\|mSTART~0\|datac " "     1.943      0.000 RR    IC  u2\|mSTART~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART~0 } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.184 RR  CELL  u2\|mSTART~0\|combout " "     2.127      0.184 RR  CELL  u2\|mSTART~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART~0 } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.000 RR    IC  u2\|mSTART\|datain " "     2.127      0.000 RR    IC  u2\|mSTART\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.169      0.042 RR  CELL  CCD_Capture:u2\|mSTART " "     2.169      0.042 RR  CELL  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.802      1.802  R        clock network delay " "     1.802      1.802  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.954      0.152      uTh  CCD_Capture:u2\|mSTART " "     1.954      0.152      uTh  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.169 " "Data Arrival Time  :     2.169" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.954 " "Data Required Time :     1.954" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074474 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "From Node    : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "To Node      : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.117      0.117  R        clock network delay " "     0.117      0.117  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.258      0.141     uTco  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "     0.258      0.141     uTco  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.258      0.000 RR  CELL  u7\|control1\|init_timer\[0\]\|regout " "     0.258      0.000 RR  CELL  u7\|control1\|init_timer\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.258      0.000 RR    IC  u7\|control1\|init_timer\[0\]~43\|datac " "     0.258      0.000 RR    IC  u7\|control1\|init_timer\[0\]~43\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]~43 } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.442      0.184 RR  CELL  u7\|control1\|init_timer\[0\]~43\|combout " "     0.442      0.184 RR  CELL  u7\|control1\|init_timer\[0\]~43\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]~43 } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.442      0.000 RR    IC  u7\|control1\|init_timer\[0\]\|datain " "     0.442      0.000 RR    IC  u7\|control1\|init_timer\[0\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.484      0.042 RR  CELL  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "     0.484      0.042 RR  CELL  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.117      0.117  R        clock network delay " "     0.117      0.117  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.269      0.152      uTh  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "     0.269      0.152      uTh  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.484 " "Data Arrival Time  :     0.484" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.269 " "Data Required Time :     0.269" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074483 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074486 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074486 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\] " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.101      0.101  R        clock network delay " "     0.101      0.101  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.242      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\] " "     0.242      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.242      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\|regout " "     0.242      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.242      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~6\|datac " "     0.242      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~6\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]~6 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.426      0.184 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~6\|combout " "     0.426      0.184 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~6\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]~6 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.426      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\|datain " "     0.426      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.468      0.042 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\] " "     0.468      0.042 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.101      0.101  R        clock network delay " "     0.101      0.101  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.253      0.152      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\] " "     0.253      0.152      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.468 " "Data Arrival Time  :     0.468" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.253 " "Data Required Time :     0.253" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074487 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.240 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.240" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{N/C\}\] " "-to_clock \[get_clocks \{N/C\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.240  " "Path #1: Hold slack is 1.240 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13 " "From Node    : Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DRAM_DQ\[29\] " "To Node      : DRAM_DQ\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : N/C " "Latch Clock  : N/C" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.102     -0.102  R        clock network delay " "    -0.102     -0.102  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.005      0.097     uTco  Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13 " "    -0.005      0.097     uTco  Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13 } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/Sdram_Control_4Port/command.v" 86 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.240      1.245 RR  CELL  DRAM_DQ\[29\] " "     1.240      1.245 RR  CELL  DRAM_DQ\[29\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  oExt  DRAM_DQ\[29\] " "     0.000      0.000  R  oExt  DRAM_DQ\[29\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.240 " "Data Arrival Time  :     1.240" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.000 " "Data Required Time :     0.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.240  " "Slack              :     1.240 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074490 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -2.249 " "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -2.249" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is -2.249 (VIOLATED) " "Path #1: Recovery slack is -2.249 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_1 " "From Node    : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RAW2RGB:u3\|wData2_d2\[7\] " "To Node      : RAW2RGB:u3\|wData2_d2\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166720.000  166720.000           launch edge time " "166720.000  166720.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.124      2.124  R        clock network delay " "166722.124      2.124  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.265      0.141     uTco  Reset_Delay:u1\|oRST_1 " "166722.265      0.141     uTco  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.265      0.000 RR  CELL  u1\|oRST_1\|regout " "166722.265      0.000 RR  CELL  u1\|oRST_1\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.636      0.371 RR    IC  u1\|oRST_1~clkctrl\|inclk\[0\] " "166722.636      0.371 RR    IC  u1\|oRST_1~clkctrl\|inclk\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.636      0.000 RR  CELL  u1\|oRST_1~clkctrl\|outclk " "166722.636      0.000 RR  CELL  u1\|oRST_1~clkctrl\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166723.628      0.992 RR    IC  u3\|wData2_d2\[7\]\|aclr " "166723.628      0.992 RR    IC  u3\|wData2_d2\[7\]\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u3|wData2_d2[7] } "NODE_NAME" } } { "raw2rgb.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/raw2rgb.v" 174 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166724.073      0.445 RR  CELL  RAW2RGB:u3\|wData2_d2\[7\] " "166724.073      0.445 RR  CELL  RAW2RGB:u3\|wData2_d2\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u3|wData2_d2[7] } "NODE_NAME" } } { "raw2rgb.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/raw2rgb.v" 174 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166720.001  166720.001           latch edge time " "166720.001  166720.001           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166721.792      1.791  R        clock network delay " "166721.792      1.791  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166721.824      0.032     uTsu  RAW2RGB:u3\|wData2_d2\[7\] " "166721.824      0.032     uTsu  RAW2RGB:u3\|wData2_d2\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u3|wData2_d2[7] } "NODE_NAME" } } { "raw2rgb.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/raw2rgb.v" 174 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  : 166724.073 " "Data Arrival Time  : 166724.073" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time : 166721.824 " "Data Required Time : 166721.824" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.249 (VIOLATED) " "Slack              :    -2.249 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074493 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.300 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074495 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074495 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074495 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 2.300  " "Path #1: Recovery slack is 2.300 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[5\] " "To Node      : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.333      3.333           launch edge time " "     3.333      3.333           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.460      0.127  F        clock network delay " "     3.460      0.127  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.601      0.141     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "     3.601      0.141     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.601      0.000 RR  CELL  u8\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "     3.601      0.000 RR  CELL  u8\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.072      0.471 RR    IC  u8\|write_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[5\]\|aclr " "     4.072      0.471 RR    IC  u8\|write_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[5\]\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.517      0.445 RR  CELL  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[5\] " "     4.517      0.445 RR  CELL  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.666      6.666           latch edge time " "     6.666      6.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.785      0.119  R        clock network delay " "     6.785      0.119  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.817      0.032     uTsu  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[5\] " "     6.817      0.032     uTsu  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.517 " "Data Arrival Time  :     4.517" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.817 " "Data Required Time :     6.817" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.300  " "Slack              :     2.300 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074496 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.081 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.081" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.081  " "Path #1: Recovery slack is 14.081 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "To Node      : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000     15.000           launch edge time " "    15.000     15.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.106      0.106  F        clock network delay " "    15.106      0.106  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.247      0.141     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "    15.247      0.141     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.247      0.000 RR  CELL  u8\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "    15.247      0.000 RR  CELL  u8\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.609      0.362 RR    IC  u8\|read_fifo1\|dcfifo_component\|auto_generated\|p0addr\|aclr " "    15.609      0.362 RR    IC  u8\|read_fifo1\|dcfifo_component\|auto_generated\|p0addr\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.054      0.445 RR  CELL  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "    16.054      0.445 RR  CELL  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           latch edge time " "    30.000     30.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.103      0.103  R        clock network delay " "    30.103      0.103  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.135      0.032     uTsu  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "    30.135      0.032     uTsu  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.054 " "Data Arrival Time  :    16.054" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    30.135 " "Data Required Time :    30.135" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.081  " "Slack              :    14.081 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074498 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.411 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.411" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.411  " "Path #1: Recovery slack is 15.411 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_1 " "From Node    : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "To Node      : I2C_CCD_Config:u9\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.124      2.124  R        clock network delay " "     2.124      2.124  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.265      0.141     uTco  Reset_Delay:u1\|oRST_1 " "     2.265      0.141     uTco  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.265      0.000 FF  CELL  u1\|oRST_1\|regout " "     2.265      0.000 FF  CELL  u1\|oRST_1\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.934      1.669 FF    IC  u9\|i2c_reset~0\|datad " "     3.934      1.669 FF    IC  u9\|i2c_reset~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.013      0.079 FR  CELL  u9\|i2c_reset~0\|combout " "     4.013      0.079 FR  CELL  u9\|i2c_reset~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.116      0.103 RR    IC  u9\|i2c_reset\|datad " "     4.116      0.103 RR    IC  u9\|i2c_reset\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.175      0.059 RR  CELL  u9\|i2c_reset\|combout " "     4.175      0.059 RR  CELL  u9\|i2c_reset\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.802      1.627 RR    IC  u9\|mI2C_CTRL_CLK\|aclr " "     5.802      1.627 RR    IC  u9\|mI2C_CTRL_CLK\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.247      0.445 RF  CELL  I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "     6.247      0.445 RF  CELL  I2C_CCD_Config:u9\|mI2C_CTRL_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.626      1.626  R        clock network delay " "    21.626      1.626  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.658      0.032     uTsu  I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "    21.658      0.032     uTsu  I2C_CCD_Config:u9\|mI2C_CTRL_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2c_ccd_config.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.247 " "Data Arrival Time  :     6.247" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.658 " "Data Required Time :    21.658" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.411  " "Slack              :    15.411 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074500 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.318 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.318" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.318  " "Path #1: Removal slack is 1.318 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_0 " "From Node    : Reset_Delay:u1\|oRST_0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "To Node      : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.761      1.761  R        clock network delay " "     1.761      1.761  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.902      0.141     uTco  Reset_Delay:u1\|oRST_0 " "     1.902      0.141     uTco  Reset_Delay:u1\|oRST_0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_0 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 46 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.902      0.000 RR  CELL  u1\|oRST_0\|regout " "     1.902      0.000 RR  CELL  u1\|oRST_0\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_0 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 46 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.300      0.398 RR    IC  u1\|oRST_0~clkctrl\|inclk\[0\] " "     2.300      0.398 RR    IC  u1\|oRST_0~clkctrl\|inclk\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_0~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 46 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.300      0.000 RR  CELL  u1\|oRST_0~clkctrl\|outclk " "     2.300      0.000 RR  CELL  u1\|oRST_0~clkctrl\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_0~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 46 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.144      0.844 RR    IC  u11\|u0\|mI2S_CLK\|aclr " "     3.144      0.844 RR    IC  u11\|u0\|mI2S_CLK\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.589      0.445 RR  CELL  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "     3.589      0.445 RR  CELL  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.119      2.119  R        clock network delay " "     2.119      2.119  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.271      0.152      uTh  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "     2.271      0.152      uTh  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.589 " "Data Arrival Time  :     3.589" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.271 " "Data Required Time :     2.271" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.318  " "Slack              :     1.318 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074503 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.626 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.626" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.626  " "Path #1: Removal slack is 1.626 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_2 " "From Node    : Reset_Delay:u1\|oRST_2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : CCD_Capture:u2\|mSTART " "To Node      : CCD_Capture:u2\|mSTART" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.761      1.761  R        clock network delay " "     1.761      1.761  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.902      0.141     uTco  Reset_Delay:u1\|oRST_2 " "     1.902      0.141     uTco  Reset_Delay:u1\|oRST_2" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.902      0.000 RR  CELL  u1\|oRST_2\|regout " "     1.902      0.000 RR  CELL  u1\|oRST_2\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.295      0.393 RR    IC  u1\|oRST_2~clkctrl\|inclk\[0\] " "     2.295      0.393 RR    IC  u1\|oRST_2~clkctrl\|inclk\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.295      0.000 RR  CELL  u1\|oRST_2~clkctrl\|outclk " "     2.295      0.000 RR  CELL  u1\|oRST_2~clkctrl\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.135      0.840 RR    IC  u2\|mSTART\|aclr " "     3.135      0.840 RR    IC  u2\|mSTART\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.580      0.445 RR  CELL  CCD_Capture:u2\|mSTART " "     3.580      0.445 RR  CELL  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.802      1.802  R        clock network delay " "     1.802      1.802  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.954      0.152      uTh  CCD_Capture:u2\|mSTART " "     1.954      0.152      uTh  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.580 " "Data Arrival Time  :     3.580" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.954 " "Data Required Time :     1.954" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.626  " "Slack              :     1.626 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074506 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.913 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.913" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.913  " "Path #1: Removal slack is 3.913 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a1 " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.333      3.333           launch edge time " "     3.333      3.333           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.487      0.154  F        clock network delay " "     3.487      0.154  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.628      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "     3.628      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.628      0.000 RR  CELL  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "     3.628      0.000 RR  CELL  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.774      0.146 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a1\|aclr " "     3.774      0.146 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a1\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.219      0.445 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a1 " "     4.219      0.445 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.154      0.154  R        clock network delay " "     0.154      0.154  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.306      0.152      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a1 " "     0.306      0.152      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.219 " "Data Arrival Time  :     4.219" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.306 " "Data Required Time :     0.306" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.913  " "Slack              :     3.913 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074508 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 15.580 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 15.580" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 15.580  " "Path #1: Removal slack is 15.580 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "To Node      : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000     15.000           launch edge time " "    15.000     15.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.106      0.106  F        clock network delay " "    15.106      0.106  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.247      0.141     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "    15.247      0.141     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.247      0.000 RR  CELL  u8\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "    15.247      0.000 RR  CELL  u8\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.393      0.146 RR    IC  u8\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\|aclr " "    15.393      0.146 RR    IC  u8\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.838      0.445 RR  CELL  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "    15.838      0.445 RR  CELL  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.106      0.106  R        clock network delay " "     0.106      0.106  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.258      0.152      uTh  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "     0.258      0.152      uTh  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/enjac2/4063/GitPortable/Data/home/ECE4063-Project/Final/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.838 " "Data Arrival Time  :    15.838" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.258 " "Data Required Time :     0.258" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.580  " "Slack              :    15.580 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074510 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.953 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.953" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 0.953  " "Path #1: slack is 0.953 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0 " "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_3 " "     0.000      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  iCLK_50_3\|combout " "     0.571      0.571 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.976      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     1.976      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.775     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[0\] " "    -1.775     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.023      0.752 RR    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    -1.023      0.752 RR    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.023      0.000 RR  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk " "    -1.023      0.000 RR  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.259      0.764 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1 " "    -0.259      0.764 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.152      0.411 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0 " "     0.152      0.411 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.333      3.333           launch edge time " "     3.333      3.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.333      0.000           source latency " "     3.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.333      0.000           iCLK_50_3 " "     3.333      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.904      0.571 RR  CELL  iCLK_50_3\|combout " "     3.904      0.571 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.309      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     5.309      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.558     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[0\] " "     1.558     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.310      0.752 FF    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "     2.310      0.752 FF    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.310      0.000 FF  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk " "     2.310      0.000 FF  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.074      0.764 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1 " "     3.074      0.764 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.485      0.411 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0 " "     3.485      0.411 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.380 " "Required Width   :     2.380" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.333 " "Actual Width     :     3.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     0.953 " "Slack            :     0.953" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074520 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074521 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074521 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074521 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074521 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.333  " "Path #1: slack is 3.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : oDRAM0_CLK " "Node             : oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk1 " "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.666     -1.666           launch edge time " "    -1.666     -1.666           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.666      0.000           source latency " "    -1.666      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.666      0.000           iCLK_50_3 " "    -1.666      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.095      0.571 RR  CELL  iCLK_50_3\|combout " "    -1.095      0.571 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.310      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     0.310      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.441     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[1\] " "    -3.441     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.689      0.752 RR    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    -2.689      0.752 RR    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.689      0.000 RR  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk " "    -2.689      0.000 RR  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.682      1.007 RR    IC  oDRAM0_CLK\|datain " "    -1.682      1.007 RR    IC  oDRAM0_CLK\|datain" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.164      1.518 RR  CELL  oDRAM0_CLK " "    -0.164      1.518 RR  CELL  oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.667      1.667           launch edge time " "     1.667      1.667           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.667      0.000           source latency " "     1.667      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.667      0.000           iCLK_50_3 " "     1.667      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.238      0.571 RR  CELL  iCLK_50_3\|combout " "     2.238      0.571 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.643      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     3.643      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.108     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[1\] " "    -0.108     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.644      0.752 FF    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.644      0.752 FF    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.644      0.000 FF  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk " "     0.644      0.000 FF  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.651      1.007 FF    IC  oDRAM0_CLK\|datain " "     1.651      1.007 FF    IC  oDRAM0_CLK\|datain" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.169      1.518 FF  CELL  oDRAM0_CLK " "     3.169      1.518 FF  CELL  oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.333 " "Actual Width     :     3.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.333 " "Slack            :     3.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074522 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.889 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.889" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{oDRAM0_CLK\}\] " "Targets: \[get_clocks \{oDRAM0_CLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074523 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074523 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074523 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074523 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.889  " "Path #1: slack is 3.889 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : oDRAM0_CLK " "Node             : oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : oDRAM0_CLK " "Clock            : oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.777 " "Required Width   :     2.777" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     6.666 " "Actual Width     :     6.666" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.889 " "Slack            :     3.889" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074524 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074524 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.953 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.953" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CCD_PIXCLK\}\] " "Targets: \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 5.953  " "Path #1: slack is 5.953 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0 " "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CCD_PIXCLK " "Clock            : CCD_PIXCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           GPIO_CLKIN_N1 " "     0.000      0.000           GPIO_CLKIN_N1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  GPIO_CLKIN_N1\|combout " "     0.571      0.571 RR  CELL  GPIO_CLKIN_N1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.640      0.069 RR    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\] " "     0.640      0.069 RR    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.640      0.000 RR  CELL  GPIO_CLKIN_N1~clkctrl\|outclk " "     0.640      0.000 RR  CELL  GPIO_CLKIN_N1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.424      0.784 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1 " "     1.424      0.784 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.855      0.431 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0 " "     1.855      0.431 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           GPIO_CLKIN_N1 " "     8.333      0.000           GPIO_CLKIN_N1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.904      0.571 FF  CELL  GPIO_CLKIN_N1\|combout " "     8.904      0.571 FF  CELL  GPIO_CLKIN_N1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.973      0.069 FF    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\] " "     8.973      0.069 FF    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.973      0.000 FF  CELL  GPIO_CLKIN_N1~clkctrl\|outclk " "     8.973      0.000 FF  CELL  GPIO_CLKIN_N1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.757      0.784 FF    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1 " "     9.757      0.784 FF    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.188      0.431 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0 " "    10.188      0.431 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.380 " "Required Width   :     2.380" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     5.953 " "Slack            :     5.953" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074526 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{iCLK_50\}\] " "Targets: \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074528 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074528 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074528 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074528 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.000  " "Path #1: slack is 9.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : I2C_CCD_Config:u9\|combo_cnt\[0\] " "Node             : I2C_CCD_Config:u9\|combo_cnt\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : iCLK_50 " "Clock            : iCLK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50 " "     0.000      0.000           iCLK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.541      0.541 RR  CELL  iCLK_50\|combout " "     0.541      0.541 RR  CELL  iCLK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.609      0.068 RR    IC  iCLK_50~clkctrl\|inclk\[0\] " "     0.609      0.068 RR    IC  iCLK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.609      0.000 RR  CELL  iCLK_50~clkctrl\|outclk " "     0.609      0.000 RR  CELL  iCLK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.449      0.840 RR    IC  u9\|combo_cnt\[0\]\|clk " "     1.449      0.840 RR    IC  u9\|combo_cnt\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.771      0.322 RR  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\] " "     1.771      0.322 RR  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           iCLK_50 " "    10.000      0.000           iCLK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.541      0.541 FF  CELL  iCLK_50\|combout " "    10.541      0.541 FF  CELL  iCLK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.609      0.068 FF    IC  iCLK_50~clkctrl\|inclk\[0\] " "    10.609      0.068 FF    IC  iCLK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.609      0.000 FF  CELL  iCLK_50~clkctrl\|outclk " "    10.609      0.000 FF  CELL  iCLK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.449      0.840 FF    IC  u9\|combo_cnt\[0\]\|clk " "    11.449      0.840 FF    IC  u9\|combo_cnt\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.771      0.322 FF  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\] " "    11.771      0.322 FF  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.000 " "Required Width   :     1.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.000 " "Slack            :     9.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074529 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{iCLK_50_2\}\] " "Targets: \[get_clocks \{iCLK_50_2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 10.000  " "Path #1: slack is 10.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : iCLK_50_2\|combout " "Node             : iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : iCLK_50_2 " "Clock            : iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_2 " "     0.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.561      0.561 RR  CELL  iCLK_50_2\|combout " "     0.561      0.561 RR  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           iCLK_50_2 " "    10.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.561      0.561 FF  CELL  iCLK_50_2\|combout " "    10.561      0.561 FF  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    10.000 " "Slack            :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074530 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{iCLK_50_3\}\] " "Targets: \[get_clocks \{iCLK_50_3\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074531 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074531 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074531 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074531 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 10.000  " "Path #1: slack is 10.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : iCLK_50_3\|combout " "Node             : iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : iCLK_50_3 " "Clock            : iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_3 " "     0.000      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  iCLK_50_3\|combout " "     0.571      0.571 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           iCLK_50_3 " "    10.000      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.571      0.571 FF  CELL  iCLK_50_3\|combout " "    10.571      0.571 FF  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    10.000 " "Slack            :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074532 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.873 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.873" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.873  " "Path #1: slack is 12.873 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Clock            : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_2 " "     0.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.561      0.561 RR  CELL  iCLK_50_2\|combout " "     0.561      0.561 RR  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.964      1.403 RR    IC  u5\|altpll_component\|pll\|inclk\[0\] " "     1.964      1.403 RR    IC  u5\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.787     -3.751 RR  CELL  u5\|altpll_component\|pll\|clk\[0\] " "    -1.787     -3.751 RR  CELL  u5\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.040      0.747 RR    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    -1.040      0.747 RR    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.040      0.000 RR  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk " "    -1.040      0.000 RR  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.272      0.768 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0 " "    -0.272      0.768 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.137      0.409 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "     0.137      0.409 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.000     15.000           launch edge time " "    15.000     15.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.000      0.000           source latency " "    15.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.000      0.000           iCLK_50_2 " "    15.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.561      0.561 RR  CELL  iCLK_50_2\|combout " "    15.561      0.561 RR  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.964      1.403 RR    IC  u5\|altpll_component\|pll\|inclk\[0\] " "    16.964      1.403 RR    IC  u5\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.213     -3.751 RR  CELL  u5\|altpll_component\|pll\|clk\[0\] " "    13.213     -3.751 RR  CELL  u5\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.960      0.747 FF    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    13.960      0.747 FF    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.960      0.000 FF  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk " "    13.960      0.000 FF  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.728      0.768 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0 " "    14.728      0.768 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.137      0.409 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "    15.137      0.409 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    15.000 " "Actual Width     :    15.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.873 " "Slack            :    12.873" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074536 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.223 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.223" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CCD_MCLK\}\] " "Targets: \[get_clocks \{CCD_MCLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074537 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074537 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074537 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074537 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 37.223  " "Path #1: slack is 37.223 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074538 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : GPIO_CLKOUT_N1 " "Node             : GPIO_CLKOUT_N1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074538 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CCD_MCLK " "Clock            : CCD_MCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074538 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074538 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.777 " "Required Width   :     2.777" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074538 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074538 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    37.223 " "Slack            :    37.223" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074538 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074538 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074538 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463540074538 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1463540074612 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1463540074614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463540074865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 12:54:34 2016 " "Processing ended: Wed May 18 12:54:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463540074865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463540074865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463540074865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463540074865 ""}
