

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Fri Feb 24 18:42:22 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Version 2.40
    16                           ; Generated 17/11/2021 GMT
    17                           ; 
    18                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4620 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000000                     
    51                           	psect	idataCOMRAM
    52   00FFBB                     __pidataCOMRAM:
    53                           	callstack 0
    54                           
    55                           ;initializer for _lat_registers
    56   00FFBB  89                 	db	137
    57   00FFBC  0F                 	db	15
    58   00FFBD  8A                 	db	138
    59   00FFBE  0F                 	db	15
    60   00FFBF  8B                 	db	139
    61   00FFC0  0F                 	db	15
    62   00FFC1  8C                 	db	140
    63   00FFC2  0F                 	db	15
    64   00FFC3  8D                 	db	141
    65   00FFC4  0F                 	db	15
    66                           
    67                           ;initializer for _port_registers
    68   00FFC5  80                 	db	128
    69   00FFC6  0F                 	db	15
    70   00FFC7  81                 	db	129
    71   00FFC8  0F                 	db	15
    72   00FFC9  82                 	db	130
    73   00FFCA  0F                 	db	15
    74   00FFCB  83                 	db	131
    75   00FFCC  0F                 	db	15
    76   00FFCD  84                 	db	132
    77   00FFCE  0F                 	db	15
    78                           
    79                           ;initializer for _tris_registers
    80   00FFCF  92                 	db	146
    81   00FFD0  0F                 	db	15
    82   00FFD1  93                 	db	147
    83   00FFD2  0F                 	db	15
    84   00FFD3  94                 	db	148
    85   00FFD4  0F                 	db	15
    86   00FFD5  95                 	db	149
    87   00FFD6  0F                 	db	15
    88   00FFD7  96                 	db	150
    89   00FFD8  0F                 	db	15
    90                           
    91                           ;initializer for _led_1
    92   00FFD9  82                 	db	130
    93   000000                     _LATA	set	3977
    94   000000                     _PORTE	set	3972
    95   000000                     _PORTD	set	3971
    96   000000                     _PORTC	set	3970
    97   000000                     _PORTB	set	3969
    98   000000                     _PORTA	set	3968
    99   000000                     _TRISA	set	3986
   100   000000                     _TRISE	set	3990
   101   000000                     _TRISD	set	3989
   102   000000                     _TRISC	set	3988
   103   000000                     _TRISB	set	3987
   104   000000                     _LATE	set	3981
   105   000000                     _LATD	set	3980
   106   000000                     _LATC	set	3979
   107   000000                     _LATB	set	3978
   108                           
   109                           ; #config settings
   110                           
   111                           	psect	cinit
   112   00FFDA                     __pcinit:
   113                           	callstack 0
   114   00FFDA                     start_initialization:
   115                           	callstack 0
   116   00FFDA                     __initialization:
   117                           	callstack 0
   118                           
   119                           ; Initialize objects allocated to COMRAM (31 bytes)
   120                           ; load TBLPTR registers with __pidataCOMRAM
   121   00FFDA  0EBB               	movlw	low __pidataCOMRAM
   122   00FFDC  6EF6               	movwf	tblptrl,c
   123   00FFDE  0EFF               	movlw	high __pidataCOMRAM
   124   00FFE0  6EF7               	movwf	tblptrh,c
   125   00FFE2  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   126   00FFE4  6EF8               	movwf	tblptru,c
   127   00FFE6  EE00  F001         	lfsr	0,__pdataCOMRAM
   128   00FFEA  EE10 F01F          	lfsr	1,31
   129   00FFEE                     copy_data0:
   130   00FFEE  0009               	tblrd		*+
   131   00FFF0  CFF5 FFEE          	movff	tablat,postinc0
   132   00FFF4  50E5               	movf	postdec1,w,c
   133   00FFF6  50E1               	movf	fsr1l,w,c
   134   00FFF8  E1FA               	bnz	copy_data0
   135   00FFFA                     end_of_initialization:
   136                           	callstack 0
   137   00FFFA                     __end_of__initialization:
   138                           	callstack 0
   139   00FFFA  0100               	movlb	0
   140   00FFFC  EFDB  F07F         	goto	_main	;jump to C main() function
   141                           
   142                           	psect	dataCOMRAM
   143   000001                     __pdataCOMRAM:
   144                           	callstack 0
   145   000001                     _lat_registers:
   146                           	callstack 0
   147   000001                     	ds	10
   148   00000B                     _port_registers:
   149                           	callstack 0
   150   00000B                     	ds	10
   151   000015                     _tris_registers:
   152                           	callstack 0
   153   000015                     	ds	10
   154   00001F                     _led_1:
   155                           	callstack 0
   156   00001F                     	ds	1
   157                           
   158                           	psect	cstackCOMRAM
   159   000000                     __pcstackCOMRAM:
   160                           	callstack 0
   161   000000                     
   162                           ; 2 bytes @ 0x0
   163 ;;
   164 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   165 ;;
   166 ;; *************** function _main *****************
   167 ;; Defined at:
   168 ;;		line 16 in file "Application.c"
   169 ;; Parameters:    Size  Location     Type
   170 ;;		None
   171 ;; Auto vars:     Size  Location     Type
   172 ;;		None
   173 ;; Return value:  Size  Location     Type
   174 ;;                  2   72[None  ] int 
   175 ;; Registers used:
   176 ;;		None
   177 ;; Tracked objects:
   178 ;;		On entry : 0/0
   179 ;;		On exit  : 0/0
   180 ;;		Unchanged: 0/0
   181 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   182 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   183 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   184 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   185 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   186 ;;Total ram usage:        0 bytes
   187 ;; This function calls:
   188 ;;		Nothing
   189 ;; This function is called by:
   190 ;;		Startup code after reset
   191 ;; This function uses a non-reentrant model
   192 ;;
   193                           
   194                           	psect	text0
   195   00FFB6                     __ptext0:
   196                           	callstack 0
   197   00FFB6                     _main:
   198                           	callstack 31
   199   00FFB6  EF00  F000         	goto	start
   200   00FFBA                     __end_of_main:
   201                           	callstack 0
   202   000000                     
   203                           	psect	rparam
   204   000000                     
   205                           	psect	idloc
   206                           
   207                           ;Config register IDLOC0 @ 0x200000
   208                           ;	unspecified, using default values
   209   200000                     	org	2097152
   210   200000  FF                 	db	255
   211                           
   212                           ;Config register IDLOC1 @ 0x200001
   213                           ;	unspecified, using default values
   214   200001                     	org	2097153
   215   200001  FF                 	db	255
   216                           
   217                           ;Config register IDLOC2 @ 0x200002
   218                           ;	unspecified, using default values
   219   200002                     	org	2097154
   220   200002  FF                 	db	255
   221                           
   222                           ;Config register IDLOC3 @ 0x200003
   223                           ;	unspecified, using default values
   224   200003                     	org	2097155
   225   200003  FF                 	db	255
   226                           
   227                           ;Config register IDLOC4 @ 0x200004
   228                           ;	unspecified, using default values
   229   200004                     	org	2097156
   230   200004  FF                 	db	255
   231                           
   232                           ;Config register IDLOC5 @ 0x200005
   233                           ;	unspecified, using default values
   234   200005                     	org	2097157
   235   200005  FF                 	db	255
   236                           
   237                           ;Config register IDLOC6 @ 0x200006
   238                           ;	unspecified, using default values
   239   200006                     	org	2097158
   240   200006  FF                 	db	255
   241                           
   242                           ;Config register IDLOC7 @ 0x200007
   243                           ;	unspecified, using default values
   244   200007                     	org	2097159
   245   200007  FF                 	db	255
   246                           
   247                           	psect	config
   248                           
   249                           ; Padding undefined space
   250   300000                     	org	3145728
   251   300000  FF                 	db	255
   252                           
   253                           ;Config register CONFIG1H @ 0x300001
   254                           ;	Oscillator Selection bits
   255                           ;	OSC = HS, HS oscillator
   256                           ;	Fail-Safe Clock Monitor Enable bit
   257                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   258                           ;	Internal/External Oscillator Switchover bit
   259                           ;	IESO = OFF, Oscillator Switchover mode disabled
   260   300001                     	org	3145729
   261   300001  02                 	db	2
   262                           
   263                           ;Config register CONFIG2L @ 0x300002
   264                           ;	Power-up Timer Enable bit
   265                           ;	PWRT = OFF, PWRT disabled
   266                           ;	Brown-out Reset Enable bits
   267                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   268                           ;	Brown Out Reset Voltage bits
   269                           ;	BORV = 1, 
   270   300002                     	org	3145730
   271   300002  09                 	db	9
   272                           
   273                           ;Config register CONFIG2H @ 0x300003
   274                           ;	Watchdog Timer Enable bit
   275                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   276                           ;	Watchdog Timer Postscale Select bits
   277                           ;	WDTPS = 32768, 1:32768
   278   300003                     	org	3145731
   279   300003  1E                 	db	30
   280                           
   281                           ; Padding undefined space
   282   300004                     	org	3145732
   283   300004  FF                 	db	255
   284                           
   285                           ;Config register CONFIG3H @ 0x300005
   286                           ;	CCP2 MUX bit
   287                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   288                           ;	PORTB A/D Enable bit
   289                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   290                           ;	Low-Power Timer1 Oscillator Enable bit
   291                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   292                           ;	MCLR Pin Enable bit
   293                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   294   300005                     	org	3145733
   295   300005  81                 	db	129
   296                           
   297                           ;Config register CONFIG4L @ 0x300006
   298                           ;	Stack Full/Underflow Reset Enable bit
   299                           ;	STVREN = ON, Stack full/underflow will cause Reset
   300                           ;	Single-Supply ICSP Enable bit
   301                           ;	LVP = OFF, Single-Supply ICSP disabled
   302                           ;	Extended Instruction Set Enable bit
   303                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   304                           ;	Background Debugger Enable bit
   305                           ;	DEBUG = 0x1, unprogrammed default
   306   300006                     	org	3145734
   307   300006  81                 	db	129
   308                           
   309                           ; Padding undefined space
   310   300007                     	org	3145735
   311   300007  FF                 	db	255
   312                           
   313                           ;Config register CONFIG5L @ 0x300008
   314                           ;	Code Protection bit
   315                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   316                           ;	Code Protection bit
   317                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   318                           ;	Code Protection bit
   319                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   320                           ;	Code Protection bit
   321                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   322   300008                     	org	3145736
   323   300008  0F                 	db	15
   324                           
   325                           ;Config register CONFIG5H @ 0x300009
   326                           ;	Boot Block Code Protection bit
   327                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   328                           ;	Data EEPROM Code Protection bit
   329                           ;	CPD = OFF, Data EEPROM not code-protected
   330   300009                     	org	3145737
   331   300009  C0                 	db	192
   332                           
   333                           ;Config register CONFIG6L @ 0x30000A
   334                           ;	Write Protection bit
   335                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   336                           ;	Write Protection bit
   337                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   338                           ;	Write Protection bit
   339                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   340                           ;	Write Protection bit
   341                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   342   30000A                     	org	3145738
   343   30000A  0F                 	db	15
   344                           
   345                           ;Config register CONFIG6H @ 0x30000B
   346                           ;	Configuration Register Write Protection bit
   347                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   348                           ;	Boot Block Write Protection bit
   349                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   350                           ;	Data EEPROM Write Protection bit
   351                           ;	WRTD = OFF, Data EEPROM not write-protected
   352   30000B                     	org	3145739
   353   30000B  E0                 	db	224
   354                           
   355                           ;Config register CONFIG7L @ 0x30000C
   356                           ;	Table Read Protection bit
   357                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   358                           ;	Table Read Protection bit
   359                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   360                           ;	Table Read Protection bit
   361                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   362                           ;	Table Read Protection bit
   363                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   364   30000C                     	org	3145740
   365   30000C  0F                 	db	15
   366                           
   367                           ;Config register CONFIG7H @ 0x30000D
   368                           ;	Boot Block Table Read Protection bit
   369                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   370   30000D                     	org	3145741
   371   30000D  40                 	db	64
   372                           tosu	equ	0xFFF
   373                           tosh	equ	0xFFE
   374                           tosl	equ	0xFFD
   375                           stkptr	equ	0xFFC
   376                           pclatu	equ	0xFFB
   377                           pclath	equ	0xFFA
   378                           pcl	equ	0xFF9
   379                           tblptru	equ	0xFF8
   380                           tblptrh	equ	0xFF7
   381                           tblptrl	equ	0xFF6
   382                           tablat	equ	0xFF5
   383                           prodh	equ	0xFF4
   384                           prodl	equ	0xFF3
   385                           indf0	equ	0xFEF
   386                           postinc0	equ	0xFEE
   387                           postdec0	equ	0xFED
   388                           preinc0	equ	0xFEC
   389                           plusw0	equ	0xFEB
   390                           fsr0h	equ	0xFEA
   391                           fsr0l	equ	0xFE9
   392                           wreg	equ	0xFE8
   393                           indf1	equ	0xFE7
   394                           postinc1	equ	0xFE6
   395                           postdec1	equ	0xFE5
   396                           preinc1	equ	0xFE4
   397                           plusw1	equ	0xFE3
   398                           fsr1h	equ	0xFE2
   399                           fsr1l	equ	0xFE1
   400                           bsr	equ	0xFE0
   401                           indf2	equ	0xFDF
   402                           postinc2	equ	0xFDE
   403                           postdec2	equ	0xFDD
   404                           preinc2	equ	0xFDC
   405                           plusw2	equ	0xFDB
   406                           fsr2h	equ	0xFDA
   407                           fsr2l	equ	0xFD9
   408                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        31
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0      31
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    lat_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATE(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATB(BITBIGSFRlh[1]), 
		 -> LATA(BITBIGSFRll[1]), 

    port_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTE(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), 
		 -> PORTA(BITBIGSFRll[1]), 

    tris_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISE(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISB(BITBIGSFRh[1]), 
		 -> TRISA(BITBIGSFRll[1]), 


Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      0      1F       1       24.4%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      1F      39        0.0%
DATA                 0      0      1F       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Fri Feb 24 18:42:22 2023

                     l73 FFB6                      l749 FFB6                     _LATA 000F89  
                   _LATB 000F8A                     _LATC 000F8B                     _LATD 000F8C  
                   _LATE 000F8D                     _main FFB6                     fsr1l 000FE1  
                   start 0000             ___param_bank 000000                    ?_main 0000  
                  _PORTA 000F80                    _PORTB 000F81                    _PORTC 000F82  
                  _PORTD 000F83                    _PORTE 000F84                    _TRISA 000F92  
                  _TRISB 000F93                    _TRISC 000F94                    _TRISD 000F95  
                  _TRISE 000F96                    _led_1 001F                    tablat 000FF5  
        __initialization FFDA             __end_of_main FFBA            _lat_registers 0001  
                 ??_main 0000            __activetblptr 000000                   isa$std 000001  
           __pdataCOMRAM 0001                   tblptrh 000FF7                   tblptrl 000FF6  
                 tblptru 000FF8               __accesstop 0080  __end_of__initialization FFFA  
          ___rparam_used 000001           __pcstackCOMRAM 0000           _tris_registers 0015  
                __Hparam 0000                  __Lparam 0000                  __pcinit FFDA  
                __ramtop 1000                  __ptext0 FFB6     end_of_initialization FFFA  
                postdec1 000FE5                  postinc0 000FEE            __pidataCOMRAM FFBB  
    start_initialization FFDA                copy_data0 FFEE                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 000000           _port_registers 000B  
