// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "09/13/2018 15:36:39"
                                                                                
// Verilog Test Bench template for design : uart_receiver
// 
// Simulation tool : ModelSim (Verilog)
// 

`timescale 1 ps/ 1 ps
module uart_receiver_vlg_tst();
// constants                                           
// general purpose registers
reg eachvec;
// test vector input registers
reg clk_in;
reg data_in;
reg reset;
// wires                                               
wire [7:0]  out;

// assign statements (if any)                          
uart_receiver i1 (
// port map - connection between master ports and signals/registers   
	.clk_in(clk_in),
	.data_in(data_in),
	.out(out),
	.reset(reset)
);
initial                                                
begin                                                  
// code that executes only once                        
// insert code here --> begin                          
  reset = 0;
  data_in = 1;
  clk_in = 0;
  
  #3 reset = 1;
  
  #7 data_in = 0;
  #2 data_in = 0;
  #2 data_in = 0;
  #2 data_in = 0;
  #2 data_in = 0;
  #2 data_in = 1;
  #2 data_in = 1;
  #2 data_in = 1;
  #2 data_in = 1;
  #2 data_in = 1;
                            
  #200 $stop;                                                       
// --> end                                             
$display("Running testbench");                       
end                                                    
always                                                 
// optional sensitivity list                           
// @(event1 or event2 or .... eventn)                  
begin                                                  
// code executes for every event on sensitivity list   
// insert code here --> begin                          
  forever #1 clk_in = ~clk_in;                                                      
@eachvec;                                              
// --> end                                             
end                                                    
endmodule

