// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Tue Mar 31 20:44:00 2020
// Host        : Steven-Win10-2 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               C:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_dkong_system_wrapper_0_0/dkong_dkong_system_wrapper_0_0_sim_netlist.v
// Design      : dkong_dkong_system_wrapper_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "dkong_dkong_system_wrapper_0_0,dkong_system_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "dkong_system_wrapper,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module dkong_dkong_system_wrapper_0_0
   (masterclk,
    soundclk,
    rst_n,
    ser_in,
    ser_out,
    pixelclk,
    video_valid,
    r_sig,
    g_sig,
    b_sig,
    dac_mute,
    dac_out,
    walk_out,
    jump_out,
    crash_out,
    p1_r,
    p1_l,
    p1_u,
    p1_d,
    p1_b1,
    p2_r,
    p2_l,
    p2_u,
    p2_d,
    p2_b1,
    p1_sw,
    p2_sw,
    coin_sw,
    clkprogrom,
    enprogrom,
    weprogrom,
    addrprogrom,
    dinprogrom,
    doutprogrom,
    debug_wait,
    debug_ahi,
    debug_alo,
    debug_dmaster,
    debug_dslave,
    debug_cpu_sig,
    debug_enables);
  input masterclk;
  input soundclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input rst_n;
  input ser_in;
  output ser_out;
  output pixelclk;
  output video_valid;
  output [2:0]r_sig;
  output [2:0]g_sig;
  output [1:0]b_sig;
  output dac_mute;
  output [7:0]dac_out;
  output walk_out;
  output jump_out;
  output crash_out;
  input p1_r;
  input p1_l;
  input p1_u;
  input p1_d;
  input p1_b1;
  input p2_r;
  input p2_l;
  input p2_u;
  input p2_d;
  input p2_b1;
  input p1_sw;
  input p2_sw;
  input coin_sw;
  input clkprogrom;
  input enprogrom;
  input weprogrom;
  input [13:0]addrprogrom;
  input [7:0]dinprogrom;
  output [7:0]doutprogrom;
  input debug_wait;
  output [7:0]debug_ahi;
  output [7:0]debug_alo;
  output [7:0]debug_dmaster;
  output [7:0]debug_dslave;
  output [7:0]debug_cpu_sig;
  output [7:0]debug_enables;

  wire \<const0> ;
  wire [13:0]addrprogrom;
  wire [1:0]b_sig;
  wire clkprogrom;
  wire coin_sw;
  wire crash_out;
  wire dac_mute;
  wire [7:0]dac_out;
  wire [7:0]debug_ahi;
  wire [7:0]debug_alo;
  wire [7:0]debug_cpu_sig;
  wire [7:0]debug_dmaster;
  wire [7:0]debug_dslave;
  wire [7:0]\^debug_enables ;
  wire [7:0]dinprogrom;
  wire [7:0]doutprogrom;
  wire enprogrom;
  wire [2:0]g_sig;
  wire jump_out;
  wire masterclk;
  wire p1_b1;
  wire p1_d;
  wire p1_l;
  wire p1_r;
  wire p1_sw;
  wire p1_u;
  wire p2_b1;
  wire p2_d;
  wire p2_l;
  wire p2_r;
  wire p2_sw;
  wire p2_u;
  wire pixelclk;
  wire [2:0]r_sig;
  wire rst_n;
  wire ser_in;
  wire ser_out;
  wire soundclk;
  wire video_valid;
  wire walk_out;
  wire weprogrom;

  assign debug_enables[7:6] = \^debug_enables [7:6];
  assign debug_enables[5] = \<const0> ;
  assign debug_enables[4:0] = \^debug_enables [4:0];
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_dkong_system_wrapper inst
       (.ADDRARDADDR(debug_alo[4]),
        .BusAck_reg(\^debug_enables [4]),
        .BusAck_reg_0(\^debug_enables [6]),
        .DIADI(debug_dmaster[6:1]),
        .addrprogrom(addrprogrom),
        .b_sig(b_sig),
        .clkprogrom(clkprogrom),
        .coin_sw(coin_sw),
        .crash_out(crash_out),
        .dac_mute(dac_mute),
        .dac_out(dac_out),
        .debug_ahi(debug_ahi[7:4]),
        .debug_cpu_sig(debug_cpu_sig),
        .debug_dslave(debug_dslave[7:1]),
        .debug_enables(\^debug_enables [3:0]),
        .dinprogrom(dinprogrom),
        .doutprogrom(doutprogrom),
        .enprogrom(enprogrom),
        .g_sig(g_sig),
        .jump_out(jump_out),
        .\m_obus_reg[addr][0] (debug_alo[0]),
        .\m_obus_reg[addr][10] (debug_ahi[2]),
        .\m_obus_reg[addr][11] (debug_ahi[3]),
        .\m_obus_reg[addr][1] (debug_alo[1]),
        .\m_obus_reg[addr][2] (debug_alo[2]),
        .\m_obus_reg[addr][3] (debug_alo[3]),
        .\m_obus_reg[addr][5] (debug_alo[5]),
        .\m_obus_reg[addr][6] (debug_alo[6]),
        .\m_obus_reg[addr][7] (debug_alo[7]),
        .\m_obus_reg[addr][8] (\^debug_enables [7]),
        .\m_obus_reg[addr][8]_0 (debug_ahi[0]),
        .\m_obus_reg[addr][9] (debug_ahi[1]),
        .\m_obus_reg[dmaster][0] (debug_dmaster[0]),
        .\m_obus_reg[dmaster][7] (debug_dmaster[7]),
        .masterclk(masterclk),
        .mem_reg(debug_dslave[0]),
        .p1_b1(p1_b1),
        .p1_d(p1_d),
        .p1_l(p1_l),
        .p1_r(p1_r),
        .p1_sw(p1_sw),
        .p1_u(p1_u),
        .p2_b1(p2_b1),
        .p2_d(p2_d),
        .p2_l(p2_l),
        .p2_r(p2_r),
        .p2_sw(p2_sw),
        .p2_u(p2_u),
        .pixelclk(pixelclk),
        .r_sig(r_sig),
        .rst_n(rst_n),
        .ser_in(ser_in),
        .ser_out(ser_out),
        .soundclk(soundclk),
        .video_valid(video_valid),
        .walk_out(walk_out),
        .weprogrom(weprogrom));
endmodule

(* CHECK_LICENSE_TYPE = "cpu_program_rom_dp,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "cpu_program_rom_dp" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_cpu_program_rom_dp
   (clka,
    ena,
    wea,
    addra,
    dina,
    douta,
    clkb,
    enb,
    web,
    addrb,
    dinb,
    doutb);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [13:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [7:0]dina;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [7:0]douta;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clkb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB EN" *) input enb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB WE" *) input [0:0]web;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [13:0]addrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN" *) input [7:0]dinb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [7:0]doutb;

  wire [13:0]addra;
  wire [13:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [13:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [13:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "14" *) 
  (* C_ADDRB_WIDTH = "14" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "4" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     5.071399 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "1" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "cpu_program_rom_dp.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "2" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16384" *) 
  (* C_READ_DEPTH_B = "16384" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16384" *) 
  (* C_WRITE_DEPTH_B = "16384" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(enb),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[13:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[13:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "dkong_sound" *) 
module dkong_dkong_system_wrapper_0_0_dkong_sound
   (dac_out,
    dac_mute,
    D,
    sfx_port,
    soundclk,
    SR,
    int_q_reg,
    Q);
  output [7:0]dac_out;
  output dac_mute;
  output [0:0]D;
  input [2:0]sfx_port;
  input soundclk;
  input [0:0]SR;
  input int_q_reg;
  input [3:0]Q;

  wire [0:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \addr_reg_n_0_[0] ;
  wire \addr_reg_n_0_[1] ;
  wire \addr_reg_n_0_[2] ;
  wire \addr_reg_n_0_[3] ;
  wire \addr_reg_n_0_[4] ;
  wire \addr_reg_n_0_[5] ;
  wire \addr_reg_n_0_[6] ;
  wire \addr_reg_n_0_[7] ;
  wire ale;
  wire [7:0]coderom_data;
  wire dac_mute;
  wire [7:0]dac_out;
  wire [7:0]datarom_data;
  wire [5:0]dmem_addr;
  wire [7:0]dmem_din;
  wire [7:0]dmem_dout;
  wire dmem_we;
  wire [7:0]dout;
  wire int_q_reg;
  wire [2:0]pb_out;
  wire [2:0]sfx_port;
  wire soundclk;

  FDRE \addr_reg[0] 
       (.C(soundclk),
        .CE(ale),
        .D(dout[0]),
        .Q(\addr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \addr_reg[1] 
       (.C(soundclk),
        .CE(ale),
        .D(dout[1]),
        .Q(\addr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \addr_reg[2] 
       (.C(soundclk),
        .CE(ale),
        .D(dout[2]),
        .Q(\addr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \addr_reg[3] 
       (.C(soundclk),
        .CE(ale),
        .D(dout[3]),
        .Q(\addr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \addr_reg[4] 
       (.C(soundclk),
        .CE(ale),
        .D(dout[4]),
        .Q(\addr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \addr_reg[5] 
       (.C(soundclk),
        .CE(ale),
        .D(dout[5]),
        .Q(\addr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \addr_reg[6] 
       (.C(soundclk),
        .CE(ale),
        .D(dout[6]),
        .Q(\addr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \addr_reg[7] 
       (.C(soundclk),
        .CE(ale),
        .D(dout[7]),
        .Q(\addr_reg_n_0_[7] ),
        .R(1'b0));
  dkong_dkong_system_wrapper_0_0_t48_core cpu
       (.D(D),
        .Q(Q),
        .SR(SR),
        .addra(pb_out),
        .ale(ale),
        .\bus_q_reg[7] (dout),
        .dac_mute(dac_mute),
        .dac_out(dac_out),
        .dmem_addr(dmem_addr),
        .dmem_dout(dmem_dout),
        .dmem_we(dmem_we),
        .douta(datarom_data),
        .int_q_reg(int_q_reg),
        .outreg(dmem_din),
        .\p1_q[7]_i_9 (coderom_data),
        .sfx_port(sfx_port),
        .soundclk(soundclk));
  dkong_dkong_system_wrapper_0_0_ram__parameterized3 i8035_int_ram
       (.Q(dmem_din),
        .dmem_addr(dmem_addr),
        .dmem_data_o(dmem_dout),
        .dmem_we(dmem_we),
        .soundclk(soundclk));
  (* CHECK_LICENSE_TYPE = "sou_3f_rom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_sou_3f_rom rom_3f
       (.addra({pb_out,\addr_reg_n_0_[7] ,\addr_reg_n_0_[6] ,\addr_reg_n_0_[5] ,\addr_reg_n_0_[4] ,\addr_reg_n_0_[3] ,\addr_reg_n_0_[2] ,\addr_reg_n_0_[1] ,\addr_reg_n_0_[0] }),
        .clka(soundclk),
        .douta(datarom_data),
        .ena(1'b1));
  (* CHECK_LICENSE_TYPE = "sou_3h_rom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_sou_3h_rom rom_3h
       (.addra({pb_out,\addr_reg_n_0_[7] ,\addr_reg_n_0_[6] ,\addr_reg_n_0_[5] ,\addr_reg_n_0_[4] ,\addr_reg_n_0_[3] ,\addr_reg_n_0_[2] ,\addr_reg_n_0_[1] ,\addr_reg_n_0_[0] }),
        .clka(soundclk),
        .douta(coderom_data),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "dkong_system" *) 
module dkong_dkong_system_wrapper_0_0_dkong_system
   (\m_obus_reg[addr][8] ,
    Q,
    BusAck_reg,
    BusAck_reg_0,
    addrb,
    D,
    debug_cpu_sig,
    \master_out[dmaster] ,
    debug_enables,
    debug_ahi,
    doutprogrom,
    r_sig,
    g_sig,
    b_sig,
    video_valid,
    dac_out,
    dac_mute,
    ser_out,
    walk_out,
    jump_out,
    crash_out,
    rst_n,
    masterclk,
    clkprogrom,
    enprogrom,
    weprogrom,
    addrprogrom,
    dinprogrom,
    soundclk,
    ser_in,
    \in0_reg[4]_0 ,
    \in1_reg[4]_0 ,
    \in2_reg[7]_0 );
  output \m_obus_reg[addr][8] ;
  output [0:0]Q;
  output BusAck_reg;
  output BusAck_reg_0;
  output [13:0]addrb;
  output [7:0]D;
  output [7:0]debug_cpu_sig;
  output [7:0]\master_out[dmaster] ;
  output [3:0]debug_enables;
  output [1:0]debug_ahi;
  output [7:0]doutprogrom;
  output [2:0]r_sig;
  output [2:0]g_sig;
  output [1:0]b_sig;
  output video_valid;
  output [7:0]dac_out;
  output dac_mute;
  output ser_out;
  output walk_out;
  output jump_out;
  output crash_out;
  input rst_n;
  input masterclk;
  input clkprogrom;
  input enprogrom;
  input weprogrom;
  input [13:0]addrprogrom;
  input [7:0]dinprogrom;
  input soundclk;
  input ser_in;
  input [4:0]\in0_reg[4]_0 ;
  input [4:0]\in1_reg[4]_0 ;
  input [2:0]\in2_reg[7]_0 ;

  wire BusAck_reg;
  wire BusAck_reg_0;
  wire [7:0]D;
  wire [0:0]Q;
  wire [9:0]addr__0;
  wire [13:0]addrb;
  wire [13:0]addrprogrom;
  wire audio_irq_i_1_n_0;
  wire audio_irq_reg_n_0;
  wire [1:0]b_sig;
  wire \bgm_port[1]_i_1_n_0 ;
  wire \bgm_port[2]_i_1_n_0 ;
  wire \bgm_port[3]_i_2_n_0 ;
  wire \bgm_port_reg_n_0_[0] ;
  wire \bgm_port_reg_n_0_[1] ;
  wire \bgm_port_reg_n_0_[2] ;
  wire \bgm_port_reg_n_0_[3] ;
  wire [2:0]bus_sel;
  wire clear;
  wire clkprogrom;
  wire [15:0]\cpu_bus[addr] ;
  wire [7:0]\cpu_bus[dmaster] ;
  wire cpu_clk_rise;
  wire cpu_m1;
  wire cpu_nmi;
  wire cpu_rd;
  wire cpu_wait;
  wire cpu_wait_p012_in;
  wire cpu_wr;
  wire cpuclk;
  wire cpuclk_d;
  wire crash_out;
  wire [1:0]cref;
  wire dac_mute;
  wire [7:0]dac_out;
  wire [1:0]debug_ahi;
  wire [7:0]debug_cpu_sig;
  wire [3:0]debug_enables;
  wire [7:0]dinprogrom;
  wire \dma_cnt[0][13]_i_3_n_0 ;
  wire \dma_cnt[1][0]_i_3_n_0 ;
  wire [11:0]\dma_cnt_reg[2]_1 ;
  wire [15:0]\dma_master_bus[addr] ;
  wire [7:0]\dma_master_bus[dmaster] ;
  wire \dma_master_bus[rdn] ;
  wire \dma_master_bus[wrn] ;
  wire [1:1]\dma_mode_reg[0]_0 ;
  wire dma_rdy_i_1_n_0;
  wire dma_rdy_reg_n_0;
  wire [7:0]\dma_slave_bus[dslave] ;
  wire dmac_n_100;
  wire dmac_n_109;
  wire dmac_n_110;
  wire dmac_n_111;
  wire dmac_n_112;
  wire dmac_n_113;
  wire dmac_n_114;
  wire dmac_n_115;
  wire dmac_n_116;
  wire dmac_n_117;
  wire dmac_n_118;
  wire dmac_n_119;
  wire dmac_n_26;
  wire dmac_n_27;
  wire dmac_n_28;
  wire dmac_n_29;
  wire dmac_n_30;
  wire dmac_n_31;
  wire dmac_n_32;
  wire dmac_n_33;
  wire dmac_n_34;
  wire dmac_n_35;
  wire dmac_n_36;
  wire dmac_n_37;
  wire dmac_n_38;
  wire dmac_n_39;
  wire dmac_n_40;
  wire dmac_n_41;
  wire dmac_n_42;
  wire dmac_n_43;
  wire dmac_n_44;
  wire dmac_n_45;
  wire dmac_n_46;
  wire dmac_n_47;
  wire dmac_n_48;
  wire dmac_n_49;
  wire dmac_n_50;
  wire dmac_n_51;
  wire dmac_n_52;
  wire dmac_n_53;
  wire dmac_n_54;
  wire dmac_n_55;
  wire dmac_n_56;
  wire dmac_n_57;
  wire dmac_n_58;
  wire dmac_n_59;
  wire dmac_n_60;
  wire dmac_n_61;
  wire dmac_n_62;
  wire dmac_n_79;
  wire dmac_n_80;
  wire dmac_n_81;
  wire dmac_n_82;
  wire dmac_n_83;
  wire dmac_n_84;
  wire dmac_n_85;
  wire dmac_n_86;
  wire dmac_n_87;
  wire dmac_n_88;
  wire dmac_n_89;
  wire dmac_n_90;
  wire dmac_n_91;
  wire dmac_n_92;
  wire dmac_n_93;
  wire dmac_n_94;
  wire dmac_n_95;
  wire dmac_n_96;
  wire dmac_n_97;
  wire dmac_n_98;
  wire dmac_n_99;
  wire [7:0]doutprogrom;
  wire drqn;
  wire enprogrom;
  wire first_last__0;
  wire flip_ena_i_1_n_0;
  wire flip_ena_reg_n_0;
  wire [2:0]g_sig;
  wire [4:0]in0;
  wire [4:0]\in0_reg[4]_0 ;
  wire [4:0]\in1_reg[4]_0 ;
  wire \in1_reg_n_0_[0] ;
  wire \in1_reg_n_0_[1] ;
  wire \in1_reg_n_0_[2] ;
  wire \in1_reg_n_0_[3] ;
  wire \in1_reg_n_0_[4] ;
  wire [2:0]\in2_reg[7]_0 ;
  wire \in2_reg_n_0_[2] ;
  wire \in2_reg_n_0_[3] ;
  wire \in2_reg_n_0_[6] ;
  wire \in2_reg_n_0_[7] ;
  wire in_valid;
  wire \io_bus_reg[dslave_n_0_][0] ;
  wire \io_bus_reg[dslave_n_0_][1] ;
  wire \io_bus_reg[dslave_n_0_][2] ;
  wire \io_bus_reg[dslave_n_0_][3] ;
  wire \io_bus_reg[dslave_n_0_][4] ;
  wire \io_bus_reg[dslave_n_0_][6] ;
  wire \io_bus_reg[dslave_n_0_][7] ;
  wire jump_out;
  wire \m_obus_reg[addr][8] ;
  wire [7:0]\master_out[dmaster] ;
  wire masterclk;
  wire mycpu_n_0;
  wire mycpu_n_1;
  wire mycpu_n_100;
  wire mycpu_n_101;
  wire mycpu_n_102;
  wire mycpu_n_103;
  wire mycpu_n_104;
  wire mycpu_n_105;
  wire mycpu_n_106;
  wire mycpu_n_118;
  wire mycpu_n_119;
  wire mycpu_n_120;
  wire mycpu_n_121;
  wire mycpu_n_122;
  wire mycpu_n_123;
  wire mycpu_n_124;
  wire mycpu_n_125;
  wire mycpu_n_126;
  wire mycpu_n_127;
  wire mycpu_n_128;
  wire mycpu_n_2;
  wire mycpu_n_38;
  wire mycpu_n_47;
  wire mycpu_n_54;
  wire mycpu_n_55;
  wire mycpu_n_56;
  wire mycpu_n_57;
  wire mycpu_n_58;
  wire mycpu_n_59;
  wire mycpu_n_60;
  wire mycpu_n_61;
  wire mycpu_n_62;
  wire mycpu_n_63;
  wire mycpu_n_64;
  wire mycpu_n_65;
  wire mycpu_n_66;
  wire mycpu_n_67;
  wire mycpu_n_68;
  wire mycpu_n_96;
  wire mycpu_n_97;
  wire mycpu_n_98;
  wire mycpu_n_99;
  wire nmi_mask_i_1_n_0;
  wire nmi_mask_reg_n_0;
  wire [7:0]\oport_bus[dslave] ;
  wire out_busy;
  wire p_1_in;
  wire [4:4]pb_out;
  wire psl2_ena_i_1_n_0;
  wire psl2_ena_reg_n_0;
  wire [15:15]r;
  wire [11:0]r__0;
  wire [2:0]r_sig;
  wire [7:0]\ram_bus[dslave] ;
  wire rdn_d;
  wire [7:0]\rom_bus[dslave] ;
  wire rst_n;
  wire [7:0]s_obus;
  wire ser_in;
  wire ser_out;
  wire [5:3]sfx_port;
  wire \sfx_port[5]_i_2_n_0 ;
  wire \slave_shared_master_bus[rdn] ;
  wire \slave_shared_master_bus[wrn] ;
  wire soundclk;
  wire \sprite/objram_wr ;
  wire \tile/tileram_ena ;
  wire \tile/tileram_wr ;
  wire uart_n_3;
  wire vblk;
  wire vblk_d;
  wire vid_n_1;
  wire vid_n_10;
  wire vid_n_11;
  wire vid_n_12;
  wire vid_n_13;
  wire vid_n_14;
  wire vid_n_15;
  wire vid_n_16;
  wire vid_n_17;
  wire vid_n_18;
  wire vid_n_19;
  wire vid_n_2;
  wire vid_n_21;
  wire vid_n_3;
  wire vid_n_30;
  wire vid_n_31;
  wire vid_n_4;
  wire vid_n_5;
  wire vid_n_6;
  wire vid_n_7;
  wire video_valid;
  wire walk_out;
  wire weprogrom;
  wire wrn_d;

  LUT6 #(
    .INIT(64'hFFFDFFFF00010000)) 
    audio_irq_i_1
       (.I0(\master_out[dmaster] [0]),
        .I1(addrb[1]),
        .I2(addrb[2]),
        .I3(addrb[0]),
        .I4(mycpu_n_120),
        .I5(audio_irq_reg_n_0),
        .O(audio_irq_i_1_n_0));
  FDSE audio_irq_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(audio_irq_i_1_n_0),
        .Q(audio_irq_reg_n_0),
        .S(clear));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h1B)) 
    \bgm_port[0]_i_1 
       (.I0(mycpu_n_1),
        .I1(\cpu_bus[dmaster] [0]),
        .I2(\dma_master_bus[dmaster] [0]),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h1B)) 
    \bgm_port[1]_i_1 
       (.I0(mycpu_n_1),
        .I1(\cpu_bus[dmaster] [1]),
        .I2(\dma_master_bus[dmaster] [1]),
        .O(\bgm_port[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h1B)) 
    \bgm_port[2]_i_1 
       (.I0(mycpu_n_1),
        .I1(\cpu_bus[dmaster] [2]),
        .I2(\dma_master_bus[dmaster] [2]),
        .O(\bgm_port[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h1B)) 
    \bgm_port[3]_i_2 
       (.I0(mycpu_n_1),
        .I1(\cpu_bus[dmaster] [3]),
        .I2(\dma_master_bus[dmaster] [3]),
        .O(\bgm_port[3]_i_2_n_0 ));
  FDSE \bgm_port_reg[0] 
       (.C(masterclk),
        .CE(mycpu_n_119),
        .D(p_1_in),
        .Q(\bgm_port_reg_n_0_[0] ),
        .S(clear));
  FDSE \bgm_port_reg[1] 
       (.C(masterclk),
        .CE(mycpu_n_119),
        .D(\bgm_port[1]_i_1_n_0 ),
        .Q(\bgm_port_reg_n_0_[1] ),
        .S(clear));
  FDSE \bgm_port_reg[2] 
       (.C(masterclk),
        .CE(mycpu_n_119),
        .D(\bgm_port[2]_i_1_n_0 ),
        .Q(\bgm_port_reg_n_0_[2] ),
        .S(clear));
  FDSE \bgm_port_reg[3] 
       (.C(masterclk),
        .CE(mycpu_n_119),
        .D(\bgm_port[3]_i_2_n_0 ),
        .Q(\bgm_port_reg_n_0_[3] ),
        .S(clear));
  FDRE cpu_nmi_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(vid_n_31),
        .Q(cpu_nmi),
        .R(1'b0));
  dkong_dkong_system_wrapper_0_0_z80ram cpu_ram
       (.ADDRARDADDR(addrb[4:0]),
        .WEA(debug_enables[1]),
        .\ibus[dmaster] (\master_out[dmaster] [6:0]),
        .masterclk(masterclk),
        .mem_reg(mycpu_n_106),
        .mem_reg_0(addrb[11]),
        .mem_reg_1(addrb[10]),
        .mem_reg_2(addrb[9]),
        .mem_reg_3(addrb[8]),
        .mem_reg_4(addrb[7]),
        .mem_reg_5(addrb[6]),
        .mem_reg_6(addrb[5]),
        .mem_reg_7(\master_out[dmaster] [7]),
        .outreg(mycpu_n_121),
        .outreg0_out(\ram_bus[dslave] ));
  dkong_dkong_system_wrapper_0_0_program_rom_wrapper cpu_rom
       (.addrb(addrb),
        .addrprogrom(addrprogrom),
        .clkprogrom(clkprogrom),
        .debug_enables(debug_enables[0]),
        .dinprogrom(dinprogrom),
        .doutb(\rom_bus[dslave] ),
        .doutprogrom(doutprogrom),
        .enprogrom(enprogrom),
        .masterclk(masterclk),
        .weprogrom(weprogrom));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \cpu_wait0/i_ 
       (.I0(\cpu_bus[addr] [15]),
        .I1(\cpu_bus[addr] [11]),
        .I2(\cpu_bus[addr] [13]),
        .I3(\cpu_bus[addr] [10]),
        .I4(\cpu_bus[addr] [14]),
        .I5(\cpu_bus[addr] [12]),
        .O(cpu_wait_p012_in));
  FDRE cpu_wait_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(vid_n_30),
        .Q(cpu_wait),
        .R(1'b0));
  FDRE cpuclk_d_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(cpuclk),
        .Q(cpuclk_d),
        .R(1'b0));
  FDRE \cref_reg[0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(mycpu_n_98),
        .Q(cref[0]),
        .R(clear));
  FDRE \cref_reg[1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(mycpu_n_99),
        .Q(cref[1]),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \debug_cpu_sig[0]_INST_0 
       (.I0(cpu_rd),
        .O(debug_cpu_sig[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \debug_cpu_sig[1]_INST_0 
       (.I0(cpu_wr),
        .O(debug_cpu_sig[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \debug_cpu_sig[4]_INST_0 
       (.I0(cpu_m1),
        .O(debug_cpu_sig[4]));
  LUT6 #(
    .INIT(64'h0080308000800080)) 
    \debug_cpu_sig[5]_INST_0 
       (.I0(vid_n_21),
        .I1(bus_sel[0]),
        .I2(bus_sel[1]),
        .I3(bus_sel[2]),
        .I4(mycpu_n_96),
        .I5(\m_obus_reg[addr][8] ),
        .O(debug_cpu_sig[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \debug_cpu_sig[7]_INST_0 
       (.I0(cpu_nmi),
        .O(debug_cpu_sig[7]));
  LUT5 #(
    .INIT(32'h00053035)) 
    \dma_cnt[0][13]_i_3 
       (.I0(\cpu_bus[addr] [1]),
        .I1(\dma_master_bus[addr] [1]),
        .I2(mycpu_n_1),
        .I3(\cpu_bus[addr] [2]),
        .I4(\dma_master_bus[addr] [2]),
        .O(\dma_cnt[0][13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h000AC0CA)) 
    \dma_cnt[1][0]_i_3 
       (.I0(\cpu_bus[addr] [1]),
        .I1(\dma_master_bus[addr] [1]),
        .I2(mycpu_n_0),
        .I3(\cpu_bus[addr] [2]),
        .I4(\dma_master_bus[addr] [2]),
        .O(\dma_cnt[1][0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    dma_rdy_i_1
       (.I0(\master_out[dmaster] [0]),
        .I1(addrb[0]),
        .I2(\sfx_port[5]_i_2_n_0 ),
        .I3(mycpu_n_120),
        .I4(dma_rdy_reg_n_0),
        .O(dma_rdy_i_1_n_0));
  FDRE dma_rdy_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(dma_rdy_i_1_n_0),
        .Q(dma_rdy_reg_n_0),
        .R(clear));
  dkong_dkong_system_wrapper_0_0_fakedma dmac
       (.D({s_obus[7:6],s_obus[3:0]}),
        .E({mycpu_n_66,mycpu_n_67}),
        .Q({dmac_n_26,dmac_n_27,dmac_n_28,dmac_n_29,dmac_n_30,dmac_n_31,dmac_n_32,dmac_n_33,dmac_n_34,dmac_n_35,dmac_n_36,dmac_n_37,dmac_n_38,dmac_n_39,dmac_n_40,dmac_n_41}),
        .busrq_i_3_0(vid_n_10),
        .clear(clear),
        .cpu_clk_rise(cpu_clk_rise),
        .cpu_wait(cpu_wait),
        .cpuclk_d(cpuclk_d),
        .debug_cpu_sig(debug_cpu_sig[6]),
        .\dma_addr_reg[0][15]_0 ({dmac_n_42,dmac_n_43,dmac_n_44,dmac_n_45,dmac_n_46,dmac_n_47,dmac_n_48,dmac_n_49,dmac_n_50,dmac_n_51,dmac_n_52,dmac_n_53,dmac_n_54,dmac_n_55,dmac_n_56,dmac_n_57}),
        .\dma_addr_reg[0][15]_1 (mycpu_n_55),
        .\dma_addr_reg[0][7]_0 (mycpu_n_54),
        .\dma_addr_reg[1][15]_0 (mycpu_n_63),
        .\dma_addr_reg[1][7]_0 (mycpu_n_62),
        .\dma_addr_reg[2][10]_0 (dmac_n_84),
        .\dma_addr_reg[2][15]_0 ({dmac_n_109,dmac_n_110,dmac_n_111,dmac_n_112,dmac_n_113,dmac_n_114,dmac_n_115,dmac_n_116,dmac_n_117,dmac_n_118,dmac_n_119}),
        .\dma_addr_reg[3][0]_0 (dmac_n_59),
        .\dma_addr_reg[3][10]_0 (dmac_n_61),
        .\dma_addr_reg[3][1]_0 (dmac_n_60),
        .\dma_addr_reg[3][3]_0 (dmac_n_81),
        .\dma_addr_reg[3][3]_1 (mycpu_n_1),
        .\dma_addr_reg[3][6]_0 (dmac_n_82),
        .\dma_addr_reg[3][7]_0 (dmac_n_83),
        .\dma_addr_reg[3][7]_1 (\cpu_bus[dmaster] ),
        .\dma_cnt_reg[0][0]_0 (cpuclk),
        .\dma_cnt_reg[0][0]_1 (\dma_cnt[0][13]_i_3_n_0 ),
        .\dma_cnt_reg[0][13]_0 ({dmac_n_87,dmac_n_88,dmac_n_89,dmac_n_90,dmac_n_91,dmac_n_92,dmac_n_93,dmac_n_94,dmac_n_95,dmac_n_96,dmac_n_97,dmac_n_98,dmac_n_99,dmac_n_100}),
        .\dma_cnt_reg[1][0]_0 (\dma_cnt[1][0]_i_3_n_0 ),
        .\dma_cnt_reg[1][11]_0 ({r__0[11:6],r__0[3:0]}),
        .\dma_cnt_reg[2][10]_0 (dmac_n_58),
        .\dma_cnt_reg[2][11]_0 ({\dma_cnt_reg[2]_1 [11],\dma_cnt_reg[2]_1 [9:6],\dma_cnt_reg[2]_1 [3],\dma_cnt_reg[2]_1 [1:0]}),
        .\dma_cnt_reg[3][0]_0 (mycpu_n_0),
        .\dma_cnt_reg[3][11]_0 (dmac_n_62),
        .\dma_master_bus[rdn] (\dma_master_bus[rdn] ),
        .\dma_master_bus[wrn] (\dma_master_bus[wrn] ),
        .\dma_mode_reg[0][1]_0 (mycpu_n_47),
        .\dma_mode_reg[0]_0 (\dma_mode_reg[0]_0 ),
        .\dma_mode_reg[1][1]_0 (mycpu_n_38),
        .\dma_value_reg[7]_0 (D),
        .drqn(drqn),
        .first_last__0(first_last__0),
        .first_last_reg_0(mycpu_n_68),
        .\m_obus_reg[addr][15]_0 (\dma_master_bus[addr] ),
        .\m_obus_reg[addr][3]_0 (dmac_n_79),
        .\m_obus_reg[addr][3]_1 (dmac_n_80),
        .\m_obus_reg[addr][3]_2 (dmac_n_85),
        .\m_obus_reg[dmaster][7]_0 (\dma_master_bus[dmaster] ),
        .\master_out[addr] ({addrb[3],addrb[0]}),
        .\master_out[dmaster] (\master_out[dmaster] ),
        .masterclk(masterclk),
        .r(r),
        .rd_n(cpu_rd),
        .rdn_d(rdn_d),
        .rst_n(rst_n),
        .\s_obus[dslave][5]_i_2_0 (\sfx_port[5]_i_2_n_0 ),
        .\s_obus_reg[dslave][0]_0 (\cpu_bus[addr] [3:0]),
        .\s_obus_reg[dslave][0]_1 (BusAck_reg),
        .\s_obus_reg[dslave][2]_0 (mycpu_n_59),
        .\s_obus_reg[dslave][2]_1 (mycpu_n_58),
        .\s_obus_reg[dslave][4]_0 (mycpu_n_56),
        .\s_obus_reg[dslave][4]_1 (mycpu_n_64),
        .\s_obus_reg[dslave][4]_2 (mycpu_n_60),
        .\s_obus_reg[dslave][4]_3 (mycpu_n_61),
        .\s_obus_reg[dslave][5]_0 (mycpu_n_57),
        .\s_obus_reg[dslave][5]_1 (mycpu_n_65),
        .\s_obus_reg[dslave][7]_0 (\dma_slave_bus[dslave] ),
        .\slave_shared_master_bus[rdn] (\slave_shared_master_bus[rdn] ),
        .\slave_shared_master_bus[wrn] (\slave_shared_master_bus[wrn] ),
        .\state_reg[0]_0 (dma_rdy_reg_n_0),
        .wr_n(cpu_wr),
        .wr_n_reg(dmac_n_86),
        .wrn_d(wrn_d));
  LUT6 #(
    .INIT(64'hFFF7FFFF00040000)) 
    flip_ena_i_1
       (.I0(\master_out[dmaster] [0]),
        .I1(addrb[1]),
        .I2(addrb[2]),
        .I3(addrb[0]),
        .I4(mycpu_n_120),
        .I5(flip_ena_reg_n_0),
        .O(flip_ena_i_1_n_0));
  FDSE flip_ena_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(flip_ena_i_1_n_0),
        .Q(flip_ena_reg_n_0),
        .S(clear));
  FDRE \in0_reg[0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in0_reg[4]_0 [0]),
        .Q(in0[0]),
        .R(clear));
  FDRE \in0_reg[1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in0_reg[4]_0 [1]),
        .Q(in0[1]),
        .R(clear));
  FDRE \in0_reg[2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in0_reg[4]_0 [2]),
        .Q(in0[2]),
        .R(clear));
  FDRE \in0_reg[3] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in0_reg[4]_0 [3]),
        .Q(in0[3]),
        .R(clear));
  FDRE \in0_reg[4] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in0_reg[4]_0 [4]),
        .Q(in0[4]),
        .R(clear));
  FDRE \in1_reg[0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in1_reg[4]_0 [0]),
        .Q(\in1_reg_n_0_[0] ),
        .R(clear));
  FDRE \in1_reg[1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in1_reg[4]_0 [1]),
        .Q(\in1_reg_n_0_[1] ),
        .R(clear));
  FDRE \in1_reg[2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in1_reg[4]_0 [2]),
        .Q(\in1_reg_n_0_[2] ),
        .R(clear));
  FDRE \in1_reg[3] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in1_reg[4]_0 [3]),
        .Q(\in1_reg_n_0_[3] ),
        .R(clear));
  FDRE \in1_reg[4] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in1_reg[4]_0 [4]),
        .Q(\in1_reg_n_0_[4] ),
        .R(clear));
  FDRE \in2_reg[2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in2_reg[7]_0 [0]),
        .Q(\in2_reg_n_0_[2] ),
        .R(clear));
  FDRE \in2_reg[3] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in2_reg[7]_0 [1]),
        .Q(\in2_reg_n_0_[3] ),
        .R(clear));
  FDRE \in2_reg[6] 
       (.C(masterclk),
        .CE(1'b1),
        .D(pb_out),
        .Q(\in2_reg_n_0_[6] ),
        .R(clear));
  FDRE \in2_reg[7] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in2_reg[7]_0 [2]),
        .Q(\in2_reg_n_0_[7] ),
        .R(clear));
  FDRE \io_bus_reg[dslave][0] 
       (.C(masterclk),
        .CE(mycpu_n_118),
        .D(mycpu_n_128),
        .Q(\io_bus_reg[dslave_n_0_][0] ),
        .R(1'b0));
  FDRE \io_bus_reg[dslave][1] 
       (.C(masterclk),
        .CE(mycpu_n_118),
        .D(mycpu_n_127),
        .Q(\io_bus_reg[dslave_n_0_][1] ),
        .R(1'b0));
  FDRE \io_bus_reg[dslave][2] 
       (.C(masterclk),
        .CE(mycpu_n_118),
        .D(mycpu_n_126),
        .Q(\io_bus_reg[dslave_n_0_][2] ),
        .R(1'b0));
  FDRE \io_bus_reg[dslave][3] 
       (.C(masterclk),
        .CE(mycpu_n_118),
        .D(mycpu_n_125),
        .Q(\io_bus_reg[dslave_n_0_][3] ),
        .R(1'b0));
  FDRE \io_bus_reg[dslave][4] 
       (.C(masterclk),
        .CE(mycpu_n_118),
        .D(mycpu_n_124),
        .Q(\io_bus_reg[dslave_n_0_][4] ),
        .R(1'b0));
  FDRE \io_bus_reg[dslave][6] 
       (.C(masterclk),
        .CE(mycpu_n_118),
        .D(mycpu_n_123),
        .Q(\io_bus_reg[dslave_n_0_][6] ),
        .R(1'b0));
  FDRE \io_bus_reg[dslave][7] 
       (.C(masterclk),
        .CE(mycpu_n_118),
        .D(mycpu_n_122),
        .Q(\io_bus_reg[dslave_n_0_][7] ),
        .R(1'b0));
  dkong_dkong_system_wrapper_0_0_tv80s mycpu
       (.A({\cpu_bus[addr] [15:9],\cpu_bus[addr] [6:0]}),
        .ADDRARDADDR(addr__0),
        .BusAck_reg(mycpu_n_0),
        .BusAck_reg_0(BusAck_reg),
        .BusAck_reg_1(BusAck_reg_0),
        .BusAck_reg_rep(mycpu_n_1),
        .D({s_obus[7:6],s_obus[3:0]}),
        .E(mycpu_n_2),
        .Q({dmac_n_26,dmac_n_27,dmac_n_28,dmac_n_29,dmac_n_30,dmac_n_31,dmac_n_32,dmac_n_33,dmac_n_34,dmac_n_35,dmac_n_36,dmac_n_37,dmac_n_38,dmac_n_39,dmac_n_40,dmac_n_41}),
        .WEA(\tile/tileram_wr ),
        .addra(cref),
        .addrb(addrb),
        .bus_sel(bus_sel),
        .clear(clear),
        .cpu_clk_rise(cpu_clk_rise),
        .cpu_m1(cpu_m1),
        .cpu_nmi(cpu_nmi),
        .cpu_wait(cpu_wait),
        .crash_out(crash_out),
        .\cref_reg[0] (mycpu_n_98),
        .\cref_reg[1] (mycpu_n_99),
        .debug_ahi(debug_ahi),
        .\debug_ahi[7] (\dma_master_bus[addr] ),
        .debug_cpu_sig(debug_cpu_sig[6]),
        .debug_enables(debug_enables),
        .\di_reg_reg[0]_0 (vid_n_18),
        .\di_reg_reg[1]_0 (vid_n_17),
        .\di_reg_reg[2]_0 (vid_n_16),
        .\di_reg_reg[3]_0 (vid_n_15),
        .\di_reg_reg[4]_0 (vid_n_14),
        .\di_reg_reg[5]_0 (vid_n_13),
        .\di_reg_reg[6]_0 (vid_n_12),
        .\di_reg_reg[7]_0 (vid_n_11),
        .\di_reg_reg[7]_1 ({\io_bus_reg[dslave_n_0_][7] ,\io_bus_reg[dslave_n_0_][6] ,\io_bus_reg[dslave_n_0_][4] ,\io_bus_reg[dslave_n_0_][3] ,\io_bus_reg[dslave_n_0_][2] ,\io_bus_reg[dslave_n_0_][1] ,\io_bus_reg[dslave_n_0_][0] }),
        .\di_reg_reg[7]_2 (\dma_slave_bus[dslave] ),
        .\dma_addr_reg[0][15] (\dma_cnt[0][13]_i_3_n_0 ),
        .\dma_addr_reg[0][4] (mycpu_n_56),
        .\dma_addr_reg[0][5] (mycpu_n_57),
        .\dma_addr_reg[1][15] (\dma_cnt[1][0]_i_3_n_0 ),
        .\dma_addr_reg[2][8] (dmac_n_86),
        .\dma_cnt_reg[0][4] (mycpu_n_64),
        .\dma_cnt_reg[0][5] (mycpu_n_65),
        .\dma_master_bus[rdn] (\dma_master_bus[rdn] ),
        .\dma_master_bus[wrn] (\dma_master_bus[wrn] ),
        .\dma_mode_reg[0][1] (dmac_n_85),
        .\dma_mode_reg[0]_0 (\dma_mode_reg[0]_0 ),
        .dout(\cpu_bus[dmaster] ),
        .first_last__0(first_last__0),
        .first_last_reg(mycpu_n_38),
        .first_last_reg_0(mycpu_n_47),
        .first_last_reg_1(mycpu_n_54),
        .first_last_reg_10(mycpu_n_68),
        .first_last_reg_2(mycpu_n_55),
        .first_last_reg_3(mycpu_n_58),
        .first_last_reg_4(mycpu_n_59),
        .first_last_reg_5(mycpu_n_60),
        .first_last_reg_6(mycpu_n_61),
        .first_last_reg_7(mycpu_n_62),
        .first_last_reg_8(mycpu_n_63),
        .first_last_reg_9({mycpu_n_66,mycpu_n_67}),
        .in_valid(in_valid),
        .\io_bus_reg[dslave][4] ({\in1_reg_n_0_[4] ,\in1_reg_n_0_[3] ,\in1_reg_n_0_[2] ,\in1_reg_n_0_[1] ,\in1_reg_n_0_[0] }),
        .\io_bus_reg[dslave][4]_0 (in0),
        .\io_bus_reg[dslave][7] ({\in2_reg_n_0_[7] ,\in2_reg_n_0_[6] ,\in2_reg_n_0_[3] ,\in2_reg_n_0_[2] }),
        .iorq_n_reg_inv_0(debug_cpu_sig[3:2]),
        .jump_out(jump_out),
        .\m_obus_reg[addr][1] (mycpu_n_119),
        .\m_obus_reg[addr][2] (mycpu_n_118),
        .\m_obus_reg[addr][7] (mycpu_n_120),
        .\m_obus_reg[addr][7]_0 ({mycpu_n_122,mycpu_n_123,mycpu_n_124,mycpu_n_125,mycpu_n_126,mycpu_n_127,mycpu_n_128}),
        .\m_obus_reg[addr][8] (\m_obus_reg[addr][8] ),
        .\m_obus_reg[rdn] (mycpu_n_96),
        .\master_out[dmaster] (\master_out[dmaster] ),
        .mem_reg(D),
        .mem_reg_0({vid_n_1,vid_n_2,vid_n_3,vid_n_4,vid_n_5,vid_n_6,vid_n_7,cpuclk,Q}),
        .mem_reg_1(psl2_ena_reg_n_0),
        .mem_reg_2(vid_n_19),
        .mem_reg_3(\dma_master_bus[dmaster] ),
        .\oport_bus[dslave] (\oport_bus[dslave] ),
        .out_busy(out_busy),
        .out_valid_reg(uart_n_3),
        .outreg(mycpu_n_121),
        .r(r),
        .r_Tx_Active_reg(mycpu_n_97),
        .rd_n(cpu_rd),
        .rdn_d(rdn_d),
        .rst_n(rst_n),
        .\s_obus_reg[dslave][0] (dmac_n_59),
        .\s_obus_reg[dslave][0]_0 (dmac_n_79),
        .\s_obus_reg[dslave][1] (dmac_n_60),
        .\s_obus_reg[dslave][1]_0 (dmac_n_80),
        .\s_obus_reg[dslave][2] (dmac_n_58),
        .\s_obus_reg[dslave][2]_0 (dmac_n_84),
        .\s_obus_reg[dslave][2]_1 (dmac_n_61),
        .\s_obus_reg[dslave][3] (dmac_n_62),
        .\s_obus_reg[dslave][3]_0 (dmac_n_81),
        .\s_obus_reg[dslave][3]_1 ({\dma_cnt_reg[2]_1 [11],\dma_cnt_reg[2]_1 [9:6],\dma_cnt_reg[2]_1 [3],\dma_cnt_reg[2]_1 [1:0]}),
        .\s_obus_reg[dslave][3]_2 ({r__0[11:6],r__0[3:0]}),
        .\s_obus_reg[dslave][5] ({dmac_n_87,dmac_n_88,dmac_n_89,dmac_n_90,dmac_n_91,dmac_n_92,dmac_n_93,dmac_n_94,dmac_n_95,dmac_n_96,dmac_n_97,dmac_n_98,dmac_n_99,dmac_n_100}),
        .\s_obus_reg[dslave][6] (dmac_n_82),
        .\s_obus_reg[dslave][7] ({dmac_n_42,dmac_n_43,dmac_n_44,dmac_n_45,dmac_n_46,dmac_n_47,dmac_n_48,dmac_n_49,dmac_n_50,dmac_n_51,dmac_n_52,dmac_n_53,dmac_n_54,dmac_n_55,dmac_n_56,dmac_n_57}),
        .\s_obus_reg[dslave][7]_0 ({dmac_n_109,dmac_n_110,dmac_n_111,dmac_n_112,dmac_n_113,dmac_n_114,dmac_n_115,dmac_n_116,dmac_n_117,dmac_n_118,dmac_n_119}),
        .\s_obus_reg[dslave][7]_1 (dmac_n_83),
        .sfx_port(sfx_port),
        .\sfx_port_reg[0] (mycpu_n_100),
        .\sfx_port_reg[1] (mycpu_n_101),
        .\sfx_port_reg[2] (mycpu_n_102),
        .\sfx_port_reg[3] (mycpu_n_103),
        .\sfx_port_reg[4] (mycpu_n_104),
        .\sfx_port_reg[5] (mycpu_n_105),
        .\sfx_port_reg[5]_0 (\sfx_port[5]_i_2_n_0 ),
        .\slave_shared_master_bus[rdn] (\slave_shared_master_bus[rdn] ),
        .\slave_shared_master_bus[wrn] (\slave_shared_master_bus[wrn] ),
        .tileram_ena(\tile/tileram_ena ),
        .walk_out(walk_out),
        .wr_n(cpu_wr),
        .wr_n_reg_0(\sprite/objram_wr ),
        .wr_n_reg_1(mycpu_n_106),
        .wrn_d(wrn_d));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    nmi_mask_i_1
       (.I0(\master_out[dmaster] [0]),
        .I1(addrb[0]),
        .I2(\sfx_port[5]_i_2_n_0 ),
        .I3(mycpu_n_120),
        .I4(nmi_mask_reg_n_0),
        .O(nmi_mask_i_1_n_0));
  FDRE nmi_mask_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(nmi_mask_i_1_n_0),
        .Q(nmi_mask_reg_n_0),
        .R(clear));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    psl2_ena_i_1
       (.I0(\master_out[dmaster] [0]),
        .I1(addrb[0]),
        .I2(addrb[1]),
        .I3(addrb[2]),
        .I4(mycpu_n_120),
        .I5(psl2_ena_reg_n_0),
        .O(psl2_ena_i_1_n_0));
  FDRE psl2_ena_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(psl2_ena_i_1_n_0),
        .Q(psl2_ena_reg_n_0),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h000AC0CA)) 
    \sfx_port[5]_i_2 
       (.I0(\cpu_bus[addr] [2]),
        .I1(\dma_master_bus[addr] [2]),
        .I2(mycpu_n_0),
        .I3(\cpu_bus[addr] [1]),
        .I4(\dma_master_bus[addr] [1]),
        .O(\sfx_port[5]_i_2_n_0 ));
  FDSE \sfx_port_reg[0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(mycpu_n_100),
        .Q(walk_out),
        .S(clear));
  FDSE \sfx_port_reg[1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(mycpu_n_101),
        .Q(jump_out),
        .S(clear));
  FDSE \sfx_port_reg[2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(mycpu_n_102),
        .Q(crash_out),
        .S(clear));
  FDSE \sfx_port_reg[3] 
       (.C(masterclk),
        .CE(1'b1),
        .D(mycpu_n_103),
        .Q(sfx_port[3]),
        .S(clear));
  FDSE \sfx_port_reg[4] 
       (.C(masterclk),
        .CE(1'b1),
        .D(mycpu_n_104),
        .Q(sfx_port[4]),
        .S(clear));
  FDSE \sfx_port_reg[5] 
       (.C(masterclk),
        .CE(1'b1),
        .D(mycpu_n_105),
        .Q(sfx_port[5]),
        .S(clear));
  dkong_dkong_system_wrapper_0_0_dkong_sound sou
       (.D(pb_out),
        .Q({\bgm_port_reg_n_0_[3] ,\bgm_port_reg_n_0_[2] ,\bgm_port_reg_n_0_[1] ,\bgm_port_reg_n_0_[0] }),
        .SR(clear),
        .dac_mute(dac_mute),
        .dac_out(dac_out),
        .int_q_reg(audio_irq_reg_n_0),
        .sfx_port(sfx_port),
        .soundclk(soundclk));
  LUT2 #(
    .INIT(4'h2)) 
    \state[6]_i_1 
       (.I0(cpuclk),
        .I1(cpuclk_d),
        .O(cpu_clk_rise));
  dkong_dkong_system_wrapper_0_0_z80_uart uart
       (.E(mycpu_n_2),
        .SR(clear),
        .in_valid(in_valid),
        .\master_out[dmaster] (\master_out[dmaster] ),
        .masterclk(masterclk),
        .\oport_bus[dslave] (\oport_bus[dslave] ),
        .out_busy(out_busy),
        .out_valid_reg_0(uart_n_3),
        .out_valid_reg_1(mycpu_n_97),
        .rst_n(rst_n),
        .ser_in(ser_in),
        .ser_out(ser_out));
  FDRE vblk_d_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(vblk),
        .Q(vblk_d),
        .R(clear));
  dkong_dkong_system_wrapper_0_0_dkong_video vid
       (.A({\cpu_bus[addr] [9],\cpu_bus[addr] [6:4]}),
        .ADDRARDADDR(addr__0),
        .Q({vid_n_1,vid_n_2,vid_n_3,vid_n_4,vid_n_5,vid_n_6,vid_n_7,cpuclk,Q}),
        .WEA(\tile/tileram_wr ),
        .addra(cref),
        .addrb({addrb[8:7],addrb[3:0]}),
        .b_sig(b_sig),
        .bus_sel(bus_sel[1:0]),
        .clear(clear),
        .cpu_nmi(cpu_nmi),
        .cpu_nmi_reg(nmi_mask_reg_n_0),
        .cpu_wait(cpu_wait),
        .cpu_wait_p012_in(cpu_wait_p012_in),
        .cpu_wait_reg(vid_n_30),
        .cpuclk_d(cpuclk_d),
        .cpuclk_d_reg(vid_n_10),
        .doutb(\rom_bus[dslave] ),
        .drqn(drqn),
        .g_sig(g_sig),
        .\htiming_reg[9]_0 (vid_n_19),
        .\master_out[dmaster] (\master_out[dmaster] ),
        .masterclk(masterclk),
        .mem_reg(vid_n_11),
        .mem_reg_0(vid_n_12),
        .mem_reg_1(vid_n_13),
        .mem_reg_10(mycpu_n_0),
        .mem_reg_2(vid_n_14),
        .mem_reg_3(vid_n_15),
        .mem_reg_4(vid_n_16),
        .mem_reg_5(vid_n_17),
        .mem_reg_6(vid_n_18),
        .mem_reg_7(\sprite/objram_wr ),
        .mem_reg_8(flip_ena_reg_n_0),
        .mem_reg_9({\dma_master_bus[addr] [9],\dma_master_bus[addr] [6:4]}),
        .outreg0_out(\ram_bus[dslave] ),
        .r_sig(r_sig),
        .rst_n(rst_n),
        .tileram_ena(\tile/tileram_ena ),
        .vblk(vblk),
        .vblk_d(vblk_d),
        .vblk_reg_0(vid_n_31),
        .video_valid(video_valid),
        .vram_busy_reg(vid_n_21));
endmodule

(* ORIG_REF_NAME = "dkong_system_wrapper" *) 
module dkong_dkong_system_wrapper_0_0_dkong_system_wrapper
   (\m_obus_reg[addr][8] ,
    pixelclk,
    BusAck_reg,
    BusAck_reg_0,
    \m_obus_reg[addr][11] ,
    mem_reg,
    debug_dslave,
    debug_cpu_sig,
    \m_obus_reg[dmaster][7] ,
    \m_obus_reg[addr][2] ,
    \m_obus_reg[addr][1] ,
    \m_obus_reg[addr][0] ,
    \m_obus_reg[addr][3] ,
    \m_obus_reg[dmaster][0] ,
    DIADI,
    debug_enables,
    \m_obus_reg[addr][8]_0 ,
    \m_obus_reg[addr][9] ,
    \m_obus_reg[addr][7] ,
    \m_obus_reg[addr][6] ,
    \m_obus_reg[addr][5] ,
    \m_obus_reg[addr][10] ,
    ADDRARDADDR,
    debug_ahi,
    doutprogrom,
    r_sig,
    g_sig,
    b_sig,
    video_valid,
    dac_out,
    dac_mute,
    ser_out,
    walk_out,
    jump_out,
    crash_out,
    rst_n,
    masterclk,
    clkprogrom,
    enprogrom,
    weprogrom,
    addrprogrom,
    dinprogrom,
    soundclk,
    ser_in,
    p1_b1,
    p1_d,
    p1_u,
    p1_l,
    p1_r,
    p2_b1,
    p2_d,
    p2_u,
    p2_l,
    p2_r,
    coin_sw,
    p2_sw,
    p1_sw);
  output \m_obus_reg[addr][8] ;
  output pixelclk;
  output BusAck_reg;
  output BusAck_reg_0;
  output \m_obus_reg[addr][11] ;
  output mem_reg;
  output [6:0]debug_dslave;
  output [7:0]debug_cpu_sig;
  output \m_obus_reg[dmaster][7] ;
  output \m_obus_reg[addr][2] ;
  output \m_obus_reg[addr][1] ;
  output \m_obus_reg[addr][0] ;
  output \m_obus_reg[addr][3] ;
  output \m_obus_reg[dmaster][0] ;
  output [5:0]DIADI;
  output [3:0]debug_enables;
  output \m_obus_reg[addr][8]_0 ;
  output \m_obus_reg[addr][9] ;
  output \m_obus_reg[addr][7] ;
  output \m_obus_reg[addr][6] ;
  output \m_obus_reg[addr][5] ;
  output \m_obus_reg[addr][10] ;
  output [0:0]ADDRARDADDR;
  output [3:0]debug_ahi;
  output [7:0]doutprogrom;
  output [2:0]r_sig;
  output [2:0]g_sig;
  output [1:0]b_sig;
  output video_valid;
  output [7:0]dac_out;
  output dac_mute;
  output ser_out;
  output walk_out;
  output jump_out;
  output crash_out;
  input rst_n;
  input masterclk;
  input clkprogrom;
  input enprogrom;
  input weprogrom;
  input [13:0]addrprogrom;
  input [7:0]dinprogrom;
  input soundclk;
  input ser_in;
  input p1_b1;
  input p1_d;
  input p1_u;
  input p1_l;
  input p1_r;
  input p2_b1;
  input p2_d;
  input p2_u;
  input p2_l;
  input p2_r;
  input coin_sw;
  input p2_sw;
  input p1_sw;

  wire [0:0]ADDRARDADDR;
  wire BusAck_reg;
  wire BusAck_reg_0;
  wire [5:0]DIADI;
  wire [13:0]addrprogrom;
  wire [1:0]b_sig;
  wire clkprogrom;
  wire coin_sw;
  wire crash_out;
  wire dac_mute;
  wire [7:0]dac_out;
  wire [3:0]debug_ahi;
  wire [7:0]debug_cpu_sig;
  wire [6:0]debug_dslave;
  wire [3:0]debug_enables;
  wire [7:0]dinprogrom;
  wire [7:0]doutprogrom;
  wire enprogrom;
  wire [2:0]g_sig;
  wire jump_out;
  wire \m_obus_reg[addr][0] ;
  wire \m_obus_reg[addr][10] ;
  wire \m_obus_reg[addr][11] ;
  wire \m_obus_reg[addr][1] ;
  wire \m_obus_reg[addr][2] ;
  wire \m_obus_reg[addr][3] ;
  wire \m_obus_reg[addr][5] ;
  wire \m_obus_reg[addr][6] ;
  wire \m_obus_reg[addr][7] ;
  wire \m_obus_reg[addr][8] ;
  wire \m_obus_reg[addr][8]_0 ;
  wire \m_obus_reg[addr][9] ;
  wire \m_obus_reg[dmaster][0] ;
  wire \m_obus_reg[dmaster][7] ;
  wire masterclk;
  wire mem_reg;
  wire p1_b1;
  wire p1_d;
  wire p1_l;
  wire p1_r;
  wire p1_sw;
  wire p1_u;
  wire p2_b1;
  wire p2_d;
  wire p2_l;
  wire p2_r;
  wire p2_sw;
  wire p2_u;
  wire pixelclk;
  wire [2:0]r_sig;
  wire rst_n;
  wire ser_in;
  wire ser_out;
  wire soundclk;
  wire video_valid;
  wire walk_out;
  wire weprogrom;

  dkong_dkong_system_wrapper_0_0_dkong_system inst
       (.BusAck_reg(BusAck_reg),
        .BusAck_reg_0(BusAck_reg_0),
        .D({debug_dslave,mem_reg}),
        .Q(pixelclk),
        .addrb({debug_ahi[1:0],\m_obus_reg[addr][11] ,\m_obus_reg[addr][10] ,\m_obus_reg[addr][9] ,\m_obus_reg[addr][8]_0 ,\m_obus_reg[addr][7] ,\m_obus_reg[addr][6] ,\m_obus_reg[addr][5] ,ADDRARDADDR,\m_obus_reg[addr][3] ,\m_obus_reg[addr][2] ,\m_obus_reg[addr][1] ,\m_obus_reg[addr][0] }),
        .addrprogrom(addrprogrom),
        .b_sig(b_sig),
        .clkprogrom(clkprogrom),
        .crash_out(crash_out),
        .dac_mute(dac_mute),
        .dac_out(dac_out),
        .debug_ahi(debug_ahi[3:2]),
        .debug_cpu_sig(debug_cpu_sig),
        .debug_enables(debug_enables),
        .dinprogrom(dinprogrom),
        .doutprogrom(doutprogrom),
        .enprogrom(enprogrom),
        .g_sig(g_sig),
        .\in0_reg[4]_0 ({p1_b1,p1_d,p1_u,p1_l,p1_r}),
        .\in1_reg[4]_0 ({p2_b1,p2_d,p2_u,p2_l,p2_r}),
        .\in2_reg[7]_0 ({coin_sw,p2_sw,p1_sw}),
        .jump_out(jump_out),
        .\m_obus_reg[addr][8] (\m_obus_reg[addr][8] ),
        .\master_out[dmaster] ({\m_obus_reg[dmaster][7] ,DIADI,\m_obus_reg[dmaster][0] }),
        .masterclk(masterclk),
        .r_sig(r_sig),
        .rst_n(rst_n),
        .ser_in(ser_in),
        .ser_out(ser_out),
        .soundclk(soundclk),
        .video_valid(video_valid),
        .walk_out(walk_out),
        .weprogrom(weprogrom));
endmodule

(* ORIG_REF_NAME = "dkong_video" *) 
module dkong_dkong_system_wrapper_0_0_dkong_video
   (vblk,
    Q,
    cpuclk_d_reg,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    \htiming_reg[9]_0 ,
    video_valid,
    vram_busy_reg,
    r_sig,
    g_sig,
    b_sig,
    cpu_wait_reg,
    vblk_reg_0,
    masterclk,
    addra,
    tileram_ena,
    \master_out[dmaster] ,
    WEA,
    ADDRARDADDR,
    mem_reg_7,
    clear,
    rst_n,
    mem_reg_8,
    cpuclk_d,
    drqn,
    bus_sel,
    outreg0_out,
    doutb,
    addrb,
    mem_reg_9,
    A,
    mem_reg_10,
    cpu_wait,
    cpu_wait_p012_in,
    vblk_d,
    cpu_nmi,
    cpu_nmi_reg);
  output vblk;
  output [8:0]Q;
  output cpuclk_d_reg;
  output mem_reg;
  output mem_reg_0;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  output mem_reg_4;
  output mem_reg_5;
  output mem_reg_6;
  output \htiming_reg[9]_0 ;
  output video_valid;
  output vram_busy_reg;
  output [2:0]r_sig;
  output [2:0]g_sig;
  output [1:0]b_sig;
  output cpu_wait_reg;
  output vblk_reg_0;
  input masterclk;
  input [1:0]addra;
  input tileram_ena;
  input [7:0]\master_out[dmaster] ;
  input [0:0]WEA;
  input [9:0]ADDRARDADDR;
  input [0:0]mem_reg_7;
  input clear;
  input rst_n;
  input mem_reg_8;
  input cpuclk_d;
  input drqn;
  input [1:0]bus_sel;
  input [7:0]outreg0_out;
  input [7:0]doutb;
  input [5:0]addrb;
  input [3:0]mem_reg_9;
  input [3:0]A;
  input mem_reg_10;
  input cpu_wait;
  input cpu_wait_p012_in;
  input vblk_d;
  input cpu_nmi;
  input cpu_nmi_reg;

  wire [3:0]A;
  wire [9:0]ADDRARDADDR;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire [1:0]addra;
  wire [5:0]addrb;
  wire [1:0]b_sig;
  wire [1:0]bus_sel;
  wire clear;
  wire cmpblk2;
  wire cmpblk20;
  wire cmpblk2_i_1_n_0;
  wire cpu_nmi;
  wire cpu_nmi_reg;
  wire cpu_wait;
  wire cpu_wait_i_2_n_0;
  wire cpu_wait_p012_in;
  wire cpu_wait_reg;
  wire cpuclk_d;
  wire cpuclk_d_reg;
  wire [7:0]doutb;
  wire drqn;
  wire [2:0]g_sig;
  wire \htiming[6]_i_1_n_0 ;
  wire \htiming[6]_i_2_n_0 ;
  wire \htiming[8]_i_2_n_0 ;
  wire \htiming[9]_i_2_n_0 ;
  wire [9:0]htiming__0;
  wire \htiming_reg[9]_0 ;
  wire \htiming_reg_n_0_[9] ;
  wire linebuf_hblkn0;
  wire [7:0]\master_out[dmaster] ;
  wire masterclk;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire [0:0]mem_reg_7;
  wire mem_reg_8;
  wire [3:0]mem_reg_9;
  wire [3:0]mux_col;
  wire [1:0]mux_vid;
  wire [7:0]\obj_bus[dslave] ;
  wire [7:0]outreg0_out;
  wire pal_n_0;
  wire pal_n_1;
  wire [2:0]phi;
  wire \phi[0]_i_1_n_0 ;
  wire \phi[1]_i_1_n_0 ;
  wire \phi[2]_i_1_n_0 ;
  wire [2:0]r_sig;
  wire rst_n;
  wire sprite_n_10;
  wire sprite_n_11;
  wire [3:0]tile_col;
  wire tile_n_12;
  wire tile_n_13;
  wire tile_n_14;
  wire tile_n_15;
  wire tileram_ena;
  wire vblk;
  wire vblk_d;
  wire vblk_i_1_n_0;
  wire vblk_reg_0;
  wire vclk;
  wire vclk06_out;
  wire vclk_i_1_n_0;
  wire vclk_i_3_n_0;
  wire video_valid;
  wire vram_busy_reg;
  wire \vtiming[0]_i_1_n_0 ;
  wire \vtiming[1]_i_1_n_0 ;
  wire \vtiming[2]_i_1_n_0 ;
  wire \vtiming[3]_i_1_n_0 ;
  wire \vtiming[4]_i_1_n_0 ;
  wire \vtiming[4]_i_2_n_0 ;
  wire \vtiming[5]_i_1_n_0 ;
  wire \vtiming[6]_i_1_n_0 ;
  wire \vtiming[7]_i_1_n_0 ;
  wire \vtiming[8]_i_1_n_0 ;
  wire \vtiming[8]_i_2_n_0 ;
  wire \vtiming[8]_i_3_n_0 ;
  wire \vtiming[8]_i_4_n_0 ;
  wire [2:0]vtiming_f;
  wire \vtiming_reg_n_0_[0] ;
  wire \vtiming_reg_n_0_[1] ;
  wire \vtiming_reg_n_0_[2] ;
  wire \vtiming_reg_n_0_[3] ;
  wire \vtiming_reg_n_0_[4] ;
  wire \vtiming_reg_n_0_[5] ;
  wire \vtiming_reg_n_0_[6] ;
  wire \vtiming_reg_n_0_[7] ;
  wire \vtiming_reg_n_0_[8] ;

  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h04)) 
    busrq_i_10
       (.I0(cpuclk_d),
        .I1(Q[1]),
        .I2(drqn),
        .O(cpuclk_d_reg));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    cmpblk2_i_1
       (.I0(vblk),
        .I1(\htiming_reg_n_0_[9] ),
        .I2(cmpblk20),
        .I3(cmpblk2),
        .O(cmpblk2_i_1_n_0));
  FDSE cmpblk2_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(cmpblk2_i_1_n_0),
        .Q(cmpblk2),
        .S(clear));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hD0FFFFFF)) 
    cpu_nmi_i_1
       (.I0(vblk),
        .I1(vblk_d),
        .I2(cpu_nmi),
        .I3(cpu_nmi_reg),
        .I4(rst_n),
        .O(vblk_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'hB)) 
    cpu_wait_i_2
       (.I0(vblk),
        .I1(rst_n),
        .O(cpu_wait_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \htiming[0]_i_3 
       (.I0(Q[0]),
        .O(htiming__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \htiming[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(htiming__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \htiming[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(htiming__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \htiming[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(htiming__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \htiming[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(htiming__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \htiming[5]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(htiming__0[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \htiming[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(\htiming[6]_i_2_n_0 ),
        .O(\htiming[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \htiming[6]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\htiming[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \htiming[7]_i_1 
       (.I0(Q[7]),
        .I1(\htiming[8]_i_2_n_0 ),
        .I2(Q[6]),
        .O(htiming__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hCC1CCCCC)) 
    \htiming[8]_i_1 
       (.I0(\htiming_reg_n_0_[9] ),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(\htiming[8]_i_2_n_0 ),
        .I4(Q[7]),
        .O(htiming__0[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \htiming[8]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\htiming[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hA4)) 
    \htiming[9]_i_1 
       (.I0(\htiming_reg_n_0_[9] ),
        .I1(Q[8]),
        .I2(\htiming[9]_i_2_n_0 ),
        .O(htiming__0[9]));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \htiming[9]_i_2 
       (.I0(sprite_n_10),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(\htiming[9]_i_2_n_0 ));
  FDRE \htiming_reg[0] 
       (.C(masterclk),
        .CE(sprite_n_11),
        .D(htiming__0[0]),
        .Q(Q[0]),
        .R(clear));
  FDRE \htiming_reg[1] 
       (.C(masterclk),
        .CE(sprite_n_11),
        .D(htiming__0[1]),
        .Q(Q[1]),
        .R(clear));
  FDRE \htiming_reg[2] 
       (.C(masterclk),
        .CE(sprite_n_11),
        .D(htiming__0[2]),
        .Q(Q[2]),
        .R(clear));
  FDRE \htiming_reg[3] 
       (.C(masterclk),
        .CE(sprite_n_11),
        .D(htiming__0[3]),
        .Q(Q[3]),
        .R(clear));
  FDRE \htiming_reg[4] 
       (.C(masterclk),
        .CE(sprite_n_11),
        .D(htiming__0[4]),
        .Q(Q[4]),
        .R(clear));
  FDRE \htiming_reg[5] 
       (.C(masterclk),
        .CE(sprite_n_11),
        .D(htiming__0[5]),
        .Q(Q[5]),
        .R(clear));
  FDRE \htiming_reg[6] 
       (.C(masterclk),
        .CE(sprite_n_11),
        .D(\htiming[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(clear));
  FDRE \htiming_reg[7] 
       (.C(masterclk),
        .CE(sprite_n_11),
        .D(htiming__0[7]),
        .Q(Q[7]),
        .R(clear));
  FDRE \htiming_reg[8] 
       (.C(masterclk),
        .CE(sprite_n_11),
        .D(htiming__0[8]),
        .Q(Q[8]),
        .R(clear));
  FDRE \htiming_reg[9] 
       (.C(masterclk),
        .CE(sprite_n_11),
        .D(htiming__0[9]),
        .Q(\htiming_reg_n_0_[9] ),
        .R(clear));
  dkong_dkong_system_wrapper_0_0_paletter pal
       (.Q(Q[2:0]),
        .addra({addra,mux_col,mux_vid}),
        .b_sig(b_sig),
        .clear(clear),
        .cmpblk2(cmpblk2),
        .cmpblk2_d_reg_0(phi),
        .flip_ena_reg(pal_n_0),
        .flip_ena_reg_0(pal_n_1),
        .g_sig(g_sig),
        .masterclk(masterclk),
        .prom_2e_i_8(mem_reg_8),
        .r_sig(r_sig),
        .rst_n(rst_n));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \phi[0]_i_1 
       (.I0(phi[0]),
        .I1(phi[1]),
        .I2(phi[2]),
        .O(\phi[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi[1]_i_1 
       (.I0(phi[1]),
        .I1(phi[0]),
        .O(\phi[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \phi[2]_i_1 
       (.I0(phi[2]),
        .I1(phi[1]),
        .I2(phi[0]),
        .O(\phi[2]_i_1_n_0 ));
  FDRE \phi_reg[0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\phi[0]_i_1_n_0 ),
        .Q(phi[0]),
        .R(clear));
  FDRE \phi_reg[1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\phi[1]_i_1_n_0 ),
        .Q(phi[1]),
        .R(clear));
  FDRE \phi_reg[2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\phi[2]_i_1_n_0 ),
        .Q(phi[2]),
        .R(clear));
  dkong_dkong_system_wrapper_0_0_spritegen sprite
       (.ADDRARDADDR(ADDRARDADDR),
        .D(\obj_bus[dslave] ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram (mem_reg_8),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0 (tile_n_14),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_1 (tile_n_15),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_2 (tile_n_12),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_3 (tile_n_13),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_4 (tile_col),
        .E(linebuf_hblkn0),
        .Q({\htiming_reg_n_0_[9] ,Q}),
        .addra({mux_col,mux_vid}),
        .clear(clear),
        .cmpblk20(cmpblk20),
        .\htiming_reg[3] (sprite_n_10),
        .\master_out[dmaster] (\master_out[dmaster] ),
        .masterclk(masterclk),
        .mem_reg(mem_reg_7),
        .mem_reg_0(phi),
        .\phi_reg[0] (sprite_n_11),
        .rst_n(rst_n),
        .\vtiming_fc_reg[2]_0 (vtiming_f),
        .\vtiming_fc_reg[7]_0 ({\vtiming_reg_n_0_[7] ,\vtiming_reg_n_0_[6] ,\vtiming_reg_n_0_[5] ,\vtiming_reg_n_0_[4] ,\vtiming_reg_n_0_[3] ,\vtiming_reg_n_0_[2] ,\vtiming_reg_n_0_[1] ,\vtiming_reg_n_0_[0] }));
  dkong_dkong_system_wrapper_0_0_tilegen tile
       (.A(A),
        .D(\obj_bus[dslave] ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram (pal_n_0),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0 (pal_n_1),
        .E(linebuf_hblkn0),
        .Q({\htiming_reg_n_0_[9] ,Q}),
        .WEA(WEA),
        .addrb(addrb),
        .bus_sel(bus_sel),
        .clear(clear),
        .cpu_wait(cpu_wait),
        .cpu_wait_p012_in(cpu_wait_p012_in),
        .cpu_wait_reg(cpu_wait_reg),
        .cpu_wait_reg_0(cpu_wait_i_2_n_0),
        .cpuclk_d(cpuclk_d),
        .doutb(doutb),
        .flip_ena_reg(vtiming_f),
        .\htiming_reg[9] (\htiming_reg[9]_0 ),
        .\master_out[dmaster] (\master_out[dmaster] ),
        .masterclk(masterclk),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .mem_reg_10(mem_reg_10),
        .mem_reg_11({\vtiming_reg_n_0_[7] ,\vtiming_reg_n_0_[6] ,\vtiming_reg_n_0_[5] ,\vtiming_reg_n_0_[4] ,\vtiming_reg_n_0_[3] ,\vtiming_reg_n_0_[2] ,\vtiming_reg_n_0_[1] ,\vtiming_reg_n_0_[0] }),
        .mem_reg_2(mem_reg_2),
        .mem_reg_3(mem_reg_3),
        .mem_reg_4(mem_reg_4),
        .mem_reg_5(mem_reg_5),
        .mem_reg_6(mem_reg_6),
        .mem_reg_7(mem_reg_8),
        .mem_reg_8(vblk),
        .mem_reg_9(mem_reg_9),
        .outreg0_out(outreg0_out),
        .\tile_col_reg[3]_0 (tile_col),
        .tileram_ena(tileram_ena),
        .\tilerom_buf_reg[0][2]_0 (tile_n_13),
        .\tilerom_buf_reg[0][4]_0 (tile_n_12),
        .\tilerom_buf_reg[1][0]_0 (tile_n_15),
        .\tilerom_buf_reg[1][4]_0 (tile_n_14),
        .vram_busy_reg_0(vram_busy_reg));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    vblk_i_1
       (.I0(\vtiming_reg_n_0_[6] ),
        .I1(\vtiming_reg_n_0_[7] ),
        .I2(\vtiming_reg_n_0_[5] ),
        .I3(\vtiming_reg_n_0_[4] ),
        .I4(vblk),
        .O(vblk_i_1_n_0));
  FDRE vblk_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(vblk_i_1_n_0),
        .Q(vblk),
        .R(clear));
  LUT6 #(
    .INIT(64'hFB08000000000000)) 
    vclk_i_1
       (.I0(vclk06_out),
        .I1(sprite_n_11),
        .I2(vclk_i_3_n_0),
        .I3(vclk),
        .I4(rst_n),
        .I5(\htiming_reg_n_0_[9] ),
        .O(vclk_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h09)) 
    vclk_i_2
       (.I0(Q[6]),
        .I1(\htiming[8]_i_2_n_0 ),
        .I2(Q[7]),
        .O(vclk06_out));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    vclk_i_3
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(vclk_i_3_n_0));
  FDRE vclk_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(vclk_i_1_n_0),
        .Q(vclk),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT1 #(
    .INIT(2'h1)) 
    video_valid_INST_0
       (.I0(cmpblk2),
        .O(video_valid));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \vtiming[0]_i_1 
       (.I0(\vtiming_reg_n_0_[0] ),
        .O(\vtiming[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vtiming[1]_i_1 
       (.I0(\vtiming_reg_n_0_[0] ),
        .I1(\vtiming_reg_n_0_[1] ),
        .O(\vtiming[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \vtiming[2]_i_1 
       (.I0(\vtiming_reg_n_0_[2] ),
        .I1(\vtiming_reg_n_0_[0] ),
        .I2(\vtiming_reg_n_0_[1] ),
        .O(\vtiming[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFEAAA)) 
    \vtiming[3]_i_1 
       (.I0(\vtiming[4]_i_2_n_0 ),
        .I1(\vtiming_reg_n_0_[1] ),
        .I2(\vtiming_reg_n_0_[0] ),
        .I3(\vtiming_reg_n_0_[2] ),
        .I4(\vtiming_reg_n_0_[3] ),
        .O(\vtiming[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFEAAAAAAA)) 
    \vtiming[4]_i_1 
       (.I0(\vtiming[4]_i_2_n_0 ),
        .I1(\vtiming_reg_n_0_[2] ),
        .I2(\vtiming_reg_n_0_[0] ),
        .I3(\vtiming_reg_n_0_[1] ),
        .I4(\vtiming_reg_n_0_[3] ),
        .I5(\vtiming_reg_n_0_[4] ),
        .O(\vtiming[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \vtiming[4]_i_2 
       (.I0(\vtiming_reg_n_0_[8] ),
        .I1(\vtiming[8]_i_4_n_0 ),
        .I2(\vtiming_reg_n_0_[6] ),
        .I3(\vtiming_reg_n_0_[7] ),
        .I4(\vtiming_reg_n_0_[5] ),
        .O(\vtiming[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hFF8000FF)) 
    \vtiming[5]_i_1 
       (.I0(\vtiming_reg_n_0_[7] ),
        .I1(\vtiming_reg_n_0_[6] ),
        .I2(\vtiming_reg_n_0_[8] ),
        .I3(\vtiming[8]_i_4_n_0 ),
        .I4(\vtiming_reg_n_0_[5] ),
        .O(\vtiming[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hFF8F00F0)) 
    \vtiming[6]_i_1 
       (.I0(\vtiming_reg_n_0_[7] ),
        .I1(\vtiming_reg_n_0_[8] ),
        .I2(\vtiming_reg_n_0_[5] ),
        .I3(\vtiming[8]_i_4_n_0 ),
        .I4(\vtiming_reg_n_0_[6] ),
        .O(\vtiming[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hFBFF0C00)) 
    \vtiming[7]_i_1 
       (.I0(\vtiming_reg_n_0_[8] ),
        .I1(\vtiming_reg_n_0_[6] ),
        .I2(\vtiming[8]_i_4_n_0 ),
        .I3(\vtiming_reg_n_0_[5] ),
        .I4(\vtiming_reg_n_0_[7] ),
        .O(\vtiming[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000410000)) 
    \vtiming[8]_i_1 
       (.I0(Q[7]),
        .I1(\htiming[8]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(vclk),
        .I4(\htiming_reg_n_0_[9] ),
        .I5(\vtiming[8]_i_3_n_0 ),
        .O(\vtiming[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \vtiming[8]_i_2 
       (.I0(\vtiming_reg_n_0_[8] ),
        .I1(\vtiming[8]_i_4_n_0 ),
        .I2(\vtiming_reg_n_0_[6] ),
        .I3(\vtiming_reg_n_0_[7] ),
        .I4(\vtiming_reg_n_0_[5] ),
        .O(\vtiming[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF4BFFFFFFFFFFFF)) 
    \vtiming[8]_i_3 
       (.I0(sprite_n_10),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(phi[2]),
        .I4(phi[1]),
        .I5(phi[0]),
        .O(\vtiming[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \vtiming[8]_i_4 
       (.I0(\vtiming_reg_n_0_[3] ),
        .I1(\vtiming_reg_n_0_[1] ),
        .I2(\vtiming_reg_n_0_[0] ),
        .I3(\vtiming_reg_n_0_[2] ),
        .I4(\vtiming_reg_n_0_[4] ),
        .O(\vtiming[8]_i_4_n_0 ));
  FDRE \vtiming_reg[0] 
       (.C(masterclk),
        .CE(\vtiming[8]_i_1_n_0 ),
        .D(\vtiming[0]_i_1_n_0 ),
        .Q(\vtiming_reg_n_0_[0] ),
        .R(clear));
  FDRE \vtiming_reg[1] 
       (.C(masterclk),
        .CE(\vtiming[8]_i_1_n_0 ),
        .D(\vtiming[1]_i_1_n_0 ),
        .Q(\vtiming_reg_n_0_[1] ),
        .R(clear));
  FDRE \vtiming_reg[2] 
       (.C(masterclk),
        .CE(\vtiming[8]_i_1_n_0 ),
        .D(\vtiming[2]_i_1_n_0 ),
        .Q(\vtiming_reg_n_0_[2] ),
        .R(clear));
  FDSE \vtiming_reg[3] 
       (.C(masterclk),
        .CE(\vtiming[8]_i_1_n_0 ),
        .D(\vtiming[3]_i_1_n_0 ),
        .Q(\vtiming_reg_n_0_[3] ),
        .S(clear));
  FDSE \vtiming_reg[4] 
       (.C(masterclk),
        .CE(\vtiming[8]_i_1_n_0 ),
        .D(\vtiming[4]_i_1_n_0 ),
        .Q(\vtiming_reg_n_0_[4] ),
        .S(clear));
  FDSE \vtiming_reg[5] 
       (.C(masterclk),
        .CE(\vtiming[8]_i_1_n_0 ),
        .D(\vtiming[5]_i_1_n_0 ),
        .Q(\vtiming_reg_n_0_[5] ),
        .S(clear));
  FDSE \vtiming_reg[6] 
       (.C(masterclk),
        .CE(\vtiming[8]_i_1_n_0 ),
        .D(\vtiming[6]_i_1_n_0 ),
        .Q(\vtiming_reg_n_0_[6] ),
        .S(clear));
  FDSE \vtiming_reg[7] 
       (.C(masterclk),
        .CE(\vtiming[8]_i_1_n_0 ),
        .D(\vtiming[7]_i_1_n_0 ),
        .Q(\vtiming_reg_n_0_[7] ),
        .S(clear));
  FDRE \vtiming_reg[8] 
       (.C(masterclk),
        .CE(\vtiming[8]_i_1_n_0 ),
        .D(\vtiming[8]_i_2_n_0 ),
        .Q(\vtiming_reg_n_0_[8] ),
        .R(clear));
endmodule

(* ORIG_REF_NAME = "fakedma" *) 
module dkong_dkong_system_wrapper_0_0_fakedma
   (drqn,
    wrn_d,
    rdn_d,
    r,
    \dma_mode_reg[0]_0 ,
    \dma_cnt_reg[1][11]_0 ,
    \dma_cnt_reg[2][11]_0 ,
    first_last__0,
    \dma_master_bus[rdn] ,
    \dma_master_bus[wrn] ,
    Q,
    \dma_addr_reg[0][15]_0 ,
    \dma_cnt_reg[2][10]_0 ,
    \dma_addr_reg[3][0]_0 ,
    \dma_addr_reg[3][1]_0 ,
    \dma_addr_reg[3][10]_0 ,
    \dma_cnt_reg[3][11]_0 ,
    \m_obus_reg[addr][15]_0 ,
    \m_obus_reg[addr][3]_0 ,
    \m_obus_reg[addr][3]_1 ,
    \dma_addr_reg[3][3]_0 ,
    \dma_addr_reg[3][6]_0 ,
    \dma_addr_reg[3][7]_0 ,
    \dma_addr_reg[2][10]_0 ,
    \m_obus_reg[addr][3]_2 ,
    wr_n_reg,
    \dma_cnt_reg[0][13]_0 ,
    \m_obus_reg[dmaster][7]_0 ,
    \dma_addr_reg[2][15]_0 ,
    \s_obus_reg[dslave][7]_0 ,
    debug_cpu_sig,
    clear,
    cpu_clk_rise,
    masterclk,
    \slave_shared_master_bus[wrn] ,
    \slave_shared_master_bus[rdn] ,
    \dma_mode_reg[1][1]_0 ,
    \dma_mode_reg[0][1]_0 ,
    first_last_reg_0,
    D,
    \s_obus_reg[dslave][4]_0 ,
    \s_obus_reg[dslave][4]_1 ,
    \s_obus_reg[dslave][5]_0 ,
    \s_obus_reg[dslave][5]_1 ,
    \s_obus_reg[dslave][2]_0 ,
    \s_obus_reg[dslave][4]_2 ,
    \s_obus_reg[dslave][4]_3 ,
    \s_obus[dslave][5]_i_2_0 ,
    \master_out[addr] ,
    \dma_cnt_reg[1][0]_0 ,
    \s_obus_reg[dslave][0]_0 ,
    \dma_cnt_reg[3][0]_0 ,
    \s_obus_reg[dslave][2]_1 ,
    cpuclk_d,
    \dma_cnt_reg[0][0]_0 ,
    \dma_cnt_reg[0][0]_1 ,
    \dma_addr_reg[3][3]_1 ,
    cpu_wait,
    rst_n,
    \state_reg[0]_0 ,
    busrq_i_3_0,
    \dma_addr_reg[0][15]_1 ,
    \dma_addr_reg[0][7]_0 ,
    \dma_addr_reg[1][15]_0 ,
    \dma_addr_reg[1][7]_0 ,
    \master_out[dmaster] ,
    \dma_addr_reg[3][7]_1 ,
    rd_n,
    wr_n,
    \s_obus_reg[dslave][0]_1 ,
    E,
    \dma_value_reg[7]_0 );
  output drqn;
  output wrn_d;
  output rdn_d;
  output [0:0]r;
  output [0:0]\dma_mode_reg[0]_0 ;
  output [9:0]\dma_cnt_reg[1][11]_0 ;
  output [7:0]\dma_cnt_reg[2][11]_0 ;
  output first_last__0;
  output \dma_master_bus[rdn] ;
  output \dma_master_bus[wrn] ;
  output [15:0]Q;
  output [15:0]\dma_addr_reg[0][15]_0 ;
  output \dma_cnt_reg[2][10]_0 ;
  output \dma_addr_reg[3][0]_0 ;
  output \dma_addr_reg[3][1]_0 ;
  output \dma_addr_reg[3][10]_0 ;
  output \dma_cnt_reg[3][11]_0 ;
  output [15:0]\m_obus_reg[addr][15]_0 ;
  output \m_obus_reg[addr][3]_0 ;
  output \m_obus_reg[addr][3]_1 ;
  output \dma_addr_reg[3][3]_0 ;
  output \dma_addr_reg[3][6]_0 ;
  output \dma_addr_reg[3][7]_0 ;
  output \dma_addr_reg[2][10]_0 ;
  output \m_obus_reg[addr][3]_2 ;
  output wr_n_reg;
  output [13:0]\dma_cnt_reg[0][13]_0 ;
  output [7:0]\m_obus_reg[dmaster][7]_0 ;
  output [10:0]\dma_addr_reg[2][15]_0 ;
  output [7:0]\s_obus_reg[dslave][7]_0 ;
  output [0:0]debug_cpu_sig;
  input clear;
  input cpu_clk_rise;
  input masterclk;
  input \slave_shared_master_bus[wrn] ;
  input \slave_shared_master_bus[rdn] ;
  input \dma_mode_reg[1][1]_0 ;
  input \dma_mode_reg[0][1]_0 ;
  input first_last_reg_0;
  input [5:0]D;
  input \s_obus_reg[dslave][4]_0 ;
  input \s_obus_reg[dslave][4]_1 ;
  input \s_obus_reg[dslave][5]_0 ;
  input \s_obus_reg[dslave][5]_1 ;
  input \s_obus_reg[dslave][2]_0 ;
  input \s_obus_reg[dslave][4]_2 ;
  input \s_obus_reg[dslave][4]_3 ;
  input \s_obus[dslave][5]_i_2_0 ;
  input [1:0]\master_out[addr] ;
  input \dma_cnt_reg[1][0]_0 ;
  input [3:0]\s_obus_reg[dslave][0]_0 ;
  input \dma_cnt_reg[3][0]_0 ;
  input \s_obus_reg[dslave][2]_1 ;
  input cpuclk_d;
  input [0:0]\dma_cnt_reg[0][0]_0 ;
  input \dma_cnt_reg[0][0]_1 ;
  input \dma_addr_reg[3][3]_1 ;
  input cpu_wait;
  input rst_n;
  input \state_reg[0]_0 ;
  input busrq_i_3_0;
  input \dma_addr_reg[0][15]_1 ;
  input \dma_addr_reg[0][7]_0 ;
  input \dma_addr_reg[1][15]_0 ;
  input \dma_addr_reg[1][7]_0 ;
  input [7:0]\master_out[dmaster] ;
  input [7:0]\dma_addr_reg[3][7]_1 ;
  input rd_n;
  input wr_n;
  input \s_obus_reg[dslave][0]_1 ;
  input [1:0]E;
  input [7:0]\dma_value_reg[7]_0 ;

  wire [5:0]D;
  wire [1:0]E;
  wire [15:0]Q;
  wire busrq0_out;
  wire busrq_i_1_n_0;
  wire busrq_i_3_0;
  wire busrq_i_3_n_0;
  wire busrq_i_4_n_0;
  wire busrq_i_5_n_0;
  wire busrq_i_6_n_0;
  wire busrq_i_7_n_0;
  wire busrq_i_8_n_0;
  wire busrq_i_9_n_0;
  wire clear;
  wire cpu_clk_rise;
  wire cpu_wait;
  wire cpuclk_d;
  wire [0:0]debug_cpu_sig;
  wire \dma_addr[0][0]_i_1_n_0 ;
  wire \dma_addr[0][10]_i_1_n_0 ;
  wire \dma_addr[0][11]_i_1_n_0 ;
  wire \dma_addr[0][12]_i_1_n_0 ;
  wire \dma_addr[0][13]_i_1_n_0 ;
  wire \dma_addr[0][14]_i_1_n_0 ;
  wire \dma_addr[0][15]_i_1_n_0 ;
  wire \dma_addr[0][15]_i_2_n_0 ;
  wire \dma_addr[0][1]_i_1_n_0 ;
  wire \dma_addr[0][2]_i_1_n_0 ;
  wire \dma_addr[0][3]_i_1_n_0 ;
  wire \dma_addr[0][4]_i_1_n_0 ;
  wire \dma_addr[0][5]_i_1_n_0 ;
  wire \dma_addr[0][6]_i_1_n_0 ;
  wire \dma_addr[0][7]_i_1_n_0 ;
  wire \dma_addr[0][7]_i_2_n_0 ;
  wire \dma_addr[0][8]_i_1_n_0 ;
  wire \dma_addr[0][9]_i_1_n_0 ;
  wire \dma_addr[1][0]_i_1_n_0 ;
  wire \dma_addr[1][10]_i_1_n_0 ;
  wire \dma_addr[1][11]_i_1_n_0 ;
  wire \dma_addr[1][12]_i_1_n_0 ;
  wire \dma_addr[1][13]_i_1_n_0 ;
  wire \dma_addr[1][14]_i_1_n_0 ;
  wire \dma_addr[1][15]_i_1_n_0 ;
  wire \dma_addr[1][15]_i_2_n_0 ;
  wire \dma_addr[1][1]_i_1_n_0 ;
  wire \dma_addr[1][2]_i_1_n_0 ;
  wire \dma_addr[1][3]_i_1_n_0 ;
  wire \dma_addr[1][4]_i_1_n_0 ;
  wire \dma_addr[1][5]_i_1_n_0 ;
  wire \dma_addr[1][6]_i_1_n_0 ;
  wire \dma_addr[1][7]_i_1_n_0 ;
  wire \dma_addr[1][7]_i_2_n_0 ;
  wire \dma_addr[1][8]_i_1_n_0 ;
  wire \dma_addr[1][9]_i_1_n_0 ;
  wire \dma_addr[2][0]_i_1_n_0 ;
  wire \dma_addr[2][10]_i_1_n_0 ;
  wire \dma_addr[2][11]_i_1_n_0 ;
  wire \dma_addr[2][12]_i_1_n_0 ;
  wire \dma_addr[2][13]_i_1_n_0 ;
  wire \dma_addr[2][14]_i_1_n_0 ;
  wire \dma_addr[2][15]_i_2_n_0 ;
  wire \dma_addr[2][1]_i_1_n_0 ;
  wire \dma_addr[2][2]_i_1_n_0 ;
  wire \dma_addr[2][3]_i_1_n_0 ;
  wire \dma_addr[2][4]_i_1_n_0 ;
  wire \dma_addr[2][5]_i_1_n_0 ;
  wire \dma_addr[2][6]_i_1_n_0 ;
  wire \dma_addr[2][7]_i_2_n_0 ;
  wire \dma_addr[2][8]_i_1_n_0 ;
  wire \dma_addr[2][9]_i_1_n_0 ;
  wire \dma_addr[3][0]_i_1_n_0 ;
  wire \dma_addr[3][10]_i_1_n_0 ;
  wire \dma_addr[3][11]_i_1_n_0 ;
  wire \dma_addr[3][12]_i_1_n_0 ;
  wire \dma_addr[3][13]_i_1_n_0 ;
  wire \dma_addr[3][14]_i_1_n_0 ;
  wire \dma_addr[3][15]_i_1_n_0 ;
  wire \dma_addr[3][15]_i_2_n_0 ;
  wire \dma_addr[3][15]_i_3_n_0 ;
  wire \dma_addr[3][15]_i_5_n_0 ;
  wire \dma_addr[3][1]_i_1_n_0 ;
  wire \dma_addr[3][2]_i_1_n_0 ;
  wire \dma_addr[3][3]_i_1_n_0 ;
  wire \dma_addr[3][4]_i_1_n_0 ;
  wire \dma_addr[3][5]_i_1_n_0 ;
  wire \dma_addr[3][6]_i_1_n_0 ;
  wire \dma_addr[3][7]_i_1_n_0 ;
  wire \dma_addr[3][7]_i_2_n_0 ;
  wire \dma_addr[3][7]_i_3_n_0 ;
  wire \dma_addr[3][7]_i_4_n_0 ;
  wire \dma_addr[3][8]_i_1_n_0 ;
  wire \dma_addr[3][9]_i_1_n_0 ;
  wire \dma_addr_reg[0][12]_i_2_n_0 ;
  wire \dma_addr_reg[0][12]_i_2_n_1 ;
  wire \dma_addr_reg[0][12]_i_2_n_2 ;
  wire \dma_addr_reg[0][12]_i_2_n_3 ;
  wire \dma_addr_reg[0][12]_i_2_n_4 ;
  wire \dma_addr_reg[0][12]_i_2_n_5 ;
  wire \dma_addr_reg[0][12]_i_2_n_6 ;
  wire \dma_addr_reg[0][12]_i_2_n_7 ;
  wire [15:0]\dma_addr_reg[0][15]_0 ;
  wire \dma_addr_reg[0][15]_1 ;
  wire \dma_addr_reg[0][15]_i_5_n_2 ;
  wire \dma_addr_reg[0][15]_i_5_n_3 ;
  wire \dma_addr_reg[0][15]_i_5_n_5 ;
  wire \dma_addr_reg[0][15]_i_5_n_6 ;
  wire \dma_addr_reg[0][15]_i_5_n_7 ;
  wire \dma_addr_reg[0][4]_i_2_n_0 ;
  wire \dma_addr_reg[0][4]_i_2_n_1 ;
  wire \dma_addr_reg[0][4]_i_2_n_2 ;
  wire \dma_addr_reg[0][4]_i_2_n_3 ;
  wire \dma_addr_reg[0][4]_i_2_n_4 ;
  wire \dma_addr_reg[0][4]_i_2_n_5 ;
  wire \dma_addr_reg[0][4]_i_2_n_6 ;
  wire \dma_addr_reg[0][4]_i_2_n_7 ;
  wire \dma_addr_reg[0][7]_0 ;
  wire \dma_addr_reg[0][8]_i_2_n_0 ;
  wire \dma_addr_reg[0][8]_i_2_n_1 ;
  wire \dma_addr_reg[0][8]_i_2_n_2 ;
  wire \dma_addr_reg[0][8]_i_2_n_3 ;
  wire \dma_addr_reg[0][8]_i_2_n_4 ;
  wire \dma_addr_reg[0][8]_i_2_n_5 ;
  wire \dma_addr_reg[0][8]_i_2_n_6 ;
  wire \dma_addr_reg[0][8]_i_2_n_7 ;
  wire \dma_addr_reg[1][12]_i_2_n_0 ;
  wire \dma_addr_reg[1][12]_i_2_n_1 ;
  wire \dma_addr_reg[1][12]_i_2_n_2 ;
  wire \dma_addr_reg[1][12]_i_2_n_3 ;
  wire \dma_addr_reg[1][12]_i_2_n_4 ;
  wire \dma_addr_reg[1][12]_i_2_n_5 ;
  wire \dma_addr_reg[1][12]_i_2_n_6 ;
  wire \dma_addr_reg[1][12]_i_2_n_7 ;
  wire \dma_addr_reg[1][15]_0 ;
  wire \dma_addr_reg[1][15]_i_4_n_2 ;
  wire \dma_addr_reg[1][15]_i_4_n_3 ;
  wire \dma_addr_reg[1][15]_i_4_n_5 ;
  wire \dma_addr_reg[1][15]_i_4_n_6 ;
  wire \dma_addr_reg[1][15]_i_4_n_7 ;
  wire \dma_addr_reg[1][4]_i_2_n_0 ;
  wire \dma_addr_reg[1][4]_i_2_n_1 ;
  wire \dma_addr_reg[1][4]_i_2_n_2 ;
  wire \dma_addr_reg[1][4]_i_2_n_3 ;
  wire \dma_addr_reg[1][4]_i_2_n_4 ;
  wire \dma_addr_reg[1][4]_i_2_n_5 ;
  wire \dma_addr_reg[1][4]_i_2_n_6 ;
  wire \dma_addr_reg[1][4]_i_2_n_7 ;
  wire \dma_addr_reg[1][7]_0 ;
  wire \dma_addr_reg[1][8]_i_2_n_0 ;
  wire \dma_addr_reg[1][8]_i_2_n_1 ;
  wire \dma_addr_reg[1][8]_i_2_n_2 ;
  wire \dma_addr_reg[1][8]_i_2_n_3 ;
  wire \dma_addr_reg[1][8]_i_2_n_4 ;
  wire \dma_addr_reg[1][8]_i_2_n_5 ;
  wire \dma_addr_reg[1][8]_i_2_n_6 ;
  wire \dma_addr_reg[1][8]_i_2_n_7 ;
  wire \dma_addr_reg[2][10]_0 ;
  wire \dma_addr_reg[2][12]_i_2_n_0 ;
  wire \dma_addr_reg[2][12]_i_2_n_1 ;
  wire \dma_addr_reg[2][12]_i_2_n_2 ;
  wire \dma_addr_reg[2][12]_i_2_n_3 ;
  wire \dma_addr_reg[2][12]_i_2_n_4 ;
  wire \dma_addr_reg[2][12]_i_2_n_5 ;
  wire \dma_addr_reg[2][12]_i_2_n_6 ;
  wire \dma_addr_reg[2][12]_i_2_n_7 ;
  wire [10:0]\dma_addr_reg[2][15]_0 ;
  wire \dma_addr_reg[2][15]_i_4_n_2 ;
  wire \dma_addr_reg[2][15]_i_4_n_3 ;
  wire \dma_addr_reg[2][15]_i_4_n_5 ;
  wire \dma_addr_reg[2][15]_i_4_n_6 ;
  wire \dma_addr_reg[2][15]_i_4_n_7 ;
  wire \dma_addr_reg[2][4]_i_2_n_0 ;
  wire \dma_addr_reg[2][4]_i_2_n_1 ;
  wire \dma_addr_reg[2][4]_i_2_n_2 ;
  wire \dma_addr_reg[2][4]_i_2_n_3 ;
  wire \dma_addr_reg[2][4]_i_2_n_4 ;
  wire \dma_addr_reg[2][4]_i_2_n_5 ;
  wire \dma_addr_reg[2][4]_i_2_n_6 ;
  wire \dma_addr_reg[2][4]_i_2_n_7 ;
  wire \dma_addr_reg[2][8]_i_2_n_0 ;
  wire \dma_addr_reg[2][8]_i_2_n_1 ;
  wire \dma_addr_reg[2][8]_i_2_n_2 ;
  wire \dma_addr_reg[2][8]_i_2_n_3 ;
  wire \dma_addr_reg[2][8]_i_2_n_4 ;
  wire \dma_addr_reg[2][8]_i_2_n_5 ;
  wire \dma_addr_reg[2][8]_i_2_n_6 ;
  wire \dma_addr_reg[2][8]_i_2_n_7 ;
  wire \dma_addr_reg[3][0]_0 ;
  wire \dma_addr_reg[3][10]_0 ;
  wire \dma_addr_reg[3][12]_i_2_n_0 ;
  wire \dma_addr_reg[3][12]_i_2_n_1 ;
  wire \dma_addr_reg[3][12]_i_2_n_2 ;
  wire \dma_addr_reg[3][12]_i_2_n_3 ;
  wire \dma_addr_reg[3][12]_i_2_n_4 ;
  wire \dma_addr_reg[3][12]_i_2_n_5 ;
  wire \dma_addr_reg[3][12]_i_2_n_6 ;
  wire \dma_addr_reg[3][12]_i_2_n_7 ;
  wire \dma_addr_reg[3][15]_i_4_n_2 ;
  wire \dma_addr_reg[3][15]_i_4_n_3 ;
  wire \dma_addr_reg[3][15]_i_4_n_5 ;
  wire \dma_addr_reg[3][15]_i_4_n_6 ;
  wire \dma_addr_reg[3][15]_i_4_n_7 ;
  wire \dma_addr_reg[3][1]_0 ;
  wire \dma_addr_reg[3][3]_0 ;
  wire \dma_addr_reg[3][3]_1 ;
  wire \dma_addr_reg[3][4]_i_2_n_0 ;
  wire \dma_addr_reg[3][4]_i_2_n_1 ;
  wire \dma_addr_reg[3][4]_i_2_n_2 ;
  wire \dma_addr_reg[3][4]_i_2_n_3 ;
  wire \dma_addr_reg[3][4]_i_2_n_4 ;
  wire \dma_addr_reg[3][4]_i_2_n_5 ;
  wire \dma_addr_reg[3][4]_i_2_n_6 ;
  wire \dma_addr_reg[3][4]_i_2_n_7 ;
  wire \dma_addr_reg[3][6]_0 ;
  wire \dma_addr_reg[3][7]_0 ;
  wire [7:0]\dma_addr_reg[3][7]_1 ;
  wire \dma_addr_reg[3][8]_i_2_n_0 ;
  wire \dma_addr_reg[3][8]_i_2_n_1 ;
  wire \dma_addr_reg[3][8]_i_2_n_2 ;
  wire \dma_addr_reg[3][8]_i_2_n_3 ;
  wire \dma_addr_reg[3][8]_i_2_n_4 ;
  wire \dma_addr_reg[3][8]_i_2_n_5 ;
  wire \dma_addr_reg[3][8]_i_2_n_6 ;
  wire \dma_addr_reg[3][8]_i_2_n_7 ;
  wire \dma_addr_reg_n_0_[2][10] ;
  wire \dma_addr_reg_n_0_[2][12] ;
  wire \dma_addr_reg_n_0_[2][13] ;
  wire \dma_addr_reg_n_0_[2][4] ;
  wire \dma_addr_reg_n_0_[2][5] ;
  wire \dma_addr_reg_n_0_[3][0] ;
  wire \dma_addr_reg_n_0_[3][10] ;
  wire \dma_addr_reg_n_0_[3][11] ;
  wire \dma_addr_reg_n_0_[3][12] ;
  wire \dma_addr_reg_n_0_[3][13] ;
  wire \dma_addr_reg_n_0_[3][14] ;
  wire \dma_addr_reg_n_0_[3][15] ;
  wire \dma_addr_reg_n_0_[3][1] ;
  wire \dma_addr_reg_n_0_[3][2] ;
  wire \dma_addr_reg_n_0_[3][3] ;
  wire \dma_addr_reg_n_0_[3][4] ;
  wire \dma_addr_reg_n_0_[3][5] ;
  wire \dma_addr_reg_n_0_[3][6] ;
  wire \dma_addr_reg_n_0_[3][7] ;
  wire \dma_addr_reg_n_0_[3][8] ;
  wire \dma_addr_reg_n_0_[3][9] ;
  wire dma_cnt;
  wire \dma_cnt[0][0]_i_1_n_0 ;
  wire \dma_cnt[0][10]_i_1_n_0 ;
  wire \dma_cnt[0][11]_i_1_n_0 ;
  wire \dma_cnt[0][12]_i_1_n_0 ;
  wire \dma_cnt[0][12]_i_3_n_0 ;
  wire \dma_cnt[0][12]_i_4_n_0 ;
  wire \dma_cnt[0][12]_i_5_n_0 ;
  wire \dma_cnt[0][12]_i_6_n_0 ;
  wire \dma_cnt[0][13]_i_1_n_0 ;
  wire \dma_cnt[0][13]_i_2_n_0 ;
  wire \dma_cnt[0][13]_i_5_n_0 ;
  wire \dma_cnt[0][13]_i_6_n_0 ;
  wire \dma_cnt[0][13]_i_7_n_0 ;
  wire \dma_cnt[0][1]_i_1_n_0 ;
  wire \dma_cnt[0][2]_i_1_n_0 ;
  wire \dma_cnt[0][3]_i_1_n_0 ;
  wire \dma_cnt[0][4]_i_1_n_0 ;
  wire \dma_cnt[0][4]_i_3_n_0 ;
  wire \dma_cnt[0][4]_i_4_n_0 ;
  wire \dma_cnt[0][4]_i_5_n_0 ;
  wire \dma_cnt[0][4]_i_6_n_0 ;
  wire \dma_cnt[0][5]_i_1_n_0 ;
  wire \dma_cnt[0][6]_i_1_n_0 ;
  wire \dma_cnt[0][7]_i_1_n_0 ;
  wire \dma_cnt[0][8]_i_1_n_0 ;
  wire \dma_cnt[0][8]_i_3_n_0 ;
  wire \dma_cnt[0][8]_i_4_n_0 ;
  wire \dma_cnt[0][8]_i_5_n_0 ;
  wire \dma_cnt[0][8]_i_6_n_0 ;
  wire \dma_cnt[0][9]_i_1_n_0 ;
  wire \dma_cnt[1][0]_i_4_n_0 ;
  wire \dma_cnt[1][0]_i_5_n_0 ;
  wire \dma_cnt[1][0]_i_6_n_0 ;
  wire \dma_cnt[1][0]_i_7_n_0 ;
  wire \dma_cnt[1][12]_i_2_n_0 ;
  wire \dma_cnt[1][12]_i_3_n_0 ;
  wire \dma_cnt[1][4]_i_2_n_0 ;
  wire \dma_cnt[1][4]_i_3_n_0 ;
  wire \dma_cnt[1][4]_i_4_n_0 ;
  wire \dma_cnt[1][4]_i_5_n_0 ;
  wire \dma_cnt[1][8]_i_2_n_0 ;
  wire \dma_cnt[1][8]_i_3_n_0 ;
  wire \dma_cnt[1][8]_i_4_n_0 ;
  wire \dma_cnt[1][8]_i_5_n_0 ;
  wire \dma_cnt[2][0]_i_1_n_0 ;
  wire \dma_cnt[2][0]_i_3_n_0 ;
  wire \dma_cnt[2][0]_i_4_n_0 ;
  wire \dma_cnt[2][0]_i_5_n_0 ;
  wire \dma_cnt[2][0]_i_6_n_0 ;
  wire \dma_cnt[2][12]_i_2_n_0 ;
  wire \dma_cnt[2][12]_i_3_n_0 ;
  wire \dma_cnt[2][4]_i_2_n_0 ;
  wire \dma_cnt[2][4]_i_3_n_0 ;
  wire \dma_cnt[2][4]_i_4_n_0 ;
  wire \dma_cnt[2][4]_i_5_n_0 ;
  wire \dma_cnt[2][8]_i_2_n_0 ;
  wire \dma_cnt[2][8]_i_3_n_0 ;
  wire \dma_cnt[2][8]_i_4_n_0 ;
  wire \dma_cnt[2][8]_i_5_n_0 ;
  wire \dma_cnt[3][0]_i_1_n_0 ;
  wire \dma_cnt[3][0]_i_3_n_0 ;
  wire \dma_cnt[3][0]_i_4_n_0 ;
  wire \dma_cnt[3][0]_i_5_n_0 ;
  wire \dma_cnt[3][0]_i_6_n_0 ;
  wire \dma_cnt[3][12]_i_2_n_0 ;
  wire \dma_cnt[3][12]_i_3_n_0 ;
  wire \dma_cnt[3][4]_i_2_n_0 ;
  wire \dma_cnt[3][4]_i_3_n_0 ;
  wire \dma_cnt[3][4]_i_4_n_0 ;
  wire \dma_cnt[3][4]_i_5_n_0 ;
  wire \dma_cnt[3][8]_i_2_n_0 ;
  wire \dma_cnt[3][8]_i_3_n_0 ;
  wire \dma_cnt[3][8]_i_4_n_0 ;
  wire \dma_cnt[3][8]_i_5_n_0 ;
  wire [0:0]\dma_cnt_reg[0][0]_0 ;
  wire \dma_cnt_reg[0][0]_1 ;
  wire \dma_cnt_reg[0][12]_i_2_n_0 ;
  wire \dma_cnt_reg[0][12]_i_2_n_1 ;
  wire \dma_cnt_reg[0][12]_i_2_n_2 ;
  wire \dma_cnt_reg[0][12]_i_2_n_3 ;
  wire [13:0]\dma_cnt_reg[0][13]_0 ;
  wire \dma_cnt_reg[0][4]_i_2_n_0 ;
  wire \dma_cnt_reg[0][4]_i_2_n_1 ;
  wire \dma_cnt_reg[0][4]_i_2_n_2 ;
  wire \dma_cnt_reg[0][4]_i_2_n_3 ;
  wire \dma_cnt_reg[0][8]_i_2_n_0 ;
  wire \dma_cnt_reg[0][8]_i_2_n_1 ;
  wire \dma_cnt_reg[0][8]_i_2_n_2 ;
  wire \dma_cnt_reg[0][8]_i_2_n_3 ;
  wire \dma_cnt_reg[1][0]_0 ;
  wire \dma_cnt_reg[1][0]_i_2_n_0 ;
  wire \dma_cnt_reg[1][0]_i_2_n_1 ;
  wire \dma_cnt_reg[1][0]_i_2_n_2 ;
  wire \dma_cnt_reg[1][0]_i_2_n_3 ;
  wire \dma_cnt_reg[1][0]_i_2_n_4 ;
  wire \dma_cnt_reg[1][0]_i_2_n_5 ;
  wire \dma_cnt_reg[1][0]_i_2_n_6 ;
  wire \dma_cnt_reg[1][0]_i_2_n_7 ;
  wire [9:0]\dma_cnt_reg[1][11]_0 ;
  wire \dma_cnt_reg[1][12]_i_1_n_3 ;
  wire \dma_cnt_reg[1][12]_i_1_n_6 ;
  wire \dma_cnt_reg[1][12]_i_1_n_7 ;
  wire \dma_cnt_reg[1][4]_i_1_n_0 ;
  wire \dma_cnt_reg[1][4]_i_1_n_1 ;
  wire \dma_cnt_reg[1][4]_i_1_n_2 ;
  wire \dma_cnt_reg[1][4]_i_1_n_3 ;
  wire \dma_cnt_reg[1][4]_i_1_n_4 ;
  wire \dma_cnt_reg[1][4]_i_1_n_5 ;
  wire \dma_cnt_reg[1][4]_i_1_n_6 ;
  wire \dma_cnt_reg[1][4]_i_1_n_7 ;
  wire \dma_cnt_reg[1][8]_i_1_n_0 ;
  wire \dma_cnt_reg[1][8]_i_1_n_1 ;
  wire \dma_cnt_reg[1][8]_i_1_n_2 ;
  wire \dma_cnt_reg[1][8]_i_1_n_3 ;
  wire \dma_cnt_reg[1][8]_i_1_n_4 ;
  wire \dma_cnt_reg[1][8]_i_1_n_5 ;
  wire \dma_cnt_reg[1][8]_i_1_n_6 ;
  wire \dma_cnt_reg[1][8]_i_1_n_7 ;
  wire \dma_cnt_reg[2][0]_i_2_n_0 ;
  wire \dma_cnt_reg[2][0]_i_2_n_1 ;
  wire \dma_cnt_reg[2][0]_i_2_n_2 ;
  wire \dma_cnt_reg[2][0]_i_2_n_3 ;
  wire \dma_cnt_reg[2][0]_i_2_n_4 ;
  wire \dma_cnt_reg[2][0]_i_2_n_5 ;
  wire \dma_cnt_reg[2][0]_i_2_n_6 ;
  wire \dma_cnt_reg[2][0]_i_2_n_7 ;
  wire \dma_cnt_reg[2][10]_0 ;
  wire [7:0]\dma_cnt_reg[2][11]_0 ;
  wire \dma_cnt_reg[2][12]_i_1_n_3 ;
  wire \dma_cnt_reg[2][12]_i_1_n_6 ;
  wire \dma_cnt_reg[2][12]_i_1_n_7 ;
  wire \dma_cnt_reg[2][4]_i_1_n_0 ;
  wire \dma_cnt_reg[2][4]_i_1_n_1 ;
  wire \dma_cnt_reg[2][4]_i_1_n_2 ;
  wire \dma_cnt_reg[2][4]_i_1_n_3 ;
  wire \dma_cnt_reg[2][4]_i_1_n_4 ;
  wire \dma_cnt_reg[2][4]_i_1_n_5 ;
  wire \dma_cnt_reg[2][4]_i_1_n_6 ;
  wire \dma_cnt_reg[2][4]_i_1_n_7 ;
  wire \dma_cnt_reg[2][8]_i_1_n_0 ;
  wire \dma_cnt_reg[2][8]_i_1_n_1 ;
  wire \dma_cnt_reg[2][8]_i_1_n_2 ;
  wire \dma_cnt_reg[2][8]_i_1_n_3 ;
  wire \dma_cnt_reg[2][8]_i_1_n_4 ;
  wire \dma_cnt_reg[2][8]_i_1_n_5 ;
  wire \dma_cnt_reg[2][8]_i_1_n_6 ;
  wire \dma_cnt_reg[2][8]_i_1_n_7 ;
  wire [13:2]\dma_cnt_reg[2]_1 ;
  wire \dma_cnt_reg[3][0]_0 ;
  wire \dma_cnt_reg[3][0]_i_2_n_0 ;
  wire \dma_cnt_reg[3][0]_i_2_n_1 ;
  wire \dma_cnt_reg[3][0]_i_2_n_2 ;
  wire \dma_cnt_reg[3][0]_i_2_n_3 ;
  wire \dma_cnt_reg[3][0]_i_2_n_4 ;
  wire \dma_cnt_reg[3][0]_i_2_n_5 ;
  wire \dma_cnt_reg[3][0]_i_2_n_6 ;
  wire \dma_cnt_reg[3][0]_i_2_n_7 ;
  wire \dma_cnt_reg[3][11]_0 ;
  wire \dma_cnt_reg[3][12]_i_1_n_3 ;
  wire \dma_cnt_reg[3][12]_i_1_n_6 ;
  wire \dma_cnt_reg[3][12]_i_1_n_7 ;
  wire \dma_cnt_reg[3][4]_i_1_n_0 ;
  wire \dma_cnt_reg[3][4]_i_1_n_1 ;
  wire \dma_cnt_reg[3][4]_i_1_n_2 ;
  wire \dma_cnt_reg[3][4]_i_1_n_3 ;
  wire \dma_cnt_reg[3][4]_i_1_n_4 ;
  wire \dma_cnt_reg[3][4]_i_1_n_5 ;
  wire \dma_cnt_reg[3][4]_i_1_n_6 ;
  wire \dma_cnt_reg[3][4]_i_1_n_7 ;
  wire \dma_cnt_reg[3][8]_i_1_n_0 ;
  wire \dma_cnt_reg[3][8]_i_1_n_1 ;
  wire \dma_cnt_reg[3][8]_i_1_n_2 ;
  wire \dma_cnt_reg[3][8]_i_1_n_3 ;
  wire \dma_cnt_reg[3][8]_i_1_n_4 ;
  wire \dma_cnt_reg[3][8]_i_1_n_5 ;
  wire \dma_cnt_reg[3][8]_i_1_n_6 ;
  wire \dma_cnt_reg[3][8]_i_1_n_7 ;
  wire [13:0]\dma_cnt_reg[3]_2 ;
  wire \dma_master_bus[rdn] ;
  wire \dma_master_bus[wrn] ;
  wire \dma_mode_reg[0][1]_0 ;
  wire [0:0]\dma_mode_reg[0]_0 ;
  wire \dma_mode_reg[1][1]_0 ;
  wire dma_value;
  wire \dma_value[7]_i_2_n_0 ;
  wire \dma_value[7]_i_3_n_0 ;
  wire [7:0]\dma_value_reg[7]_0 ;
  wire \dma_value_reg_n_0_[0] ;
  wire \dma_value_reg_n_0_[1] ;
  wire \dma_value_reg_n_0_[2] ;
  wire \dma_value_reg_n_0_[3] ;
  wire \dma_value_reg_n_0_[4] ;
  wire \dma_value_reg_n_0_[5] ;
  wire \dma_value_reg_n_0_[6] ;
  wire \dma_value_reg_n_0_[7] ;
  wire drqn;
  wire first_last__0;
  wire first_last_reg_0;
  wire m_obus;
  wire m_obus5_out;
  wire m_obus7_out;
  wire \m_obus[addr][0]_i_1_n_0 ;
  wire \m_obus[addr][10]_i_1_n_0 ;
  wire \m_obus[addr][11]_i_1_n_0 ;
  wire \m_obus[addr][12]_i_1_n_0 ;
  wire \m_obus[addr][13]_i_1_n_0 ;
  wire \m_obus[addr][14]_i_1_n_0 ;
  wire \m_obus[addr][15]_i_10_n_0 ;
  wire \m_obus[addr][15]_i_11_n_0 ;
  wire \m_obus[addr][15]_i_12_n_0 ;
  wire \m_obus[addr][15]_i_1_n_0 ;
  wire \m_obus[addr][15]_i_2_n_0 ;
  wire \m_obus[addr][15]_i_3_n_0 ;
  wire \m_obus[addr][15]_i_4_n_0 ;
  wire \m_obus[addr][15]_i_5_n_0 ;
  wire \m_obus[addr][15]_i_6_n_0 ;
  wire \m_obus[addr][15]_i_7_n_0 ;
  wire \m_obus[addr][15]_i_8_n_0 ;
  wire \m_obus[addr][15]_i_9_n_0 ;
  wire \m_obus[addr][1]_i_1_n_0 ;
  wire \m_obus[addr][2]_i_1_n_0 ;
  wire \m_obus[addr][3]_i_1_n_0 ;
  wire \m_obus[addr][4]_i_1_n_0 ;
  wire \m_obus[addr][5]_i_1_n_0 ;
  wire \m_obus[addr][6]_i_1_n_0 ;
  wire \m_obus[addr][7]_i_1_n_0 ;
  wire \m_obus[addr][8]_i_1_n_0 ;
  wire \m_obus[addr][9]_i_1_n_0 ;
  wire \m_obus[dmaster][7]_i_1_n_0 ;
  wire \m_obus[rdn]_i_1_n_0 ;
  wire \m_obus[rdn]_i_4_n_0 ;
  wire \m_obus[rdn]_i_5_n_0 ;
  wire \m_obus[wrn]_i_1_n_0 ;
  wire [15:0]\m_obus_reg[addr][15]_0 ;
  wire \m_obus_reg[addr][3]_0 ;
  wire \m_obus_reg[addr][3]_1 ;
  wire \m_obus_reg[addr][3]_2 ;
  wire [7:0]\m_obus_reg[dmaster][7]_0 ;
  wire [1:0]\master_out[addr] ;
  wire [7:0]\master_out[dmaster] ;
  wire masterclk;
  wire next_drqn;
  wire [13:1]p_0_in;
  wire [0:0]r;
  wire [13:4]r__0;
  wire rd_n;
  wire rdn_d;
  wire rst_n;
  wire [5:4]s_obus;
  wire \s_obus[dslave][2]_i_8_n_0 ;
  wire \s_obus[dslave][2]_i_9_n_0 ;
  wire \s_obus[dslave][3]_i_8_n_0 ;
  wire \s_obus[dslave][3]_i_9_n_0 ;
  wire \s_obus[dslave][4]_i_2_n_0 ;
  wire \s_obus[dslave][4]_i_5_n_0 ;
  wire \s_obus[dslave][4]_i_6_n_0 ;
  wire \s_obus[dslave][4]_i_7_n_0 ;
  wire \s_obus[dslave][5]_i_10_n_0 ;
  wire \s_obus[dslave][5]_i_11_n_0 ;
  wire \s_obus[dslave][5]_i_12_n_0 ;
  wire \s_obus[dslave][5]_i_2_0 ;
  wire \s_obus[dslave][5]_i_2_n_0 ;
  wire \s_obus[dslave][5]_i_5_n_0 ;
  wire \s_obus[dslave][5]_i_6_n_0 ;
  wire \s_obus[dslave][5]_i_7_n_0 ;
  wire \s_obus[dslave][5]_i_8_n_0 ;
  wire \s_obus[dslave][7]_i_1_n_0 ;
  wire \s_obus[dslave][7]_i_3_n_0 ;
  wire [3:0]\s_obus_reg[dslave][0]_0 ;
  wire \s_obus_reg[dslave][0]_1 ;
  wire \s_obus_reg[dslave][2]_0 ;
  wire \s_obus_reg[dslave][2]_1 ;
  wire \s_obus_reg[dslave][4]_0 ;
  wire \s_obus_reg[dslave][4]_1 ;
  wire \s_obus_reg[dslave][4]_2 ;
  wire \s_obus_reg[dslave][4]_3 ;
  wire \s_obus_reg[dslave][5]_0 ;
  wire \s_obus_reg[dslave][5]_1 ;
  wire [7:0]\s_obus_reg[dslave][7]_0 ;
  wire \slave_shared_master_bus[rdn] ;
  wire \slave_shared_master_bus[wrn] ;
  wire [6:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_3_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[3]_i_1_n_0 ;
  wire \state[4]_i_1_n_0 ;
  wire \state[5]_i_1_n_0 ;
  wire \state[6]_i_2_n_0 ;
  wire \state[6]_i_3_n_0 ;
  wire \state_reg[0]_0 ;
  wire wr_n;
  wire wr_n_reg;
  wire wrn_d;
  wire [3:2]\NLW_dma_addr_reg[0][15]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_dma_addr_reg[0][15]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_dma_addr_reg[1][15]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_dma_addr_reg[1][15]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_dma_addr_reg[2][15]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_dma_addr_reg[2][15]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_dma_addr_reg[3][15]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_dma_addr_reg[3][15]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_dma_cnt_reg[0][13]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_dma_cnt_reg[0][13]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_dma_cnt_reg[1][12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_dma_cnt_reg[1][12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_dma_cnt_reg[2][12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_dma_cnt_reg[2][12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_dma_cnt_reg[3][12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_dma_cnt_reg[3][12]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0E)) 
    busrq_i_1
       (.I0(debug_cpu_sig),
        .I1(busrq0_out),
        .I2(busrq_i_3_n_0),
        .O(busrq_i_1_n_0));
  LUT6 #(
    .INIT(64'hFAAAAAAAEAEAAAAA)) 
    busrq_i_2
       (.I0(busrq_i_4_n_0),
        .I1(\m_obus[addr][15]_i_6_n_0 ),
        .I2(busrq_i_5_n_0),
        .I3(\m_obus[addr][15]_i_4_n_0 ),
        .I4(cpu_clk_rise),
        .I5(drqn),
        .O(busrq0_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAAFFFF)) 
    busrq_i_3
       (.I0(busrq_i_6_n_0),
        .I1(\state[0]_i_2_n_0 ),
        .I2(cpuclk_d),
        .I3(\dma_cnt_reg[0][0]_0 ),
        .I4(rst_n),
        .I5(busrq_i_7_n_0),
        .O(busrq_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    busrq_i_4
       (.I0(\m_obus[addr][15]_i_7_n_0 ),
        .I1(state[1]),
        .I2(\dma_cnt_reg[3][0]_0 ),
        .I3(\state[2]_i_2_n_0 ),
        .I4(state[0]),
        .I5(cpu_clk_rise),
        .O(busrq_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000800000808)) 
    busrq_i_5
       (.I0(\state[6]_i_3_n_0 ),
        .I1(\state_reg[0]_0 ),
        .I2(busrq_i_8_n_0),
        .I3(state[1]),
        .I4(\m_obus[addr][15]_i_7_n_0 ),
        .I5(\dma_cnt_reg[3][0]_0 ),
        .O(busrq_i_5_n_0));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    busrq_i_6
       (.I0(busrq_i_9_n_0),
        .I1(\m_obus[addr][15]_i_6_n_0 ),
        .I2(\dma_cnt_reg[0][0]_0 ),
        .I3(cpuclk_d),
        .I4(drqn),
        .I5(state[6]),
        .O(busrq_i_6_n_0));
  LUT6 #(
    .INIT(64'h444400004F440000)) 
    busrq_i_7
       (.I0(\m_obus[addr][15]_i_4_n_0 ),
        .I1(state[6]),
        .I2(\m_obus[addr][15]_i_6_n_0 ),
        .I3(state[0]),
        .I4(busrq_i_3_0),
        .I5(\state[0]_i_3_n_0 ),
        .O(busrq_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hB)) 
    busrq_i_8
       (.I0(state[6]),
        .I1(state[0]),
        .O(busrq_i_8_n_0));
  LUT6 #(
    .INIT(64'h0040004040400040)) 
    busrq_i_9
       (.I0(\state[0]_i_3_n_0 ),
        .I1(state[0]),
        .I2(cpu_clk_rise),
        .I3(\state_reg[0]_0 ),
        .I4(drqn),
        .I5(\m_obus[addr][15]_i_4_n_0 ),
        .O(busrq_i_9_n_0));
  FDRE busrq_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(busrq_i_1_n_0),
        .Q(debug_cpu_sig),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h74747744)) 
    \dma_addr[0][0]_i_1 
       (.I0(\dma_addr_reg[0][15]_0 [0]),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [0]),
        .I3(\dma_addr_reg[3][7]_1 [0]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[0][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[0][10]_i_1 
       (.I0(\dma_addr_reg[0][12]_i_2_n_6 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [2]),
        .I3(\dma_addr_reg[3][7]_1 [2]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[0][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[0][11]_i_1 
       (.I0(\dma_addr_reg[0][12]_i_2_n_5 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [3]),
        .I3(\dma_addr_reg[3][7]_1 [3]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[0][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[0][12]_i_1 
       (.I0(\dma_addr_reg[0][12]_i_2_n_4 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [4]),
        .I3(\dma_addr_reg[3][7]_1 [4]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[0][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[0][13]_i_1 
       (.I0(\dma_addr_reg[0][15]_i_5_n_7 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [5]),
        .I3(\dma_addr_reg[3][7]_1 [5]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[0][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[0][14]_i_1 
       (.I0(\dma_addr_reg[0][15]_i_5_n_6 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [6]),
        .I3(\dma_addr_reg[3][7]_1 [6]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[0][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF001000100010)) 
    \dma_addr[0][15]_i_1 
       (.I0(\state[2]_i_3_n_0 ),
        .I1(cpuclk_d),
        .I2(\dma_cnt_reg[0][0]_0 ),
        .I3(drqn),
        .I4(wr_n_reg),
        .I5(\dma_addr_reg[0][15]_1 ),
        .O(\dma_addr[0][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[0][15]_i_2 
       (.I0(\dma_addr_reg[0][15]_i_5_n_5 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [7]),
        .I3(\dma_addr_reg[3][7]_1 [7]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[0][15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \dma_addr[0][15]_i_3 
       (.I0(\s_obus[dslave][7]_i_3_n_0 ),
        .I1(wr_n),
        .I2(\dma_addr_reg[3][3]_1 ),
        .I3(\dma_master_bus[wrn] ),
        .O(wr_n_reg));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[0][1]_i_1 
       (.I0(\dma_addr_reg[0][4]_i_2_n_7 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [1]),
        .I3(\dma_addr_reg[3][7]_1 [1]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[0][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[0][2]_i_1 
       (.I0(\dma_addr_reg[0][4]_i_2_n_6 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [2]),
        .I3(\dma_addr_reg[3][7]_1 [2]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[0][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[0][3]_i_1 
       (.I0(\dma_addr_reg[0][4]_i_2_n_5 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [3]),
        .I3(\dma_addr_reg[3][7]_1 [3]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[0][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[0][4]_i_1 
       (.I0(\dma_addr_reg[0][4]_i_2_n_4 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [4]),
        .I3(\dma_addr_reg[3][7]_1 [4]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[0][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[0][5]_i_1 
       (.I0(\dma_addr_reg[0][8]_i_2_n_7 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [5]),
        .I3(\dma_addr_reg[3][7]_1 [5]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[0][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[0][6]_i_1 
       (.I0(\dma_addr_reg[0][8]_i_2_n_6 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [6]),
        .I3(\dma_addr_reg[3][7]_1 [6]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF001000100010)) 
    \dma_addr[0][7]_i_1 
       (.I0(\state[2]_i_3_n_0 ),
        .I1(cpuclk_d),
        .I2(\dma_cnt_reg[0][0]_0 ),
        .I3(drqn),
        .I4(wr_n_reg),
        .I5(\dma_addr_reg[0][7]_0 ),
        .O(\dma_addr[0][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[0][7]_i_2 
       (.I0(\dma_addr_reg[0][8]_i_2_n_5 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [7]),
        .I3(\dma_addr_reg[3][7]_1 [7]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[0][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[0][8]_i_1 
       (.I0(\dma_addr_reg[0][8]_i_2_n_4 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [0]),
        .I3(\dma_addr_reg[3][7]_1 [0]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[0][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[0][9]_i_1 
       (.I0(\dma_addr_reg[0][12]_i_2_n_7 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [1]),
        .I3(\dma_addr_reg[3][7]_1 [1]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[0][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h74747744)) 
    \dma_addr[1][0]_i_1 
       (.I0(Q[0]),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [0]),
        .I3(\dma_addr_reg[3][7]_1 [0]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[1][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[1][10]_i_1 
       (.I0(\dma_addr_reg[1][12]_i_2_n_6 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [2]),
        .I3(\dma_addr_reg[3][7]_1 [2]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[1][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[1][11]_i_1 
       (.I0(\dma_addr_reg[1][12]_i_2_n_5 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [3]),
        .I3(\dma_addr_reg[3][7]_1 [3]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[1][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[1][12]_i_1 
       (.I0(\dma_addr_reg[1][12]_i_2_n_4 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [4]),
        .I3(\dma_addr_reg[3][7]_1 [4]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[1][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[1][13]_i_1 
       (.I0(\dma_addr_reg[1][15]_i_4_n_7 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [5]),
        .I3(\dma_addr_reg[3][7]_1 [5]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[1][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[1][14]_i_1 
       (.I0(\dma_addr_reg[1][15]_i_4_n_6 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [6]),
        .I3(\dma_addr_reg[3][7]_1 [6]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[1][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF040004000400)) 
    \dma_addr[1][15]_i_1 
       (.I0(\state[2]_i_3_n_0 ),
        .I1(drqn),
        .I2(cpuclk_d),
        .I3(\dma_cnt_reg[0][0]_0 ),
        .I4(wr_n_reg),
        .I5(\dma_addr_reg[1][15]_0 ),
        .O(\dma_addr[1][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[1][15]_i_2 
       (.I0(\dma_addr_reg[1][15]_i_4_n_5 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [7]),
        .I3(\dma_addr_reg[3][7]_1 [7]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[1][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[1][1]_i_1 
       (.I0(\dma_addr_reg[1][4]_i_2_n_7 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [1]),
        .I3(\dma_addr_reg[3][7]_1 [1]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[1][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[1][2]_i_1 
       (.I0(\dma_addr_reg[1][4]_i_2_n_6 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [2]),
        .I3(\dma_addr_reg[3][7]_1 [2]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[1][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[1][3]_i_1 
       (.I0(\dma_addr_reg[1][4]_i_2_n_5 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [3]),
        .I3(\dma_addr_reg[3][7]_1 [3]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[1][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[1][4]_i_1 
       (.I0(\dma_addr_reg[1][4]_i_2_n_4 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [4]),
        .I3(\dma_addr_reg[3][7]_1 [4]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[1][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[1][5]_i_1 
       (.I0(\dma_addr_reg[1][8]_i_2_n_7 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [5]),
        .I3(\dma_addr_reg[3][7]_1 [5]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[1][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[1][6]_i_1 
       (.I0(\dma_addr_reg[1][8]_i_2_n_6 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [6]),
        .I3(\dma_addr_reg[3][7]_1 [6]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[1][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF040004000400)) 
    \dma_addr[1][7]_i_1 
       (.I0(\state[2]_i_3_n_0 ),
        .I1(drqn),
        .I2(cpuclk_d),
        .I3(\dma_cnt_reg[0][0]_0 ),
        .I4(wr_n_reg),
        .I5(\dma_addr_reg[1][7]_0 ),
        .O(\dma_addr[1][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[1][7]_i_2 
       (.I0(\dma_addr_reg[1][8]_i_2_n_5 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [7]),
        .I3(\dma_addr_reg[3][7]_1 [7]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[1][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[1][8]_i_1 
       (.I0(\dma_addr_reg[1][8]_i_2_n_4 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [0]),
        .I3(\dma_addr_reg[3][7]_1 [0]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[1][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[1][9]_i_1 
       (.I0(\dma_addr_reg[1][12]_i_2_n_7 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [1]),
        .I3(\dma_addr_reg[3][7]_1 [1]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[1][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h74747744)) 
    \dma_addr[2][0]_i_1 
       (.I0(\dma_addr_reg[2][15]_0 [0]),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [0]),
        .I3(\dma_addr_reg[3][7]_1 [0]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[2][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[2][10]_i_1 
       (.I0(\dma_addr_reg[2][12]_i_2_n_6 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [2]),
        .I3(\dma_addr_reg[3][7]_1 [2]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[2][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[2][11]_i_1 
       (.I0(\dma_addr_reg[2][12]_i_2_n_5 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [3]),
        .I3(\dma_addr_reg[3][7]_1 [3]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[2][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[2][12]_i_1 
       (.I0(\dma_addr_reg[2][12]_i_2_n_4 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [4]),
        .I3(\dma_addr_reg[3][7]_1 [4]),
        .I4(\dma_cnt_reg[3][0]_0 ),
        .O(\dma_addr[2][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[2][13]_i_1 
       (.I0(\dma_addr_reg[2][15]_i_4_n_7 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [5]),
        .I3(\dma_addr_reg[3][7]_1 [5]),
        .I4(\dma_cnt_reg[3][0]_0 ),
        .O(\dma_addr[2][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[2][14]_i_1 
       (.I0(\dma_addr_reg[2][15]_i_4_n_6 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [6]),
        .I3(\dma_addr_reg[3][7]_1 [6]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[2][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[2][15]_i_2 
       (.I0(\dma_addr_reg[2][15]_i_4_n_5 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [7]),
        .I3(\dma_addr_reg[3][7]_1 [7]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[2][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[2][1]_i_1 
       (.I0(\dma_addr_reg[2][4]_i_2_n_7 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [1]),
        .I3(\dma_addr_reg[3][7]_1 [1]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[2][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[2][2]_i_1 
       (.I0(\dma_addr_reg[2][4]_i_2_n_6 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [2]),
        .I3(\dma_addr_reg[3][7]_1 [2]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[2][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[2][3]_i_1 
       (.I0(\dma_addr_reg[2][4]_i_2_n_5 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [3]),
        .I3(\dma_addr_reg[3][7]_1 [3]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[2][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[2][4]_i_1 
       (.I0(\dma_addr_reg[2][4]_i_2_n_4 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [4]),
        .I3(\dma_addr_reg[3][7]_1 [4]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[2][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[2][5]_i_1 
       (.I0(\dma_addr_reg[2][8]_i_2_n_7 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [5]),
        .I3(\dma_addr_reg[3][7]_1 [5]),
        .I4(\dma_cnt_reg[3][0]_0 ),
        .O(\dma_addr[2][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[2][6]_i_1 
       (.I0(\dma_addr_reg[2][8]_i_2_n_6 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [6]),
        .I3(\dma_addr_reg[3][7]_1 [6]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[2][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[2][7]_i_2 
       (.I0(\dma_addr_reg[2][8]_i_2_n_5 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [7]),
        .I3(\dma_addr_reg[3][7]_1 [7]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[2][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[2][8]_i_1 
       (.I0(\dma_addr_reg[2][8]_i_2_n_4 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [0]),
        .I3(\dma_addr_reg[3][7]_1 [0]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[2][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[2][9]_i_1 
       (.I0(\dma_addr_reg[2][12]_i_2_n_7 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [1]),
        .I3(\dma_addr_reg[3][7]_1 [1]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[2][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h74747744)) 
    \dma_addr[3][0]_i_1 
       (.I0(\dma_addr_reg_n_0_[3][0] ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [0]),
        .I3(\dma_addr_reg[3][7]_1 [0]),
        .I4(\dma_cnt_reg[3][0]_0 ),
        .O(\dma_addr[3][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[3][10]_i_1 
       (.I0(\dma_addr_reg[3][12]_i_2_n_6 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [2]),
        .I3(\dma_addr_reg[3][7]_1 [2]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[3][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[3][11]_i_1 
       (.I0(\dma_addr_reg[3][12]_i_2_n_5 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [3]),
        .I3(\dma_addr_reg[3][7]_1 [3]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[3][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[3][12]_i_1 
       (.I0(\dma_addr_reg[3][12]_i_2_n_4 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [4]),
        .I3(\dma_addr_reg[3][7]_1 [4]),
        .I4(\dma_cnt_reg[3][0]_0 ),
        .O(\dma_addr[3][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[3][13]_i_1 
       (.I0(\dma_addr_reg[3][15]_i_4_n_7 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [5]),
        .I3(\dma_addr_reg[3][7]_1 [5]),
        .I4(\dma_cnt_reg[3][0]_0 ),
        .O(\dma_addr[3][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[3][14]_i_1 
       (.I0(\dma_addr_reg[3][15]_i_4_n_6 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [6]),
        .I3(\dma_addr_reg[3][7]_1 [6]),
        .I4(\dma_cnt_reg[3][0]_0 ),
        .O(\dma_addr[3][14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dma_addr[3][15]_i_1 
       (.I0(\dma_addr[3][15]_i_3_n_0 ),
        .I1(wr_n_reg),
        .O(\dma_addr[3][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[3][15]_i_2 
       (.I0(\dma_addr_reg[3][15]_i_4_n_5 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [7]),
        .I3(\dma_addr_reg[3][7]_1 [7]),
        .I4(\dma_cnt_reg[3][0]_0 ),
        .O(\dma_addr[3][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAC0CA00000000000)) 
    \dma_addr[3][15]_i_3 
       (.I0(\m_obus_reg[addr][15]_0 [2]),
        .I1(\s_obus_reg[dslave][0]_0 [2]),
        .I2(\dma_addr_reg[3][3]_1 ),
        .I3(\m_obus_reg[addr][15]_0 [1]),
        .I4(\s_obus_reg[dslave][0]_0 [1]),
        .I5(\dma_addr[3][15]_i_5_n_0 ),
        .O(\dma_addr[3][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0050035300000000)) 
    \dma_addr[3][15]_i_5 
       (.I0(\m_obus_reg[addr][15]_0 [3]),
        .I1(\s_obus_reg[dslave][0]_0 [3]),
        .I2(\dma_addr_reg[3][3]_1 ),
        .I3(\m_obus_reg[addr][15]_0 [0]),
        .I4(\s_obus_reg[dslave][0]_0 [0]),
        .I5(first_last__0),
        .O(\dma_addr[3][15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[3][1]_i_1 
       (.I0(\dma_addr_reg[3][4]_i_2_n_7 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [1]),
        .I3(\dma_addr_reg[3][7]_1 [1]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[3][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[3][2]_i_1 
       (.I0(\dma_addr_reg[3][4]_i_2_n_6 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [2]),
        .I3(\dma_addr_reg[3][7]_1 [2]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[3][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[3][3]_i_1 
       (.I0(\dma_addr_reg[3][4]_i_2_n_5 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [3]),
        .I3(\dma_addr_reg[3][7]_1 [3]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[3][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[3][4]_i_1 
       (.I0(\dma_addr_reg[3][4]_i_2_n_4 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [4]),
        .I3(\dma_addr_reg[3][7]_1 [4]),
        .I4(\dma_cnt_reg[3][0]_0 ),
        .O(\dma_addr[3][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[3][5]_i_1 
       (.I0(\dma_addr_reg[3][8]_i_2_n_7 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [5]),
        .I3(\dma_addr_reg[3][7]_1 [5]),
        .I4(\dma_cnt_reg[3][0]_0 ),
        .O(\dma_addr[3][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[3][6]_i_1 
       (.I0(\dma_addr_reg[3][8]_i_2_n_6 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [6]),
        .I3(\dma_addr_reg[3][7]_1 [6]),
        .I4(\dma_cnt_reg[3][0]_0 ),
        .O(\dma_addr[3][6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dma_addr[3][7]_i_1 
       (.I0(\dma_addr[3][7]_i_3_n_0 ),
        .I1(wr_n_reg),
        .O(\dma_addr[3][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[3][7]_i_2 
       (.I0(\dma_addr_reg[3][8]_i_2_n_5 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [7]),
        .I3(\dma_addr_reg[3][7]_1 [7]),
        .I4(\dma_cnt_reg[3][0]_0 ),
        .O(\dma_addr[3][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAC0CA00000000000)) 
    \dma_addr[3][7]_i_3 
       (.I0(\m_obus_reg[addr][15]_0 [2]),
        .I1(\s_obus_reg[dslave][0]_0 [2]),
        .I2(\dma_addr_reg[3][3]_1 ),
        .I3(\m_obus_reg[addr][15]_0 [1]),
        .I4(\s_obus_reg[dslave][0]_0 [1]),
        .I5(\dma_addr[3][7]_i_4_n_0 ),
        .O(\dma_addr[3][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000500353)) 
    \dma_addr[3][7]_i_4 
       (.I0(\m_obus_reg[addr][15]_0 [3]),
        .I1(\s_obus_reg[dslave][0]_0 [3]),
        .I2(\dma_addr_reg[3][3]_1 ),
        .I3(\m_obus_reg[addr][15]_0 [0]),
        .I4(\s_obus_reg[dslave][0]_0 [0]),
        .I5(first_last__0),
        .O(\dma_addr[3][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[3][8]_i_1 
       (.I0(\dma_addr_reg[3][8]_i_2_n_4 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [0]),
        .I3(\dma_addr_reg[3][7]_1 [0]),
        .I4(\dma_cnt_reg[3][0]_0 ),
        .O(\dma_addr[3][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \dma_addr[3][9]_i_1 
       (.I0(\dma_addr_reg[3][12]_i_2_n_7 ),
        .I1(\dma_cnt[0][13]_i_5_n_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [1]),
        .I3(\dma_addr_reg[3][7]_1 [1]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .O(\dma_addr[3][9]_i_1_n_0 ));
  FDRE \dma_addr_reg[0][0] 
       (.C(masterclk),
        .CE(\dma_addr[0][7]_i_1_n_0 ),
        .D(\dma_addr[0][0]_i_1_n_0 ),
        .Q(\dma_addr_reg[0][15]_0 [0]),
        .R(clear));
  FDRE \dma_addr_reg[0][10] 
       (.C(masterclk),
        .CE(\dma_addr[0][15]_i_1_n_0 ),
        .D(\dma_addr[0][10]_i_1_n_0 ),
        .Q(\dma_addr_reg[0][15]_0 [10]),
        .R(clear));
  FDRE \dma_addr_reg[0][11] 
       (.C(masterclk),
        .CE(\dma_addr[0][15]_i_1_n_0 ),
        .D(\dma_addr[0][11]_i_1_n_0 ),
        .Q(\dma_addr_reg[0][15]_0 [11]),
        .R(clear));
  FDRE \dma_addr_reg[0][12] 
       (.C(masterclk),
        .CE(\dma_addr[0][15]_i_1_n_0 ),
        .D(\dma_addr[0][12]_i_1_n_0 ),
        .Q(\dma_addr_reg[0][15]_0 [12]),
        .R(clear));
  CARRY4 \dma_addr_reg[0][12]_i_2 
       (.CI(\dma_addr_reg[0][8]_i_2_n_0 ),
        .CO({\dma_addr_reg[0][12]_i_2_n_0 ,\dma_addr_reg[0][12]_i_2_n_1 ,\dma_addr_reg[0][12]_i_2_n_2 ,\dma_addr_reg[0][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dma_addr_reg[0][12]_i_2_n_4 ,\dma_addr_reg[0][12]_i_2_n_5 ,\dma_addr_reg[0][12]_i_2_n_6 ,\dma_addr_reg[0][12]_i_2_n_7 }),
        .S(\dma_addr_reg[0][15]_0 [12:9]));
  FDRE \dma_addr_reg[0][13] 
       (.C(masterclk),
        .CE(\dma_addr[0][15]_i_1_n_0 ),
        .D(\dma_addr[0][13]_i_1_n_0 ),
        .Q(\dma_addr_reg[0][15]_0 [13]),
        .R(clear));
  FDRE \dma_addr_reg[0][14] 
       (.C(masterclk),
        .CE(\dma_addr[0][15]_i_1_n_0 ),
        .D(\dma_addr[0][14]_i_1_n_0 ),
        .Q(\dma_addr_reg[0][15]_0 [14]),
        .R(clear));
  FDRE \dma_addr_reg[0][15] 
       (.C(masterclk),
        .CE(\dma_addr[0][15]_i_1_n_0 ),
        .D(\dma_addr[0][15]_i_2_n_0 ),
        .Q(\dma_addr_reg[0][15]_0 [15]),
        .R(clear));
  CARRY4 \dma_addr_reg[0][15]_i_5 
       (.CI(\dma_addr_reg[0][12]_i_2_n_0 ),
        .CO({\NLW_dma_addr_reg[0][15]_i_5_CO_UNCONNECTED [3:2],\dma_addr_reg[0][15]_i_5_n_2 ,\dma_addr_reg[0][15]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dma_addr_reg[0][15]_i_5_O_UNCONNECTED [3],\dma_addr_reg[0][15]_i_5_n_5 ,\dma_addr_reg[0][15]_i_5_n_6 ,\dma_addr_reg[0][15]_i_5_n_7 }),
        .S({1'b0,\dma_addr_reg[0][15]_0 [15:13]}));
  FDRE \dma_addr_reg[0][1] 
       (.C(masterclk),
        .CE(\dma_addr[0][7]_i_1_n_0 ),
        .D(\dma_addr[0][1]_i_1_n_0 ),
        .Q(\dma_addr_reg[0][15]_0 [1]),
        .R(clear));
  FDRE \dma_addr_reg[0][2] 
       (.C(masterclk),
        .CE(\dma_addr[0][7]_i_1_n_0 ),
        .D(\dma_addr[0][2]_i_1_n_0 ),
        .Q(\dma_addr_reg[0][15]_0 [2]),
        .R(clear));
  FDRE \dma_addr_reg[0][3] 
       (.C(masterclk),
        .CE(\dma_addr[0][7]_i_1_n_0 ),
        .D(\dma_addr[0][3]_i_1_n_0 ),
        .Q(\dma_addr_reg[0][15]_0 [3]),
        .R(clear));
  FDRE \dma_addr_reg[0][4] 
       (.C(masterclk),
        .CE(\dma_addr[0][7]_i_1_n_0 ),
        .D(\dma_addr[0][4]_i_1_n_0 ),
        .Q(\dma_addr_reg[0][15]_0 [4]),
        .R(clear));
  CARRY4 \dma_addr_reg[0][4]_i_2 
       (.CI(1'b0),
        .CO({\dma_addr_reg[0][4]_i_2_n_0 ,\dma_addr_reg[0][4]_i_2_n_1 ,\dma_addr_reg[0][4]_i_2_n_2 ,\dma_addr_reg[0][4]_i_2_n_3 }),
        .CYINIT(\dma_addr_reg[0][15]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dma_addr_reg[0][4]_i_2_n_4 ,\dma_addr_reg[0][4]_i_2_n_5 ,\dma_addr_reg[0][4]_i_2_n_6 ,\dma_addr_reg[0][4]_i_2_n_7 }),
        .S(\dma_addr_reg[0][15]_0 [4:1]));
  FDRE \dma_addr_reg[0][5] 
       (.C(masterclk),
        .CE(\dma_addr[0][7]_i_1_n_0 ),
        .D(\dma_addr[0][5]_i_1_n_0 ),
        .Q(\dma_addr_reg[0][15]_0 [5]),
        .R(clear));
  FDRE \dma_addr_reg[0][6] 
       (.C(masterclk),
        .CE(\dma_addr[0][7]_i_1_n_0 ),
        .D(\dma_addr[0][6]_i_1_n_0 ),
        .Q(\dma_addr_reg[0][15]_0 [6]),
        .R(clear));
  FDRE \dma_addr_reg[0][7] 
       (.C(masterclk),
        .CE(\dma_addr[0][7]_i_1_n_0 ),
        .D(\dma_addr[0][7]_i_2_n_0 ),
        .Q(\dma_addr_reg[0][15]_0 [7]),
        .R(clear));
  FDRE \dma_addr_reg[0][8] 
       (.C(masterclk),
        .CE(\dma_addr[0][15]_i_1_n_0 ),
        .D(\dma_addr[0][8]_i_1_n_0 ),
        .Q(\dma_addr_reg[0][15]_0 [8]),
        .R(clear));
  CARRY4 \dma_addr_reg[0][8]_i_2 
       (.CI(\dma_addr_reg[0][4]_i_2_n_0 ),
        .CO({\dma_addr_reg[0][8]_i_2_n_0 ,\dma_addr_reg[0][8]_i_2_n_1 ,\dma_addr_reg[0][8]_i_2_n_2 ,\dma_addr_reg[0][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dma_addr_reg[0][8]_i_2_n_4 ,\dma_addr_reg[0][8]_i_2_n_5 ,\dma_addr_reg[0][8]_i_2_n_6 ,\dma_addr_reg[0][8]_i_2_n_7 }),
        .S(\dma_addr_reg[0][15]_0 [8:5]));
  FDRE \dma_addr_reg[0][9] 
       (.C(masterclk),
        .CE(\dma_addr[0][15]_i_1_n_0 ),
        .D(\dma_addr[0][9]_i_1_n_0 ),
        .Q(\dma_addr_reg[0][15]_0 [9]),
        .R(clear));
  FDRE \dma_addr_reg[1][0] 
       (.C(masterclk),
        .CE(\dma_addr[1][7]_i_1_n_0 ),
        .D(\dma_addr[1][0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(clear));
  FDRE \dma_addr_reg[1][10] 
       (.C(masterclk),
        .CE(\dma_addr[1][15]_i_1_n_0 ),
        .D(\dma_addr[1][10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(clear));
  FDRE \dma_addr_reg[1][11] 
       (.C(masterclk),
        .CE(\dma_addr[1][15]_i_1_n_0 ),
        .D(\dma_addr[1][11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(clear));
  FDRE \dma_addr_reg[1][12] 
       (.C(masterclk),
        .CE(\dma_addr[1][15]_i_1_n_0 ),
        .D(\dma_addr[1][12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(clear));
  CARRY4 \dma_addr_reg[1][12]_i_2 
       (.CI(\dma_addr_reg[1][8]_i_2_n_0 ),
        .CO({\dma_addr_reg[1][12]_i_2_n_0 ,\dma_addr_reg[1][12]_i_2_n_1 ,\dma_addr_reg[1][12]_i_2_n_2 ,\dma_addr_reg[1][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dma_addr_reg[1][12]_i_2_n_4 ,\dma_addr_reg[1][12]_i_2_n_5 ,\dma_addr_reg[1][12]_i_2_n_6 ,\dma_addr_reg[1][12]_i_2_n_7 }),
        .S(Q[12:9]));
  FDRE \dma_addr_reg[1][13] 
       (.C(masterclk),
        .CE(\dma_addr[1][15]_i_1_n_0 ),
        .D(\dma_addr[1][13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(clear));
  FDRE \dma_addr_reg[1][14] 
       (.C(masterclk),
        .CE(\dma_addr[1][15]_i_1_n_0 ),
        .D(\dma_addr[1][14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(clear));
  FDRE \dma_addr_reg[1][15] 
       (.C(masterclk),
        .CE(\dma_addr[1][15]_i_1_n_0 ),
        .D(\dma_addr[1][15]_i_2_n_0 ),
        .Q(Q[15]),
        .R(clear));
  CARRY4 \dma_addr_reg[1][15]_i_4 
       (.CI(\dma_addr_reg[1][12]_i_2_n_0 ),
        .CO({\NLW_dma_addr_reg[1][15]_i_4_CO_UNCONNECTED [3:2],\dma_addr_reg[1][15]_i_4_n_2 ,\dma_addr_reg[1][15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dma_addr_reg[1][15]_i_4_O_UNCONNECTED [3],\dma_addr_reg[1][15]_i_4_n_5 ,\dma_addr_reg[1][15]_i_4_n_6 ,\dma_addr_reg[1][15]_i_4_n_7 }),
        .S({1'b0,Q[15:13]}));
  FDRE \dma_addr_reg[1][1] 
       (.C(masterclk),
        .CE(\dma_addr[1][7]_i_1_n_0 ),
        .D(\dma_addr[1][1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(clear));
  FDRE \dma_addr_reg[1][2] 
       (.C(masterclk),
        .CE(\dma_addr[1][7]_i_1_n_0 ),
        .D(\dma_addr[1][2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(clear));
  FDRE \dma_addr_reg[1][3] 
       (.C(masterclk),
        .CE(\dma_addr[1][7]_i_1_n_0 ),
        .D(\dma_addr[1][3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(clear));
  FDRE \dma_addr_reg[1][4] 
       (.C(masterclk),
        .CE(\dma_addr[1][7]_i_1_n_0 ),
        .D(\dma_addr[1][4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(clear));
  CARRY4 \dma_addr_reg[1][4]_i_2 
       (.CI(1'b0),
        .CO({\dma_addr_reg[1][4]_i_2_n_0 ,\dma_addr_reg[1][4]_i_2_n_1 ,\dma_addr_reg[1][4]_i_2_n_2 ,\dma_addr_reg[1][4]_i_2_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dma_addr_reg[1][4]_i_2_n_4 ,\dma_addr_reg[1][4]_i_2_n_5 ,\dma_addr_reg[1][4]_i_2_n_6 ,\dma_addr_reg[1][4]_i_2_n_7 }),
        .S(Q[4:1]));
  FDRE \dma_addr_reg[1][5] 
       (.C(masterclk),
        .CE(\dma_addr[1][7]_i_1_n_0 ),
        .D(\dma_addr[1][5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(clear));
  FDRE \dma_addr_reg[1][6] 
       (.C(masterclk),
        .CE(\dma_addr[1][7]_i_1_n_0 ),
        .D(\dma_addr[1][6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(clear));
  FDRE \dma_addr_reg[1][7] 
       (.C(masterclk),
        .CE(\dma_addr[1][7]_i_1_n_0 ),
        .D(\dma_addr[1][7]_i_2_n_0 ),
        .Q(Q[7]),
        .R(clear));
  FDRE \dma_addr_reg[1][8] 
       (.C(masterclk),
        .CE(\dma_addr[1][15]_i_1_n_0 ),
        .D(\dma_addr[1][8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(clear));
  CARRY4 \dma_addr_reg[1][8]_i_2 
       (.CI(\dma_addr_reg[1][4]_i_2_n_0 ),
        .CO({\dma_addr_reg[1][8]_i_2_n_0 ,\dma_addr_reg[1][8]_i_2_n_1 ,\dma_addr_reg[1][8]_i_2_n_2 ,\dma_addr_reg[1][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dma_addr_reg[1][8]_i_2_n_4 ,\dma_addr_reg[1][8]_i_2_n_5 ,\dma_addr_reg[1][8]_i_2_n_6 ,\dma_addr_reg[1][8]_i_2_n_7 }),
        .S(Q[8:5]));
  FDRE \dma_addr_reg[1][9] 
       (.C(masterclk),
        .CE(\dma_addr[1][15]_i_1_n_0 ),
        .D(\dma_addr[1][9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(clear));
  FDRE \dma_addr_reg[2][0] 
       (.C(masterclk),
        .CE(E[0]),
        .D(\dma_addr[2][0]_i_1_n_0 ),
        .Q(\dma_addr_reg[2][15]_0 [0]),
        .R(clear));
  FDRE \dma_addr_reg[2][10] 
       (.C(masterclk),
        .CE(E[1]),
        .D(\dma_addr[2][10]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[2][10] ),
        .R(clear));
  FDRE \dma_addr_reg[2][11] 
       (.C(masterclk),
        .CE(E[1]),
        .D(\dma_addr[2][11]_i_1_n_0 ),
        .Q(\dma_addr_reg[2][15]_0 [8]),
        .R(clear));
  FDRE \dma_addr_reg[2][12] 
       (.C(masterclk),
        .CE(E[1]),
        .D(\dma_addr[2][12]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[2][12] ),
        .R(clear));
  CARRY4 \dma_addr_reg[2][12]_i_2 
       (.CI(\dma_addr_reg[2][8]_i_2_n_0 ),
        .CO({\dma_addr_reg[2][12]_i_2_n_0 ,\dma_addr_reg[2][12]_i_2_n_1 ,\dma_addr_reg[2][12]_i_2_n_2 ,\dma_addr_reg[2][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dma_addr_reg[2][12]_i_2_n_4 ,\dma_addr_reg[2][12]_i_2_n_5 ,\dma_addr_reg[2][12]_i_2_n_6 ,\dma_addr_reg[2][12]_i_2_n_7 }),
        .S({\dma_addr_reg_n_0_[2][12] ,\dma_addr_reg[2][15]_0 [8],\dma_addr_reg_n_0_[2][10] ,\dma_addr_reg[2][15]_0 [7]}));
  FDRE \dma_addr_reg[2][13] 
       (.C(masterclk),
        .CE(E[1]),
        .D(\dma_addr[2][13]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[2][13] ),
        .R(clear));
  FDRE \dma_addr_reg[2][14] 
       (.C(masterclk),
        .CE(E[1]),
        .D(\dma_addr[2][14]_i_1_n_0 ),
        .Q(\dma_addr_reg[2][15]_0 [9]),
        .R(clear));
  FDRE \dma_addr_reg[2][15] 
       (.C(masterclk),
        .CE(E[1]),
        .D(\dma_addr[2][15]_i_2_n_0 ),
        .Q(\dma_addr_reg[2][15]_0 [10]),
        .R(clear));
  CARRY4 \dma_addr_reg[2][15]_i_4 
       (.CI(\dma_addr_reg[2][12]_i_2_n_0 ),
        .CO({\NLW_dma_addr_reg[2][15]_i_4_CO_UNCONNECTED [3:2],\dma_addr_reg[2][15]_i_4_n_2 ,\dma_addr_reg[2][15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dma_addr_reg[2][15]_i_4_O_UNCONNECTED [3],\dma_addr_reg[2][15]_i_4_n_5 ,\dma_addr_reg[2][15]_i_4_n_6 ,\dma_addr_reg[2][15]_i_4_n_7 }),
        .S({1'b0,\dma_addr_reg[2][15]_0 [10:9],\dma_addr_reg_n_0_[2][13] }));
  FDRE \dma_addr_reg[2][1] 
       (.C(masterclk),
        .CE(E[0]),
        .D(\dma_addr[2][1]_i_1_n_0 ),
        .Q(\dma_addr_reg[2][15]_0 [1]),
        .R(clear));
  FDRE \dma_addr_reg[2][2] 
       (.C(masterclk),
        .CE(E[0]),
        .D(\dma_addr[2][2]_i_1_n_0 ),
        .Q(\dma_addr_reg[2][15]_0 [2]),
        .R(clear));
  FDRE \dma_addr_reg[2][3] 
       (.C(masterclk),
        .CE(E[0]),
        .D(\dma_addr[2][3]_i_1_n_0 ),
        .Q(\dma_addr_reg[2][15]_0 [3]),
        .R(clear));
  FDRE \dma_addr_reg[2][4] 
       (.C(masterclk),
        .CE(E[0]),
        .D(\dma_addr[2][4]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[2][4] ),
        .R(clear));
  CARRY4 \dma_addr_reg[2][4]_i_2 
       (.CI(1'b0),
        .CO({\dma_addr_reg[2][4]_i_2_n_0 ,\dma_addr_reg[2][4]_i_2_n_1 ,\dma_addr_reg[2][4]_i_2_n_2 ,\dma_addr_reg[2][4]_i_2_n_3 }),
        .CYINIT(\dma_addr_reg[2][15]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dma_addr_reg[2][4]_i_2_n_4 ,\dma_addr_reg[2][4]_i_2_n_5 ,\dma_addr_reg[2][4]_i_2_n_6 ,\dma_addr_reg[2][4]_i_2_n_7 }),
        .S({\dma_addr_reg_n_0_[2][4] ,\dma_addr_reg[2][15]_0 [3:1]}));
  FDRE \dma_addr_reg[2][5] 
       (.C(masterclk),
        .CE(E[0]),
        .D(\dma_addr[2][5]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[2][5] ),
        .R(clear));
  FDRE \dma_addr_reg[2][6] 
       (.C(masterclk),
        .CE(E[0]),
        .D(\dma_addr[2][6]_i_1_n_0 ),
        .Q(\dma_addr_reg[2][15]_0 [4]),
        .R(clear));
  FDRE \dma_addr_reg[2][7] 
       (.C(masterclk),
        .CE(E[0]),
        .D(\dma_addr[2][7]_i_2_n_0 ),
        .Q(\dma_addr_reg[2][15]_0 [5]),
        .R(clear));
  FDRE \dma_addr_reg[2][8] 
       (.C(masterclk),
        .CE(E[1]),
        .D(\dma_addr[2][8]_i_1_n_0 ),
        .Q(\dma_addr_reg[2][15]_0 [6]),
        .R(clear));
  CARRY4 \dma_addr_reg[2][8]_i_2 
       (.CI(\dma_addr_reg[2][4]_i_2_n_0 ),
        .CO({\dma_addr_reg[2][8]_i_2_n_0 ,\dma_addr_reg[2][8]_i_2_n_1 ,\dma_addr_reg[2][8]_i_2_n_2 ,\dma_addr_reg[2][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dma_addr_reg[2][8]_i_2_n_4 ,\dma_addr_reg[2][8]_i_2_n_5 ,\dma_addr_reg[2][8]_i_2_n_6 ,\dma_addr_reg[2][8]_i_2_n_7 }),
        .S({\dma_addr_reg[2][15]_0 [6:4],\dma_addr_reg_n_0_[2][5] }));
  FDRE \dma_addr_reg[2][9] 
       (.C(masterclk),
        .CE(E[1]),
        .D(\dma_addr[2][9]_i_1_n_0 ),
        .Q(\dma_addr_reg[2][15]_0 [7]),
        .R(clear));
  FDRE \dma_addr_reg[3][0] 
       (.C(masterclk),
        .CE(\dma_addr[3][7]_i_1_n_0 ),
        .D(\dma_addr[3][0]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][0] ),
        .R(clear));
  FDRE \dma_addr_reg[3][10] 
       (.C(masterclk),
        .CE(\dma_addr[3][15]_i_1_n_0 ),
        .D(\dma_addr[3][10]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][10] ),
        .R(clear));
  FDRE \dma_addr_reg[3][11] 
       (.C(masterclk),
        .CE(\dma_addr[3][15]_i_1_n_0 ),
        .D(\dma_addr[3][11]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][11] ),
        .R(clear));
  FDRE \dma_addr_reg[3][12] 
       (.C(masterclk),
        .CE(\dma_addr[3][15]_i_1_n_0 ),
        .D(\dma_addr[3][12]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][12] ),
        .R(clear));
  CARRY4 \dma_addr_reg[3][12]_i_2 
       (.CI(\dma_addr_reg[3][8]_i_2_n_0 ),
        .CO({\dma_addr_reg[3][12]_i_2_n_0 ,\dma_addr_reg[3][12]_i_2_n_1 ,\dma_addr_reg[3][12]_i_2_n_2 ,\dma_addr_reg[3][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dma_addr_reg[3][12]_i_2_n_4 ,\dma_addr_reg[3][12]_i_2_n_5 ,\dma_addr_reg[3][12]_i_2_n_6 ,\dma_addr_reg[3][12]_i_2_n_7 }),
        .S({\dma_addr_reg_n_0_[3][12] ,\dma_addr_reg_n_0_[3][11] ,\dma_addr_reg_n_0_[3][10] ,\dma_addr_reg_n_0_[3][9] }));
  FDRE \dma_addr_reg[3][13] 
       (.C(masterclk),
        .CE(\dma_addr[3][15]_i_1_n_0 ),
        .D(\dma_addr[3][13]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][13] ),
        .R(clear));
  FDRE \dma_addr_reg[3][14] 
       (.C(masterclk),
        .CE(\dma_addr[3][15]_i_1_n_0 ),
        .D(\dma_addr[3][14]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][14] ),
        .R(clear));
  FDRE \dma_addr_reg[3][15] 
       (.C(masterclk),
        .CE(\dma_addr[3][15]_i_1_n_0 ),
        .D(\dma_addr[3][15]_i_2_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][15] ),
        .R(clear));
  CARRY4 \dma_addr_reg[3][15]_i_4 
       (.CI(\dma_addr_reg[3][12]_i_2_n_0 ),
        .CO({\NLW_dma_addr_reg[3][15]_i_4_CO_UNCONNECTED [3:2],\dma_addr_reg[3][15]_i_4_n_2 ,\dma_addr_reg[3][15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dma_addr_reg[3][15]_i_4_O_UNCONNECTED [3],\dma_addr_reg[3][15]_i_4_n_5 ,\dma_addr_reg[3][15]_i_4_n_6 ,\dma_addr_reg[3][15]_i_4_n_7 }),
        .S({1'b0,\dma_addr_reg_n_0_[3][15] ,\dma_addr_reg_n_0_[3][14] ,\dma_addr_reg_n_0_[3][13] }));
  FDRE \dma_addr_reg[3][1] 
       (.C(masterclk),
        .CE(\dma_addr[3][7]_i_1_n_0 ),
        .D(\dma_addr[3][1]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][1] ),
        .R(clear));
  FDRE \dma_addr_reg[3][2] 
       (.C(masterclk),
        .CE(\dma_addr[3][7]_i_1_n_0 ),
        .D(\dma_addr[3][2]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][2] ),
        .R(clear));
  FDRE \dma_addr_reg[3][3] 
       (.C(masterclk),
        .CE(\dma_addr[3][7]_i_1_n_0 ),
        .D(\dma_addr[3][3]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][3] ),
        .R(clear));
  FDRE \dma_addr_reg[3][4] 
       (.C(masterclk),
        .CE(\dma_addr[3][7]_i_1_n_0 ),
        .D(\dma_addr[3][4]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][4] ),
        .R(clear));
  CARRY4 \dma_addr_reg[3][4]_i_2 
       (.CI(1'b0),
        .CO({\dma_addr_reg[3][4]_i_2_n_0 ,\dma_addr_reg[3][4]_i_2_n_1 ,\dma_addr_reg[3][4]_i_2_n_2 ,\dma_addr_reg[3][4]_i_2_n_3 }),
        .CYINIT(\dma_addr_reg_n_0_[3][0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dma_addr_reg[3][4]_i_2_n_4 ,\dma_addr_reg[3][4]_i_2_n_5 ,\dma_addr_reg[3][4]_i_2_n_6 ,\dma_addr_reg[3][4]_i_2_n_7 }),
        .S({\dma_addr_reg_n_0_[3][4] ,\dma_addr_reg_n_0_[3][3] ,\dma_addr_reg_n_0_[3][2] ,\dma_addr_reg_n_0_[3][1] }));
  FDRE \dma_addr_reg[3][5] 
       (.C(masterclk),
        .CE(\dma_addr[3][7]_i_1_n_0 ),
        .D(\dma_addr[3][5]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][5] ),
        .R(clear));
  FDRE \dma_addr_reg[3][6] 
       (.C(masterclk),
        .CE(\dma_addr[3][7]_i_1_n_0 ),
        .D(\dma_addr[3][6]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][6] ),
        .R(clear));
  FDRE \dma_addr_reg[3][7] 
       (.C(masterclk),
        .CE(\dma_addr[3][7]_i_1_n_0 ),
        .D(\dma_addr[3][7]_i_2_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][7] ),
        .R(clear));
  FDRE \dma_addr_reg[3][8] 
       (.C(masterclk),
        .CE(\dma_addr[3][15]_i_1_n_0 ),
        .D(\dma_addr[3][8]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][8] ),
        .R(clear));
  CARRY4 \dma_addr_reg[3][8]_i_2 
       (.CI(\dma_addr_reg[3][4]_i_2_n_0 ),
        .CO({\dma_addr_reg[3][8]_i_2_n_0 ,\dma_addr_reg[3][8]_i_2_n_1 ,\dma_addr_reg[3][8]_i_2_n_2 ,\dma_addr_reg[3][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dma_addr_reg[3][8]_i_2_n_4 ,\dma_addr_reg[3][8]_i_2_n_5 ,\dma_addr_reg[3][8]_i_2_n_6 ,\dma_addr_reg[3][8]_i_2_n_7 }),
        .S({\dma_addr_reg_n_0_[3][8] ,\dma_addr_reg_n_0_[3][7] ,\dma_addr_reg_n_0_[3][6] ,\dma_addr_reg_n_0_[3][5] }));
  FDRE \dma_addr_reg[3][9] 
       (.C(masterclk),
        .CE(\dma_addr[3][15]_i_1_n_0 ),
        .D(\dma_addr[3][9]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][9] ),
        .R(clear));
  LUT6 #(
    .INIT(64'h5B585B585B5B5858)) 
    \dma_cnt[0][0]_i_1 
       (.I0(\dma_cnt_reg[0][13]_0 [0]),
        .I1(first_last__0),
        .I2(\dma_cnt[0][13]_i_5_n_0 ),
        .I3(\m_obus_reg[dmaster][7]_0 [0]),
        .I4(\dma_addr_reg[3][7]_1 [0]),
        .I5(\dma_addr_reg[3][3]_1 ),
        .O(\dma_cnt[0][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dma_cnt[0][10]_i_1 
       (.I0(\master_out[dmaster] [2]),
        .I1(first_last__0),
        .I2(\dma_cnt_reg[0][13]_0 [10]),
        .I3(p_0_in[10]),
        .I4(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[0][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dma_cnt[0][11]_i_1 
       (.I0(\master_out[dmaster] [3]),
        .I1(first_last__0),
        .I2(\dma_cnt_reg[0][13]_0 [11]),
        .I3(p_0_in[11]),
        .I4(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[0][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dma_cnt[0][12]_i_1 
       (.I0(\master_out[dmaster] [4]),
        .I1(first_last__0),
        .I2(\dma_cnt_reg[0][13]_0 [12]),
        .I3(p_0_in[12]),
        .I4(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[0][12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dma_cnt[0][12]_i_3 
       (.I0(\dma_cnt_reg[0][13]_0 [12]),
        .O(\dma_cnt[0][12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dma_cnt[0][12]_i_4 
       (.I0(\dma_cnt_reg[0][13]_0 [11]),
        .O(\dma_cnt[0][12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dma_cnt[0][12]_i_5 
       (.I0(\dma_cnt_reg[0][13]_0 [10]),
        .O(\dma_cnt[0][12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dma_cnt[0][12]_i_6 
       (.I0(\dma_cnt_reg[0][13]_0 [9]),
        .O(\dma_cnt[0][12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF001000100010)) 
    \dma_cnt[0][13]_i_1 
       (.I0(\state[2]_i_3_n_0 ),
        .I1(cpuclk_d),
        .I2(\dma_cnt_reg[0][0]_0 ),
        .I3(drqn),
        .I4(\dma_cnt_reg[0][0]_1 ),
        .I5(\m_obus_reg[addr][3]_2 ),
        .O(\dma_cnt[0][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \dma_cnt[0][13]_i_2 
       (.I0(\dma_cnt_reg[0][13]_0 [13]),
        .I1(first_last__0),
        .I2(\master_out[dmaster] [5]),
        .I3(p_0_in[13]),
        .I4(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[0][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAEEAAAAAAEEAA)) 
    \dma_cnt[0][13]_i_5 
       (.I0(\dma_cnt[0][13]_i_7_n_0 ),
        .I1(rd_n),
        .I2(\dma_master_bus[rdn] ),
        .I3(wr_n),
        .I4(\dma_cnt_reg[3][0]_0 ),
        .I5(\dma_master_bus[wrn] ),
        .O(\dma_cnt[0][13]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dma_cnt[0][13]_i_6 
       (.I0(\dma_cnt_reg[0][13]_0 [13]),
        .O(\dma_cnt[0][13]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \dma_cnt[0][13]_i_7 
       (.I0(\state[0]_i_3_n_0 ),
        .I1(state[6]),
        .I2(state[0]),
        .I3(\s_obus_reg[dslave][0]_1 ),
        .O(\dma_cnt[0][13]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \dma_cnt[0][1]_i_1 
       (.I0(\master_out[dmaster] [1]),
        .I1(first_last__0),
        .I2(\dma_cnt_reg[0][13]_0 [1]),
        .I3(p_0_in[1]),
        .I4(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[0][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \dma_cnt[0][2]_i_1 
       (.I0(\master_out[dmaster] [2]),
        .I1(first_last__0),
        .I2(\dma_cnt_reg[0][13]_0 [2]),
        .I3(p_0_in[2]),
        .I4(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[0][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \dma_cnt[0][3]_i_1 
       (.I0(\master_out[dmaster] [3]),
        .I1(first_last__0),
        .I2(\dma_cnt_reg[0][13]_0 [3]),
        .I3(p_0_in[3]),
        .I4(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[0][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \dma_cnt[0][4]_i_1 
       (.I0(\master_out[dmaster] [4]),
        .I1(first_last__0),
        .I2(\dma_cnt_reg[0][13]_0 [4]),
        .I3(p_0_in[4]),
        .I4(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[0][4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dma_cnt[0][4]_i_3 
       (.I0(\dma_cnt_reg[0][13]_0 [4]),
        .O(\dma_cnt[0][4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dma_cnt[0][4]_i_4 
       (.I0(\dma_cnt_reg[0][13]_0 [3]),
        .O(\dma_cnt[0][4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dma_cnt[0][4]_i_5 
       (.I0(\dma_cnt_reg[0][13]_0 [2]),
        .O(\dma_cnt[0][4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dma_cnt[0][4]_i_6 
       (.I0(\dma_cnt_reg[0][13]_0 [1]),
        .O(\dma_cnt[0][4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \dma_cnt[0][5]_i_1 
       (.I0(\master_out[dmaster] [5]),
        .I1(first_last__0),
        .I2(\dma_cnt_reg[0][13]_0 [5]),
        .I3(p_0_in[5]),
        .I4(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[0][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \dma_cnt[0][6]_i_1 
       (.I0(\master_out[dmaster] [6]),
        .I1(first_last__0),
        .I2(\dma_cnt_reg[0][13]_0 [6]),
        .I3(p_0_in[6]),
        .I4(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[0][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \dma_cnt[0][7]_i_1 
       (.I0(\master_out[dmaster] [7]),
        .I1(first_last__0),
        .I2(\dma_cnt_reg[0][13]_0 [7]),
        .I3(p_0_in[7]),
        .I4(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[0][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dma_cnt[0][8]_i_1 
       (.I0(\master_out[dmaster] [0]),
        .I1(first_last__0),
        .I2(\dma_cnt_reg[0][13]_0 [8]),
        .I3(p_0_in[8]),
        .I4(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[0][8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dma_cnt[0][8]_i_3 
       (.I0(\dma_cnt_reg[0][13]_0 [8]),
        .O(\dma_cnt[0][8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dma_cnt[0][8]_i_4 
       (.I0(\dma_cnt_reg[0][13]_0 [7]),
        .O(\dma_cnt[0][8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dma_cnt[0][8]_i_5 
       (.I0(\dma_cnt_reg[0][13]_0 [6]),
        .O(\dma_cnt[0][8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dma_cnt[0][8]_i_6 
       (.I0(\dma_cnt_reg[0][13]_0 [5]),
        .O(\dma_cnt[0][8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dma_cnt[0][9]_i_1 
       (.I0(\master_out[dmaster] [1]),
        .I1(first_last__0),
        .I2(\dma_cnt_reg[0][13]_0 [9]),
        .I3(p_0_in[9]),
        .I4(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[0][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF040004000400)) 
    \dma_cnt[1][0]_i_1 
       (.I0(\state[2]_i_3_n_0 ),
        .I1(drqn),
        .I2(cpuclk_d),
        .I3(\dma_cnt_reg[0][0]_0 ),
        .I4(\dma_cnt_reg[1][0]_0 ),
        .I5(\m_obus_reg[addr][3]_2 ),
        .O(dma_cnt));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[1][0]_i_4 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [3]),
        .I2(\m_obus_reg[dmaster][7]_0 [3]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[1][11]_0 [3]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[1][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[1][0]_i_5 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [2]),
        .I2(\m_obus_reg[dmaster][7]_0 [2]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[1][11]_0 [2]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[1][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[1][0]_i_6 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [1]),
        .I2(\m_obus_reg[dmaster][7]_0 [1]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[1][11]_0 [1]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[1][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[1][0]_i_7 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [0]),
        .I2(\m_obus_reg[dmaster][7]_0 [0]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[1][11]_0 [0]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[1][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h55555555E2E2EE22)) 
    \dma_cnt[1][12]_i_2 
       (.I0(r__0[13]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [5]),
        .I3(\dma_addr_reg[3][7]_1 [5]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[1][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFE4FFE400)) 
    \dma_cnt[1][12]_i_3 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [4]),
        .I2(\m_obus_reg[dmaster][7]_0 [4]),
        .I3(first_last__0),
        .I4(r__0[12]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[1][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[1][4]_i_2 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [7]),
        .I2(\m_obus_reg[dmaster][7]_0 [7]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[1][11]_0 [5]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[1][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[1][4]_i_3 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [6]),
        .I2(\m_obus_reg[dmaster][7]_0 [6]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[1][11]_0 [4]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[1][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[1][4]_i_4 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [5]),
        .I2(\m_obus_reg[dmaster][7]_0 [5]),
        .I3(first_last__0),
        .I4(r__0[5]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[1][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[1][4]_i_5 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [4]),
        .I2(\m_obus_reg[dmaster][7]_0 [4]),
        .I3(first_last__0),
        .I4(r__0[4]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[1][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFE4FFE400)) 
    \dma_cnt[1][8]_i_2 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [3]),
        .I2(\m_obus_reg[dmaster][7]_0 [3]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[1][11]_0 [9]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[1][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFE4FFE400)) 
    \dma_cnt[1][8]_i_3 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [2]),
        .I2(\m_obus_reg[dmaster][7]_0 [2]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[1][11]_0 [8]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[1][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFE4FFE400)) 
    \dma_cnt[1][8]_i_4 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [1]),
        .I2(\m_obus_reg[dmaster][7]_0 [1]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[1][11]_0 [7]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[1][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFE4FFE400)) 
    \dma_cnt[1][8]_i_5 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [0]),
        .I2(\m_obus_reg[dmaster][7]_0 [0]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[1][11]_0 [6]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[1][8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h220A000A22000000)) 
    \dma_cnt[2][0]_i_1 
       (.I0(\m_obus_reg[addr][3]_2 ),
        .I1(\m_obus_reg[addr][15]_0 [1]),
        .I2(\s_obus_reg[dslave][0]_0 [1]),
        .I3(\dma_cnt_reg[3][0]_0 ),
        .I4(\m_obus_reg[addr][15]_0 [2]),
        .I5(\s_obus_reg[dslave][0]_0 [2]),
        .O(\dma_cnt[2][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[2][0]_i_3 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [3]),
        .I2(\m_obus_reg[dmaster][7]_0 [3]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[2][11]_0 [2]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[2][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[2][0]_i_4 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [2]),
        .I2(\m_obus_reg[dmaster][7]_0 [2]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[2]_1 [2]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[2][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[2][0]_i_5 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [1]),
        .I2(\m_obus_reg[dmaster][7]_0 [1]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[2][11]_0 [1]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[2][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[2][0]_i_6 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [0]),
        .I2(\m_obus_reg[dmaster][7]_0 [0]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[2][11]_0 [0]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[2][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h55555555E2E2EE22)) 
    \dma_cnt[2][12]_i_2 
       (.I0(\dma_cnt_reg[2]_1 [13]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [5]),
        .I3(\dma_addr_reg[3][7]_1 [5]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[2][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFE4FFE400)) 
    \dma_cnt[2][12]_i_3 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [4]),
        .I2(\m_obus_reg[dmaster][7]_0 [4]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[2]_1 [12]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[2][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[2][4]_i_2 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [7]),
        .I2(\m_obus_reg[dmaster][7]_0 [7]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[2][11]_0 [4]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[2][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[2][4]_i_3 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [6]),
        .I2(\m_obus_reg[dmaster][7]_0 [6]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[2][11]_0 [3]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[2][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[2][4]_i_4 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [5]),
        .I2(\m_obus_reg[dmaster][7]_0 [5]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[2]_1 [5]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[2][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[2][4]_i_5 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [4]),
        .I2(\m_obus_reg[dmaster][7]_0 [4]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[2]_1 [4]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[2][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFE4FFE400)) 
    \dma_cnt[2][8]_i_2 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [3]),
        .I2(\m_obus_reg[dmaster][7]_0 [3]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[2][11]_0 [7]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[2][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFE4FFE400)) 
    \dma_cnt[2][8]_i_3 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [2]),
        .I2(\m_obus_reg[dmaster][7]_0 [2]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[2]_1 [10]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[2][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFE4FFE400)) 
    \dma_cnt[2][8]_i_4 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [1]),
        .I2(\m_obus_reg[dmaster][7]_0 [1]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[2][11]_0 [6]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[2][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFE4FFE400)) 
    \dma_cnt[2][8]_i_5 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [0]),
        .I2(\m_obus_reg[dmaster][7]_0 [0]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[2][11]_0 [5]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[2][8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88A000A088000000)) 
    \dma_cnt[3][0]_i_1 
       (.I0(\m_obus_reg[addr][3]_2 ),
        .I1(\m_obus_reg[addr][15]_0 [2]),
        .I2(\s_obus_reg[dslave][0]_0 [2]),
        .I3(\dma_cnt_reg[3][0]_0 ),
        .I4(\m_obus_reg[addr][15]_0 [1]),
        .I5(\s_obus_reg[dslave][0]_0 [1]),
        .O(\dma_cnt[3][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[3][0]_i_3 
       (.I0(\dma_cnt_reg[3][0]_0 ),
        .I1(\dma_addr_reg[3][7]_1 [3]),
        .I2(\m_obus_reg[dmaster][7]_0 [3]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[3]_2 [3]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[3][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[3][0]_i_4 
       (.I0(\dma_cnt_reg[3][0]_0 ),
        .I1(\dma_addr_reg[3][7]_1 [2]),
        .I2(\m_obus_reg[dmaster][7]_0 [2]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[3]_2 [2]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[3][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[3][0]_i_5 
       (.I0(\dma_cnt_reg[3][0]_0 ),
        .I1(\dma_addr_reg[3][7]_1 [1]),
        .I2(\m_obus_reg[dmaster][7]_0 [1]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[3]_2 [1]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[3][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[3][0]_i_6 
       (.I0(\dma_cnt_reg[3][0]_0 ),
        .I1(\dma_addr_reg[3][7]_1 [0]),
        .I2(\m_obus_reg[dmaster][7]_0 [0]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[3]_2 [0]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[3][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h55555555E2E2EE22)) 
    \dma_cnt[3][12]_i_2 
       (.I0(\dma_cnt_reg[3]_2 [13]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [5]),
        .I3(\dma_addr_reg[3][7]_1 [5]),
        .I4(\dma_addr_reg[3][3]_1 ),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[3][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFE4FFE400)) 
    \dma_cnt[3][12]_i_3 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [4]),
        .I2(\m_obus_reg[dmaster][7]_0 [4]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[3]_2 [12]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[3][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[3][4]_i_2 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [7]),
        .I2(\m_obus_reg[dmaster][7]_0 [7]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[3]_2 [7]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[3][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[3][4]_i_3 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [6]),
        .I2(\m_obus_reg[dmaster][7]_0 [6]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[3]_2 [6]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[3][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[3][4]_i_4 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [5]),
        .I2(\m_obus_reg[dmaster][7]_0 [5]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[3]_2 [5]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[3][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFE400E4)) 
    \dma_cnt[3][4]_i_5 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [4]),
        .I2(\m_obus_reg[dmaster][7]_0 [4]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[3]_2 [4]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[3][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFE4FFE400)) 
    \dma_cnt[3][8]_i_2 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [3]),
        .I2(\m_obus_reg[dmaster][7]_0 [3]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[3]_2 [11]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[3][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFE4FFE400)) 
    \dma_cnt[3][8]_i_3 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [2]),
        .I2(\m_obus_reg[dmaster][7]_0 [2]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[3]_2 [10]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[3][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFE4FFE400)) 
    \dma_cnt[3][8]_i_4 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [1]),
        .I2(\m_obus_reg[dmaster][7]_0 [1]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[3]_2 [9]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[3][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFE4FFE400)) 
    \dma_cnt[3][8]_i_5 
       (.I0(\dma_addr_reg[3][3]_1 ),
        .I1(\dma_addr_reg[3][7]_1 [0]),
        .I2(\m_obus_reg[dmaster][7]_0 [0]),
        .I3(first_last__0),
        .I4(\dma_cnt_reg[3]_2 [8]),
        .I5(\dma_cnt[0][13]_i_5_n_0 ),
        .O(\dma_cnt[3][8]_i_5_n_0 ));
  FDRE \dma_cnt_reg[0][0] 
       (.C(masterclk),
        .CE(\dma_cnt[0][13]_i_1_n_0 ),
        .D(\dma_cnt[0][0]_i_1_n_0 ),
        .Q(\dma_cnt_reg[0][13]_0 [0]),
        .R(clear));
  FDRE \dma_cnt_reg[0][10] 
       (.C(masterclk),
        .CE(\dma_cnt[0][13]_i_1_n_0 ),
        .D(\dma_cnt[0][10]_i_1_n_0 ),
        .Q(\dma_cnt_reg[0][13]_0 [10]),
        .R(clear));
  FDRE \dma_cnt_reg[0][11] 
       (.C(masterclk),
        .CE(\dma_cnt[0][13]_i_1_n_0 ),
        .D(\dma_cnt[0][11]_i_1_n_0 ),
        .Q(\dma_cnt_reg[0][13]_0 [11]),
        .R(clear));
  FDRE \dma_cnt_reg[0][12] 
       (.C(masterclk),
        .CE(\dma_cnt[0][13]_i_1_n_0 ),
        .D(\dma_cnt[0][12]_i_1_n_0 ),
        .Q(\dma_cnt_reg[0][13]_0 [12]),
        .R(clear));
  CARRY4 \dma_cnt_reg[0][12]_i_2 
       (.CI(\dma_cnt_reg[0][8]_i_2_n_0 ),
        .CO({\dma_cnt_reg[0][12]_i_2_n_0 ,\dma_cnt_reg[0][12]_i_2_n_1 ,\dma_cnt_reg[0][12]_i_2_n_2 ,\dma_cnt_reg[0][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\dma_cnt_reg[0][13]_0 [12:9]),
        .O(p_0_in[12:9]),
        .S({\dma_cnt[0][12]_i_3_n_0 ,\dma_cnt[0][12]_i_4_n_0 ,\dma_cnt[0][12]_i_5_n_0 ,\dma_cnt[0][12]_i_6_n_0 }));
  FDRE \dma_cnt_reg[0][13] 
       (.C(masterclk),
        .CE(\dma_cnt[0][13]_i_1_n_0 ),
        .D(\dma_cnt[0][13]_i_2_n_0 ),
        .Q(\dma_cnt_reg[0][13]_0 [13]),
        .R(clear));
  CARRY4 \dma_cnt_reg[0][13]_i_4 
       (.CI(\dma_cnt_reg[0][12]_i_2_n_0 ),
        .CO(\NLW_dma_cnt_reg[0][13]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dma_cnt_reg[0][13]_i_4_O_UNCONNECTED [3:1],p_0_in[13]}),
        .S({1'b0,1'b0,1'b0,\dma_cnt[0][13]_i_6_n_0 }));
  FDRE \dma_cnt_reg[0][1] 
       (.C(masterclk),
        .CE(\dma_cnt[0][13]_i_1_n_0 ),
        .D(\dma_cnt[0][1]_i_1_n_0 ),
        .Q(\dma_cnt_reg[0][13]_0 [1]),
        .R(clear));
  FDRE \dma_cnt_reg[0][2] 
       (.C(masterclk),
        .CE(\dma_cnt[0][13]_i_1_n_0 ),
        .D(\dma_cnt[0][2]_i_1_n_0 ),
        .Q(\dma_cnt_reg[0][13]_0 [2]),
        .R(clear));
  FDRE \dma_cnt_reg[0][3] 
       (.C(masterclk),
        .CE(\dma_cnt[0][13]_i_1_n_0 ),
        .D(\dma_cnt[0][3]_i_1_n_0 ),
        .Q(\dma_cnt_reg[0][13]_0 [3]),
        .R(clear));
  FDRE \dma_cnt_reg[0][4] 
       (.C(masterclk),
        .CE(\dma_cnt[0][13]_i_1_n_0 ),
        .D(\dma_cnt[0][4]_i_1_n_0 ),
        .Q(\dma_cnt_reg[0][13]_0 [4]),
        .R(clear));
  CARRY4 \dma_cnt_reg[0][4]_i_2 
       (.CI(1'b0),
        .CO({\dma_cnt_reg[0][4]_i_2_n_0 ,\dma_cnt_reg[0][4]_i_2_n_1 ,\dma_cnt_reg[0][4]_i_2_n_2 ,\dma_cnt_reg[0][4]_i_2_n_3 }),
        .CYINIT(\dma_cnt_reg[0][13]_0 [0]),
        .DI(\dma_cnt_reg[0][13]_0 [4:1]),
        .O(p_0_in[4:1]),
        .S({\dma_cnt[0][4]_i_3_n_0 ,\dma_cnt[0][4]_i_4_n_0 ,\dma_cnt[0][4]_i_5_n_0 ,\dma_cnt[0][4]_i_6_n_0 }));
  FDRE \dma_cnt_reg[0][5] 
       (.C(masterclk),
        .CE(\dma_cnt[0][13]_i_1_n_0 ),
        .D(\dma_cnt[0][5]_i_1_n_0 ),
        .Q(\dma_cnt_reg[0][13]_0 [5]),
        .R(clear));
  FDRE \dma_cnt_reg[0][6] 
       (.C(masterclk),
        .CE(\dma_cnt[0][13]_i_1_n_0 ),
        .D(\dma_cnt[0][6]_i_1_n_0 ),
        .Q(\dma_cnt_reg[0][13]_0 [6]),
        .R(clear));
  FDRE \dma_cnt_reg[0][7] 
       (.C(masterclk),
        .CE(\dma_cnt[0][13]_i_1_n_0 ),
        .D(\dma_cnt[0][7]_i_1_n_0 ),
        .Q(\dma_cnt_reg[0][13]_0 [7]),
        .R(clear));
  FDRE \dma_cnt_reg[0][8] 
       (.C(masterclk),
        .CE(\dma_cnt[0][13]_i_1_n_0 ),
        .D(\dma_cnt[0][8]_i_1_n_0 ),
        .Q(\dma_cnt_reg[0][13]_0 [8]),
        .R(clear));
  CARRY4 \dma_cnt_reg[0][8]_i_2 
       (.CI(\dma_cnt_reg[0][4]_i_2_n_0 ),
        .CO({\dma_cnt_reg[0][8]_i_2_n_0 ,\dma_cnt_reg[0][8]_i_2_n_1 ,\dma_cnt_reg[0][8]_i_2_n_2 ,\dma_cnt_reg[0][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\dma_cnt_reg[0][13]_0 [8:5]),
        .O(p_0_in[8:5]),
        .S({\dma_cnt[0][8]_i_3_n_0 ,\dma_cnt[0][8]_i_4_n_0 ,\dma_cnt[0][8]_i_5_n_0 ,\dma_cnt[0][8]_i_6_n_0 }));
  FDRE \dma_cnt_reg[0][9] 
       (.C(masterclk),
        .CE(\dma_cnt[0][13]_i_1_n_0 ),
        .D(\dma_cnt[0][9]_i_1_n_0 ),
        .Q(\dma_cnt_reg[0][13]_0 [9]),
        .R(clear));
  FDRE \dma_cnt_reg[1][0] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][0]_i_2_n_7 ),
        .Q(\dma_cnt_reg[1][11]_0 [0]),
        .R(clear));
  CARRY4 \dma_cnt_reg[1][0]_i_2 
       (.CI(1'b0),
        .CO({\dma_cnt_reg[1][0]_i_2_n_0 ,\dma_cnt_reg[1][0]_i_2_n_1 ,\dma_cnt_reg[1][0]_i_2_n_2 ,\dma_cnt_reg[1][0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 }),
        .O({\dma_cnt_reg[1][0]_i_2_n_4 ,\dma_cnt_reg[1][0]_i_2_n_5 ,\dma_cnt_reg[1][0]_i_2_n_6 ,\dma_cnt_reg[1][0]_i_2_n_7 }),
        .S({\dma_cnt[1][0]_i_4_n_0 ,\dma_cnt[1][0]_i_5_n_0 ,\dma_cnt[1][0]_i_6_n_0 ,\dma_cnt[1][0]_i_7_n_0 }));
  FDRE \dma_cnt_reg[1][10] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][8]_i_1_n_5 ),
        .Q(\dma_cnt_reg[1][11]_0 [8]),
        .R(clear));
  FDRE \dma_cnt_reg[1][11] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][8]_i_1_n_4 ),
        .Q(\dma_cnt_reg[1][11]_0 [9]),
        .R(clear));
  FDRE \dma_cnt_reg[1][12] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][12]_i_1_n_7 ),
        .Q(r__0[12]),
        .R(clear));
  CARRY4 \dma_cnt_reg[1][12]_i_1 
       (.CI(\dma_cnt_reg[1][8]_i_1_n_0 ),
        .CO({\NLW_dma_cnt_reg[1][12]_i_1_CO_UNCONNECTED [3:1],\dma_cnt_reg[1][12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dma_cnt[0][13]_i_5_n_0 }),
        .O({\NLW_dma_cnt_reg[1][12]_i_1_O_UNCONNECTED [3:2],\dma_cnt_reg[1][12]_i_1_n_6 ,\dma_cnt_reg[1][12]_i_1_n_7 }),
        .S({1'b0,1'b0,\dma_cnt[1][12]_i_2_n_0 ,\dma_cnt[1][12]_i_3_n_0 }));
  FDRE \dma_cnt_reg[1][13] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][12]_i_1_n_6 ),
        .Q(r__0[13]),
        .R(clear));
  FDRE \dma_cnt_reg[1][1] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][0]_i_2_n_6 ),
        .Q(\dma_cnt_reg[1][11]_0 [1]),
        .R(clear));
  FDRE \dma_cnt_reg[1][2] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][0]_i_2_n_5 ),
        .Q(\dma_cnt_reg[1][11]_0 [2]),
        .R(clear));
  FDRE \dma_cnt_reg[1][3] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][0]_i_2_n_4 ),
        .Q(\dma_cnt_reg[1][11]_0 [3]),
        .R(clear));
  FDRE \dma_cnt_reg[1][4] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][4]_i_1_n_7 ),
        .Q(r__0[4]),
        .R(clear));
  CARRY4 \dma_cnt_reg[1][4]_i_1 
       (.CI(\dma_cnt_reg[1][0]_i_2_n_0 ),
        .CO({\dma_cnt_reg[1][4]_i_1_n_0 ,\dma_cnt_reg[1][4]_i_1_n_1 ,\dma_cnt_reg[1][4]_i_1_n_2 ,\dma_cnt_reg[1][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 }),
        .O({\dma_cnt_reg[1][4]_i_1_n_4 ,\dma_cnt_reg[1][4]_i_1_n_5 ,\dma_cnt_reg[1][4]_i_1_n_6 ,\dma_cnt_reg[1][4]_i_1_n_7 }),
        .S({\dma_cnt[1][4]_i_2_n_0 ,\dma_cnt[1][4]_i_3_n_0 ,\dma_cnt[1][4]_i_4_n_0 ,\dma_cnt[1][4]_i_5_n_0 }));
  FDRE \dma_cnt_reg[1][5] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][4]_i_1_n_6 ),
        .Q(r__0[5]),
        .R(clear));
  FDRE \dma_cnt_reg[1][6] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][4]_i_1_n_5 ),
        .Q(\dma_cnt_reg[1][11]_0 [4]),
        .R(clear));
  FDRE \dma_cnt_reg[1][7] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][4]_i_1_n_4 ),
        .Q(\dma_cnt_reg[1][11]_0 [5]),
        .R(clear));
  FDRE \dma_cnt_reg[1][8] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][8]_i_1_n_7 ),
        .Q(\dma_cnt_reg[1][11]_0 [6]),
        .R(clear));
  CARRY4 \dma_cnt_reg[1][8]_i_1 
       (.CI(\dma_cnt_reg[1][4]_i_1_n_0 ),
        .CO({\dma_cnt_reg[1][8]_i_1_n_0 ,\dma_cnt_reg[1][8]_i_1_n_1 ,\dma_cnt_reg[1][8]_i_1_n_2 ,\dma_cnt_reg[1][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 }),
        .O({\dma_cnt_reg[1][8]_i_1_n_4 ,\dma_cnt_reg[1][8]_i_1_n_5 ,\dma_cnt_reg[1][8]_i_1_n_6 ,\dma_cnt_reg[1][8]_i_1_n_7 }),
        .S({\dma_cnt[1][8]_i_2_n_0 ,\dma_cnt[1][8]_i_3_n_0 ,\dma_cnt[1][8]_i_4_n_0 ,\dma_cnt[1][8]_i_5_n_0 }));
  FDRE \dma_cnt_reg[1][9] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][8]_i_1_n_6 ),
        .Q(\dma_cnt_reg[1][11]_0 [7]),
        .R(clear));
  FDRE \dma_cnt_reg[2][0] 
       (.C(masterclk),
        .CE(\dma_cnt[2][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[2][0]_i_2_n_7 ),
        .Q(\dma_cnt_reg[2][11]_0 [0]),
        .R(clear));
  CARRY4 \dma_cnt_reg[2][0]_i_2 
       (.CI(1'b0),
        .CO({\dma_cnt_reg[2][0]_i_2_n_0 ,\dma_cnt_reg[2][0]_i_2_n_1 ,\dma_cnt_reg[2][0]_i_2_n_2 ,\dma_cnt_reg[2][0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 }),
        .O({\dma_cnt_reg[2][0]_i_2_n_4 ,\dma_cnt_reg[2][0]_i_2_n_5 ,\dma_cnt_reg[2][0]_i_2_n_6 ,\dma_cnt_reg[2][0]_i_2_n_7 }),
        .S({\dma_cnt[2][0]_i_3_n_0 ,\dma_cnt[2][0]_i_4_n_0 ,\dma_cnt[2][0]_i_5_n_0 ,\dma_cnt[2][0]_i_6_n_0 }));
  FDRE \dma_cnt_reg[2][10] 
       (.C(masterclk),
        .CE(\dma_cnt[2][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[2][8]_i_1_n_5 ),
        .Q(\dma_cnt_reg[2]_1 [10]),
        .R(clear));
  FDRE \dma_cnt_reg[2][11] 
       (.C(masterclk),
        .CE(\dma_cnt[2][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[2][8]_i_1_n_4 ),
        .Q(\dma_cnt_reg[2][11]_0 [7]),
        .R(clear));
  FDRE \dma_cnt_reg[2][12] 
       (.C(masterclk),
        .CE(\dma_cnt[2][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[2][12]_i_1_n_7 ),
        .Q(\dma_cnt_reg[2]_1 [12]),
        .R(clear));
  CARRY4 \dma_cnt_reg[2][12]_i_1 
       (.CI(\dma_cnt_reg[2][8]_i_1_n_0 ),
        .CO({\NLW_dma_cnt_reg[2][12]_i_1_CO_UNCONNECTED [3:1],\dma_cnt_reg[2][12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dma_cnt[0][13]_i_5_n_0 }),
        .O({\NLW_dma_cnt_reg[2][12]_i_1_O_UNCONNECTED [3:2],\dma_cnt_reg[2][12]_i_1_n_6 ,\dma_cnt_reg[2][12]_i_1_n_7 }),
        .S({1'b0,1'b0,\dma_cnt[2][12]_i_2_n_0 ,\dma_cnt[2][12]_i_3_n_0 }));
  FDRE \dma_cnt_reg[2][13] 
       (.C(masterclk),
        .CE(\dma_cnt[2][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[2][12]_i_1_n_6 ),
        .Q(\dma_cnt_reg[2]_1 [13]),
        .R(clear));
  FDRE \dma_cnt_reg[2][1] 
       (.C(masterclk),
        .CE(\dma_cnt[2][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[2][0]_i_2_n_6 ),
        .Q(\dma_cnt_reg[2][11]_0 [1]),
        .R(clear));
  FDRE \dma_cnt_reg[2][2] 
       (.C(masterclk),
        .CE(\dma_cnt[2][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[2][0]_i_2_n_5 ),
        .Q(\dma_cnt_reg[2]_1 [2]),
        .R(clear));
  FDRE \dma_cnt_reg[2][3] 
       (.C(masterclk),
        .CE(\dma_cnt[2][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[2][0]_i_2_n_4 ),
        .Q(\dma_cnt_reg[2][11]_0 [2]),
        .R(clear));
  FDRE \dma_cnt_reg[2][4] 
       (.C(masterclk),
        .CE(\dma_cnt[2][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[2][4]_i_1_n_7 ),
        .Q(\dma_cnt_reg[2]_1 [4]),
        .R(clear));
  CARRY4 \dma_cnt_reg[2][4]_i_1 
       (.CI(\dma_cnt_reg[2][0]_i_2_n_0 ),
        .CO({\dma_cnt_reg[2][4]_i_1_n_0 ,\dma_cnt_reg[2][4]_i_1_n_1 ,\dma_cnt_reg[2][4]_i_1_n_2 ,\dma_cnt_reg[2][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 }),
        .O({\dma_cnt_reg[2][4]_i_1_n_4 ,\dma_cnt_reg[2][4]_i_1_n_5 ,\dma_cnt_reg[2][4]_i_1_n_6 ,\dma_cnt_reg[2][4]_i_1_n_7 }),
        .S({\dma_cnt[2][4]_i_2_n_0 ,\dma_cnt[2][4]_i_3_n_0 ,\dma_cnt[2][4]_i_4_n_0 ,\dma_cnt[2][4]_i_5_n_0 }));
  FDRE \dma_cnt_reg[2][5] 
       (.C(masterclk),
        .CE(\dma_cnt[2][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[2][4]_i_1_n_6 ),
        .Q(\dma_cnt_reg[2]_1 [5]),
        .R(clear));
  FDRE \dma_cnt_reg[2][6] 
       (.C(masterclk),
        .CE(\dma_cnt[2][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[2][4]_i_1_n_5 ),
        .Q(\dma_cnt_reg[2][11]_0 [3]),
        .R(clear));
  FDRE \dma_cnt_reg[2][7] 
       (.C(masterclk),
        .CE(\dma_cnt[2][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[2][4]_i_1_n_4 ),
        .Q(\dma_cnt_reg[2][11]_0 [4]),
        .R(clear));
  FDRE \dma_cnt_reg[2][8] 
       (.C(masterclk),
        .CE(\dma_cnt[2][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[2][8]_i_1_n_7 ),
        .Q(\dma_cnt_reg[2][11]_0 [5]),
        .R(clear));
  CARRY4 \dma_cnt_reg[2][8]_i_1 
       (.CI(\dma_cnt_reg[2][4]_i_1_n_0 ),
        .CO({\dma_cnt_reg[2][8]_i_1_n_0 ,\dma_cnt_reg[2][8]_i_1_n_1 ,\dma_cnt_reg[2][8]_i_1_n_2 ,\dma_cnt_reg[2][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 }),
        .O({\dma_cnt_reg[2][8]_i_1_n_4 ,\dma_cnt_reg[2][8]_i_1_n_5 ,\dma_cnt_reg[2][8]_i_1_n_6 ,\dma_cnt_reg[2][8]_i_1_n_7 }),
        .S({\dma_cnt[2][8]_i_2_n_0 ,\dma_cnt[2][8]_i_3_n_0 ,\dma_cnt[2][8]_i_4_n_0 ,\dma_cnt[2][8]_i_5_n_0 }));
  FDRE \dma_cnt_reg[2][9] 
       (.C(masterclk),
        .CE(\dma_cnt[2][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[2][8]_i_1_n_6 ),
        .Q(\dma_cnt_reg[2][11]_0 [6]),
        .R(clear));
  FDRE \dma_cnt_reg[3][0] 
       (.C(masterclk),
        .CE(\dma_cnt[3][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[3][0]_i_2_n_7 ),
        .Q(\dma_cnt_reg[3]_2 [0]),
        .R(clear));
  CARRY4 \dma_cnt_reg[3][0]_i_2 
       (.CI(1'b0),
        .CO({\dma_cnt_reg[3][0]_i_2_n_0 ,\dma_cnt_reg[3][0]_i_2_n_1 ,\dma_cnt_reg[3][0]_i_2_n_2 ,\dma_cnt_reg[3][0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 }),
        .O({\dma_cnt_reg[3][0]_i_2_n_4 ,\dma_cnt_reg[3][0]_i_2_n_5 ,\dma_cnt_reg[3][0]_i_2_n_6 ,\dma_cnt_reg[3][0]_i_2_n_7 }),
        .S({\dma_cnt[3][0]_i_3_n_0 ,\dma_cnt[3][0]_i_4_n_0 ,\dma_cnt[3][0]_i_5_n_0 ,\dma_cnt[3][0]_i_6_n_0 }));
  FDRE \dma_cnt_reg[3][10] 
       (.C(masterclk),
        .CE(\dma_cnt[3][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[3][8]_i_1_n_5 ),
        .Q(\dma_cnt_reg[3]_2 [10]),
        .R(clear));
  FDRE \dma_cnt_reg[3][11] 
       (.C(masterclk),
        .CE(\dma_cnt[3][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[3][8]_i_1_n_4 ),
        .Q(\dma_cnt_reg[3]_2 [11]),
        .R(clear));
  FDRE \dma_cnt_reg[3][12] 
       (.C(masterclk),
        .CE(\dma_cnt[3][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[3][12]_i_1_n_7 ),
        .Q(\dma_cnt_reg[3]_2 [12]),
        .R(clear));
  CARRY4 \dma_cnt_reg[3][12]_i_1 
       (.CI(\dma_cnt_reg[3][8]_i_1_n_0 ),
        .CO({\NLW_dma_cnt_reg[3][12]_i_1_CO_UNCONNECTED [3:1],\dma_cnt_reg[3][12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dma_cnt[0][13]_i_5_n_0 }),
        .O({\NLW_dma_cnt_reg[3][12]_i_1_O_UNCONNECTED [3:2],\dma_cnt_reg[3][12]_i_1_n_6 ,\dma_cnt_reg[3][12]_i_1_n_7 }),
        .S({1'b0,1'b0,\dma_cnt[3][12]_i_2_n_0 ,\dma_cnt[3][12]_i_3_n_0 }));
  FDRE \dma_cnt_reg[3][13] 
       (.C(masterclk),
        .CE(\dma_cnt[3][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[3][12]_i_1_n_6 ),
        .Q(\dma_cnt_reg[3]_2 [13]),
        .R(clear));
  FDRE \dma_cnt_reg[3][1] 
       (.C(masterclk),
        .CE(\dma_cnt[3][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[3][0]_i_2_n_6 ),
        .Q(\dma_cnt_reg[3]_2 [1]),
        .R(clear));
  FDRE \dma_cnt_reg[3][2] 
       (.C(masterclk),
        .CE(\dma_cnt[3][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[3][0]_i_2_n_5 ),
        .Q(\dma_cnt_reg[3]_2 [2]),
        .R(clear));
  FDRE \dma_cnt_reg[3][3] 
       (.C(masterclk),
        .CE(\dma_cnt[3][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[3][0]_i_2_n_4 ),
        .Q(\dma_cnt_reg[3]_2 [3]),
        .R(clear));
  FDRE \dma_cnt_reg[3][4] 
       (.C(masterclk),
        .CE(\dma_cnt[3][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[3][4]_i_1_n_7 ),
        .Q(\dma_cnt_reg[3]_2 [4]),
        .R(clear));
  CARRY4 \dma_cnt_reg[3][4]_i_1 
       (.CI(\dma_cnt_reg[3][0]_i_2_n_0 ),
        .CO({\dma_cnt_reg[3][4]_i_1_n_0 ,\dma_cnt_reg[3][4]_i_1_n_1 ,\dma_cnt_reg[3][4]_i_1_n_2 ,\dma_cnt_reg[3][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 }),
        .O({\dma_cnt_reg[3][4]_i_1_n_4 ,\dma_cnt_reg[3][4]_i_1_n_5 ,\dma_cnt_reg[3][4]_i_1_n_6 ,\dma_cnt_reg[3][4]_i_1_n_7 }),
        .S({\dma_cnt[3][4]_i_2_n_0 ,\dma_cnt[3][4]_i_3_n_0 ,\dma_cnt[3][4]_i_4_n_0 ,\dma_cnt[3][4]_i_5_n_0 }));
  FDRE \dma_cnt_reg[3][5] 
       (.C(masterclk),
        .CE(\dma_cnt[3][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[3][4]_i_1_n_6 ),
        .Q(\dma_cnt_reg[3]_2 [5]),
        .R(clear));
  FDRE \dma_cnt_reg[3][6] 
       (.C(masterclk),
        .CE(\dma_cnt[3][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[3][4]_i_1_n_5 ),
        .Q(\dma_cnt_reg[3]_2 [6]),
        .R(clear));
  FDRE \dma_cnt_reg[3][7] 
       (.C(masterclk),
        .CE(\dma_cnt[3][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[3][4]_i_1_n_4 ),
        .Q(\dma_cnt_reg[3]_2 [7]),
        .R(clear));
  FDRE \dma_cnt_reg[3][8] 
       (.C(masterclk),
        .CE(\dma_cnt[3][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[3][8]_i_1_n_7 ),
        .Q(\dma_cnt_reg[3]_2 [8]),
        .R(clear));
  CARRY4 \dma_cnt_reg[3][8]_i_1 
       (.CI(\dma_cnt_reg[3][4]_i_1_n_0 ),
        .CO({\dma_cnt_reg[3][8]_i_1_n_0 ,\dma_cnt_reg[3][8]_i_1_n_1 ,\dma_cnt_reg[3][8]_i_1_n_2 ,\dma_cnt_reg[3][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 ,\dma_cnt[0][13]_i_5_n_0 }),
        .O({\dma_cnt_reg[3][8]_i_1_n_4 ,\dma_cnt_reg[3][8]_i_1_n_5 ,\dma_cnt_reg[3][8]_i_1_n_6 ,\dma_cnt_reg[3][8]_i_1_n_7 }),
        .S({\dma_cnt[3][8]_i_2_n_0 ,\dma_cnt[3][8]_i_3_n_0 ,\dma_cnt[3][8]_i_4_n_0 ,\dma_cnt[3][8]_i_5_n_0 }));
  FDRE \dma_cnt_reg[3][9] 
       (.C(masterclk),
        .CE(\dma_cnt[3][0]_i_1_n_0 ),
        .D(\dma_cnt_reg[3][8]_i_1_n_6 ),
        .Q(\dma_cnt_reg[3]_2 [9]),
        .R(clear));
  LUT6 #(
    .INIT(64'h220A000A22000000)) 
    \dma_mode[1][1]_i_2 
       (.I0(wr_n_reg),
        .I1(\m_obus_reg[addr][15]_0 [3]),
        .I2(\s_obus_reg[dslave][0]_0 [3]),
        .I3(\dma_addr_reg[3][3]_1 ),
        .I4(\m_obus_reg[addr][15]_0 [0]),
        .I5(\s_obus_reg[dslave][0]_0 [0]),
        .O(\m_obus_reg[addr][3]_2 ));
  FDRE \dma_mode_reg[0][1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\dma_mode_reg[0][1]_0 ),
        .Q(\dma_mode_reg[0]_0 ),
        .R(clear));
  FDRE \dma_mode_reg[1][1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\dma_mode_reg[1][1]_0 ),
        .Q(r),
        .R(clear));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \dma_value[7]_i_1 
       (.I0(\dma_value[7]_i_2_n_0 ),
        .I1(state[3]),
        .I2(rst_n),
        .I3(state[5]),
        .I4(state[4]),
        .I5(\dma_value[7]_i_3_n_0 ),
        .O(dma_value));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \dma_value[7]_i_2 
       (.I0(r),
        .I1(drqn),
        .I2(\dma_mode_reg[0]_0 ),
        .O(\dma_value[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \dma_value[7]_i_3 
       (.I0(state[1]),
        .I1(cpu_clk_rise),
        .I2(state[0]),
        .I3(state[6]),
        .I4(\state[6]_i_3_n_0 ),
        .I5(state[2]),
        .O(\dma_value[7]_i_3_n_0 ));
  FDRE \dma_value_reg[0] 
       (.C(masterclk),
        .CE(dma_value),
        .D(\dma_value_reg[7]_0 [0]),
        .Q(\dma_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dma_value_reg[1] 
       (.C(masterclk),
        .CE(dma_value),
        .D(\dma_value_reg[7]_0 [1]),
        .Q(\dma_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dma_value_reg[2] 
       (.C(masterclk),
        .CE(dma_value),
        .D(\dma_value_reg[7]_0 [2]),
        .Q(\dma_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dma_value_reg[3] 
       (.C(masterclk),
        .CE(dma_value),
        .D(\dma_value_reg[7]_0 [3]),
        .Q(\dma_value_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dma_value_reg[4] 
       (.C(masterclk),
        .CE(dma_value),
        .D(\dma_value_reg[7]_0 [4]),
        .Q(\dma_value_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dma_value_reg[5] 
       (.C(masterclk),
        .CE(dma_value),
        .D(\dma_value_reg[7]_0 [5]),
        .Q(\dma_value_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dma_value_reg[6] 
       (.C(masterclk),
        .CE(dma_value),
        .D(\dma_value_reg[7]_0 [6]),
        .Q(\dma_value_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dma_value_reg[7] 
       (.C(masterclk),
        .CE(dma_value),
        .D(\dma_value_reg[7]_0 [7]),
        .Q(\dma_value_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h9)) 
    drqn_i_1
       (.I0(drqn),
        .I1(\state[2]_i_3_n_0 ),
        .O(next_drqn));
  FDRE drqn_reg
       (.C(masterclk),
        .CE(cpu_clk_rise),
        .D(next_drqn),
        .Q(drqn),
        .R(clear));
  FDRE first_last_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(first_last_reg_0),
        .Q(first_last__0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF690)) 
    \m_obus[addr][0]_i_1 
       (.I0(drqn),
        .I1(\state[2]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(\dma_addr_reg[0][15]_0 [0]),
        .O(\m_obus[addr][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF690)) 
    \m_obus[addr][10]_i_1 
       (.I0(drqn),
        .I1(\state[2]_i_3_n_0 ),
        .I2(Q[10]),
        .I3(\dma_addr_reg[0][15]_0 [10]),
        .O(\m_obus[addr][10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF690)) 
    \m_obus[addr][11]_i_1 
       (.I0(drqn),
        .I1(\state[2]_i_3_n_0 ),
        .I2(Q[11]),
        .I3(\dma_addr_reg[0][15]_0 [11]),
        .O(\m_obus[addr][11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF690)) 
    \m_obus[addr][12]_i_1 
       (.I0(drqn),
        .I1(\state[2]_i_3_n_0 ),
        .I2(Q[12]),
        .I3(\dma_addr_reg[0][15]_0 [12]),
        .O(\m_obus[addr][12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF690)) 
    \m_obus[addr][13]_i_1 
       (.I0(drqn),
        .I1(\state[2]_i_3_n_0 ),
        .I2(Q[13]),
        .I3(\dma_addr_reg[0][15]_0 [13]),
        .O(\m_obus[addr][13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF690)) 
    \m_obus[addr][14]_i_1 
       (.I0(drqn),
        .I1(\state[2]_i_3_n_0 ),
        .I2(Q[14]),
        .I3(\dma_addr_reg[0][15]_0 [14]),
        .O(\m_obus[addr][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAAAAAAAEAEAAAAA)) 
    \m_obus[addr][15]_i_1 
       (.I0(\m_obus[addr][15]_i_3_n_0 ),
        .I1(\m_obus[addr][15]_i_4_n_0 ),
        .I2(\m_obus[addr][15]_i_5_n_0 ),
        .I3(\m_obus[addr][15]_i_6_n_0 ),
        .I4(cpu_clk_rise),
        .I5(drqn),
        .O(\m_obus[addr][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \m_obus[addr][15]_i_10 
       (.I0(r__0[12]),
        .I1(r__0[13]),
        .I2(\dma_cnt_reg[1][11]_0 [8]),
        .I3(\dma_cnt_reg[1][11]_0 [9]),
        .I4(\dma_cnt_reg[1][11]_0 [1]),
        .I5(\dma_cnt_reg[1][11]_0 [0]),
        .O(\m_obus[addr][15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m_obus[addr][15]_i_11 
       (.I0(\dma_cnt_reg[0][13]_0 [7]),
        .I1(\dma_cnt_reg[0][13]_0 [6]),
        .I2(\dma_cnt_reg[0][13]_0 [9]),
        .I3(\dma_cnt_reg[0][13]_0 [8]),
        .O(\m_obus[addr][15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \m_obus[addr][15]_i_12 
       (.I0(\dma_cnt_reg[0][13]_0 [12]),
        .I1(\dma_cnt_reg[0][13]_0 [13]),
        .I2(\dma_cnt_reg[0][13]_0 [10]),
        .I3(\dma_cnt_reg[0][13]_0 [11]),
        .I4(\dma_cnt_reg[0][13]_0 [1]),
        .I5(\dma_cnt_reg[0][13]_0 [0]),
        .O(\m_obus[addr][15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF690)) 
    \m_obus[addr][15]_i_2 
       (.I0(drqn),
        .I1(\state[2]_i_3_n_0 ),
        .I2(Q[15]),
        .I3(\dma_addr_reg[0][15]_0 [15]),
        .O(\m_obus[addr][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \m_obus[addr][15]_i_3 
       (.I0(\m_obus[addr][15]_i_7_n_0 ),
        .I1(\dma_cnt_reg[3][0]_0 ),
        .I2(state[1]),
        .I3(rst_n),
        .I4(\m_obus[addr][15]_i_8_n_0 ),
        .O(\m_obus[addr][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \m_obus[addr][15]_i_4 
       (.I0(\m_obus[addr][15]_i_9_n_0 ),
        .I1(\dma_cnt_reg[1][11]_0 [3]),
        .I2(\dma_cnt_reg[1][11]_0 [2]),
        .I3(r__0[5]),
        .I4(r__0[4]),
        .I5(\m_obus[addr][15]_i_10_n_0 ),
        .O(\m_obus[addr][15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \m_obus[addr][15]_i_5 
       (.I0(\state[2]_i_3_n_0 ),
        .I1(\state_reg[0]_0 ),
        .I2(\dma_cnt_reg[3][0]_0 ),
        .I3(rst_n),
        .O(\m_obus[addr][15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \m_obus[addr][15]_i_6 
       (.I0(\m_obus[addr][15]_i_11_n_0 ),
        .I1(\dma_cnt_reg[0][13]_0 [3]),
        .I2(\dma_cnt_reg[0][13]_0 [2]),
        .I3(\dma_cnt_reg[0][13]_0 [5]),
        .I4(\dma_cnt_reg[0][13]_0 [4]),
        .I5(\m_obus[addr][15]_i_12_n_0 ),
        .O(\m_obus[addr][15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m_obus[addr][15]_i_7 
       (.I0(state[3]),
        .I1(state[4]),
        .I2(state[5]),
        .I3(state[2]),
        .O(\m_obus[addr][15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \m_obus[addr][15]_i_8 
       (.I0(cpuclk_d),
        .I1(\dma_cnt_reg[0][0]_0 ),
        .I2(state[0]),
        .I3(state[6]),
        .I4(\state[6]_i_3_n_0 ),
        .O(\m_obus[addr][15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m_obus[addr][15]_i_9 
       (.I0(\dma_cnt_reg[1][11]_0 [5]),
        .I1(\dma_cnt_reg[1][11]_0 [4]),
        .I2(\dma_cnt_reg[1][11]_0 [7]),
        .I3(\dma_cnt_reg[1][11]_0 [6]),
        .O(\m_obus[addr][15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF690)) 
    \m_obus[addr][1]_i_1 
       (.I0(drqn),
        .I1(\state[2]_i_3_n_0 ),
        .I2(Q[1]),
        .I3(\dma_addr_reg[0][15]_0 [1]),
        .O(\m_obus[addr][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF690)) 
    \m_obus[addr][2]_i_1 
       (.I0(drqn),
        .I1(\state[2]_i_3_n_0 ),
        .I2(Q[2]),
        .I3(\dma_addr_reg[0][15]_0 [2]),
        .O(\m_obus[addr][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF690)) 
    \m_obus[addr][3]_i_1 
       (.I0(drqn),
        .I1(\state[2]_i_3_n_0 ),
        .I2(Q[3]),
        .I3(\dma_addr_reg[0][15]_0 [3]),
        .O(\m_obus[addr][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF690)) 
    \m_obus[addr][4]_i_1 
       (.I0(drqn),
        .I1(\state[2]_i_3_n_0 ),
        .I2(Q[4]),
        .I3(\dma_addr_reg[0][15]_0 [4]),
        .O(\m_obus[addr][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF690)) 
    \m_obus[addr][5]_i_1 
       (.I0(drqn),
        .I1(\state[2]_i_3_n_0 ),
        .I2(Q[5]),
        .I3(\dma_addr_reg[0][15]_0 [5]),
        .O(\m_obus[addr][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF690)) 
    \m_obus[addr][6]_i_1 
       (.I0(drqn),
        .I1(\state[2]_i_3_n_0 ),
        .I2(Q[6]),
        .I3(\dma_addr_reg[0][15]_0 [6]),
        .O(\m_obus[addr][6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF690)) 
    \m_obus[addr][7]_i_1 
       (.I0(drqn),
        .I1(\state[2]_i_3_n_0 ),
        .I2(Q[7]),
        .I3(\dma_addr_reg[0][15]_0 [7]),
        .O(\m_obus[addr][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF690)) 
    \m_obus[addr][8]_i_1 
       (.I0(drqn),
        .I1(\state[2]_i_3_n_0 ),
        .I2(Q[8]),
        .I3(\dma_addr_reg[0][15]_0 [8]),
        .O(\m_obus[addr][8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF690)) 
    \m_obus[addr][9]_i_1 
       (.I0(drqn),
        .I1(\state[2]_i_3_n_0 ),
        .I2(Q[9]),
        .I3(\dma_addr_reg[0][15]_0 [9]),
        .O(\m_obus[addr][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \m_obus[dmaster][7]_i_1 
       (.I0(\dma_value[7]_i_2_n_0 ),
        .I1(state[3]),
        .I2(rst_n),
        .I3(state[5]),
        .I4(state[4]),
        .I5(\dma_value[7]_i_3_n_0 ),
        .O(\m_obus[dmaster][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFE2)) 
    \m_obus[rdn]_i_1 
       (.I0(\dma_master_bus[rdn] ),
        .I1(m_obus7_out),
        .I2(m_obus),
        .I3(busrq_i_3_n_0),
        .O(\m_obus[rdn]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000C000000800080)) 
    \m_obus[rdn]_i_2 
       (.I0(\dma_value[7]_i_2_n_0 ),
        .I1(\m_obus[rdn]_i_4_n_0 ),
        .I2(state[2]),
        .I3(state[3]),
        .I4(cpu_wait),
        .I5(\state[2]_i_5_n_0 ),
        .O(m_obus7_out));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \m_obus[rdn]_i_3 
       (.I0(\m_obus[rdn]_i_5_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[6]),
        .I4(\state[6]_i_3_n_0 ),
        .O(m_obus));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \m_obus[rdn]_i_4 
       (.I0(\state[6]_i_3_n_0 ),
        .I1(state[6]),
        .I2(state[0]),
        .I3(\dma_cnt_reg[0][0]_0 ),
        .I4(cpuclk_d),
        .I5(state[1]),
        .O(\m_obus[rdn]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \m_obus[rdn]_i_5 
       (.I0(state[3]),
        .I1(state[4]),
        .I2(state[5]),
        .I3(state[2]),
        .O(\m_obus[rdn]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFE2)) 
    \m_obus[wrn]_i_1 
       (.I0(\dma_master_bus[wrn] ),
        .I1(m_obus5_out),
        .I2(m_obus),
        .I3(busrq_i_3_n_0),
        .O(\m_obus[wrn]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000C000000400040)) 
    \m_obus[wrn]_i_2 
       (.I0(\dma_value[7]_i_2_n_0 ),
        .I1(\m_obus[rdn]_i_4_n_0 ),
        .I2(state[2]),
        .I3(state[3]),
        .I4(cpu_wait),
        .I5(\state[2]_i_5_n_0 ),
        .O(m_obus5_out));
  FDRE \m_obus_reg[addr][0] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][0]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [0]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][10] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][10]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [10]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][11] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][11]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [11]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][12] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][12]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [12]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][13] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][13]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [13]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][14] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][14]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [14]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][15] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][15]_i_2_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [15]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][1] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][1]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [1]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][2] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][2]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [2]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][3] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][3]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [3]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][4] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][4]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [4]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][5] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][5]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [5]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][6] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][6]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [6]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][7] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][7]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [7]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][8] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][8]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [8]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][9] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][9]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [9]),
        .R(1'b0));
  FDRE \m_obus_reg[dmaster][0] 
       (.C(masterclk),
        .CE(\m_obus[dmaster][7]_i_1_n_0 ),
        .D(\dma_value_reg_n_0_[0] ),
        .Q(\m_obus_reg[dmaster][7]_0 [0]),
        .R(1'b0));
  FDRE \m_obus_reg[dmaster][1] 
       (.C(masterclk),
        .CE(\m_obus[dmaster][7]_i_1_n_0 ),
        .D(\dma_value_reg_n_0_[1] ),
        .Q(\m_obus_reg[dmaster][7]_0 [1]),
        .R(1'b0));
  FDRE \m_obus_reg[dmaster][2] 
       (.C(masterclk),
        .CE(\m_obus[dmaster][7]_i_1_n_0 ),
        .D(\dma_value_reg_n_0_[2] ),
        .Q(\m_obus_reg[dmaster][7]_0 [2]),
        .R(1'b0));
  FDRE \m_obus_reg[dmaster][3] 
       (.C(masterclk),
        .CE(\m_obus[dmaster][7]_i_1_n_0 ),
        .D(\dma_value_reg_n_0_[3] ),
        .Q(\m_obus_reg[dmaster][7]_0 [3]),
        .R(1'b0));
  FDRE \m_obus_reg[dmaster][4] 
       (.C(masterclk),
        .CE(\m_obus[dmaster][7]_i_1_n_0 ),
        .D(\dma_value_reg_n_0_[4] ),
        .Q(\m_obus_reg[dmaster][7]_0 [4]),
        .R(1'b0));
  FDRE \m_obus_reg[dmaster][5] 
       (.C(masterclk),
        .CE(\m_obus[dmaster][7]_i_1_n_0 ),
        .D(\dma_value_reg_n_0_[5] ),
        .Q(\m_obus_reg[dmaster][7]_0 [5]),
        .R(1'b0));
  FDRE \m_obus_reg[dmaster][6] 
       (.C(masterclk),
        .CE(\m_obus[dmaster][7]_i_1_n_0 ),
        .D(\dma_value_reg_n_0_[6] ),
        .Q(\m_obus_reg[dmaster][7]_0 [6]),
        .R(1'b0));
  FDRE \m_obus_reg[dmaster][7] 
       (.C(masterclk),
        .CE(\m_obus[dmaster][7]_i_1_n_0 ),
        .D(\dma_value_reg_n_0_[7] ),
        .Q(\m_obus_reg[dmaster][7]_0 [7]),
        .R(1'b0));
  FDRE \m_obus_reg[rdn] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\m_obus[rdn]_i_1_n_0 ),
        .Q(\dma_master_bus[rdn] ),
        .R(1'b0));
  FDRE \m_obus_reg[wrn] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\m_obus[wrn]_i_1_n_0 ),
        .Q(\dma_master_bus[wrn] ),
        .R(1'b0));
  FDRE rdn_d_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(\slave_shared_master_bus[rdn] ),
        .Q(rdn_d),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][0]_i_2 
       (.I0(\dma_addr[3][7]_i_3_n_0 ),
        .I1(\dma_addr_reg_n_0_[3][0] ),
        .I2(\dma_addr[3][15]_i_3_n_0 ),
        .I3(\dma_addr_reg_n_0_[3][8] ),
        .I4(\dma_cnt_reg[3]_2 [8]),
        .I5(\s_obus[dslave][5]_i_11_n_0 ),
        .O(\dma_addr_reg[3][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF445044504450)) 
    \s_obus[dslave][0]_i_7 
       (.I0(\m_obus[addr][15]_i_6_n_0 ),
        .I1(\m_obus_reg[addr][15]_0 [3]),
        .I2(\s_obus_reg[dslave][0]_0 [3]),
        .I3(\dma_cnt_reg[3][0]_0 ),
        .I4(\dma_cnt_reg[3]_2 [0]),
        .I5(\s_obus[dslave][5]_i_5_n_0 ),
        .O(\m_obus_reg[addr][3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][1]_i_2 
       (.I0(\dma_addr[3][7]_i_3_n_0 ),
        .I1(\dma_addr_reg_n_0_[3][1] ),
        .I2(\dma_addr[3][15]_i_3_n_0 ),
        .I3(\dma_addr_reg_n_0_[3][9] ),
        .I4(\dma_cnt_reg[3]_2 [9]),
        .I5(\s_obus[dslave][5]_i_11_n_0 ),
        .O(\dma_addr_reg[3][1]_0 ));
  LUT6 #(
    .INIT(64'hFFFF445044504450)) 
    \s_obus[dslave][1]_i_7 
       (.I0(\m_obus[addr][15]_i_4_n_0 ),
        .I1(\m_obus_reg[addr][15]_0 [3]),
        .I2(\s_obus_reg[dslave][0]_0 [3]),
        .I3(\dma_cnt_reg[3][0]_0 ),
        .I4(\dma_cnt_reg[3]_2 [1]),
        .I5(\s_obus[dslave][5]_i_5_n_0 ),
        .O(\m_obus_reg[addr][3]_1 ));
  LUT6 #(
    .INIT(64'hA0A0A0ACA0A0A0A0)) 
    \s_obus[dslave][2]_i_3 
       (.I0(\s_obus_reg[dslave][2]_0 ),
        .I1(\s_obus[dslave][2]_i_8_n_0 ),
        .I2(\dma_cnt_reg[2]_1 [10]),
        .I3(\dma_cnt_reg[2][11]_0 [0]),
        .I4(\dma_cnt_reg[2]_1 [2]),
        .I5(\s_obus[dslave][2]_i_9_n_0 ),
        .O(\dma_cnt_reg[2][10]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][2]_i_6 
       (.I0(\s_obus_reg[dslave][2]_1 ),
        .I1(\dma_addr_reg_n_0_[2][10] ),
        .I2(\s_obus_reg[dslave][4]_2 ),
        .I3(\dma_cnt_reg[2]_1 [2]),
        .I4(\dma_addr_reg_n_0_[3][2] ),
        .I5(\dma_addr[3][7]_i_3_n_0 ),
        .O(\dma_addr_reg[2][10]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][2]_i_7 
       (.I0(\dma_addr[3][15]_i_3_n_0 ),
        .I1(\dma_addr_reg_n_0_[3][10] ),
        .I2(\s_obus[dslave][5]_i_11_n_0 ),
        .I3(\dma_cnt_reg[3]_2 [10]),
        .I4(\dma_cnt_reg[3]_2 [2]),
        .I5(\s_obus[dslave][5]_i_5_n_0 ),
        .O(\dma_addr_reg[3][10]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_obus[dslave][2]_i_8 
       (.I0(\dma_cnt_reg[2]_1 [4]),
        .I1(\dma_cnt_reg[2]_1 [5]),
        .I2(\dma_cnt_reg[2][11]_0 [1]),
        .I3(\dma_cnt_reg[2][11]_0 [2]),
        .I4(\dma_cnt_reg[2][11]_0 [4]),
        .I5(\dma_cnt_reg[2][11]_0 [3]),
        .O(\s_obus[dslave][2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \s_obus[dslave][2]_i_9 
       (.I0(\dma_cnt_reg[2][11]_0 [7]),
        .I1(\dma_cnt_reg[2]_1 [12]),
        .I2(\dma_cnt_reg[2][11]_0 [5]),
        .I3(\dma_cnt_reg[2][11]_0 [6]),
        .I4(\dma_cnt_reg[2]_1 [13]),
        .I5(\master_out[addr] [1]),
        .O(\s_obus[dslave][2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0ACA0A0A0A0)) 
    \s_obus[dslave][3]_i_3 
       (.I0(\s_obus[dslave][5]_i_11_n_0 ),
        .I1(\s_obus[dslave][3]_i_8_n_0 ),
        .I2(\dma_cnt_reg[3]_2 [11]),
        .I3(\dma_cnt_reg[3]_2 [0]),
        .I4(\dma_cnt_reg[3]_2 [3]),
        .I5(\s_obus[dslave][3]_i_9_n_0 ),
        .O(\dma_cnt_reg[3][11]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][3]_i_7 
       (.I0(\dma_addr[3][7]_i_3_n_0 ),
        .I1(\dma_addr_reg_n_0_[3][3] ),
        .I2(\dma_addr[3][15]_i_3_n_0 ),
        .I3(\dma_addr_reg_n_0_[3][11] ),
        .I4(\dma_cnt_reg[3]_2 [3]),
        .I5(\s_obus[dslave][5]_i_5_n_0 ),
        .O(\dma_addr_reg[3][3]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_obus[dslave][3]_i_8 
       (.I0(\dma_cnt_reg[3]_2 [4]),
        .I1(\dma_cnt_reg[3]_2 [5]),
        .I2(\dma_cnt_reg[3]_2 [1]),
        .I3(\dma_cnt_reg[3]_2 [2]),
        .I4(\dma_cnt_reg[3]_2 [7]),
        .I5(\dma_cnt_reg[3]_2 [6]),
        .O(\s_obus[dslave][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \s_obus[dslave][3]_i_9 
       (.I0(\dma_cnt_reg[3]_2 [10]),
        .I1(\dma_cnt_reg[3]_2 [12]),
        .I2(\dma_cnt_reg[3]_2 [8]),
        .I3(\dma_cnt_reg[3]_2 [9]),
        .I4(\dma_cnt_reg[3]_2 [13]),
        .I5(\master_out[addr] [1]),
        .O(\s_obus[dslave][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \s_obus[dslave][4]_i_1 
       (.I0(\s_obus[dslave][4]_i_2_n_0 ),
        .I1(\s_obus_reg[dslave][4]_0 ),
        .I2(\s_obus_reg[dslave][4]_1 ),
        .I3(\dma_cnt_reg[3]_2 [4]),
        .I4(\s_obus[dslave][5]_i_5_n_0 ),
        .I5(\s_obus[dslave][4]_i_5_n_0 ),
        .O(s_obus[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \s_obus[dslave][4]_i_2 
       (.I0(\s_obus_reg[dslave][4]_2 ),
        .I1(\dma_cnt_reg[2]_1 [4]),
        .I2(\s_obus[dslave][4]_i_6_n_0 ),
        .I3(\s_obus_reg[dslave][4]_3 ),
        .I4(\dma_addr_reg_n_0_[2][4] ),
        .I5(\s_obus[dslave][4]_i_7_n_0 ),
        .O(\s_obus[dslave][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][4]_i_5 
       (.I0(\dma_addr[3][7]_i_3_n_0 ),
        .I1(\dma_addr_reg_n_0_[3][4] ),
        .I2(\dma_addr[3][15]_i_3_n_0 ),
        .I3(\dma_addr_reg_n_0_[3][12] ),
        .I4(\dma_cnt_reg[3]_2 [12]),
        .I5(\s_obus[dslave][5]_i_11_n_0 ),
        .O(\s_obus[dslave][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A000C000)) 
    \s_obus[dslave][4]_i_6 
       (.I0(\dma_cnt_reg[2]_1 [12]),
        .I1(\dma_addr_reg_n_0_[2][12] ),
        .I2(\s_obus[dslave][5]_i_2_0 ),
        .I3(first_last__0),
        .I4(\master_out[addr] [0]),
        .I5(\master_out[addr] [1]),
        .O(\s_obus[dslave][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000CA0000000000)) 
    \s_obus[dslave][4]_i_7 
       (.I0(r__0[4]),
        .I1(r__0[12]),
        .I2(first_last__0),
        .I3(\master_out[addr] [0]),
        .I4(\master_out[addr] [1]),
        .I5(\dma_cnt_reg[1][0]_0 ),
        .O(\s_obus[dslave][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \s_obus[dslave][5]_i_1 
       (.I0(\s_obus[dslave][5]_i_2_n_0 ),
        .I1(\s_obus_reg[dslave][5]_0 ),
        .I2(\s_obus_reg[dslave][5]_1 ),
        .I3(\dma_cnt_reg[3]_2 [5]),
        .I4(\s_obus[dslave][5]_i_5_n_0 ),
        .I5(\s_obus[dslave][5]_i_6_n_0 ),
        .O(s_obus[5]));
  LUT6 #(
    .INIT(64'h0000000053035000)) 
    \s_obus[dslave][5]_i_10 
       (.I0(\m_obus_reg[addr][15]_0 [3]),
        .I1(\s_obus_reg[dslave][0]_0 [3]),
        .I2(\dma_cnt_reg[3][0]_0 ),
        .I3(\m_obus_reg[addr][15]_0 [0]),
        .I4(\s_obus_reg[dslave][0]_0 [0]),
        .I5(first_last__0),
        .O(\s_obus[dslave][5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h88A000A088000000)) 
    \s_obus[dslave][5]_i_11 
       (.I0(\s_obus[dslave][5]_i_12_n_0 ),
        .I1(\m_obus_reg[addr][15]_0 [2]),
        .I2(\s_obus_reg[dslave][0]_0 [2]),
        .I3(\dma_cnt_reg[3][0]_0 ),
        .I4(\m_obus_reg[addr][15]_0 [1]),
        .I5(\s_obus_reg[dslave][0]_0 [1]),
        .O(\s_obus[dslave][5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5303500000000000)) 
    \s_obus[dslave][5]_i_12 
       (.I0(\m_obus_reg[addr][15]_0 [3]),
        .I1(\s_obus_reg[dslave][0]_0 [3]),
        .I2(\dma_cnt_reg[3][0]_0 ),
        .I3(\m_obus_reg[addr][15]_0 [0]),
        .I4(\s_obus_reg[dslave][0]_0 [0]),
        .I5(first_last__0),
        .O(\s_obus[dslave][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \s_obus[dslave][5]_i_2 
       (.I0(\s_obus_reg[dslave][4]_2 ),
        .I1(\dma_cnt_reg[2]_1 [5]),
        .I2(\s_obus[dslave][5]_i_7_n_0 ),
        .I3(\s_obus_reg[dslave][4]_3 ),
        .I4(\dma_addr_reg_n_0_[2][5] ),
        .I5(\s_obus[dslave][5]_i_8_n_0 ),
        .O(\s_obus[dslave][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88A000A088000000)) 
    \s_obus[dslave][5]_i_5 
       (.I0(\s_obus[dslave][5]_i_10_n_0 ),
        .I1(\m_obus_reg[addr][15]_0 [2]),
        .I2(\s_obus_reg[dslave][0]_0 [2]),
        .I3(\dma_cnt_reg[3][0]_0 ),
        .I4(\m_obus_reg[addr][15]_0 [1]),
        .I5(\s_obus_reg[dslave][0]_0 [1]),
        .O(\s_obus[dslave][5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][5]_i_6 
       (.I0(\dma_addr[3][7]_i_3_n_0 ),
        .I1(\dma_addr_reg_n_0_[3][5] ),
        .I2(\dma_addr[3][15]_i_3_n_0 ),
        .I3(\dma_addr_reg_n_0_[3][13] ),
        .I4(\dma_cnt_reg[3]_2 [13]),
        .I5(\s_obus[dslave][5]_i_11_n_0 ),
        .O(\s_obus[dslave][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A000C000)) 
    \s_obus[dslave][5]_i_7 
       (.I0(\dma_cnt_reg[2]_1 [13]),
        .I1(\dma_addr_reg_n_0_[2][13] ),
        .I2(\s_obus[dslave][5]_i_2_0 ),
        .I3(first_last__0),
        .I4(\master_out[addr] [0]),
        .I5(\master_out[addr] [1]),
        .O(\s_obus[dslave][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000CA0000000000)) 
    \s_obus[dslave][5]_i_8 
       (.I0(r__0[5]),
        .I1(r__0[13]),
        .I2(first_last__0),
        .I3(\master_out[addr] [0]),
        .I4(\master_out[addr] [1]),
        .I5(\dma_cnt_reg[1][0]_0 ),
        .O(\s_obus[dslave][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][6]_i_3 
       (.I0(\dma_addr[3][7]_i_3_n_0 ),
        .I1(\dma_addr_reg_n_0_[3][6] ),
        .I2(\dma_addr[3][15]_i_3_n_0 ),
        .I3(\dma_addr_reg_n_0_[3][14] ),
        .I4(\dma_cnt_reg[3]_2 [6]),
        .I5(\s_obus[dslave][5]_i_5_n_0 ),
        .O(\dma_addr_reg[3][6]_0 ));
  LUT5 #(
    .INIT(32'h47000000)) 
    \s_obus[dslave][7]_i_1 
       (.I0(\dma_master_bus[rdn] ),
        .I1(\dma_cnt_reg[3][0]_0 ),
        .I2(rd_n),
        .I3(rst_n),
        .I4(\s_obus[dslave][7]_i_3_n_0 ),
        .O(\s_obus[dslave][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \s_obus[dslave][7]_i_3 
       (.I0(cpuclk_d),
        .I1(\dma_cnt_reg[0][0]_0 ),
        .I2(\s_obus_reg[dslave][0]_1 ),
        .I3(state[0]),
        .I4(state[6]),
        .I5(\state[0]_i_3_n_0 ),
        .O(\s_obus[dslave][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][7]_i_5 
       (.I0(\dma_addr[3][7]_i_3_n_0 ),
        .I1(\dma_addr_reg_n_0_[3][7] ),
        .I2(\dma_addr[3][15]_i_3_n_0 ),
        .I3(\dma_addr_reg_n_0_[3][15] ),
        .I4(\dma_cnt_reg[3]_2 [7]),
        .I5(\s_obus[dslave][5]_i_5_n_0 ),
        .O(\dma_addr_reg[3][7]_0 ));
  FDRE \s_obus_reg[dslave][0] 
       (.C(masterclk),
        .CE(\s_obus[dslave][7]_i_1_n_0 ),
        .D(D[0]),
        .Q(\s_obus_reg[dslave][7]_0 [0]),
        .R(1'b0));
  FDRE \s_obus_reg[dslave][1] 
       (.C(masterclk),
        .CE(\s_obus[dslave][7]_i_1_n_0 ),
        .D(D[1]),
        .Q(\s_obus_reg[dslave][7]_0 [1]),
        .R(1'b0));
  FDRE \s_obus_reg[dslave][2] 
       (.C(masterclk),
        .CE(\s_obus[dslave][7]_i_1_n_0 ),
        .D(D[2]),
        .Q(\s_obus_reg[dslave][7]_0 [2]),
        .R(1'b0));
  FDRE \s_obus_reg[dslave][3] 
       (.C(masterclk),
        .CE(\s_obus[dslave][7]_i_1_n_0 ),
        .D(D[3]),
        .Q(\s_obus_reg[dslave][7]_0 [3]),
        .R(1'b0));
  FDRE \s_obus_reg[dslave][4] 
       (.C(masterclk),
        .CE(\s_obus[dslave][7]_i_1_n_0 ),
        .D(s_obus[4]),
        .Q(\s_obus_reg[dslave][7]_0 [4]),
        .R(1'b0));
  FDRE \s_obus_reg[dslave][5] 
       (.C(masterclk),
        .CE(\s_obus[dslave][7]_i_1_n_0 ),
        .D(s_obus[5]),
        .Q(\s_obus_reg[dslave][7]_0 [5]),
        .R(1'b0));
  FDRE \s_obus_reg[dslave][6] 
       (.C(masterclk),
        .CE(\s_obus[dslave][7]_i_1_n_0 ),
        .D(D[4]),
        .Q(\s_obus_reg[dslave][7]_0 [6]),
        .R(1'b0));
  FDRE \s_obus_reg[dslave][7] 
       (.C(masterclk),
        .CE(\s_obus[dslave][7]_i_1_n_0 ),
        .D(D[5]),
        .Q(\s_obus_reg[dslave][7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF2AFF2AFFFFFF2A)) 
    \state[0]_i_1 
       (.I0(state[0]),
        .I1(\state[1]_i_2_n_0 ),
        .I2(\state_reg[0]_0 ),
        .I3(\state[0]_i_2_n_0 ),
        .I4(state[6]),
        .I5(\state[2]_i_4_n_0 ),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEE0FFF0FFF0FFF0F)) 
    \state[0]_i_2 
       (.I0(\state[0]_i_3_n_0 ),
        .I1(state[0]),
        .I2(\state[6]_i_3_n_0 ),
        .I3(state[6]),
        .I4(\dma_cnt_reg[3][0]_0 ),
        .I5(\state_reg[0]_0 ),
        .O(\state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[0]_i_3 
       (.I0(state[2]),
        .I1(state[5]),
        .I2(state[4]),
        .I3(state[3]),
        .I4(state[1]),
        .O(\state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000000800000)) 
    \state[1]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(state[0]),
        .I2(\state[1]_i_2_n_0 ),
        .I3(state[6]),
        .I4(\state[6]_i_3_n_0 ),
        .I5(\state[1]_i_3_n_0 ),
        .O(\state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \state[1]_i_2 
       (.I0(\m_obus[addr][15]_i_4_n_0 ),
        .I1(drqn),
        .I2(\m_obus[addr][15]_i_6_n_0 ),
        .O(\state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[1]_i_3 
       (.I0(state[1]),
        .I1(\dma_cnt_reg[3][0]_0 ),
        .O(\state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4040F04040404040)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(state[1]),
        .I2(\dma_cnt_reg[3][0]_0 ),
        .I3(\state_reg[0]_0 ),
        .I4(\state[2]_i_3_n_0 ),
        .I5(\state[2]_i_4_n_0 ),
        .O(\state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \state[2]_i_2 
       (.I0(state[6]),
        .I1(\state[6]_i_3_n_0 ),
        .O(\state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \state[2]_i_3 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(\state[2]_i_5_n_0 ),
        .I3(state[3]),
        .I4(state[1]),
        .I5(state[6]),
        .O(\state[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \state[2]_i_4 
       (.I0(\m_obus[addr][15]_i_6_n_0 ),
        .I1(drqn),
        .I2(\m_obus[addr][15]_i_4_n_0 ),
        .O(\state[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \state[2]_i_5 
       (.I0(state[4]),
        .I1(state[5]),
        .O(\state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \state[3]_i_1 
       (.I0(state[2]),
        .I1(\state[6]_i_3_n_0 ),
        .I2(state[6]),
        .O(\state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \state[4]_i_1 
       (.I0(state[3]),
        .I1(\state[6]_i_3_n_0 ),
        .I2(state[6]),
        .O(\state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00005400)) 
    \state[5]_i_1 
       (.I0(cpu_wait),
        .I1(state[4]),
        .I2(state[5]),
        .I3(\state[6]_i_3_n_0 ),
        .I4(state[6]),
        .O(\state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h0000A800)) 
    \state[6]_i_2 
       (.I0(cpu_wait),
        .I1(state[4]),
        .I2(state[5]),
        .I3(\state[6]_i_3_n_0 ),
        .I4(state[6]),
        .O(\state[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \state[6]_i_3 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[3]),
        .I4(state[4]),
        .I5(state[5]),
        .O(\state[6]_i_3_n_0 ));
  FDSE \state_reg[0] 
       (.C(masterclk),
        .CE(cpu_clk_rise),
        .D(\state[0]_i_1_n_0 ),
        .Q(state[0]),
        .S(clear));
  FDRE \state_reg[1] 
       (.C(masterclk),
        .CE(cpu_clk_rise),
        .D(\state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(clear));
  FDRE \state_reg[2] 
       (.C(masterclk),
        .CE(cpu_clk_rise),
        .D(\state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(clear));
  FDRE \state_reg[3] 
       (.C(masterclk),
        .CE(cpu_clk_rise),
        .D(\state[3]_i_1_n_0 ),
        .Q(state[3]),
        .R(clear));
  FDRE \state_reg[4] 
       (.C(masterclk),
        .CE(cpu_clk_rise),
        .D(\state[4]_i_1_n_0 ),
        .Q(state[4]),
        .R(clear));
  FDRE \state_reg[5] 
       (.C(masterclk),
        .CE(cpu_clk_rise),
        .D(\state[5]_i_1_n_0 ),
        .Q(state[5]),
        .R(clear));
  FDRE \state_reg[6] 
       (.C(masterclk),
        .CE(cpu_clk_rise),
        .D(\state[6]_i_2_n_0 ),
        .Q(state[6]),
        .R(clear));
  FDRE wrn_d_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(\slave_shared_master_bus[wrn] ),
        .Q(wrn_d),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "obj_7c_rom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "obj_7c_rom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_obj_7c_rom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [10:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [7:0]douta;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [7:0]NLW_U0_doutb_UNCONNECTED;
  wire [10:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [10:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "11" *) 
  (* C_ADDRB_WIDTH = "11" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.2196 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "obj_7c_rom.mem" *) 
  (* C_INIT_FILE_NAME = "obj_7c_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "2048" *) 
  (* C_READ_DEPTH_B = "2048" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "2048" *) 
  (* C_WRITE_DEPTH_B = "2048" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[7:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[10:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[10:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "obj_7d_rom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "obj_7d_rom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_obj_7d_rom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [10:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [7:0]douta;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [7:0]NLW_U0_doutb_UNCONNECTED;
  wire [10:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [10:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "11" *) 
  (* C_ADDRB_WIDTH = "11" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.2196 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "obj_7d_rom.mem" *) 
  (* C_INIT_FILE_NAME = "obj_7d_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "2048" *) 
  (* C_READ_DEPTH_B = "2048" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "2048" *) 
  (* C_WRITE_DEPTH_B = "2048" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[7:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[10:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[10:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "obj_7e_rom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "obj_7e_rom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_obj_7e_rom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [10:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [7:0]douta;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [7:0]NLW_U0_doutb_UNCONNECTED;
  wire [10:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [10:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "11" *) 
  (* C_ADDRB_WIDTH = "11" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.2196 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "obj_7e_rom.mem" *) 
  (* C_INIT_FILE_NAME = "obj_7e_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "2048" *) 
  (* C_READ_DEPTH_B = "2048" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "2048" *) 
  (* C_WRITE_DEPTH_B = "2048" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[7:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[10:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[10:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "obj_7f_rom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "obj_7f_rom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_obj_7f_rom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [10:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [7:0]douta;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [7:0]NLW_U0_doutb_UNCONNECTED;
  wire [10:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [10:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "11" *) 
  (* C_ADDRB_WIDTH = "11" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.2196 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "obj_7f_rom.mem" *) 
  (* C_INIT_FILE_NAME = "obj_7f_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "2048" *) 
  (* C_READ_DEPTH_B = "2048" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "2048" *) 
  (* C_WRITE_DEPTH_B = "2048" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[7:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[10:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[10:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "palette_2e_prom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "palette_2e_prom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_palette_2e_prom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [3:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [3:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.210399 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "palette_2e_prom.mem" *) 
  (* C_INIT_FILE_NAME = "palette_2e_prom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "4" *) 
  (* C_READ_WIDTH_B = "4" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "4" *) 
  (* C_WRITE_WIDTH_B = "4" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[3:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[3:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "palette_2f_prom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "palette_2f_prom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_palette_2f_prom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [3:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [3:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.210399 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "palette_2f_prom.mem" *) 
  (* C_INIT_FILE_NAME = "palette_2f_prom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "4" *) 
  (* C_READ_WIDTH_B = "4" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "4" *) 
  (* C_WRITE_WIDTH_B = "4" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[3:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[3:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "paletter" *) 
module dkong_dkong_system_wrapper_0_0_paletter
   (flip_ena_reg,
    flip_ena_reg_0,
    r_sig,
    g_sig,
    b_sig,
    masterclk,
    addra,
    clear,
    cmpblk2,
    rst_n,
    prom_2e_i_8,
    Q,
    cmpblk2_d_reg_0);
  output flip_ena_reg;
  output flip_ena_reg_0;
  output [2:0]r_sig;
  output [2:0]g_sig;
  output [1:0]b_sig;
  input masterclk;
  input [7:0]addra;
  input clear;
  input cmpblk2;
  input rst_n;
  input prom_2e_i_8;
  input [2:0]Q;
  input [2:0]cmpblk2_d_reg_0;

  wire [2:0]Q;
  wire [7:0]addra;
  wire [1:0]b_sig;
  wire clear;
  wire cmpblk2;
  wire cmpblk2_d;
  wire cmpblk2_d_i_1_n_0;
  wire [2:0]cmpblk2_d_reg_0;
  wire flip_ena_reg;
  wire flip_ena_reg_0;
  wire [2:0]g_sig;
  wire masterclk;
  wire [7:0]palette_out;
  wire prom_2e_i_8;
  wire [2:0]r_sig;
  wire \r_sig[2]_i_1_n_0 ;
  wire rst_n;

  FDRE \b_sig_reg[0] 
       (.C(masterclk),
        .CE(Q[0]),
        .D(palette_out[0]),
        .Q(b_sig[0]),
        .R(\r_sig[2]_i_1_n_0 ));
  FDRE \b_sig_reg[1] 
       (.C(masterclk),
        .CE(Q[0]),
        .D(palette_out[1]),
        .Q(b_sig[1]),
        .R(\r_sig[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    cmpblk2_d_i_1
       (.I0(cmpblk2),
        .I1(cmpblk2_d_reg_0[2]),
        .I2(cmpblk2_d_reg_0[1]),
        .I3(cmpblk2_d_reg_0[0]),
        .I4(Q[0]),
        .I5(cmpblk2_d),
        .O(cmpblk2_d_i_1_n_0));
  FDSE cmpblk2_d_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(cmpblk2_d_i_1_n_0),
        .Q(cmpblk2_d),
        .S(clear));
  FDRE \g_sig_reg[0] 
       (.C(masterclk),
        .CE(Q[0]),
        .D(palette_out[2]),
        .Q(g_sig[0]),
        .R(\r_sig[2]_i_1_n_0 ));
  FDRE \g_sig_reg[1] 
       (.C(masterclk),
        .CE(Q[0]),
        .D(palette_out[3]),
        .Q(g_sig[1]),
        .R(\r_sig[2]_i_1_n_0 ));
  FDRE \g_sig_reg[2] 
       (.C(masterclk),
        .CE(Q[0]),
        .D(palette_out[4]),
        .Q(g_sig[2]),
        .R(\r_sig[2]_i_1_n_0 ));
  (* CHECK_LICENSE_TYPE = "palette_2e_prom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_palette_2e_prom prom_2e
       (.addra(addra),
        .clka(masterclk),
        .douta(palette_out[3:0]),
        .ena(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h6)) 
    prom_2e_i_11
       (.I0(prom_2e_i_8),
        .I1(Q[2]),
        .O(flip_ena_reg));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h6)) 
    prom_2e_i_12
       (.I0(prom_2e_i_8),
        .I1(Q[1]),
        .O(flip_ena_reg_0));
  (* CHECK_LICENSE_TYPE = "palette_2f_prom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_palette_2f_prom prom_2f
       (.addra(addra),
        .clka(masterclk),
        .douta(palette_out[7:4]),
        .ena(1'b1));
  LUT3 #(
    .INIT(8'h8F)) 
    \r_sig[2]_i_1 
       (.I0(cmpblk2_d),
        .I1(cmpblk2),
        .I2(rst_n),
        .O(\r_sig[2]_i_1_n_0 ));
  FDRE \r_sig_reg[0] 
       (.C(masterclk),
        .CE(Q[0]),
        .D(palette_out[5]),
        .Q(r_sig[0]),
        .R(\r_sig[2]_i_1_n_0 ));
  FDRE \r_sig_reg[1] 
       (.C(masterclk),
        .CE(Q[0]),
        .D(palette_out[6]),
        .Q(r_sig[1]),
        .R(\r_sig[2]_i_1_n_0 ));
  FDRE \r_sig_reg[2] 
       (.C(masterclk),
        .CE(Q[0]),
        .D(palette_out[7]),
        .Q(r_sig[2]),
        .R(\r_sig[2]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "program_rom_wrapper" *) 
module dkong_dkong_system_wrapper_0_0_program_rom_wrapper
   (doutprogrom,
    doutb,
    clkprogrom,
    enprogrom,
    weprogrom,
    addrprogrom,
    dinprogrom,
    masterclk,
    debug_enables,
    addrb);
  output [7:0]doutprogrom;
  output [7:0]doutb;
  input clkprogrom;
  input enprogrom;
  input weprogrom;
  input [13:0]addrprogrom;
  input [7:0]dinprogrom;
  input masterclk;
  input [0:0]debug_enables;
  input [13:0]addrb;

  wire [13:0]addrb;
  wire [13:0]addrprogrom;
  wire clkprogrom;
  wire [0:0]debug_enables;
  wire [7:0]dinprogrom;
  wire [7:0]doutb;
  wire [7:0]doutprogrom;
  wire enprogrom;
  wire masterclk;
  wire weprogrom;

  (* CHECK_LICENSE_TYPE = "cpu_program_rom_dp,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_cpu_program_rom_dp inst
       (.addra(addrprogrom),
        .addrb(addrb),
        .clka(clkprogrom),
        .clkb(masterclk),
        .dina(dinprogrom),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(doutprogrom),
        .doutb(doutb),
        .ena(enprogrom),
        .enb(debug_enables),
        .wea(weprogrom),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "ram" *) 
module dkong_dkong_system_wrapper_0_0_ram
   (outreg0_out,
    masterclk,
    mem_reg_0,
    outreg,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [7:0]outreg0_out;
  input masterclk;
  input mem_reg_0;
  input outreg;
  input [11:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEA;

  wire [11:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [0:0]WEA;
  wire masterclk;
  wire mem_reg_0;
  wire outreg;
  wire [7:0]outreg0_out;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "cpu_ram/ram_imp/mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg
       (.ADDRARDADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(masterclk),
        .CLKBWRCLK(masterclk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[31:8],outreg0_out}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(mem_reg_0),
        .ENBWREN(outreg),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "ram" *) 
module dkong_dkong_system_wrapper_0_0_ram__parameterized0
   (addra,
    flip_ena_reg,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    \htiming_reg[9] ,
    masterclk,
    tileram_ena,
    \master_out[dmaster] ,
    WEA,
    D,
    bus_sel,
    outreg0_out,
    doutb,
    mem_reg_8,
    Q,
    mem_reg_9,
    addrb,
    mem_reg_10,
    A,
    mem_reg_11,
    mem_reg_12);
  output [7:0]addra;
  output [7:0]flip_ena_reg;
  output mem_reg_0;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  output mem_reg_4;
  output mem_reg_5;
  output mem_reg_6;
  output mem_reg_7;
  output \htiming_reg[9] ;
  input masterclk;
  input tileram_ena;
  input [7:0]\master_out[dmaster] ;
  input [0:0]WEA;
  input [7:0]D;
  input [1:0]bus_sel;
  input [7:0]outreg0_out;
  input [7:0]doutb;
  input mem_reg_8;
  input [5:0]Q;
  input mem_reg_9;
  input [5:0]addrb;
  input [3:0]mem_reg_10;
  input [3:0]A;
  input mem_reg_11;
  input [4:0]mem_reg_12;

  wire [3:0]A;
  wire [7:0]D;
  wire [5:0]Q;
  wire [0:0]WEA;
  wire [6:5]addr;
  wire [7:0]addra;
  wire [5:0]addrb;
  wire [1:0]bus_sel;
  wire [7:0]doutb;
  wire [7:0]flip_ena_reg;
  wire \htiming_reg[9] ;
  wire [7:0]\master_out[dmaster] ;
  wire masterclk;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [3:0]mem_reg_10;
  wire mem_reg_11;
  wire [4:0]mem_reg_12;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire [7:0]outreg0_out;
  wire tileram_ena;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \debug_dslave[0]_INST_0_i_1 
       (.I0(addra[0]),
        .I1(D[0]),
        .I2(bus_sel[1]),
        .I3(outreg0_out[0]),
        .I4(bus_sel[0]),
        .I5(doutb[0]),
        .O(mem_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \debug_dslave[1]_INST_0_i_1 
       (.I0(addra[1]),
        .I1(D[1]),
        .I2(bus_sel[1]),
        .I3(outreg0_out[1]),
        .I4(bus_sel[0]),
        .I5(doutb[1]),
        .O(mem_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \debug_dslave[2]_INST_0_i_1 
       (.I0(addra[2]),
        .I1(D[2]),
        .I2(bus_sel[1]),
        .I3(outreg0_out[2]),
        .I4(bus_sel[0]),
        .I5(doutb[2]),
        .O(mem_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \debug_dslave[3]_INST_0_i_1 
       (.I0(addra[3]),
        .I1(D[3]),
        .I2(bus_sel[1]),
        .I3(outreg0_out[3]),
        .I4(bus_sel[0]),
        .I5(doutb[3]),
        .O(mem_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \debug_dslave[4]_INST_0_i_1 
       (.I0(addra[4]),
        .I1(D[4]),
        .I2(bus_sel[1]),
        .I3(outreg0_out[4]),
        .I4(bus_sel[0]),
        .I5(doutb[4]),
        .O(mem_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \debug_dslave[5]_INST_0_i_3 
       (.I0(addra[5]),
        .I1(D[5]),
        .I2(bus_sel[1]),
        .I3(outreg0_out[5]),
        .I4(bus_sel[0]),
        .I5(doutb[5]),
        .O(mem_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \debug_dslave[6]_INST_0_i_1 
       (.I0(addra[6]),
        .I1(D[6]),
        .I2(bus_sel[1]),
        .I3(outreg0_out[6]),
        .I4(bus_sel[0]),
        .I5(doutb[6]),
        .O(mem_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \debug_dslave[7]_INST_0_i_2 
       (.I0(addra[7]),
        .I1(D[7]),
        .I2(bus_sel[1]),
        .I3(outreg0_out[7]),
        .I4(bus_sel[0]),
        .I5(doutb[7]),
        .O(mem_reg_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "tile/tileram/mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    mem_reg
       (.ADDRARDADDR({flip_ena_reg[7:5],addr,flip_ena_reg[4:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(masterclk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\master_out[dmaster] }),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],addra}),
        .DOBDO(NLW_mem_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(tileram_ena),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h6F606F606F6F6060)) 
    mem_reg_i_2__0
       (.I0(mem_reg_8),
        .I1(mem_reg_12[1]),
        .I2(\htiming_reg[9] ),
        .I3(mem_reg_10[2]),
        .I4(A[2]),
        .I5(mem_reg_11),
        .O(addr[6]));
  LUT6 #(
    .INIT(64'h6F606F606F6F6060)) 
    mem_reg_i_3__0
       (.I0(mem_reg_8),
        .I1(mem_reg_12[0]),
        .I2(\htiming_reg[9] ),
        .I3(mem_reg_10[1]),
        .I4(A[1]),
        .I5(mem_reg_11),
        .O(addr[5]));
  LUT6 #(
    .INIT(64'h6F606F606F6F6060)) 
    prom_2n_i_1
       (.I0(mem_reg_8),
        .I1(mem_reg_12[4]),
        .I2(\htiming_reg[9] ),
        .I3(mem_reg_10[3]),
        .I4(A[3]),
        .I5(mem_reg_11),
        .O(flip_ena_reg[7]));
  LUT5 #(
    .INIT(32'hFFF60006)) 
    prom_2n_i_2
       (.I0(mem_reg_8),
        .I1(mem_reg_12[3]),
        .I2(Q[5]),
        .I3(mem_reg_9),
        .I4(addrb[5]),
        .O(flip_ena_reg[6]));
  LUT5 #(
    .INIT(32'hFFF60006)) 
    prom_2n_i_3
       (.I0(mem_reg_8),
        .I1(mem_reg_12[2]),
        .I2(Q[5]),
        .I3(mem_reg_9),
        .I4(addrb[4]),
        .O(flip_ena_reg[5]));
  LUT6 #(
    .INIT(64'h6F606F606F6F6060)) 
    prom_2n_i_4
       (.I0(mem_reg_8),
        .I1(Q[4]),
        .I2(\htiming_reg[9] ),
        .I3(mem_reg_10[0]),
        .I4(A[0]),
        .I5(mem_reg_11),
        .O(flip_ena_reg[4]));
  LUT5 #(
    .INIT(32'hFFF60006)) 
    prom_2n_i_5
       (.I0(mem_reg_8),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(mem_reg_9),
        .I4(addrb[3]),
        .O(flip_ena_reg[3]));
  LUT5 #(
    .INIT(32'hFFF60006)) 
    prom_2n_i_6
       (.I0(mem_reg_8),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(mem_reg_9),
        .I4(addrb[2]),
        .O(flip_ena_reg[2]));
  LUT5 #(
    .INIT(32'hFFF60006)) 
    prom_2n_i_7
       (.I0(mem_reg_8),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(mem_reg_9),
        .I4(addrb[1]),
        .O(flip_ena_reg[1]));
  LUT5 #(
    .INIT(32'hFFF60006)) 
    prom_2n_i_8
       (.I0(mem_reg_8),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(mem_reg_9),
        .I4(addrb[0]),
        .O(flip_ena_reg[0]));
  LUT2 #(
    .INIT(4'h1)) 
    prom_2n_i_9
       (.I0(Q[5]),
        .I1(mem_reg_9),
        .O(\htiming_reg[9] ));
endmodule

(* ORIG_REF_NAME = "ram" *) 
module dkong_dkong_system_wrapper_0_0_ram__parameterized0_0
   (D,
    masterclk,
    ADDRARDADDR,
    \master_out[dmaster] ,
    mem_reg_0);
  output [7:0]D;
  input masterclk;
  input [9:0]ADDRARDADDR;
  input [7:0]\master_out[dmaster] ;
  input [0:0]mem_reg_0;

  wire [9:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]\master_out[dmaster] ;
  wire masterclk;
  wire [0:0]mem_reg_0;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "sprite/objram/mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    mem_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(masterclk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\master_out[dmaster] }),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],D}),
        .DOBDO(NLW_mem_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({mem_reg_0,mem_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "ram" *) 
module dkong_dkong_system_wrapper_0_0_ram__parameterized1
   (outreg,
    DI,
    D,
    \outreg_reg[6]_0 ,
    S,
    stop_sprite_output_reg,
    scratch_wr,
    scratch_din_reg,
    \vtiming_fc_reg[3] ,
    Q,
    \sprite_vpos_reg[3] ,
    \linebuf_addr_reg[0] ,
    \linebuf_addr_reg[7] ,
    \linebuf_addr_reg[4] ,
    \linebuf_addr_reg[5] ,
    \sprite_vpos_reg[7] ,
    stop_sprite_output_reg_0,
    E,
    rst_n,
    do_scratch_write,
    scratch_wr_d_reg,
    scratch_wr_d_reg_0,
    masterclk,
    \outreg_reg[7]_0 );
  output [7:0]outreg;
  output [0:0]DI;
  output [7:0]D;
  output [2:0]\outreg_reg[6]_0 ;
  output [3:0]S;
  output stop_sprite_output_reg;
  output scratch_wr;
  output [0:0]scratch_din_reg;
  output [3:0]\vtiming_fc_reg[3] ;
  input [7:0]Q;
  input \sprite_vpos_reg[3] ;
  input \linebuf_addr_reg[0] ;
  input [7:0]\linebuf_addr_reg[7] ;
  input \linebuf_addr_reg[4] ;
  input \linebuf_addr_reg[5] ;
  input [7:0]\sprite_vpos_reg[7] ;
  input stop_sprite_output_reg_0;
  input [0:0]E;
  input rst_n;
  input do_scratch_write;
  input [2:0]scratch_wr_d_reg;
  input [7:0]scratch_wr_d_reg_0;
  input masterclk;
  input [7:0]\outreg_reg[7]_0 ;

  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire do_scratch_write;
  wire \linebuf_addr[1]_i_2_n_0 ;
  wire \linebuf_addr[2]_i_2_n_0 ;
  wire \linebuf_addr[5]_i_2_n_0 ;
  wire \linebuf_addr[6]_i_2_n_0 ;
  wire \linebuf_addr[7]_i_3_n_0 ;
  wire \linebuf_addr_reg[0] ;
  wire \linebuf_addr_reg[4] ;
  wire \linebuf_addr_reg[5] ;
  wire [7:0]\linebuf_addr_reg[7] ;
  wire masterclk;
  wire mem_reg_0_63_0_0_i_2_n_0;
  wire mem_reg_0_63_0_0_i_3_n_0;
  wire mem_reg_0_63_0_0_i_4_n_0;
  wire mem_reg_0_63_0_0_i_5_n_0;
  wire mem_reg_0_63_0_0_i_6_n_0;
  wire mem_reg_0_63_0_0_i_7_n_0;
  wire mem_reg_0_63_0_0_i_8_n_0;
  wire mem_reg_0_63_8_8_i_2_n_0;
  wire [7:0]outreg;
  wire [8:0]outreg0;
  wire [2:0]\outreg_reg[6]_0 ;
  wire [7:0]\outreg_reg[7]_0 ;
  wire rst_n;
  wire [0:0]scratch_din_reg;
  wire [8:8]scratch_dout;
  wire scratch_wr;
  wire [2:0]scratch_wr_d_reg;
  wire [7:0]scratch_wr_d_reg_0;
  wire \sprite_vpos_reg[3] ;
  wire [7:0]\sprite_vpos_reg[7] ;
  wire stop_sprite_output_reg;
  wire stop_sprite_output_reg_0;
  wire [3:0]\vtiming_fc_reg[3] ;

  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \linebuf_addr[0]_i_1 
       (.I0(outreg[0]),
        .I1(\linebuf_addr_reg[0] ),
        .I2(\linebuf_addr_reg[7] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \linebuf_addr[1]_i_1 
       (.I0(\linebuf_addr[1]_i_2_n_0 ),
        .I1(\linebuf_addr_reg[0] ),
        .I2(\linebuf_addr_reg[7] [0]),
        .I3(\linebuf_addr_reg[7] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hAA9A)) 
    \linebuf_addr[1]_i_2 
       (.I0(outreg[1]),
        .I1(Q[1]),
        .I2(\sprite_vpos_reg[3] ),
        .I3(Q[0]),
        .O(\linebuf_addr[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \linebuf_addr[2]_i_1 
       (.I0(\linebuf_addr[2]_i_2_n_0 ),
        .I1(\linebuf_addr_reg[0] ),
        .I2(\linebuf_addr_reg[7] [2]),
        .I3(\linebuf_addr_reg[7] [0]),
        .I4(\linebuf_addr_reg[7] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hFFDF0020)) 
    \linebuf_addr[2]_i_2 
       (.I0(outreg[1]),
        .I1(Q[0]),
        .I2(\sprite_vpos_reg[3] ),
        .I3(Q[1]),
        .I4(outreg[2]),
        .O(\linebuf_addr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \linebuf_addr[3]_i_1 
       (.I0(DI),
        .I1(\linebuf_addr_reg[0] ),
        .I2(\linebuf_addr_reg[7] [3]),
        .I3(\linebuf_addr_reg[7] [1]),
        .I4(\linebuf_addr_reg[7] [0]),
        .I5(\linebuf_addr_reg[7] [2]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h6F60606F)) 
    \linebuf_addr[4]_i_1 
       (.I0(outreg[4]),
        .I1(\linebuf_addr[5]_i_2_n_0 ),
        .I2(\linebuf_addr_reg[0] ),
        .I3(\linebuf_addr_reg[4] ),
        .I4(\linebuf_addr_reg[7] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h9A009AFF9AFF9A00)) 
    \linebuf_addr[5]_i_1 
       (.I0(outreg[5]),
        .I1(outreg[4]),
        .I2(\linebuf_addr[5]_i_2_n_0 ),
        .I3(\linebuf_addr_reg[0] ),
        .I4(\linebuf_addr_reg[7] [5]),
        .I5(\linebuf_addr_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h5545555555555555)) 
    \linebuf_addr[5]_i_2 
       (.I0(outreg[3]),
        .I1(Q[1]),
        .I2(\sprite_vpos_reg[3] ),
        .I3(Q[0]),
        .I4(outreg[1]),
        .I5(outreg[2]),
        .O(\linebuf_addr[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \linebuf_addr[6]_i_1 
       (.I0(\linebuf_addr[6]_i_2_n_0 ),
        .I1(\linebuf_addr_reg[0] ),
        .I2(\linebuf_addr_reg[7] [6]),
        .I3(\linebuf_addr_reg[5] ),
        .I4(\linebuf_addr_reg[7] [5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hAA9A)) 
    \linebuf_addr[6]_i_2 
       (.I0(outreg[6]),
        .I1(outreg[5]),
        .I2(\linebuf_addr[5]_i_2_n_0 ),
        .I3(outreg[4]),
        .O(\linebuf_addr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \linebuf_addr[7]_i_2 
       (.I0(\linebuf_addr[7]_i_3_n_0 ),
        .I1(\linebuf_addr_reg[0] ),
        .I2(\linebuf_addr_reg[7] [7]),
        .I3(\linebuf_addr_reg[7] [5]),
        .I4(\linebuf_addr_reg[5] ),
        .I5(\linebuf_addr_reg[7] [6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hAAAAA9AA)) 
    \linebuf_addr[7]_i_3 
       (.I0(outreg[7]),
        .I1(outreg[6]),
        .I2(outreg[4]),
        .I3(\linebuf_addr[5]_i_2_n_0 ),
        .I4(outreg[5]),
        .O(\linebuf_addr[7]_i_3_n_0 ));
  RAM64X1S mem_reg_0_63_0_0
       (.A0(mem_reg_0_63_0_0_i_2_n_0),
        .A1(mem_reg_0_63_0_0_i_3_n_0),
        .A2(mem_reg_0_63_0_0_i_4_n_0),
        .A3(mem_reg_0_63_0_0_i_5_n_0),
        .A4(mem_reg_0_63_0_0_i_6_n_0),
        .A5(mem_reg_0_63_0_0_i_7_n_0),
        .D(\outreg_reg[7]_0 [0]),
        .O(outreg0[0]),
        .WCLK(masterclk),
        .WE(scratch_wr));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    mem_reg_0_63_0_0_i_1
       (.I0(Q[7]),
        .I1(do_scratch_write),
        .I2(scratch_wr_d_reg[0]),
        .I3(mem_reg_0_63_0_0_i_8_n_0),
        .I4(scratch_wr_d_reg_0[6]),
        .I5(scratch_wr_d_reg_0[7]),
        .O(scratch_wr));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_2
       (.I0(Q[0]),
        .I1(Q[7]),
        .I2(scratch_wr_d_reg_0[0]),
        .O(mem_reg_0_63_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_3
       (.I0(Q[1]),
        .I1(Q[7]),
        .I2(scratch_wr_d_reg_0[1]),
        .O(mem_reg_0_63_0_0_i_3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_4
       (.I0(Q[2]),
        .I1(Q[7]),
        .I2(scratch_wr_d_reg_0[2]),
        .O(mem_reg_0_63_0_0_i_4_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_5
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(scratch_wr_d_reg_0[3]),
        .O(mem_reg_0_63_0_0_i_5_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_6
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(scratch_wr_d_reg_0[4]),
        .O(mem_reg_0_63_0_0_i_6_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_7
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(scratch_wr_d_reg_0[5]),
        .O(mem_reg_0_63_0_0_i_7_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_63_0_0_i_8
       (.I0(scratch_wr_d_reg[2]),
        .I1(scratch_wr_d_reg[1]),
        .O(mem_reg_0_63_0_0_i_8_n_0));
  RAM64X1S mem_reg_0_63_1_1
       (.A0(mem_reg_0_63_0_0_i_2_n_0),
        .A1(mem_reg_0_63_0_0_i_3_n_0),
        .A2(mem_reg_0_63_0_0_i_4_n_0),
        .A3(mem_reg_0_63_0_0_i_5_n_0),
        .A4(mem_reg_0_63_0_0_i_6_n_0),
        .A5(mem_reg_0_63_0_0_i_7_n_0),
        .D(\outreg_reg[7]_0 [1]),
        .O(outreg0[1]),
        .WCLK(masterclk),
        .WE(scratch_wr));
  RAM64X1S mem_reg_0_63_2_2
       (.A0(mem_reg_0_63_0_0_i_2_n_0),
        .A1(mem_reg_0_63_0_0_i_3_n_0),
        .A2(mem_reg_0_63_0_0_i_4_n_0),
        .A3(mem_reg_0_63_0_0_i_5_n_0),
        .A4(mem_reg_0_63_0_0_i_6_n_0),
        .A5(mem_reg_0_63_0_0_i_7_n_0),
        .D(\outreg_reg[7]_0 [2]),
        .O(outreg0[2]),
        .WCLK(masterclk),
        .WE(scratch_wr));
  RAM64X1S mem_reg_0_63_3_3
       (.A0(mem_reg_0_63_0_0_i_2_n_0),
        .A1(mem_reg_0_63_0_0_i_3_n_0),
        .A2(mem_reg_0_63_0_0_i_4_n_0),
        .A3(mem_reg_0_63_0_0_i_5_n_0),
        .A4(mem_reg_0_63_0_0_i_6_n_0),
        .A5(mem_reg_0_63_0_0_i_7_n_0),
        .D(\outreg_reg[7]_0 [3]),
        .O(outreg0[3]),
        .WCLK(masterclk),
        .WE(scratch_wr));
  RAM64X1S mem_reg_0_63_4_4
       (.A0(mem_reg_0_63_0_0_i_2_n_0),
        .A1(mem_reg_0_63_0_0_i_3_n_0),
        .A2(mem_reg_0_63_0_0_i_4_n_0),
        .A3(mem_reg_0_63_0_0_i_5_n_0),
        .A4(mem_reg_0_63_0_0_i_6_n_0),
        .A5(mem_reg_0_63_0_0_i_7_n_0),
        .D(\outreg_reg[7]_0 [4]),
        .O(outreg0[4]),
        .WCLK(masterclk),
        .WE(scratch_wr));
  RAM64X1S mem_reg_0_63_5_5
       (.A0(mem_reg_0_63_0_0_i_2_n_0),
        .A1(mem_reg_0_63_0_0_i_3_n_0),
        .A2(mem_reg_0_63_0_0_i_4_n_0),
        .A3(mem_reg_0_63_0_0_i_5_n_0),
        .A4(mem_reg_0_63_0_0_i_6_n_0),
        .A5(mem_reg_0_63_0_0_i_7_n_0),
        .D(\outreg_reg[7]_0 [5]),
        .O(outreg0[5]),
        .WCLK(masterclk),
        .WE(scratch_wr));
  RAM64X1S mem_reg_0_63_6_6
       (.A0(mem_reg_0_63_0_0_i_2_n_0),
        .A1(mem_reg_0_63_0_0_i_3_n_0),
        .A2(mem_reg_0_63_0_0_i_4_n_0),
        .A3(mem_reg_0_63_0_0_i_5_n_0),
        .A4(mem_reg_0_63_0_0_i_6_n_0),
        .A5(mem_reg_0_63_0_0_i_7_n_0),
        .D(\outreg_reg[7]_0 [6]),
        .O(outreg0[6]),
        .WCLK(masterclk),
        .WE(scratch_wr));
  RAM64X1S mem_reg_0_63_7_7
       (.A0(mem_reg_0_63_0_0_i_2_n_0),
        .A1(mem_reg_0_63_0_0_i_3_n_0),
        .A2(mem_reg_0_63_0_0_i_4_n_0),
        .A3(mem_reg_0_63_0_0_i_5_n_0),
        .A4(mem_reg_0_63_0_0_i_6_n_0),
        .A5(mem_reg_0_63_0_0_i_7_n_0),
        .D(\outreg_reg[7]_0 [7]),
        .O(outreg0[7]),
        .WCLK(masterclk),
        .WE(scratch_wr));
  RAM64X1S mem_reg_0_63_8_8
       (.A0(mem_reg_0_63_0_0_i_2_n_0),
        .A1(mem_reg_0_63_0_0_i_3_n_0),
        .A2(mem_reg_0_63_0_0_i_4_n_0),
        .A3(mem_reg_0_63_0_0_i_5_n_0),
        .A4(mem_reg_0_63_0_0_i_6_n_0),
        .A5(mem_reg_0_63_0_0_i_7_n_0),
        .D(scratch_din_reg),
        .O(outreg0[8]),
        .WCLK(masterclk),
        .WE(scratch_wr));
  LUT4 #(
    .INIT(16'h0080)) 
    mem_reg_0_63_8_8_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(mem_reg_0_63_8_8_i_2_n_0),
        .O(scratch_din_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    mem_reg_0_63_8_8_i_2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[6]),
        .I4(scratch_wr_d_reg_0[6]),
        .I5(scratch_wr_d_reg_0[7]),
        .O(mem_reg_0_63_8_8_i_2_n_0));
  FDRE \outreg_reg[0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(outreg0[0]),
        .Q(outreg[0]),
        .R(1'b0));
  FDRE \outreg_reg[1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(outreg0[1]),
        .Q(outreg[1]),
        .R(1'b0));
  FDRE \outreg_reg[2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(outreg0[2]),
        .Q(outreg[2]),
        .R(1'b0));
  FDRE \outreg_reg[3] 
       (.C(masterclk),
        .CE(1'b1),
        .D(outreg0[3]),
        .Q(outreg[3]),
        .R(1'b0));
  FDRE \outreg_reg[4] 
       (.C(masterclk),
        .CE(1'b1),
        .D(outreg0[4]),
        .Q(outreg[4]),
        .R(1'b0));
  FDRE \outreg_reg[5] 
       (.C(masterclk),
        .CE(1'b1),
        .D(outreg0[5]),
        .Q(outreg[5]),
        .R(1'b0));
  FDRE \outreg_reg[6] 
       (.C(masterclk),
        .CE(1'b1),
        .D(outreg0[6]),
        .Q(outreg[6]),
        .R(1'b0));
  FDRE \outreg_reg[7] 
       (.C(masterclk),
        .CE(1'b1),
        .D(outreg0[7]),
        .Q(outreg[7]),
        .R(1'b0));
  FDRE \outreg_reg[8] 
       (.C(masterclk),
        .CE(1'b1),
        .D(outreg0[8]),
        .Q(scratch_dout),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA9A)) 
    sprite_vpos0_carry__0_i_1
       (.I0(outreg[6]),
        .I1(outreg[5]),
        .I2(\linebuf_addr[5]_i_2_n_0 ),
        .I3(outreg[4]),
        .O(\outreg_reg[6]_0 [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    sprite_vpos0_carry__0_i_2
       (.I0(outreg[5]),
        .I1(outreg[4]),
        .I2(\linebuf_addr[5]_i_2_n_0 ),
        .O(\outreg_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    sprite_vpos0_carry__0_i_3
       (.I0(outreg[4]),
        .I1(\linebuf_addr[5]_i_2_n_0 ),
        .O(\outreg_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h55555565AAAAAA9A)) 
    sprite_vpos0_carry__0_i_4
       (.I0(\sprite_vpos_reg[7] [7]),
        .I1(outreg[5]),
        .I2(\linebuf_addr[5]_i_2_n_0 ),
        .I3(outreg[4]),
        .I4(outreg[6]),
        .I5(outreg[7]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    sprite_vpos0_carry__0_i_5
       (.I0(outreg[4]),
        .I1(\linebuf_addr[5]_i_2_n_0 ),
        .I2(outreg[5]),
        .I3(outreg[6]),
        .I4(\sprite_vpos_reg[7] [6]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h2DD2)) 
    sprite_vpos0_carry__0_i_6
       (.I0(\linebuf_addr[5]_i_2_n_0 ),
        .I1(outreg[4]),
        .I2(outreg[5]),
        .I3(\sprite_vpos_reg[7] [5]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h96)) 
    sprite_vpos0_carry__0_i_7
       (.I0(\linebuf_addr[5]_i_2_n_0 ),
        .I1(outreg[4]),
        .I2(\sprite_vpos_reg[7] [4]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h5565555555555555)) 
    sprite_vpos0_carry_i_1
       (.I0(outreg[3]),
        .I1(Q[1]),
        .I2(\sprite_vpos_reg[3] ),
        .I3(Q[0]),
        .I4(outreg[1]),
        .I5(outreg[2]),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    sprite_vpos0_carry_i_2
       (.I0(DI),
        .I1(\sprite_vpos_reg[7] [3]),
        .O(\vtiming_fc_reg[3] [3]));
  LUT6 #(
    .INIT(64'h55655555AA9AAAAA)) 
    sprite_vpos0_carry_i_3
       (.I0(outreg[2]),
        .I1(Q[1]),
        .I2(\sprite_vpos_reg[3] ),
        .I3(Q[0]),
        .I4(outreg[1]),
        .I5(\sprite_vpos_reg[7] [2]),
        .O(\vtiming_fc_reg[3] [2]));
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    sprite_vpos0_carry_i_4
       (.I0(Q[0]),
        .I1(\sprite_vpos_reg[3] ),
        .I2(Q[1]),
        .I3(outreg[1]),
        .I4(\sprite_vpos_reg[7] [1]),
        .O(\vtiming_fc_reg[3] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    sprite_vpos0_carry_i_5
       (.I0(outreg[0]),
        .I1(\sprite_vpos_reg[7] [0]),
        .O(\vtiming_fc_reg[3] [0]));
  LUT5 #(
    .INIT(32'hEA000000)) 
    stop_sprite_output_i_1
       (.I0(stop_sprite_output_reg_0),
        .I1(scratch_dout),
        .I2(E),
        .I3(rst_n),
        .I4(Q[7]),
        .O(stop_sprite_output_reg));
endmodule

(* ORIG_REF_NAME = "ram" *) 
module dkong_dkong_system_wrapper_0_0_ram__parameterized2
   (D,
    E,
    masterclk,
    linebuf_hblkn,
    Q,
    sprite_hflip_buf,
    mem_reg_0,
    mem_reg_1,
    linebuf_flip,
    mem_reg_2,
    \objrom_buf_reg[1]_8 ,
    \objrom_buf_reg[0]_7 );
  output [5:0]D;
  output [0:0]E;
  input masterclk;
  input linebuf_hblkn;
  input [3:0]Q;
  input sprite_hflip_buf;
  input [3:0]mem_reg_0;
  input [2:0]mem_reg_1;
  input linebuf_flip;
  input [7:0]mem_reg_2;
  input [15:0]\objrom_buf_reg[1]_8 ;
  input [15:0]\objrom_buf_reg[0]_7 ;

  wire [5:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [7:0]linebuf_addr_f;
  wire [5:2]linebuf_din;
  wire linebuf_flip;
  wire linebuf_hblkn;
  wire masterclk;
  wire [3:0]mem_reg_0;
  wire [2:0]mem_reg_1;
  wire [7:0]mem_reg_2;
  wire mem_reg_i_13_n_0;
  wire mem_reg_i_14_n_0;
  wire mem_reg_i_16_n_0;
  wire mem_reg_i_17_n_0;
  wire mem_reg_i_18_n_0;
  wire mem_reg_i_19_n_0;
  wire mem_reg_i_20_n_0;
  wire mem_reg_i_21_n_0;
  wire mem_reg_i_22_n_0;
  wire mem_reg_i_23_n_0;
  wire mem_reg_i_24_n_0;
  wire mem_reg_i_25_n_0;
  wire mem_reg_i_26_n_0;
  wire mem_reg_i_27_n_0;
  wire mem_reg_i_28_n_0;
  wire mem_reg_i_29_n_0;
  wire [15:0]\objrom_buf_reg[0]_7 ;
  wire [15:0]\objrom_buf_reg[1]_8 ;
  wire sprite_hflip_buf;
  wire [15:6]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1536" *) 
  (* RTL_RAM_NAME = "sprite/linebuffer/mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,linebuf_addr_f,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(masterclk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,linebuf_din,mem_reg_i_13_n_0,mem_reg_i_14_n_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:6],D}),
        .DOBDO(NLW_mem_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({E,E}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h0000F2D0)) 
    mem_reg_i_10__0
       (.I0(mem_reg_i_16_n_0),
        .I1(mem_reg_i_17_n_0),
        .I2(mem_reg_0[2]),
        .I3(D[4]),
        .I4(linebuf_hblkn),
        .O(linebuf_din[4]));
  LUT5 #(
    .INIT(32'h0000F2D0)) 
    mem_reg_i_11__0
       (.I0(mem_reg_i_16_n_0),
        .I1(mem_reg_i_17_n_0),
        .I2(mem_reg_0[1]),
        .I3(D[3]),
        .I4(linebuf_hblkn),
        .O(linebuf_din[3]));
  LUT5 #(
    .INIT(32'h0000F2D0)) 
    mem_reg_i_12__0
       (.I0(mem_reg_i_16_n_0),
        .I1(mem_reg_i_17_n_0),
        .I2(mem_reg_0[0]),
        .I3(D[2]),
        .I4(linebuf_hblkn),
        .O(linebuf_din[2]));
  LUT4 #(
    .INIT(16'h5444)) 
    mem_reg_i_13
       (.I0(linebuf_hblkn),
        .I1(mem_reg_i_17_n_0),
        .I2(D[1]),
        .I3(mem_reg_i_16_n_0),
        .O(mem_reg_i_13_n_0));
  LUT4 #(
    .INIT(16'h0455)) 
    mem_reg_i_14
       (.I0(linebuf_hblkn),
        .I1(D[0]),
        .I2(mem_reg_i_17_n_0),
        .I3(mem_reg_i_16_n_0),
        .O(mem_reg_i_14_n_0));
  LUT5 #(
    .INIT(32'h40004040)) 
    mem_reg_i_15
       (.I0(mem_reg_1[2]),
        .I1(mem_reg_1[1]),
        .I2(mem_reg_1[0]),
        .I3(Q[0]),
        .I4(linebuf_hblkn),
        .O(E));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_16
       (.I0(mem_reg_i_18_n_0),
        .I1(mem_reg_i_19_n_0),
        .I2(mem_reg_i_20_n_0),
        .I3(mem_reg_i_21_n_0),
        .I4(mem_reg_i_22_n_0),
        .I5(mem_reg_i_23_n_0),
        .O(mem_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_17
       (.I0(mem_reg_i_24_n_0),
        .I1(mem_reg_i_25_n_0),
        .I2(mem_reg_i_20_n_0),
        .I3(mem_reg_i_26_n_0),
        .I4(mem_reg_i_22_n_0),
        .I5(mem_reg_i_27_n_0),
        .O(mem_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    mem_reg_i_18
       (.I0(\objrom_buf_reg[0]_7 [8]),
        .I1(\objrom_buf_reg[0]_7 [9]),
        .I2(mem_reg_i_28_n_0),
        .I3(\objrom_buf_reg[0]_7 [10]),
        .I4(mem_reg_i_29_n_0),
        .I5(\objrom_buf_reg[0]_7 [11]),
        .O(mem_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    mem_reg_i_19
       (.I0(\objrom_buf_reg[0]_7 [12]),
        .I1(\objrom_buf_reg[0]_7 [13]),
        .I2(mem_reg_i_28_n_0),
        .I3(\objrom_buf_reg[0]_7 [14]),
        .I4(mem_reg_i_29_n_0),
        .I5(\objrom_buf_reg[0]_7 [15]),
        .O(mem_reg_i_19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_1__1
       (.I0(linebuf_flip),
        .I1(mem_reg_2[7]),
        .O(linebuf_addr_f[7]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_20
       (.I0(Q[3]),
        .I1(sprite_hflip_buf),
        .O(mem_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    mem_reg_i_21
       (.I0(\objrom_buf_reg[0]_7 [0]),
        .I1(\objrom_buf_reg[0]_7 [1]),
        .I2(mem_reg_i_28_n_0),
        .I3(\objrom_buf_reg[0]_7 [2]),
        .I4(mem_reg_i_29_n_0),
        .I5(\objrom_buf_reg[0]_7 [3]),
        .O(mem_reg_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_22
       (.I0(Q[2]),
        .I1(sprite_hflip_buf),
        .O(mem_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    mem_reg_i_23
       (.I0(\objrom_buf_reg[0]_7 [4]),
        .I1(\objrom_buf_reg[0]_7 [5]),
        .I2(mem_reg_i_28_n_0),
        .I3(\objrom_buf_reg[0]_7 [6]),
        .I4(mem_reg_i_29_n_0),
        .I5(\objrom_buf_reg[0]_7 [7]),
        .O(mem_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_24
       (.I0(\objrom_buf_reg[1]_8 [8]),
        .I1(\objrom_buf_reg[1]_8 [9]),
        .I2(mem_reg_i_28_n_0),
        .I3(\objrom_buf_reg[1]_8 [10]),
        .I4(mem_reg_i_29_n_0),
        .I5(\objrom_buf_reg[1]_8 [11]),
        .O(mem_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_25
       (.I0(\objrom_buf_reg[1]_8 [12]),
        .I1(\objrom_buf_reg[1]_8 [13]),
        .I2(mem_reg_i_28_n_0),
        .I3(\objrom_buf_reg[1]_8 [14]),
        .I4(mem_reg_i_29_n_0),
        .I5(\objrom_buf_reg[1]_8 [15]),
        .O(mem_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_26
       (.I0(\objrom_buf_reg[1]_8 [0]),
        .I1(\objrom_buf_reg[1]_8 [1]),
        .I2(mem_reg_i_28_n_0),
        .I3(\objrom_buf_reg[1]_8 [2]),
        .I4(mem_reg_i_29_n_0),
        .I5(\objrom_buf_reg[1]_8 [3]),
        .O(mem_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_27
       (.I0(\objrom_buf_reg[1]_8 [4]),
        .I1(\objrom_buf_reg[1]_8 [5]),
        .I2(mem_reg_i_28_n_0),
        .I3(\objrom_buf_reg[1]_8 [6]),
        .I4(mem_reg_i_29_n_0),
        .I5(\objrom_buf_reg[1]_8 [7]),
        .O(mem_reg_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_28
       (.I0(Q[1]),
        .I1(sprite_hflip_buf),
        .O(mem_reg_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_29
       (.I0(Q[0]),
        .I1(sprite_hflip_buf),
        .O(mem_reg_i_29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_2__1
       (.I0(linebuf_flip),
        .I1(mem_reg_2[6]),
        .O(linebuf_addr_f[6]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_3__1
       (.I0(linebuf_flip),
        .I1(mem_reg_2[5]),
        .O(linebuf_addr_f[5]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_4__1
       (.I0(linebuf_flip),
        .I1(mem_reg_2[4]),
        .O(linebuf_addr_f[4]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_5__0
       (.I0(linebuf_flip),
        .I1(mem_reg_2[3]),
        .O(linebuf_addr_f[3]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_6__0
       (.I0(linebuf_flip),
        .I1(mem_reg_2[2]),
        .O(linebuf_addr_f[2]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_7__0
       (.I0(linebuf_flip),
        .I1(mem_reg_2[1]),
        .O(linebuf_addr_f[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8__0
       (.I0(mem_reg_2[0]),
        .I1(linebuf_flip),
        .O(linebuf_addr_f[0]));
  LUT5 #(
    .INIT(32'h0000F2D0)) 
    mem_reg_i_9__0
       (.I0(mem_reg_i_16_n_0),
        .I1(mem_reg_i_17_n_0),
        .I2(mem_reg_0[3]),
        .I3(D[5]),
        .I4(linebuf_hblkn),
        .O(linebuf_din[5]));
endmodule

(* ORIG_REF_NAME = "ram" *) 
module dkong_dkong_system_wrapper_0_0_ram__parameterized3
   (Q,
    soundclk,
    dmem_data_o,
    dmem_we,
    dmem_addr);
  output [7:0]Q;
  input soundclk;
  input [7:0]dmem_data_o;
  input dmem_we;
  input [5:0]dmem_addr;

  wire [7:0]Q;
  wire [5:0]dmem_addr;
  wire [7:0]dmem_data_o;
  wire dmem_we;
  wire [7:0]outreg0;
  wire soundclk;

  RAM64X1S mem_reg_0_63_0_0
       (.A0(dmem_addr[0]),
        .A1(dmem_addr[1]),
        .A2(dmem_addr[2]),
        .A3(dmem_addr[3]),
        .A4(dmem_addr[4]),
        .A5(dmem_addr[5]),
        .D(dmem_data_o[0]),
        .O(outreg0[0]),
        .WCLK(soundclk),
        .WE(dmem_we));
  RAM64X1S mem_reg_0_63_1_1
       (.A0(dmem_addr[0]),
        .A1(dmem_addr[1]),
        .A2(dmem_addr[2]),
        .A3(dmem_addr[3]),
        .A4(dmem_addr[4]),
        .A5(dmem_addr[5]),
        .D(dmem_data_o[1]),
        .O(outreg0[1]),
        .WCLK(soundclk),
        .WE(dmem_we));
  RAM64X1S mem_reg_0_63_2_2
       (.A0(dmem_addr[0]),
        .A1(dmem_addr[1]),
        .A2(dmem_addr[2]),
        .A3(dmem_addr[3]),
        .A4(dmem_addr[4]),
        .A5(dmem_addr[5]),
        .D(dmem_data_o[2]),
        .O(outreg0[2]),
        .WCLK(soundclk),
        .WE(dmem_we));
  RAM64X1S mem_reg_0_63_3_3
       (.A0(dmem_addr[0]),
        .A1(dmem_addr[1]),
        .A2(dmem_addr[2]),
        .A3(dmem_addr[3]),
        .A4(dmem_addr[4]),
        .A5(dmem_addr[5]),
        .D(dmem_data_o[3]),
        .O(outreg0[3]),
        .WCLK(soundclk),
        .WE(dmem_we));
  RAM64X1S mem_reg_0_63_4_4
       (.A0(dmem_addr[0]),
        .A1(dmem_addr[1]),
        .A2(dmem_addr[2]),
        .A3(dmem_addr[3]),
        .A4(dmem_addr[4]),
        .A5(dmem_addr[5]),
        .D(dmem_data_o[4]),
        .O(outreg0[4]),
        .WCLK(soundclk),
        .WE(dmem_we));
  RAM64X1S mem_reg_0_63_5_5
       (.A0(dmem_addr[0]),
        .A1(dmem_addr[1]),
        .A2(dmem_addr[2]),
        .A3(dmem_addr[3]),
        .A4(dmem_addr[4]),
        .A5(dmem_addr[5]),
        .D(dmem_data_o[5]),
        .O(outreg0[5]),
        .WCLK(soundclk),
        .WE(dmem_we));
  RAM64X1S mem_reg_0_63_6_6
       (.A0(dmem_addr[0]),
        .A1(dmem_addr[1]),
        .A2(dmem_addr[2]),
        .A3(dmem_addr[3]),
        .A4(dmem_addr[4]),
        .A5(dmem_addr[5]),
        .D(dmem_data_o[6]),
        .O(outreg0[6]),
        .WCLK(soundclk),
        .WE(dmem_we));
  RAM64X1S mem_reg_0_63_7_7
       (.A0(dmem_addr[0]),
        .A1(dmem_addr[1]),
        .A2(dmem_addr[2]),
        .A3(dmem_addr[3]),
        .A4(dmem_addr[4]),
        .A5(dmem_addr[5]),
        .D(dmem_data_o[7]),
        .O(outreg0[7]),
        .WCLK(soundclk),
        .WE(dmem_we));
  FDRE \outreg_reg[0] 
       (.C(soundclk),
        .CE(1'b1),
        .D(outreg0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \outreg_reg[1] 
       (.C(soundclk),
        .CE(1'b1),
        .D(outreg0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \outreg_reg[2] 
       (.C(soundclk),
        .CE(1'b1),
        .D(outreg0[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \outreg_reg[3] 
       (.C(soundclk),
        .CE(1'b1),
        .D(outreg0[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \outreg_reg[4] 
       (.C(soundclk),
        .CE(1'b1),
        .D(outreg0[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \outreg_reg[5] 
       (.C(soundclk),
        .CE(1'b1),
        .D(outreg0[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \outreg_reg[6] 
       (.C(soundclk),
        .CE(1'b1),
        .D(outreg0[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \outreg_reg[7] 
       (.C(soundclk),
        .CE(1'b1),
        .D(outreg0[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "sou_3f_rom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "sou_3f_rom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_sou_3f_rom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [10:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [7:0]douta;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [7:0]NLW_U0_doutb_UNCONNECTED;
  wire [10:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [10:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "11" *) 
  (* C_ADDRB_WIDTH = "11" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.2196 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "sou_3f_rom.mem" *) 
  (* C_INIT_FILE_NAME = "sou_3f_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "2048" *) 
  (* C_READ_DEPTH_B = "2048" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "2048" *) 
  (* C_WRITE_DEPTH_B = "2048" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[7:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[10:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[10:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "sou_3h_rom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "sou_3h_rom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_sou_3h_rom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [10:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [7:0]douta;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [7:0]NLW_U0_doutb_UNCONNECTED;
  wire [10:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [10:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "11" *) 
  (* C_ADDRB_WIDTH = "11" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.2196 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "sou_3h_rom.mem" *) 
  (* C_INIT_FILE_NAME = "sou_3h_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "2048" *) 
  (* C_READ_DEPTH_B = "2048" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "2048" *) 
  (* C_WRITE_DEPTH_B = "2048" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[7:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[10:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[10:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "spritegen" *) 
module dkong_dkong_system_wrapper_0_0_spritegen
   (D,
    cmpblk20,
    E,
    \htiming_reg[3] ,
    \phi_reg[0] ,
    addra,
    masterclk,
    Q,
    ADDRARDADDR,
    \master_out[dmaster] ,
    mem_reg,
    clear,
    rst_n,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ,
    mem_reg_0,
    \vtiming_fc_reg[7]_0 ,
    \vtiming_fc_reg[2]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_4 );
  output [7:0]D;
  output cmpblk20;
  output [0:0]E;
  output \htiming_reg[3] ;
  output \phi_reg[0] ;
  output [5:0]addra;
  input masterclk;
  input [9:0]Q;
  input [9:0]ADDRARDADDR;
  input [7:0]\master_out[dmaster] ;
  input [0:0]mem_reg;
  input clear;
  input rst_n;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ;
  input [2:0]mem_reg_0;
  input [7:0]\vtiming_fc_reg[7]_0 ;
  input [2:0]\vtiming_fc_reg[2]_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_2 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_3 ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_4 ;

  wire [9:0]ADDRARDADDR;
  wire [7:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_3 ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_4 ;
  wire [0:0]E;
  wire [9:0]Q;
  wire [5:0]addra;
  wire clear;
  wire cmpblk20;
  wire do_scratch_write;
  wire do_scratch_write0;
  wire do_scratch_write2__0_carry__0_i_1_n_0;
  wire do_scratch_write2__0_carry__0_i_2_n_0;
  wire do_scratch_write2__0_carry__0_i_3_n_0;
  wire do_scratch_write2__0_carry__0_i_4_n_0;
  wire do_scratch_write2__0_carry__0_i_5_n_0;
  wire do_scratch_write2__0_carry__0_i_6_n_0;
  wire do_scratch_write2__0_carry__0_i_7_n_0;
  wire do_scratch_write2__0_carry__0_n_1;
  wire do_scratch_write2__0_carry__0_n_2;
  wire do_scratch_write2__0_carry__0_n_3;
  wire do_scratch_write2__0_carry_i_1_n_0;
  wire do_scratch_write2__0_carry_i_2_n_0;
  wire do_scratch_write2__0_carry_i_3_n_0;
  wire do_scratch_write2__0_carry_i_4_n_0;
  wire do_scratch_write2__0_carry_i_5_n_0;
  wire do_scratch_write2__0_carry_i_6_n_0;
  wire do_scratch_write2__0_carry_n_0;
  wire do_scratch_write2__0_carry_n_1;
  wire do_scratch_write2__0_carry_n_2;
  wire do_scratch_write2__0_carry_n_3;
  wire do_scratch_write_clk;
  wire do_scratch_write_i_1_n_0;
  wire \htiming_reg[3] ;
  wire \linebuf_addr[4]_i_2_n_0 ;
  wire \linebuf_addr[7]_i_1_n_0 ;
  wire \linebuf_addr[7]_i_4_n_0 ;
  wire \linebuf_addr[7]_i_5_n_0 ;
  wire \linebuf_addr_reg_n_0_[0] ;
  wire \linebuf_addr_reg_n_0_[1] ;
  wire \linebuf_addr_reg_n_0_[2] ;
  wire \linebuf_addr_reg_n_0_[3] ;
  wire \linebuf_addr_reg_n_0_[4] ;
  wire \linebuf_addr_reg_n_0_[5] ;
  wire \linebuf_addr_reg_n_0_[6] ;
  wire \linebuf_addr_reg_n_0_[7] ;
  wire [5:0]linebuf_dout;
  wire \linebuf_dout_buf[5]_i_1_n_0 ;
  wire linebuf_flip;
  wire linebuf_flip0;
  wire linebuf_hblkn;
  wire [5:2]linebuf_newdata;
  wire linebuf_wr;
  wire [7:0]\master_out[dmaster] ;
  wire masterclk;
  wire [0:0]mem_reg;
  wire [2:0]mem_reg_0;
  wire [3:0]obj_col;
  wire [1:0]obj_vid;
  wire [7:0]objram_buf;
  wire \objrom_buf[0][0]_i_1_n_0 ;
  wire \objrom_buf[0][10]_i_1_n_0 ;
  wire \objrom_buf[0][11]_i_1_n_0 ;
  wire \objrom_buf[0][11]_i_2_n_0 ;
  wire \objrom_buf[0][12]_i_1_n_0 ;
  wire \objrom_buf[0][12]_i_2_n_0 ;
  wire \objrom_buf[0][13]_i_1_n_0 ;
  wire \objrom_buf[0][13]_i_2_n_0 ;
  wire \objrom_buf[0][14]_i_1_n_0 ;
  wire \objrom_buf[0][14]_i_2_n_0 ;
  wire \objrom_buf[0][15]_i_1_n_0 ;
  wire \objrom_buf[0][15]_i_2_n_0 ;
  wire \objrom_buf[0][15]_i_3_n_0 ;
  wire \objrom_buf[0][15]_i_4_n_0 ;
  wire \objrom_buf[0][1]_i_1_n_0 ;
  wire \objrom_buf[0][2]_i_1_n_0 ;
  wire \objrom_buf[0][3]_i_1_n_0 ;
  wire \objrom_buf[0][3]_i_2_n_0 ;
  wire \objrom_buf[0][4]_i_1_n_0 ;
  wire \objrom_buf[0][5]_i_1_n_0 ;
  wire \objrom_buf[0][6]_i_1_n_0 ;
  wire \objrom_buf[0][7]_i_1_n_0 ;
  wire \objrom_buf[0][7]_i_2_n_0 ;
  wire \objrom_buf[0][8]_i_1_n_0 ;
  wire \objrom_buf[0][9]_i_1_n_0 ;
  wire \objrom_buf[1][0]_i_1_n_0 ;
  wire \objrom_buf[1][10]_i_1_n_0 ;
  wire \objrom_buf[1][11]_i_1_n_0 ;
  wire \objrom_buf[1][12]_i_1_n_0 ;
  wire \objrom_buf[1][13]_i_1_n_0 ;
  wire \objrom_buf[1][14]_i_1_n_0 ;
  wire \objrom_buf[1][15]_i_1_n_0 ;
  wire \objrom_buf[1][1]_i_1_n_0 ;
  wire \objrom_buf[1][2]_i_1_n_0 ;
  wire \objrom_buf[1][3]_i_1_n_0 ;
  wire \objrom_buf[1][4]_i_1_n_0 ;
  wire \objrom_buf[1][5]_i_1_n_0 ;
  wire \objrom_buf[1][6]_i_1_n_0 ;
  wire \objrom_buf[1][7]_i_1_n_0 ;
  wire \objrom_buf[1][8]_i_1_n_0 ;
  wire \objrom_buf[1][9]_i_1_n_0 ;
  wire [15:0]\objrom_buf_reg[0]_7 ;
  wire [15:0]\objrom_buf_reg[1]_8 ;
  wire [10:0]objrom_index;
  wire [15:0]\objrom_out[0]_5 ;
  wire [15:0]\objrom_out[1]_6 ;
  wire [7:0]p_0_in;
  wire p_2_in;
  wire \phi_reg[0] ;
  wire rst_n;
  wire [8:0]scratch_din;
  wire \scratch_din[7]_i_1_n_0 ;
  wire scratch_load_addr0;
  wire \scratch_load_addr[7]_i_1_n_0 ;
  wire \scratch_load_addr[7]_i_4_n_0 ;
  wire [7:0]scratch_load_addr_reg;
  wire scratch_wr;
  wire scratch_wr_d;
  wire scratchpad_n_1;
  wire scratchpad_n_10;
  wire scratchpad_n_11;
  wire scratchpad_n_12;
  wire scratchpad_n_13;
  wire scratchpad_n_14;
  wire scratchpad_n_15;
  wire scratchpad_n_16;
  wire scratchpad_n_17;
  wire scratchpad_n_18;
  wire scratchpad_n_19;
  wire scratchpad_n_2;
  wire scratchpad_n_20;
  wire scratchpad_n_21;
  wire scratchpad_n_22;
  wire scratchpad_n_23;
  wire scratchpad_n_24;
  wire scratchpad_n_27;
  wire scratchpad_n_28;
  wire scratchpad_n_29;
  wire scratchpad_n_3;
  wire scratchpad_n_30;
  wire scratchpad_n_4;
  wire scratchpad_n_5;
  wire scratchpad_n_6;
  wire scratchpad_n_7;
  wire scratchpad_n_8;
  wire scratchpad_n_9;
  wire sprite_hflip;
  wire sprite_hflip_buf;
  wire sprite_hflip_i_1_n_0;
  wire [3:0]sprite_palette;
  wire sprite_vflip;
  wire sprite_vflip_i_1_n_0;
  wire [7:0]sprite_vpos0;
  wire sprite_vpos0_carry__0_n_1;
  wire sprite_vpos0_carry__0_n_2;
  wire sprite_vpos0_carry__0_n_3;
  wire sprite_vpos0_carry_n_0;
  wire sprite_vpos0_carry_n_1;
  wire sprite_vpos0_carry_n_2;
  wire sprite_vpos0_carry_n_3;
  wire \sprite_vpos[7]_i_1_n_0 ;
  wire \sprite_vpos_reg_n_0_[0] ;
  wire \sprite_vpos_reg_n_0_[1] ;
  wire \sprite_vpos_reg_n_0_[2] ;
  wire \sprite_vpos_reg_n_0_[3] ;
  wire \sprite_vpos_reg_n_0_[4] ;
  wire \sprite_vpos_reg_n_0_[5] ;
  wire \sprite_vpos_reg_n_0_[6] ;
  wire \sprite_vpos_reg_n_0_[7] ;
  wire stop_sprite_output_reg_n_0;
  wire [7:4]vf_added;
  wire [7:3]vtiming_f;
  wire [7:0]vtiming_fc;
  wire [2:0]\vtiming_fc_reg[2]_0 ;
  wire [7:0]\vtiming_fc_reg[7]_0 ;
  wire [3:0]NLW_do_scratch_write2__0_carry_O_UNCONNECTED;
  wire [3:3]NLW_do_scratch_write2__0_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_sprite_vpos0_carry__0_CO_UNCONNECTED;

  CARRY4 do_scratch_write2__0_carry
       (.CI(1'b0),
        .CO({do_scratch_write2__0_carry_n_0,do_scratch_write2__0_carry_n_1,do_scratch_write2__0_carry_n_2,do_scratch_write2__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({do_scratch_write2__0_carry_i_1_n_0,do_scratch_write2__0_carry_i_2_n_0,objram_buf[1:0]}),
        .O(NLW_do_scratch_write2__0_carry_O_UNCONNECTED[3:0]),
        .S({do_scratch_write2__0_carry_i_3_n_0,do_scratch_write2__0_carry_i_4_n_0,do_scratch_write2__0_carry_i_5_n_0,do_scratch_write2__0_carry_i_6_n_0}));
  CARRY4 do_scratch_write2__0_carry__0
       (.CI(do_scratch_write2__0_carry_n_0),
        .CO({NLW_do_scratch_write2__0_carry__0_CO_UNCONNECTED[3],do_scratch_write2__0_carry__0_n_1,do_scratch_write2__0_carry__0_n_2,do_scratch_write2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,do_scratch_write2__0_carry__0_i_1_n_0,do_scratch_write2__0_carry__0_i_2_n_0,do_scratch_write2__0_carry__0_i_3_n_0}),
        .O(vf_added),
        .S({do_scratch_write2__0_carry__0_i_4_n_0,do_scratch_write2__0_carry__0_i_5_n_0,do_scratch_write2__0_carry__0_i_6_n_0,do_scratch_write2__0_carry__0_i_7_n_0}));
  LUT3 #(
    .INIT(8'hBE)) 
    do_scratch_write2__0_carry__0_i_1
       (.I0(objram_buf[5]),
        .I1(\vtiming_fc_reg[7]_0 [5]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .O(do_scratch_write2__0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    do_scratch_write2__0_carry__0_i_2
       (.I0(objram_buf[4]),
        .I1(\vtiming_fc_reg[7]_0 [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .O(do_scratch_write2__0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    do_scratch_write2__0_carry__0_i_3
       (.I0(objram_buf[3]),
        .I1(\vtiming_fc_reg[7]_0 [3]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .O(do_scratch_write2__0_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'hD12E2ED1)) 
    do_scratch_write2__0_carry__0_i_4
       (.I0(\vtiming_fc_reg[7]_0 [6]),
        .I1(objram_buf[6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .I3(\vtiming_fc_reg[7]_0 [7]),
        .I4(objram_buf[7]),
        .O(do_scratch_write2__0_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'hD22D1EE1)) 
    do_scratch_write2__0_carry__0_i_5
       (.I0(\vtiming_fc_reg[7]_0 [5]),
        .I1(objram_buf[5]),
        .I2(objram_buf[6]),
        .I3(\vtiming_fc_reg[7]_0 [6]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .O(do_scratch_write2__0_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'hD22D1EE1)) 
    do_scratch_write2__0_carry__0_i_6
       (.I0(\vtiming_fc_reg[7]_0 [4]),
        .I1(objram_buf[4]),
        .I2(objram_buf[5]),
        .I3(\vtiming_fc_reg[7]_0 [5]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .O(do_scratch_write2__0_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'hD22D1EE1)) 
    do_scratch_write2__0_carry__0_i_7
       (.I0(\vtiming_fc_reg[7]_0 [3]),
        .I1(objram_buf[3]),
        .I2(objram_buf[4]),
        .I3(\vtiming_fc_reg[7]_0 [4]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .O(do_scratch_write2__0_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    do_scratch_write2__0_carry_i_1
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .I1(\vtiming_fc_reg[7]_0 [3]),
        .I2(objram_buf[3]),
        .O(do_scratch_write2__0_carry_i_1_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    do_scratch_write2__0_carry_i_2
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .I1(\vtiming_fc_reg[7]_0 [1]),
        .O(do_scratch_write2__0_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h66996969)) 
    do_scratch_write2__0_carry_i_3
       (.I0(objram_buf[3]),
        .I1(\vtiming_fc_reg[7]_0 [3]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .I3(\vtiming_fc_reg[7]_0 [2]),
        .I4(objram_buf[2]),
        .O(do_scratch_write2__0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    do_scratch_write2__0_carry_i_4
       (.I0(do_scratch_write2__0_carry_i_2_n_0),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .I2(\vtiming_fc_reg[7]_0 [2]),
        .I3(objram_buf[2]),
        .O(do_scratch_write2__0_carry_i_4_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    do_scratch_write2__0_carry_i_5
       (.I0(\vtiming_fc_reg[7]_0 [1]),
        .I1(objram_buf[1]),
        .O(do_scratch_write2__0_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    do_scratch_write2__0_carry_i_6
       (.I0(objram_buf[0]),
        .I1(\vtiming_fc_reg[7]_0 [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .O(do_scratch_write2__0_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    do_scratch_write_i_1
       (.I0(do_scratch_write),
        .I1(do_scratch_write_clk),
        .I2(do_scratch_write0),
        .I3(rst_n),
        .I4(Q[9]),
        .O(do_scratch_write_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000040)) 
    do_scratch_write_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(mem_reg_0[2]),
        .I3(mem_reg_0[1]),
        .I4(mem_reg_0[0]),
        .O(do_scratch_write_clk));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    do_scratch_write_i_3
       (.I0(scratch_din[8]),
        .I1(vf_added[7]),
        .I2(vf_added[4]),
        .I3(vf_added[6]),
        .I4(vf_added[5]),
        .O(do_scratch_write0));
  FDRE do_scratch_write_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(do_scratch_write_i_1_n_0),
        .Q(do_scratch_write),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \htiming[0]_i_2 
       (.I0(mem_reg_0[0]),
        .I1(mem_reg_0[1]),
        .I2(mem_reg_0[2]),
        .O(\phi_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \htiming[9]_i_3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\htiming_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \linebuf_addr[4]_i_2 
       (.I0(\linebuf_addr_reg_n_0_[2] ),
        .I1(\linebuf_addr_reg_n_0_[0] ),
        .I2(\linebuf_addr_reg_n_0_[1] ),
        .I3(\linebuf_addr_reg_n_0_[3] ),
        .O(\linebuf_addr[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h10FF)) 
    \linebuf_addr[7]_i_1 
       (.I0(Q[9]),
        .I1(linebuf_hblkn),
        .I2(cmpblk20),
        .I3(rst_n),
        .O(\linebuf_addr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \linebuf_addr[7]_i_4 
       (.I0(Q[9]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\linebuf_addr[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \linebuf_addr[7]_i_5 
       (.I0(\linebuf_addr_reg_n_0_[4] ),
        .I1(\linebuf_addr_reg_n_0_[3] ),
        .I2(\linebuf_addr_reg_n_0_[1] ),
        .I3(\linebuf_addr_reg_n_0_[0] ),
        .I4(\linebuf_addr_reg_n_0_[2] ),
        .O(\linebuf_addr[7]_i_5_n_0 ));
  FDRE \linebuf_addr_reg[0] 
       (.C(masterclk),
        .CE(linebuf_wr),
        .D(scratchpad_n_16),
        .Q(\linebuf_addr_reg_n_0_[0] ),
        .R(\linebuf_addr[7]_i_1_n_0 ));
  FDRE \linebuf_addr_reg[1] 
       (.C(masterclk),
        .CE(linebuf_wr),
        .D(scratchpad_n_15),
        .Q(\linebuf_addr_reg_n_0_[1] ),
        .R(\linebuf_addr[7]_i_1_n_0 ));
  FDRE \linebuf_addr_reg[2] 
       (.C(masterclk),
        .CE(linebuf_wr),
        .D(scratchpad_n_14),
        .Q(\linebuf_addr_reg_n_0_[2] ),
        .R(\linebuf_addr[7]_i_1_n_0 ));
  FDRE \linebuf_addr_reg[3] 
       (.C(masterclk),
        .CE(linebuf_wr),
        .D(scratchpad_n_13),
        .Q(\linebuf_addr_reg_n_0_[3] ),
        .R(\linebuf_addr[7]_i_1_n_0 ));
  FDRE \linebuf_addr_reg[4] 
       (.C(masterclk),
        .CE(linebuf_wr),
        .D(scratchpad_n_12),
        .Q(\linebuf_addr_reg_n_0_[4] ),
        .R(\linebuf_addr[7]_i_1_n_0 ));
  FDRE \linebuf_addr_reg[5] 
       (.C(masterclk),
        .CE(linebuf_wr),
        .D(scratchpad_n_11),
        .Q(\linebuf_addr_reg_n_0_[5] ),
        .R(\linebuf_addr[7]_i_1_n_0 ));
  FDRE \linebuf_addr_reg[6] 
       (.C(masterclk),
        .CE(linebuf_wr),
        .D(scratchpad_n_10),
        .Q(\linebuf_addr_reg_n_0_[6] ),
        .R(\linebuf_addr[7]_i_1_n_0 ));
  FDRE \linebuf_addr_reg[7] 
       (.C(masterclk),
        .CE(linebuf_wr),
        .D(scratchpad_n_9),
        .Q(\linebuf_addr_reg_n_0_[7] ),
        .R(\linebuf_addr[7]_i_1_n_0 ));
  FDRE \linebuf_col_reg[0] 
       (.C(masterclk),
        .CE(cmpblk20),
        .D(sprite_palette[0]),
        .Q(linebuf_newdata[2]),
        .R(clear));
  FDRE \linebuf_col_reg[1] 
       (.C(masterclk),
        .CE(cmpblk20),
        .D(sprite_palette[1]),
        .Q(linebuf_newdata[3]),
        .R(clear));
  FDRE \linebuf_col_reg[2] 
       (.C(masterclk),
        .CE(cmpblk20),
        .D(sprite_palette[2]),
        .Q(linebuf_newdata[4]),
        .R(clear));
  FDRE \linebuf_col_reg[3] 
       (.C(masterclk),
        .CE(cmpblk20),
        .D(sprite_palette[3]),
        .Q(linebuf_newdata[5]),
        .R(clear));
  LUT3 #(
    .INIT(8'h01)) 
    \linebuf_dout_buf[5]_i_1 
       (.I0(mem_reg_0[2]),
        .I1(mem_reg_0[0]),
        .I2(mem_reg_0[1]),
        .O(\linebuf_dout_buf[5]_i_1_n_0 ));
  FDRE \linebuf_dout_buf_reg[0] 
       (.C(masterclk),
        .CE(\linebuf_dout_buf[5]_i_1_n_0 ),
        .D(linebuf_dout[0]),
        .Q(obj_vid[0]),
        .R(clear));
  FDRE \linebuf_dout_buf_reg[1] 
       (.C(masterclk),
        .CE(\linebuf_dout_buf[5]_i_1_n_0 ),
        .D(linebuf_dout[1]),
        .Q(obj_vid[1]),
        .R(clear));
  FDRE \linebuf_dout_buf_reg[2] 
       (.C(masterclk),
        .CE(\linebuf_dout_buf[5]_i_1_n_0 ),
        .D(linebuf_dout[2]),
        .Q(obj_col[0]),
        .R(clear));
  FDRE \linebuf_dout_buf_reg[3] 
       (.C(masterclk),
        .CE(\linebuf_dout_buf[5]_i_1_n_0 ),
        .D(linebuf_dout[3]),
        .Q(obj_col[1]),
        .R(clear));
  FDRE \linebuf_dout_buf_reg[4] 
       (.C(masterclk),
        .CE(\linebuf_dout_buf[5]_i_1_n_0 ),
        .D(linebuf_dout[4]),
        .Q(obj_col[2]),
        .R(clear));
  FDRE \linebuf_dout_buf_reg[5] 
       (.C(masterclk),
        .CE(\linebuf_dout_buf[5]_i_1_n_0 ),
        .D(linebuf_dout[5]),
        .Q(obj_col[3]),
        .R(clear));
  LUT2 #(
    .INIT(4'h2)) 
    linebuf_flip_i_1
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .I1(Q[9]),
        .O(linebuf_flip0));
  FDRE linebuf_flip_reg
       (.C(masterclk),
        .CE(cmpblk20),
        .D(linebuf_flip0),
        .Q(linebuf_flip),
        .R(clear));
  LUT5 #(
    .INIT(32'h80000000)) 
    linebuf_hblkn_i_1
       (.I0(\phi_reg[0] ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(cmpblk20));
  FDRE linebuf_hblkn_reg
       (.C(masterclk),
        .CE(cmpblk20),
        .D(E),
        .Q(linebuf_hblkn),
        .R(clear));
  dkong_dkong_system_wrapper_0_0_ram__parameterized2 linebuffer
       (.D(linebuf_dout),
        .E(linebuf_wr),
        .Q(Q[3:0]),
        .linebuf_flip(linebuf_flip),
        .linebuf_hblkn(linebuf_hblkn),
        .masterclk(masterclk),
        .mem_reg_0(linebuf_newdata),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2({\linebuf_addr_reg_n_0_[7] ,\linebuf_addr_reg_n_0_[6] ,\linebuf_addr_reg_n_0_[5] ,\linebuf_addr_reg_n_0_[4] ,\linebuf_addr_reg_n_0_[3] ,\linebuf_addr_reg_n_0_[2] ,\linebuf_addr_reg_n_0_[1] ,\linebuf_addr_reg_n_0_[0] }),
        .\objrom_buf_reg[0]_7 (\objrom_buf_reg[0]_7 ),
        .\objrom_buf_reg[1]_8 (\objrom_buf_reg[1]_8 ),
        .sprite_hflip_buf(sprite_hflip_buf));
  dkong_dkong_system_wrapper_0_0_ram__parameterized0_0 objram
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .\master_out[dmaster] (\master_out[dmaster] ),
        .masterclk(masterclk),
        .mem_reg_0(mem_reg));
  FDRE \objram_buf_reg[0] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(D[0]),
        .Q(objram_buf[0]),
        .R(1'b0));
  FDRE \objram_buf_reg[1] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(D[1]),
        .Q(objram_buf[1]),
        .R(1'b0));
  FDRE \objram_buf_reg[2] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(D[2]),
        .Q(objram_buf[2]),
        .R(1'b0));
  FDRE \objram_buf_reg[3] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(D[3]),
        .Q(objram_buf[3]),
        .R(1'b0));
  FDRE \objram_buf_reg[4] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(D[4]),
        .Q(objram_buf[4]),
        .R(1'b0));
  FDRE \objram_buf_reg[5] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(D[5]),
        .Q(objram_buf[5]),
        .R(1'b0));
  FDRE \objram_buf_reg[6] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(D[6]),
        .Q(objram_buf[6]),
        .R(1'b0));
  FDRE \objram_buf_reg[7] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(D[7]),
        .Q(objram_buf[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][0]_i_1 
       (.I0(\objrom_out[0]_5 [0]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][3]_i_2_n_0 ),
        .I4(\objrom_buf[0][12]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_7 [0]),
        .O(\objrom_buf[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][10]_i_1 
       (.I0(\objrom_out[0]_5 [10]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][11]_i_2_n_0 ),
        .I4(\objrom_buf[0][14]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_7 [10]),
        .O(\objrom_buf[0][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][11]_i_1 
       (.I0(\objrom_out[0]_5 [11]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][11]_i_2_n_0 ),
        .I4(\objrom_buf[0][15]_i_4_n_0 ),
        .I5(\objrom_buf_reg[0]_7 [11]),
        .O(\objrom_buf[0][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hBD)) 
    \objrom_buf[0][11]_i_2 
       (.I0(Q[2]),
        .I1(sprite_hflip_buf),
        .I2(Q[3]),
        .O(\objrom_buf[0][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][12]_i_1 
       (.I0(\objrom_out[0]_5 [12]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][15]_i_3_n_0 ),
        .I4(\objrom_buf[0][12]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_7 [12]),
        .O(\objrom_buf[0][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h24)) 
    \objrom_buf[0][12]_i_2 
       (.I0(Q[1]),
        .I1(sprite_hflip_buf),
        .I2(Q[0]),
        .O(\objrom_buf[0][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][13]_i_1 
       (.I0(\objrom_out[0]_5 [13]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][15]_i_3_n_0 ),
        .I4(\objrom_buf[0][13]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_7 [13]),
        .O(\objrom_buf[0][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \objrom_buf[0][13]_i_2 
       (.I0(Q[1]),
        .I1(sprite_hflip_buf),
        .I2(Q[0]),
        .O(\objrom_buf[0][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][14]_i_1 
       (.I0(\objrom_out[0]_5 [14]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][15]_i_3_n_0 ),
        .I4(\objrom_buf[0][14]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_7 [14]),
        .O(\objrom_buf[0][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \objrom_buf[0][14]_i_2 
       (.I0(Q[0]),
        .I1(sprite_hflip_buf),
        .I2(Q[1]),
        .O(\objrom_buf[0][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][15]_i_1 
       (.I0(\objrom_out[0]_5 [15]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][15]_i_3_n_0 ),
        .I4(\objrom_buf[0][15]_i_4_n_0 ),
        .I5(\objrom_buf_reg[0]_7 [15]),
        .O(\objrom_buf[0][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \objrom_buf[0][15]_i_2 
       (.I0(\htiming_reg[3] ),
        .I1(\sprite_vpos_reg_n_0_[6] ),
        .I2(\sprite_vpos_reg_n_0_[4] ),
        .I3(\sprite_vpos_reg_n_0_[7] ),
        .I4(\sprite_vpos_reg_n_0_[5] ),
        .I5(stop_sprite_output_reg_n_0),
        .O(\objrom_buf[0][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \objrom_buf[0][15]_i_3 
       (.I0(Q[2]),
        .I1(sprite_hflip_buf),
        .I2(Q[3]),
        .O(\objrom_buf[0][15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h81)) 
    \objrom_buf[0][15]_i_4 
       (.I0(Q[1]),
        .I1(sprite_hflip_buf),
        .I2(Q[0]),
        .O(\objrom_buf[0][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][1]_i_1 
       (.I0(\objrom_out[0]_5 [1]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][3]_i_2_n_0 ),
        .I4(\objrom_buf[0][13]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_7 [1]),
        .O(\objrom_buf[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][2]_i_1 
       (.I0(\objrom_out[0]_5 [2]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][3]_i_2_n_0 ),
        .I4(\objrom_buf[0][14]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_7 [2]),
        .O(\objrom_buf[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][3]_i_1 
       (.I0(\objrom_out[0]_5 [3]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][3]_i_2_n_0 ),
        .I4(\objrom_buf[0][15]_i_4_n_0 ),
        .I5(\objrom_buf_reg[0]_7 [3]),
        .O(\objrom_buf[0][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hDB)) 
    \objrom_buf[0][3]_i_2 
       (.I0(Q[3]),
        .I1(sprite_hflip_buf),
        .I2(Q[2]),
        .O(\objrom_buf[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][4]_i_1 
       (.I0(\objrom_out[0]_5 [4]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][7]_i_2_n_0 ),
        .I4(\objrom_buf[0][12]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_7 [4]),
        .O(\objrom_buf[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][5]_i_1 
       (.I0(\objrom_out[0]_5 [5]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][7]_i_2_n_0 ),
        .I4(\objrom_buf[0][13]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_7 [5]),
        .O(\objrom_buf[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][6]_i_1 
       (.I0(\objrom_out[0]_5 [6]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][7]_i_2_n_0 ),
        .I4(\objrom_buf[0][14]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_7 [6]),
        .O(\objrom_buf[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][7]_i_1 
       (.I0(\objrom_out[0]_5 [7]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][7]_i_2_n_0 ),
        .I4(\objrom_buf[0][15]_i_4_n_0 ),
        .I5(\objrom_buf_reg[0]_7 [7]),
        .O(\objrom_buf[0][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hE7)) 
    \objrom_buf[0][7]_i_2 
       (.I0(Q[2]),
        .I1(sprite_hflip_buf),
        .I2(Q[3]),
        .O(\objrom_buf[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][8]_i_1 
       (.I0(\objrom_out[0]_5 [8]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][11]_i_2_n_0 ),
        .I4(\objrom_buf[0][12]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_7 [8]),
        .O(\objrom_buf[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][9]_i_1 
       (.I0(\objrom_out[0]_5 [9]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][11]_i_2_n_0 ),
        .I4(\objrom_buf[0][13]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_7 [9]),
        .O(\objrom_buf[0][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][0]_i_1 
       (.I0(\objrom_out[1]_6 [0]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][3]_i_2_n_0 ),
        .I4(\objrom_buf[0][12]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_8 [0]),
        .O(\objrom_buf[1][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][10]_i_1 
       (.I0(\objrom_out[1]_6 [10]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][11]_i_2_n_0 ),
        .I4(\objrom_buf[0][14]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_8 [10]),
        .O(\objrom_buf[1][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][11]_i_1 
       (.I0(\objrom_out[1]_6 [11]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][11]_i_2_n_0 ),
        .I4(\objrom_buf[0][15]_i_4_n_0 ),
        .I5(\objrom_buf_reg[1]_8 [11]),
        .O(\objrom_buf[1][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][12]_i_1 
       (.I0(\objrom_out[1]_6 [12]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][15]_i_3_n_0 ),
        .I4(\objrom_buf[0][12]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_8 [12]),
        .O(\objrom_buf[1][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][13]_i_1 
       (.I0(\objrom_out[1]_6 [13]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][15]_i_3_n_0 ),
        .I4(\objrom_buf[0][13]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_8 [13]),
        .O(\objrom_buf[1][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][14]_i_1 
       (.I0(\objrom_out[1]_6 [14]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][15]_i_3_n_0 ),
        .I4(\objrom_buf[0][14]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_8 [14]),
        .O(\objrom_buf[1][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][15]_i_1 
       (.I0(\objrom_out[1]_6 [15]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][15]_i_3_n_0 ),
        .I4(\objrom_buf[0][15]_i_4_n_0 ),
        .I5(\objrom_buf_reg[1]_8 [15]),
        .O(\objrom_buf[1][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][1]_i_1 
       (.I0(\objrom_out[1]_6 [1]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][3]_i_2_n_0 ),
        .I4(\objrom_buf[0][13]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_8 [1]),
        .O(\objrom_buf[1][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][2]_i_1 
       (.I0(\objrom_out[1]_6 [2]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][3]_i_2_n_0 ),
        .I4(\objrom_buf[0][14]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_8 [2]),
        .O(\objrom_buf[1][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][3]_i_1 
       (.I0(\objrom_out[1]_6 [3]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][3]_i_2_n_0 ),
        .I4(\objrom_buf[0][15]_i_4_n_0 ),
        .I5(\objrom_buf_reg[1]_8 [3]),
        .O(\objrom_buf[1][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][4]_i_1 
       (.I0(\objrom_out[1]_6 [4]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][7]_i_2_n_0 ),
        .I4(\objrom_buf[0][12]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_8 [4]),
        .O(\objrom_buf[1][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][5]_i_1 
       (.I0(\objrom_out[1]_6 [5]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][7]_i_2_n_0 ),
        .I4(\objrom_buf[0][13]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_8 [5]),
        .O(\objrom_buf[1][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][6]_i_1 
       (.I0(\objrom_out[1]_6 [6]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][7]_i_2_n_0 ),
        .I4(\objrom_buf[0][14]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_8 [6]),
        .O(\objrom_buf[1][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][7]_i_1 
       (.I0(\objrom_out[1]_6 [7]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][7]_i_2_n_0 ),
        .I4(\objrom_buf[0][15]_i_4_n_0 ),
        .I5(\objrom_buf_reg[1]_8 [7]),
        .O(\objrom_buf[1][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][8]_i_1 
       (.I0(\objrom_out[1]_6 [8]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][11]_i_2_n_0 ),
        .I4(\objrom_buf[0][12]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_8 [8]),
        .O(\objrom_buf[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][9]_i_1 
       (.I0(\objrom_out[1]_6 [9]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][11]_i_2_n_0 ),
        .I4(\objrom_buf[0][13]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_8 [9]),
        .O(\objrom_buf[1][9]_i_1_n_0 ));
  FDRE \objrom_buf_reg[0][0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][0]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_7 [0]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][10] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][10]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_7 [10]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][11] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][11]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_7 [11]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][12] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][12]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_7 [12]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][13] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][13]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_7 [13]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][14] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][14]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_7 [14]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][15] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][15]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_7 [15]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][1]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_7 [1]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][2]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_7 [2]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][3] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][3]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_7 [3]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][4] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][4]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_7 [4]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][5] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][5]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_7 [5]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][6] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][6]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_7 [6]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][7] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][7]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_7 [7]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][8] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][8]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_7 [8]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][9] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][9]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_7 [9]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][0]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_8 [0]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][10] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][10]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_8 [10]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][11] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][11]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_8 [11]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][12] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][12]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_8 [12]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][13] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][13]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_8 [13]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][14] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][14]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_8 [14]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][15] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][15]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_8 [15]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][1]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_8 [1]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][2]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_8 [2]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][3] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][3]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_8 [3]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][4] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][4]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_8 [4]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][5] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][5]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_8 [5]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][6] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][6]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_8 [6]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][7] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][7]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_8 [7]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][8] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][8]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_8 [8]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][9] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][9]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_8 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    prom_2e_i_1
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_4 [3]),
        .I1(obj_vid[1]),
        .I2(obj_vid[0]),
        .I3(obj_col[3]),
        .O(addra[5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    prom_2e_i_2
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_4 [2]),
        .I1(obj_vid[1]),
        .I2(obj_vid[0]),
        .I3(obj_col[2]),
        .O(addra[4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    prom_2e_i_3
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_4 [1]),
        .I1(obj_vid[1]),
        .I2(obj_vid[0]),
        .I3(obj_col[1]),
        .O(addra[3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    prom_2e_i_4
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_4 [0]),
        .I1(obj_vid[1]),
        .I2(obj_vid[0]),
        .I3(obj_col[0]),
        .O(addra[2]));
  LUT6 #(
    .INIT(64'hBABBBBBABAAAAABA)) 
    prom_2e_i_5
       (.I0(obj_vid[1]),
        .I1(obj_vid[0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0 ),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .I4(Q[3]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_1 ),
        .O(addra[1]));
  LUT6 #(
    .INIT(64'hDCDDDDDCDCCCCCDC)) 
    prom_2e_i_6
       (.I0(obj_vid[1]),
        .I1(obj_vid[0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_2 ),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .I4(Q[3]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_3 ),
        .O(addra[0]));
  LUT1 #(
    .INIT(2'h1)) 
    rom_3p_i_1
       (.I0(Q[9]),
        .O(E));
  (* CHECK_LICENSE_TYPE = "obj_7c_rom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_obj_7c_rom rom_7c
       (.addra(objrom_index),
        .clka(masterclk),
        .douta(\objrom_out[0]_5 [15:8]),
        .ena(Q[9]));
  LUT2 #(
    .INIT(4'h6)) 
    rom_7c_i_1
       (.I0(sprite_vflip),
        .I1(\sprite_vpos_reg_n_0_[3] ),
        .O(objrom_index[3]));
  LUT2 #(
    .INIT(4'h6)) 
    rom_7c_i_2
       (.I0(sprite_vflip),
        .I1(\sprite_vpos_reg_n_0_[2] ),
        .O(objrom_index[2]));
  LUT2 #(
    .INIT(4'h6)) 
    rom_7c_i_3
       (.I0(sprite_vflip),
        .I1(\sprite_vpos_reg_n_0_[1] ),
        .O(objrom_index[1]));
  LUT2 #(
    .INIT(4'h6)) 
    rom_7c_i_4
       (.I0(sprite_vflip),
        .I1(\sprite_vpos_reg_n_0_[0] ),
        .O(objrom_index[0]));
  (* CHECK_LICENSE_TYPE = "obj_7d_rom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_obj_7d_rom rom_7d
       (.addra(objrom_index),
        .clka(masterclk),
        .douta(\objrom_out[0]_5 [7:0]),
        .ena(Q[9]));
  (* CHECK_LICENSE_TYPE = "obj_7e_rom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_obj_7e_rom rom_7e
       (.addra(objrom_index),
        .clka(masterclk),
        .douta(\objrom_out[1]_6 [15:8]),
        .ena(Q[9]));
  (* CHECK_LICENSE_TYPE = "obj_7f_rom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_obj_7f_rom rom_7f
       (.addra(objrom_index),
        .clka(masterclk),
        .douta(\objrom_out[1]_6 [7:0]),
        .ena(Q[9]));
  LUT3 #(
    .INIT(8'h04)) 
    \scratch_din[7]_i_1 
       (.I0(mem_reg_0[2]),
        .I1(mem_reg_0[0]),
        .I2(mem_reg_0[1]),
        .O(\scratch_din[7]_i_1_n_0 ));
  FDRE \scratch_din_reg[0] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(objram_buf[0]),
        .Q(scratch_din[0]),
        .R(1'b0));
  FDRE \scratch_din_reg[1] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(objram_buf[1]),
        .Q(scratch_din[1]),
        .R(1'b0));
  FDRE \scratch_din_reg[2] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(objram_buf[2]),
        .Q(scratch_din[2]),
        .R(1'b0));
  FDRE \scratch_din_reg[3] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(objram_buf[3]),
        .Q(scratch_din[3]),
        .R(1'b0));
  FDRE \scratch_din_reg[4] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(objram_buf[4]),
        .Q(scratch_din[4]),
        .R(1'b0));
  FDRE \scratch_din_reg[5] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(objram_buf[5]),
        .Q(scratch_din[5]),
        .R(1'b0));
  FDRE \scratch_din_reg[6] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(objram_buf[6]),
        .Q(scratch_din[6]),
        .R(1'b0));
  FDRE \scratch_din_reg[7] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(objram_buf[7]),
        .Q(scratch_din[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \scratch_load_addr[0]_i_1 
       (.I0(scratch_load_addr_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \scratch_load_addr[1]_i_1 
       (.I0(scratch_load_addr_reg[0]),
        .I1(scratch_load_addr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \scratch_load_addr[2]_i_1 
       (.I0(scratch_load_addr_reg[2]),
        .I1(scratch_load_addr_reg[0]),
        .I2(scratch_load_addr_reg[1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \scratch_load_addr[3]_i_1 
       (.I0(scratch_load_addr_reg[3]),
        .I1(scratch_load_addr_reg[1]),
        .I2(scratch_load_addr_reg[0]),
        .I3(scratch_load_addr_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \scratch_load_addr[4]_i_1 
       (.I0(scratch_load_addr_reg[4]),
        .I1(scratch_load_addr_reg[2]),
        .I2(scratch_load_addr_reg[0]),
        .I3(scratch_load_addr_reg[1]),
        .I4(scratch_load_addr_reg[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \scratch_load_addr[5]_i_1 
       (.I0(scratch_load_addr_reg[5]),
        .I1(scratch_load_addr_reg[3]),
        .I2(scratch_load_addr_reg[1]),
        .I3(scratch_load_addr_reg[0]),
        .I4(scratch_load_addr_reg[2]),
        .I5(scratch_load_addr_reg[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \scratch_load_addr[6]_i_1 
       (.I0(\scratch_load_addr[7]_i_4_n_0 ),
        .I1(scratch_load_addr_reg[6]),
        .O(p_0_in[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \scratch_load_addr[7]_i_1 
       (.I0(Q[9]),
        .I1(rst_n),
        .O(\scratch_load_addr[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \scratch_load_addr[7]_i_2 
       (.I0(scratch_wr),
        .I1(scratch_wr_d),
        .O(scratch_load_addr0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \scratch_load_addr[7]_i_3 
       (.I0(scratch_load_addr_reg[7]),
        .I1(\scratch_load_addr[7]_i_4_n_0 ),
        .I2(scratch_load_addr_reg[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \scratch_load_addr[7]_i_4 
       (.I0(scratch_load_addr_reg[4]),
        .I1(scratch_load_addr_reg[2]),
        .I2(scratch_load_addr_reg[0]),
        .I3(scratch_load_addr_reg[1]),
        .I4(scratch_load_addr_reg[3]),
        .I5(scratch_load_addr_reg[5]),
        .O(\scratch_load_addr[7]_i_4_n_0 ));
  FDRE \scratch_load_addr_reg[0] 
       (.C(masterclk),
        .CE(scratch_load_addr0),
        .D(p_0_in[0]),
        .Q(scratch_load_addr_reg[0]),
        .R(\scratch_load_addr[7]_i_1_n_0 ));
  FDRE \scratch_load_addr_reg[1] 
       (.C(masterclk),
        .CE(scratch_load_addr0),
        .D(p_0_in[1]),
        .Q(scratch_load_addr_reg[1]),
        .R(\scratch_load_addr[7]_i_1_n_0 ));
  FDRE \scratch_load_addr_reg[2] 
       (.C(masterclk),
        .CE(scratch_load_addr0),
        .D(p_0_in[2]),
        .Q(scratch_load_addr_reg[2]),
        .R(\scratch_load_addr[7]_i_1_n_0 ));
  FDRE \scratch_load_addr_reg[3] 
       (.C(masterclk),
        .CE(scratch_load_addr0),
        .D(p_0_in[3]),
        .Q(scratch_load_addr_reg[3]),
        .R(\scratch_load_addr[7]_i_1_n_0 ));
  FDRE \scratch_load_addr_reg[4] 
       (.C(masterclk),
        .CE(scratch_load_addr0),
        .D(p_0_in[4]),
        .Q(scratch_load_addr_reg[4]),
        .R(\scratch_load_addr[7]_i_1_n_0 ));
  FDRE \scratch_load_addr_reg[5] 
       (.C(masterclk),
        .CE(scratch_load_addr0),
        .D(p_0_in[5]),
        .Q(scratch_load_addr_reg[5]),
        .R(\scratch_load_addr[7]_i_1_n_0 ));
  FDRE \scratch_load_addr_reg[6] 
       (.C(masterclk),
        .CE(scratch_load_addr0),
        .D(p_0_in[6]),
        .Q(scratch_load_addr_reg[6]),
        .R(\scratch_load_addr[7]_i_1_n_0 ));
  FDRE \scratch_load_addr_reg[7] 
       (.C(masterclk),
        .CE(scratch_load_addr0),
        .D(p_0_in[7]),
        .Q(scratch_load_addr_reg[7]),
        .R(\scratch_load_addr[7]_i_1_n_0 ));
  FDRE scratch_wr_d_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(scratch_wr),
        .Q(scratch_wr_d),
        .R(1'b0));
  dkong_dkong_system_wrapper_0_0_ram__parameterized1 scratchpad
       (.D({scratchpad_n_9,scratchpad_n_10,scratchpad_n_11,scratchpad_n_12,scratchpad_n_13,scratchpad_n_14,scratchpad_n_15,scratchpad_n_16}),
        .DI(scratchpad_n_8),
        .E(\sprite_vpos[7]_i_1_n_0 ),
        .Q(Q[9:2]),
        .S({scratchpad_n_20,scratchpad_n_21,scratchpad_n_22,scratchpad_n_23}),
        .do_scratch_write(do_scratch_write),
        .\linebuf_addr_reg[0] (\linebuf_addr[7]_i_4_n_0 ),
        .\linebuf_addr_reg[4] (\linebuf_addr[4]_i_2_n_0 ),
        .\linebuf_addr_reg[5] (\linebuf_addr[7]_i_5_n_0 ),
        .\linebuf_addr_reg[7] ({\linebuf_addr_reg_n_0_[7] ,\linebuf_addr_reg_n_0_[6] ,\linebuf_addr_reg_n_0_[5] ,\linebuf_addr_reg_n_0_[4] ,\linebuf_addr_reg_n_0_[3] ,\linebuf_addr_reg_n_0_[2] ,\linebuf_addr_reg_n_0_[1] ,\linebuf_addr_reg_n_0_[0] }),
        .masterclk(masterclk),
        .outreg({p_2_in,scratchpad_n_1,scratchpad_n_2,scratchpad_n_3,scratchpad_n_4,scratchpad_n_5,scratchpad_n_6,scratchpad_n_7}),
        .\outreg_reg[6]_0 ({scratchpad_n_17,scratchpad_n_18,scratchpad_n_19}),
        .\outreg_reg[7]_0 (scratch_din[7:0]),
        .rst_n(rst_n),
        .scratch_din_reg(scratch_din[8]),
        .scratch_wr(scratch_wr),
        .scratch_wr_d_reg(mem_reg_0),
        .scratch_wr_d_reg_0(scratch_load_addr_reg),
        .\sprite_vpos_reg[3] (\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .\sprite_vpos_reg[7] (vtiming_fc),
        .stop_sprite_output_reg(scratchpad_n_24),
        .stop_sprite_output_reg_0(stop_sprite_output_reg_n_0),
        .\vtiming_fc_reg[3] ({scratchpad_n_27,scratchpad_n_28,scratchpad_n_29,scratchpad_n_30}));
  FDRE sprite_hflip_buf_reg
       (.C(masterclk),
        .CE(cmpblk20),
        .D(sprite_hflip),
        .Q(sprite_hflip_buf),
        .R(clear));
  LUT5 #(
    .INIT(32'h00800000)) 
    sprite_hflip_i_1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\phi_reg[0] ),
        .O(sprite_hflip_i_1_n_0));
  FDRE sprite_hflip_reg
       (.C(masterclk),
        .CE(sprite_hflip_i_1_n_0),
        .D(p_2_in),
        .Q(sprite_hflip),
        .R(clear));
  FDRE \sprite_index_reg[0] 
       (.C(masterclk),
        .CE(sprite_vflip_i_1_n_0),
        .D(scratchpad_n_7),
        .Q(objrom_index[4]),
        .R(clear));
  FDRE \sprite_index_reg[1] 
       (.C(masterclk),
        .CE(sprite_vflip_i_1_n_0),
        .D(scratchpad_n_6),
        .Q(objrom_index[5]),
        .R(clear));
  FDRE \sprite_index_reg[2] 
       (.C(masterclk),
        .CE(sprite_vflip_i_1_n_0),
        .D(scratchpad_n_5),
        .Q(objrom_index[6]),
        .R(clear));
  FDRE \sprite_index_reg[3] 
       (.C(masterclk),
        .CE(sprite_vflip_i_1_n_0),
        .D(scratchpad_n_4),
        .Q(objrom_index[7]),
        .R(clear));
  FDRE \sprite_index_reg[4] 
       (.C(masterclk),
        .CE(sprite_vflip_i_1_n_0),
        .D(scratchpad_n_3),
        .Q(objrom_index[8]),
        .R(clear));
  FDRE \sprite_index_reg[5] 
       (.C(masterclk),
        .CE(sprite_vflip_i_1_n_0),
        .D(scratchpad_n_2),
        .Q(objrom_index[9]),
        .R(clear));
  FDRE \sprite_index_reg[6] 
       (.C(masterclk),
        .CE(sprite_vflip_i_1_n_0),
        .D(scratchpad_n_1),
        .Q(objrom_index[10]),
        .R(clear));
  FDRE \sprite_palette_reg[0] 
       (.C(masterclk),
        .CE(sprite_hflip_i_1_n_0),
        .D(scratchpad_n_7),
        .Q(sprite_palette[0]),
        .R(clear));
  FDRE \sprite_palette_reg[1] 
       (.C(masterclk),
        .CE(sprite_hflip_i_1_n_0),
        .D(scratchpad_n_6),
        .Q(sprite_palette[1]),
        .R(clear));
  FDRE \sprite_palette_reg[2] 
       (.C(masterclk),
        .CE(sprite_hflip_i_1_n_0),
        .D(scratchpad_n_5),
        .Q(sprite_palette[2]),
        .R(clear));
  FDRE \sprite_palette_reg[3] 
       (.C(masterclk),
        .CE(sprite_hflip_i_1_n_0),
        .D(scratchpad_n_4),
        .Q(sprite_palette[3]),
        .R(clear));
  LUT2 #(
    .INIT(4'h2)) 
    sprite_vflip_i_1
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(sprite_vflip_i_1_n_0));
  FDRE sprite_vflip_reg
       (.C(masterclk),
        .CE(sprite_vflip_i_1_n_0),
        .D(p_2_in),
        .Q(sprite_vflip),
        .R(clear));
  CARRY4 sprite_vpos0_carry
       (.CI(1'b0),
        .CO({sprite_vpos0_carry_n_0,sprite_vpos0_carry_n_1,sprite_vpos0_carry_n_2,sprite_vpos0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({scratchpad_n_8,vtiming_fc[2:1],scratchpad_n_7}),
        .O(sprite_vpos0[3:0]),
        .S({scratchpad_n_27,scratchpad_n_28,scratchpad_n_29,scratchpad_n_30}));
  CARRY4 sprite_vpos0_carry__0
       (.CI(sprite_vpos0_carry_n_0),
        .CO({NLW_sprite_vpos0_carry__0_CO_UNCONNECTED[3],sprite_vpos0_carry__0_n_1,sprite_vpos0_carry__0_n_2,sprite_vpos0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,scratchpad_n_17,scratchpad_n_18,scratchpad_n_19}),
        .O(sprite_vpos0[7:4]),
        .S({scratchpad_n_20,scratchpad_n_21,scratchpad_n_22,scratchpad_n_23}));
  LUT5 #(
    .INIT(32'h00400000)) 
    \sprite_vpos[7]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\phi_reg[0] ),
        .O(\sprite_vpos[7]_i_1_n_0 ));
  FDRE \sprite_vpos_reg[0] 
       (.C(masterclk),
        .CE(\sprite_vpos[7]_i_1_n_0 ),
        .D(sprite_vpos0[0]),
        .Q(\sprite_vpos_reg_n_0_[0] ),
        .R(clear));
  FDRE \sprite_vpos_reg[1] 
       (.C(masterclk),
        .CE(\sprite_vpos[7]_i_1_n_0 ),
        .D(sprite_vpos0[1]),
        .Q(\sprite_vpos_reg_n_0_[1] ),
        .R(clear));
  FDRE \sprite_vpos_reg[2] 
       (.C(masterclk),
        .CE(\sprite_vpos[7]_i_1_n_0 ),
        .D(sprite_vpos0[2]),
        .Q(\sprite_vpos_reg_n_0_[2] ),
        .R(clear));
  FDRE \sprite_vpos_reg[3] 
       (.C(masterclk),
        .CE(\sprite_vpos[7]_i_1_n_0 ),
        .D(sprite_vpos0[3]),
        .Q(\sprite_vpos_reg_n_0_[3] ),
        .R(clear));
  FDRE \sprite_vpos_reg[4] 
       (.C(masterclk),
        .CE(\sprite_vpos[7]_i_1_n_0 ),
        .D(sprite_vpos0[4]),
        .Q(\sprite_vpos_reg_n_0_[4] ),
        .R(clear));
  FDRE \sprite_vpos_reg[5] 
       (.C(masterclk),
        .CE(\sprite_vpos[7]_i_1_n_0 ),
        .D(sprite_vpos0[5]),
        .Q(\sprite_vpos_reg_n_0_[5] ),
        .R(clear));
  FDRE \sprite_vpos_reg[6] 
       (.C(masterclk),
        .CE(\sprite_vpos[7]_i_1_n_0 ),
        .D(sprite_vpos0[6]),
        .Q(\sprite_vpos_reg_n_0_[6] ),
        .R(clear));
  FDRE \sprite_vpos_reg[7] 
       (.C(masterclk),
        .CE(\sprite_vpos[7]_i_1_n_0 ),
        .D(sprite_vpos0[7]),
        .Q(\sprite_vpos_reg_n_0_[7] ),
        .R(clear));
  FDRE stop_sprite_output_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(scratchpad_n_24),
        .Q(stop_sprite_output_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \vtiming_fc[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .I1(\vtiming_fc_reg[7]_0 [3]),
        .O(vtiming_f[3]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vtiming_fc[4]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .I1(\vtiming_fc_reg[7]_0 [4]),
        .O(vtiming_f[4]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vtiming_fc[5]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .I1(\vtiming_fc_reg[7]_0 [5]),
        .O(vtiming_f[5]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vtiming_fc[6]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .I1(\vtiming_fc_reg[7]_0 [6]),
        .O(vtiming_f[6]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vtiming_fc[7]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .I1(\vtiming_fc_reg[7]_0 [7]),
        .O(vtiming_f[7]));
  FDRE \vtiming_fc_reg[0] 
       (.C(masterclk),
        .CE(E),
        .D(\vtiming_fc_reg[2]_0 [0]),
        .Q(vtiming_fc[0]),
        .R(1'b0));
  FDRE \vtiming_fc_reg[1] 
       (.C(masterclk),
        .CE(E),
        .D(\vtiming_fc_reg[2]_0 [1]),
        .Q(vtiming_fc[1]),
        .R(1'b0));
  FDRE \vtiming_fc_reg[2] 
       (.C(masterclk),
        .CE(E),
        .D(\vtiming_fc_reg[2]_0 [2]),
        .Q(vtiming_fc[2]),
        .R(1'b0));
  FDRE \vtiming_fc_reg[3] 
       (.C(masterclk),
        .CE(E),
        .D(vtiming_f[3]),
        .Q(vtiming_fc[3]),
        .R(1'b0));
  FDRE \vtiming_fc_reg[4] 
       (.C(masterclk),
        .CE(E),
        .D(vtiming_f[4]),
        .Q(vtiming_fc[4]),
        .R(1'b0));
  FDRE \vtiming_fc_reg[5] 
       (.C(masterclk),
        .CE(E),
        .D(vtiming_f[5]),
        .Q(vtiming_fc[5]),
        .R(1'b0));
  FDRE \vtiming_fc_reg[6] 
       (.C(masterclk),
        .CE(E),
        .D(vtiming_f[6]),
        .Q(vtiming_fc[6]),
        .R(1'b0));
  FDRE \vtiming_fc_reg[7] 
       (.C(masterclk),
        .CE(E),
        .D(vtiming_f[7]),
        .Q(vtiming_fc[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "t48_alu" *) 
module dkong_dkong_system_wrapper_0_0_t48_alu
   (\psw_q_reg[2] ,
    \temp_req_q_reg[1]_0 ,
    Q,
    \accu_shadow_q_reg[7]_0 ,
    \accu_shadow_q_reg[2]_0 ,
    \accu_shadow_q_reg[3]_0 ,
    \accu_shadow_q_reg[4]_0 ,
    \accu_shadow_q_reg[5]_0 ,
    \temp_req_q_reg[2]_0 ,
    \accu_shadow_q_reg[7]_1 ,
    \mnemonic_q_reg[0] ,
    \accu_shadow_q_reg[7]_2 ,
    \temp_req_q_reg[4]_0 ,
    \accumulator_q_reg[7]_0 ,
    \p1_q[7]_i_46 ,
    \p1_q[7]_i_46_0 ,
    psw_aux_carry_s,
    \p1_q[6]_i_14 ,
    \p1_q[2]_i_2 ,
    \p1_q[2]_i_6_0 ,
    \psw_q[3]_i_8 ,
    \p1_q[7]_i_34 ,
    \p1_q[7]_i_34_0 ,
    O,
    E,
    D,
    soundclk,
    SR,
    \accumulator_q_reg[7]_1 ,
    \accumulator_q_reg[7]_2 ,
    xtal3,
    \accu_shadow_q_reg[7]_3 );
  output \psw_q_reg[2] ;
  output \temp_req_q_reg[1]_0 ;
  output [7:0]Q;
  output [7:0]\accu_shadow_q_reg[7]_0 ;
  output \accu_shadow_q_reg[2]_0 ;
  output \accu_shadow_q_reg[3]_0 ;
  output \accu_shadow_q_reg[4]_0 ;
  output \accu_shadow_q_reg[5]_0 ;
  output \temp_req_q_reg[2]_0 ;
  output \accu_shadow_q_reg[7]_1 ;
  output \mnemonic_q_reg[0] ;
  output \accu_shadow_q_reg[7]_2 ;
  output \temp_req_q_reg[4]_0 ;
  output [7:0]\accumulator_q_reg[7]_0 ;
  input \p1_q[7]_i_46 ;
  input \p1_q[7]_i_46_0 ;
  input psw_aux_carry_s;
  input \p1_q[6]_i_14 ;
  input \p1_q[2]_i_2 ;
  input \p1_q[2]_i_6_0 ;
  input \psw_q[3]_i_8 ;
  input [0:0]\p1_q[7]_i_34 ;
  input \p1_q[7]_i_34_0 ;
  input [0:0]O;
  input [0:0]E;
  input [7:0]D;
  input soundclk;
  input [0:0]SR;
  input [1:0]\accumulator_q_reg[7]_1 ;
  input [7:0]\accumulator_q_reg[7]_2 ;
  input xtal3;
  input [7:0]\accu_shadow_q_reg[7]_3 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]O;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \accu_shadow_q_reg[2]_0 ;
  wire \accu_shadow_q_reg[3]_0 ;
  wire \accu_shadow_q_reg[4]_0 ;
  wire \accu_shadow_q_reg[5]_0 ;
  wire [7:0]\accu_shadow_q_reg[7]_0 ;
  wire \accu_shadow_q_reg[7]_1 ;
  wire \accu_shadow_q_reg[7]_2 ;
  wire [7:0]\accu_shadow_q_reg[7]_3 ;
  wire [7:0]\accumulator_q_reg[7]_0 ;
  wire [1:0]\accumulator_q_reg[7]_1 ;
  wire [7:0]\accumulator_q_reg[7]_2 ;
  wire \mnemonic_q_reg[0] ;
  wire \p1_q[1]_i_11_n_0 ;
  wire \p1_q[2]_i_13_n_0 ;
  wire \p1_q[2]_i_2 ;
  wire \p1_q[2]_i_6_0 ;
  wire \p1_q[6]_i_14 ;
  wire \p1_q[6]_i_23_n_0 ;
  wire \p1_q[6]_i_26_n_0 ;
  wire [0:0]\p1_q[7]_i_34 ;
  wire \p1_q[7]_i_34_0 ;
  wire \p1_q[7]_i_46 ;
  wire \p1_q[7]_i_46_0 ;
  wire psw_aux_carry_s;
  wire \psw_q[3]_i_8 ;
  wire \psw_q_reg[2] ;
  wire soundclk;
  wire \temp_req_q_reg[1]_0 ;
  wire \temp_req_q_reg[2]_0 ;
  wire \temp_req_q_reg[4]_0 ;
  wire xtal3;

  LUT6 #(
    .INIT(64'hFFFFA8FF0000A800)) 
    \accu_shadow_q[7]_i_8 
       (.I0(\accu_shadow_q_reg[7]_0 [7]),
        .I1(\accu_shadow_q_reg[7]_0 [6]),
        .I2(\accu_shadow_q_reg[7]_0 [5]),
        .I3(\p1_q[7]_i_46 ),
        .I4(\p1_q[7]_i_46_0 ),
        .I5(\p1_q[6]_i_26_n_0 ),
        .O(\accu_shadow_q_reg[7]_2 ));
  FDCE \accu_shadow_q_reg[0] 
       (.C(soundclk),
        .CE(xtal3),
        .CLR(SR),
        .D(\accu_shadow_q_reg[7]_3 [0]),
        .Q(\accu_shadow_q_reg[7]_0 [0]));
  FDCE \accu_shadow_q_reg[1] 
       (.C(soundclk),
        .CE(xtal3),
        .CLR(SR),
        .D(\accu_shadow_q_reg[7]_3 [1]),
        .Q(\accu_shadow_q_reg[7]_0 [1]));
  FDCE \accu_shadow_q_reg[2] 
       (.C(soundclk),
        .CE(xtal3),
        .CLR(SR),
        .D(\accu_shadow_q_reg[7]_3 [2]),
        .Q(\accu_shadow_q_reg[7]_0 [2]));
  FDCE \accu_shadow_q_reg[3] 
       (.C(soundclk),
        .CE(xtal3),
        .CLR(SR),
        .D(\accu_shadow_q_reg[7]_3 [3]),
        .Q(\accu_shadow_q_reg[7]_0 [3]));
  FDCE \accu_shadow_q_reg[4] 
       (.C(soundclk),
        .CE(xtal3),
        .CLR(SR),
        .D(\accu_shadow_q_reg[7]_3 [4]),
        .Q(\accu_shadow_q_reg[7]_0 [4]));
  FDCE \accu_shadow_q_reg[5] 
       (.C(soundclk),
        .CE(xtal3),
        .CLR(SR),
        .D(\accu_shadow_q_reg[7]_3 [5]),
        .Q(\accu_shadow_q_reg[7]_0 [5]));
  FDCE \accu_shadow_q_reg[6] 
       (.C(soundclk),
        .CE(xtal3),
        .CLR(SR),
        .D(\accu_shadow_q_reg[7]_3 [6]),
        .Q(\accu_shadow_q_reg[7]_0 [6]));
  FDCE \accu_shadow_q_reg[7] 
       (.C(soundclk),
        .CE(xtal3),
        .CLR(SR),
        .D(\accu_shadow_q_reg[7]_3 [7]),
        .Q(\accu_shadow_q_reg[7]_0 [7]));
  FDCE \accumulator_q_reg[0] 
       (.C(soundclk),
        .CE(\accumulator_q_reg[7]_1 [0]),
        .CLR(SR),
        .D(\accumulator_q_reg[7]_2 [0]),
        .Q(\accumulator_q_reg[7]_0 [0]));
  FDCE \accumulator_q_reg[1] 
       (.C(soundclk),
        .CE(\accumulator_q_reg[7]_1 [0]),
        .CLR(SR),
        .D(\accumulator_q_reg[7]_2 [1]),
        .Q(\accumulator_q_reg[7]_0 [1]));
  FDCE \accumulator_q_reg[2] 
       (.C(soundclk),
        .CE(\accumulator_q_reg[7]_1 [0]),
        .CLR(SR),
        .D(\accumulator_q_reg[7]_2 [2]),
        .Q(\accumulator_q_reg[7]_0 [2]));
  FDCE \accumulator_q_reg[3] 
       (.C(soundclk),
        .CE(\accumulator_q_reg[7]_1 [0]),
        .CLR(SR),
        .D(\accumulator_q_reg[7]_2 [3]),
        .Q(\accumulator_q_reg[7]_0 [3]));
  FDCE \accumulator_q_reg[4] 
       (.C(soundclk),
        .CE(\accumulator_q_reg[7]_1 [1]),
        .CLR(SR),
        .D(\accumulator_q_reg[7]_2 [4]),
        .Q(\accumulator_q_reg[7]_0 [4]));
  FDCE \accumulator_q_reg[5] 
       (.C(soundclk),
        .CE(\accumulator_q_reg[7]_1 [1]),
        .CLR(SR),
        .D(\accumulator_q_reg[7]_2 [5]),
        .Q(\accumulator_q_reg[7]_0 [5]));
  FDCE \accumulator_q_reg[6] 
       (.C(soundclk),
        .CE(\accumulator_q_reg[7]_1 [1]),
        .CLR(SR),
        .D(\accumulator_q_reg[7]_2 [6]),
        .Q(\accumulator_q_reg[7]_0 [6]));
  FDCE \accumulator_q_reg[7] 
       (.C(soundclk),
        .CE(\accumulator_q_reg[7]_1 [1]),
        .CLR(SR),
        .D(\accumulator_q_reg[7]_2 [7]),
        .Q(\accumulator_q_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'hBB883030)) 
    \p1_q[1]_i_11 
       (.I0(\accu_shadow_q_reg[7]_0 [0]),
        .I1(\p1_q[2]_i_6_0 ),
        .I2(\accu_shadow_q_reg[7]_0 [2]),
        .I3(\accu_shadow_q_reg[7]_0 [5]),
        .I4(\psw_q[3]_i_8 ),
        .O(\p1_q[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B88BBB8B8B88)) 
    \p1_q[1]_i_6 
       (.I0(\p1_q[1]_i_11_n_0 ),
        .I1(\p1_q[2]_i_2 ),
        .I2(\p1_q[2]_i_6_0 ),
        .I3(\psw_q[3]_i_8 ),
        .I4(Q[1]),
        .I5(\accu_shadow_q_reg[7]_0 [1]),
        .O(\temp_req_q_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hB8B83300)) 
    \p1_q[2]_i_13 
       (.I0(\accu_shadow_q_reg[7]_0 [1]),
        .I1(\p1_q[2]_i_6_0 ),
        .I2(\accu_shadow_q_reg[7]_0 [6]),
        .I3(\accu_shadow_q_reg[7]_0 [3]),
        .I4(\psw_q[3]_i_8 ),
        .O(\p1_q[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B88BBB8B8B88)) 
    \p1_q[2]_i_6 
       (.I0(\p1_q[2]_i_13_n_0 ),
        .I1(\p1_q[2]_i_2 ),
        .I2(\p1_q[2]_i_6_0 ),
        .I3(\psw_q[3]_i_8 ),
        .I4(Q[2]),
        .I5(\accu_shadow_q_reg[7]_0 [2]),
        .O(\temp_req_q_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hBB308830)) 
    \p1_q[3]_i_7 
       (.I0(\accu_shadow_q_reg[7]_0 [2]),
        .I1(\p1_q[2]_i_6_0 ),
        .I2(\accu_shadow_q_reg[7]_0 [4]),
        .I3(\psw_q[3]_i_8 ),
        .I4(\accu_shadow_q_reg[7]_0 [7]),
        .O(\accu_shadow_q_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hBB883030)) 
    \p1_q[4]_i_4 
       (.I0(\accu_shadow_q_reg[7]_0 [3]),
        .I1(\p1_q[2]_i_6_0 ),
        .I2(\accu_shadow_q_reg[7]_0 [5]),
        .I3(\accu_shadow_q_reg[7]_0 [0]),
        .I4(\psw_q[3]_i_8 ),
        .O(\accu_shadow_q_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p1_q[5]_i_4 
       (.I0(\accu_shadow_q_reg[7]_0 [4]),
        .I1(\p1_q[2]_i_6_0 ),
        .I2(\accu_shadow_q_reg[7]_0 [1]),
        .I3(\psw_q[3]_i_8 ),
        .I4(\accu_shadow_q_reg[7]_0 [6]),
        .O(\accu_shadow_q_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h000004F7FFFFFFFF)) 
    \p1_q[6]_i_22 
       (.I0(\p1_q[6]_i_23_n_0 ),
        .I1(\p1_q[7]_i_46 ),
        .I2(\p1_q[7]_i_46_0 ),
        .I3(\p1_q[6]_i_26_n_0 ),
        .I4(psw_aux_carry_s),
        .I5(\p1_q[6]_i_14 ),
        .O(\psw_q_reg[2] ));
  LUT3 #(
    .INIT(8'hA8)) 
    \p1_q[6]_i_23 
       (.I0(\accu_shadow_q_reg[7]_0 [7]),
        .I1(\accu_shadow_q_reg[7]_0 [6]),
        .I2(\accu_shadow_q_reg[7]_0 [5]),
        .O(\p1_q[6]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \p1_q[6]_i_26 
       (.I0(\accu_shadow_q_reg[7]_0 [3]),
        .I1(\accu_shadow_q_reg[7]_0 [2]),
        .I2(\accu_shadow_q_reg[7]_0 [1]),
        .O(\p1_q[6]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p1_q[6]_i_5 
       (.I0(\accu_shadow_q_reg[7]_0 [5]),
        .I1(\p1_q[2]_i_6_0 ),
        .I2(\accu_shadow_q_reg[7]_0 [2]),
        .I3(\psw_q[3]_i_8 ),
        .I4(\accu_shadow_q_reg[7]_0 [7]),
        .O(\accu_shadow_q_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h04050705)) 
    \p1_q[7]_i_72 
       (.I0(\p1_q[6]_i_26_n_0 ),
        .I1(\p1_q[7]_i_34 ),
        .I2(\p1_q[7]_i_34_0 ),
        .I3(\p1_q[7]_i_46 ),
        .I4(\p1_q[6]_i_23_n_0 ),
        .O(\mnemonic_q_reg[0] ));
  LUT3 #(
    .INIT(8'h96)) 
    \psw_q[2]_i_2 
       (.I0(O),
        .I1(Q[4]),
        .I2(\accu_shadow_q_reg[7]_0 [4]),
        .O(\temp_req_q_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \psw_q[3]_i_16 
       (.I0(\accu_shadow_q_reg[7]_0 [7]),
        .I1(\psw_q[3]_i_8 ),
        .O(\accu_shadow_q_reg[7]_1 ));
  FDCE \temp_req_q_reg[0] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \temp_req_q_reg[1] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \temp_req_q_reg[2] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \temp_req_q_reg[3] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \temp_req_q_reg[4] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \temp_req_q_reg[5] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \temp_req_q_reg[6] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \temp_req_q_reg[7] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(D[7]),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "t48_clock_ctrl" *) 
module dkong_dkong_system_wrapper_0_0_t48_clock_ctrl
   (\FSM_onehot_mstate_q_reg[4]_0 ,
    Q,
    \FSM_onehot_mstate_q_reg[4]_1 ,
    clk_second_cycle_s,
    second_cycle_q_reg_0,
    \FSM_onehot_mstate_q_reg[4]_2 ,
    \FSM_onehot_mstate_q_reg[4]_3 ,
    \FSM_onehot_mstate_q_reg[0]_0 ,
    \FSM_onehot_mstate_q_reg[4]_4 ,
    E,
    xtal3,
    \FSM_onehot_mstate_q_reg[2]_0 ,
    \FSM_onehot_mstate_q_reg[4]_5 ,
    \FSM_onehot_mstate_q_reg[4]_6 ,
    \FSM_onehot_mstate_q_reg[0]_1 ,
    \FSM_onehot_mstate_q_reg[0]_2 ,
    \mnemonic_q_reg[4] ,
    \mnemonic_q_reg[4]_0 ,
    \use_xtal_div.xtal_q_reg[0]_0 ,
    xtal_q,
    \sfx_port_reg[4] ,
    \FSM_onehot_mstate_q_reg[2]_1 ,
    second_cycle_q_reg_1,
    \FSM_onehot_mstate_q_reg[4]_7 ,
    D,
    second_cycle_q_reg_2,
    second_cycle_q_reg_3,
    \mnemonic_q_reg[5] ,
    second_cycle_q_reg_4,
    second_cycle_q_reg_5,
    second_cycle_q_reg_6,
    p_0_in,
    \FSM_onehot_mstate_q_reg[4]_8 ,
    \mnemonic_q_reg[3] ,
    second_cycle_q_reg_7,
    second_cycle_q_reg_8,
    \FSM_onehot_mstate_q_reg[0]_3 ,
    \FSM_onehot_mstate_q_reg[0]_4 ,
    \FSM_onehot_mstate_q_reg[2]_2 ,
    \FSM_onehot_mstate_q_reg[0]_5 ,
    \FSM_onehot_int_state_q_reg[1] ,
    \FSM_onehot_mstate_q_reg[1]_0 ,
    \p2_o_reg[6] ,
    second_cycle_q_reg_9,
    \FSM_onehot_mstate_q_reg[4]_9 ,
    second_cycle_q_reg_10,
    second_cycle_q_reg_11,
    \FSM_onehot_mstate_q_reg[4]_10 ,
    \use_xtal_div.xtal_q_reg[0]_1 ,
    \use_xtal_div.xtal_q_reg[0]_2 ,
    \opc_opcode_q_reg[5] ,
    \mnemonic_q_reg[1] ,
    \opc_opcode_q_reg[3] ,
    \opc_opcode_q_reg[5]_0 ,
    \mnemonic_q_reg[4]_1 ,
    \mnemonic_q_reg[4]_2 ,
    \FSM_onehot_mstate_q_reg[2]_3 ,
    \mnemonic_q_reg[5]_0 ,
    second_cycle_q_reg_12,
    \FSM_onehot_mstate_q_reg[2]_4 ,
    \use_xtal_div.xtal_q_reg[1]_0 ,
    \mnemonic_q_reg[4]_3 ,
    \mnemonic_q_reg[3]_0 ,
    \FSM_onehot_mstate_q_reg[2]_5 ,
    second_cycle_q_reg_13,
    \FSM_onehot_mstate_q_reg[0]_6 ,
    \FSM_onehot_mstate_q_reg[4]_11 ,
    \opc_opcode_q_reg[4] ,
    \mnemonic_q_reg[0] ,
    \opc_opcode_q_reg[7] ,
    \FSM_onehot_mstate_q_reg[2]_6 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_4 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5 ,
    \use_xtal_div.xtal_q_reg[0]_3 ,
    \use_xtal_div.xtal_q_reg[1]_1 ,
    \use_xtal_div.xtal_q_reg[0]_4 ,
    \use_xtal_div.xtal_q_reg[1]_2 ,
    ale_q_reg_0,
    \p1_q[1]_i_4 ,
    \p1_q[7]_i_31 ,
    take_branch_q_i_9,
    mb_q_reg,
    mb_q,
    branch_taken_s,
    branch_taken_q_reg,
    sfx_port,
    t1_q_reg,
    psen_q_reg_0,
    \opc_opcode_q_reg_rep[7] ,
    \p2_q_reg[4] ,
    \p2_q_reg[4]_0 ,
    \p2_q_reg[4]_1 ,
    \p1_q[6]_i_3_0 ,
    int_pending_s,
    \p1_q[2]_i_10 ,
    \program_counter_q_reg[10] ,
    \program_counter_q_reg[10]_0 ,
    \accumulator_q_reg[3]_i_7 ,
    \p1_q[1]_i_12 ,
    \p2_q_reg[3] ,
    \p2_q_reg[3]_0 ,
    int_type_q,
    \p1_q[5]_i_3 ,
    pb_out,
    douta,
    \p1_q[7]_i_9 ,
    \pmem_addr_q_reg[10] ,
    \pmem_addr_q_reg[10]_0 ,
    \p1_q[6]_i_3_1 ,
    \p1_q[6]_i_3_2 ,
    \counter_q_reg[7] ,
    \counter_q_reg[7]_0 ,
    \temp_req_q_reg[7] ,
    \temp_req_q_reg[7]_0 ,
    \temp_req_q_reg[7]_1 ,
    \temp_req_q_reg[7]_2 ,
    \temp_req_q_reg[7]_3 ,
    \p1_q[7]_i_55_0 ,
    \p1_q[3]_i_3 ,
    \p2_o[2]_i_2_0 ,
    timer_flag_q_reg,
    tim_of_s,
    cnd_tf_s,
    timer_int_enable_q_reg,
    timer_int_enable_q_reg_0,
    timer_overflow_q_reg,
    timer_overflow_q_reg_0,
    int_enable_q_reg,
    int_enable_q_reg_0,
    soundclk,
    SR,
    clk_multi_cycle_s,
    rd_q_reg_0);
  output \FSM_onehot_mstate_q_reg[4]_0 ;
  output [3:0]Q;
  output \FSM_onehot_mstate_q_reg[4]_1 ;
  output clk_second_cycle_s;
  output second_cycle_q_reg_0;
  output \FSM_onehot_mstate_q_reg[4]_2 ;
  output \FSM_onehot_mstate_q_reg[4]_3 ;
  output \FSM_onehot_mstate_q_reg[0]_0 ;
  output \FSM_onehot_mstate_q_reg[4]_4 ;
  output [0:0]E;
  output xtal3;
  output \FSM_onehot_mstate_q_reg[2]_0 ;
  output \FSM_onehot_mstate_q_reg[4]_5 ;
  output \FSM_onehot_mstate_q_reg[4]_6 ;
  output \FSM_onehot_mstate_q_reg[0]_1 ;
  output \FSM_onehot_mstate_q_reg[0]_2 ;
  output \mnemonic_q_reg[4] ;
  output \mnemonic_q_reg[4]_0 ;
  output \use_xtal_div.xtal_q_reg[0]_0 ;
  output [1:0]xtal_q;
  output \sfx_port_reg[4] ;
  output \FSM_onehot_mstate_q_reg[2]_1 ;
  output second_cycle_q_reg_1;
  output \FSM_onehot_mstate_q_reg[4]_7 ;
  output [5:0]D;
  output second_cycle_q_reg_2;
  output second_cycle_q_reg_3;
  output \mnemonic_q_reg[5] ;
  output second_cycle_q_reg_4;
  output second_cycle_q_reg_5;
  output second_cycle_q_reg_6;
  output [0:0]p_0_in;
  output \FSM_onehot_mstate_q_reg[4]_8 ;
  output \mnemonic_q_reg[3] ;
  output second_cycle_q_reg_7;
  output second_cycle_q_reg_8;
  output \FSM_onehot_mstate_q_reg[0]_3 ;
  output \FSM_onehot_mstate_q_reg[0]_4 ;
  output [0:0]\FSM_onehot_mstate_q_reg[2]_2 ;
  output \FSM_onehot_mstate_q_reg[0]_5 ;
  output \FSM_onehot_int_state_q_reg[1] ;
  output \FSM_onehot_mstate_q_reg[1]_0 ;
  output \p2_o_reg[6] ;
  output [0:0]second_cycle_q_reg_9;
  output \FSM_onehot_mstate_q_reg[4]_9 ;
  output second_cycle_q_reg_10;
  output second_cycle_q_reg_11;
  output \FSM_onehot_mstate_q_reg[4]_10 ;
  output [0:0]\use_xtal_div.xtal_q_reg[0]_1 ;
  output [0:0]\use_xtal_div.xtal_q_reg[0]_2 ;
  output \opc_opcode_q_reg[5] ;
  output \mnemonic_q_reg[1] ;
  output \opc_opcode_q_reg[3] ;
  output \opc_opcode_q_reg[5]_0 ;
  output \mnemonic_q_reg[4]_1 ;
  output \mnemonic_q_reg[4]_2 ;
  output \FSM_onehot_mstate_q_reg[2]_3 ;
  output \mnemonic_q_reg[5]_0 ;
  output second_cycle_q_reg_12;
  output \FSM_onehot_mstate_q_reg[2]_4 ;
  output [0:0]\use_xtal_div.xtal_q_reg[1]_0 ;
  output \mnemonic_q_reg[4]_3 ;
  output \mnemonic_q_reg[3]_0 ;
  output \FSM_onehot_mstate_q_reg[2]_5 ;
  output second_cycle_q_reg_13;
  output [0:0]\FSM_onehot_mstate_q_reg[0]_6 ;
  output \FSM_onehot_mstate_q_reg[4]_11 ;
  output \opc_opcode_q_reg[4] ;
  output \mnemonic_q_reg[0] ;
  output \opc_opcode_q_reg[7] ;
  output \FSM_onehot_mstate_q_reg[2]_6 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_3 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_4 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5 ;
  output \use_xtal_div.xtal_q_reg[0]_3 ;
  output \use_xtal_div.xtal_q_reg[1]_1 ;
  output \use_xtal_div.xtal_q_reg[0]_4 ;
  output \use_xtal_div.xtal_q_reg[1]_2 ;
  output ale_q_reg_0;
  input \p1_q[1]_i_4 ;
  input [5:0]\p1_q[7]_i_31 ;
  input [5:0]take_branch_q_i_9;
  input mb_q_reg;
  input mb_q;
  input branch_taken_s;
  input branch_taken_q_reg;
  input [0:0]sfx_port;
  input t1_q_reg;
  input psen_q_reg_0;
  input [5:0]\opc_opcode_q_reg_rep[7] ;
  input \p2_q_reg[4] ;
  input \p2_q_reg[4]_0 ;
  input \p2_q_reg[4]_1 ;
  input \p1_q[6]_i_3_0 ;
  input int_pending_s;
  input \p1_q[2]_i_10 ;
  input \program_counter_q_reg[10] ;
  input \program_counter_q_reg[10]_0 ;
  input \accumulator_q_reg[3]_i_7 ;
  input \p1_q[1]_i_12 ;
  input [0:0]\p2_q_reg[3] ;
  input \p2_q_reg[3]_0 ;
  input int_type_q;
  input \p1_q[5]_i_3 ;
  input [0:0]pb_out;
  input [7:0]douta;
  input [7:0]\p1_q[7]_i_9 ;
  input \pmem_addr_q_reg[10] ;
  input \pmem_addr_q_reg[10]_0 ;
  input \p1_q[6]_i_3_1 ;
  input \p1_q[6]_i_3_2 ;
  input \counter_q_reg[7] ;
  input \counter_q_reg[7]_0 ;
  input \temp_req_q_reg[7] ;
  input \temp_req_q_reg[7]_0 ;
  input \temp_req_q_reg[7]_1 ;
  input \temp_req_q_reg[7]_2 ;
  input \temp_req_q_reg[7]_3 ;
  input \p1_q[7]_i_55_0 ;
  input [3:0]\p1_q[3]_i_3 ;
  input \p2_o[2]_i_2_0 ;
  input timer_flag_q_reg;
  input tim_of_s;
  input cnd_tf_s;
  input timer_int_enable_q_reg;
  input timer_int_enable_q_reg_0;
  input timer_overflow_q_reg;
  input timer_overflow_q_reg_0;
  input int_enable_q_reg;
  input int_enable_q_reg_0;
  input soundclk;
  input [0:0]SR;
  input clk_multi_cycle_s;
  input rd_q_reg_0;

  wire [5:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5 ;
  wire [0:0]E;
  wire \FSM_onehot_int_state_q_reg[1] ;
  wire \FSM_onehot_mstate_q_reg[0]_0 ;
  wire \FSM_onehot_mstate_q_reg[0]_1 ;
  wire \FSM_onehot_mstate_q_reg[0]_2 ;
  wire \FSM_onehot_mstate_q_reg[0]_3 ;
  wire \FSM_onehot_mstate_q_reg[0]_4 ;
  wire \FSM_onehot_mstate_q_reg[0]_5 ;
  wire [0:0]\FSM_onehot_mstate_q_reg[0]_6 ;
  wire \FSM_onehot_mstate_q_reg[1]_0 ;
  wire \FSM_onehot_mstate_q_reg[2]_0 ;
  wire \FSM_onehot_mstate_q_reg[2]_1 ;
  wire [0:0]\FSM_onehot_mstate_q_reg[2]_2 ;
  wire \FSM_onehot_mstate_q_reg[2]_3 ;
  wire \FSM_onehot_mstate_q_reg[2]_4 ;
  wire \FSM_onehot_mstate_q_reg[2]_5 ;
  wire \FSM_onehot_mstate_q_reg[2]_6 ;
  wire \FSM_onehot_mstate_q_reg[4]_0 ;
  wire \FSM_onehot_mstate_q_reg[4]_1 ;
  wire \FSM_onehot_mstate_q_reg[4]_10 ;
  wire \FSM_onehot_mstate_q_reg[4]_11 ;
  wire \FSM_onehot_mstate_q_reg[4]_2 ;
  wire \FSM_onehot_mstate_q_reg[4]_3 ;
  wire \FSM_onehot_mstate_q_reg[4]_4 ;
  wire \FSM_onehot_mstate_q_reg[4]_5 ;
  wire \FSM_onehot_mstate_q_reg[4]_6 ;
  wire \FSM_onehot_mstate_q_reg[4]_7 ;
  wire \FSM_onehot_mstate_q_reg[4]_8 ;
  wire \FSM_onehot_mstate_q_reg[4]_9 ;
  wire \FSM_onehot_mstate_q_reg_n_0_[3] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \accumulator_q_reg[3]_i_7 ;
  wire ale_q_i_1_n_0;
  wire ale_q_reg_0;
  wire branch_taken_q_reg;
  wire branch_taken_s;
  wire clk_multi_cycle_s;
  wire clk_second_cycle_s;
  wire cnd_tf_s;
  wire \counter_q_reg[7] ;
  wire \counter_q_reg[7]_0 ;
  wire [7:0]douta;
  wire int_enable_q_reg;
  wire int_enable_q_reg_0;
  wire int_pending_s;
  wire int_type_q;
  wire mb_q;
  wire mb_q_reg;
  wire \mnemonic_q_reg[0] ;
  wire \mnemonic_q_reg[1] ;
  wire \mnemonic_q_reg[3] ;
  wire \mnemonic_q_reg[3]_0 ;
  wire \mnemonic_q_reg[4] ;
  wire \mnemonic_q_reg[4]_0 ;
  wire \mnemonic_q_reg[4]_1 ;
  wire \mnemonic_q_reg[4]_2 ;
  wire \mnemonic_q_reg[4]_3 ;
  wire \mnemonic_q_reg[5] ;
  wire \mnemonic_q_reg[5]_0 ;
  wire multi_cycle_q_i_1_n_0;
  wire multi_cycle_q_reg_n_0;
  wire \opc_opcode_q_reg[3] ;
  wire \opc_opcode_q_reg[4] ;
  wire \opc_opcode_q_reg[5] ;
  wire \opc_opcode_q_reg[5]_0 ;
  wire \opc_opcode_q_reg[7] ;
  wire [5:0]\opc_opcode_q_reg_rep[7] ;
  wire \p1_q[1]_i_12 ;
  wire \p1_q[1]_i_4 ;
  wire \p1_q[2]_i_10 ;
  wire [3:0]\p1_q[3]_i_3 ;
  wire \p1_q[5]_i_3 ;
  wire \p1_q[6]_i_11_n_0 ;
  wire \p1_q[6]_i_13_n_0 ;
  wire \p1_q[6]_i_3_0 ;
  wire \p1_q[6]_i_3_1 ;
  wire \p1_q[6]_i_3_2 ;
  wire \p1_q[6]_i_9_n_0 ;
  wire \p1_q[7]_i_103_n_0 ;
  wire [5:0]\p1_q[7]_i_31 ;
  wire \p1_q[7]_i_55_0 ;
  wire \p1_q[7]_i_86_n_0 ;
  wire \p1_q[7]_i_87_n_0 ;
  wire [7:0]\p1_q[7]_i_9 ;
  wire \p1_q[7]_i_95_n_0 ;
  wire \p1_q[7]_i_96_n_0 ;
  wire \p2_o[2]_i_2_0 ;
  wire \p2_o[2]_i_3_n_0 ;
  wire \p2_o_reg[6] ;
  wire \p2_q[3]_i_2_n_0 ;
  wire [0:0]\p2_q_reg[3] ;
  wire \p2_q_reg[3]_0 ;
  wire \p2_q_reg[4] ;
  wire \p2_q_reg[4]_0 ;
  wire \p2_q_reg[4]_1 ;
  wire [0:0]p_0_in;
  wire [0:0]pb_out;
  wire \pmem_addr_q_reg[10] ;
  wire \pmem_addr_q_reg[10]_0 ;
  wire \program_counter_q_reg[10] ;
  wire \program_counter_q_reg[10]_0 ;
  wire psen_o;
  wire psen_q_i_1_n_0;
  wire psen_q_reg_0;
  wire rd_o;
  wire rd_q_i_1_n_0;
  wire rd_q_reg_0;
  wire second_cycle_q_i_1_n_0;
  wire second_cycle_q_reg_0;
  wire second_cycle_q_reg_1;
  wire second_cycle_q_reg_10;
  wire second_cycle_q_reg_11;
  wire second_cycle_q_reg_12;
  wire second_cycle_q_reg_13;
  wire second_cycle_q_reg_2;
  wire second_cycle_q_reg_3;
  wire second_cycle_q_reg_4;
  wire second_cycle_q_reg_5;
  wire second_cycle_q_reg_6;
  wire second_cycle_q_reg_7;
  wire second_cycle_q_reg_8;
  wire [0:0]second_cycle_q_reg_9;
  wire [0:0]sfx_port;
  wire \sfx_port_reg[4] ;
  wire soundclk;
  wire t1_q_reg;
  wire [5:0]take_branch_q_i_9;
  wire \temp_req_q[7]_i_7_n_0 ;
  wire \temp_req_q_reg[7] ;
  wire \temp_req_q_reg[7]_0 ;
  wire \temp_req_q_reg[7]_1 ;
  wire \temp_req_q_reg[7]_2 ;
  wire \temp_req_q_reg[7]_3 ;
  wire tim_of_s;
  wire timer_flag_q_reg;
  wire timer_int_enable_q_reg;
  wire timer_int_enable_q_reg_0;
  wire timer_overflow_q_reg;
  wire timer_overflow_q_reg_0;
  wire \use_xtal_div.xtal_q[0]_i_1_n_0 ;
  wire \use_xtal_div.xtal_q[1]_i_1_n_0 ;
  wire \use_xtal_div.xtal_q_reg[0]_0 ;
  wire [0:0]\use_xtal_div.xtal_q_reg[0]_1 ;
  wire [0:0]\use_xtal_div.xtal_q_reg[0]_2 ;
  wire \use_xtal_div.xtal_q_reg[0]_3 ;
  wire \use_xtal_div.xtal_q_reg[0]_4 ;
  wire [0:0]\use_xtal_div.xtal_q_reg[1]_0 ;
  wire \use_xtal_div.xtal_q_reg[1]_1 ;
  wire \use_xtal_div.xtal_q_reg[1]_2 ;
  wire xtal3;
  wire [1:0]xtal_q;

  (* FSM_ENCODED_STATES = "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010," *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_mstate_q_reg[0] 
       (.C(soundclk),
        .CE(xtal3),
        .D(Q[3]),
        .PRE(SR),
        .Q(Q[0]));
  (* FSM_ENCODED_STATES = "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_mstate_q_reg[1] 
       (.C(soundclk),
        .CE(xtal3),
        .CLR(SR),
        .D(Q[0]),
        .Q(Q[1]));
  (* FSM_ENCODED_STATES = "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_mstate_q_reg[2] 
       (.C(soundclk),
        .CE(xtal3),
        .CLR(SR),
        .D(Q[1]),
        .Q(Q[2]));
  (* FSM_ENCODED_STATES = "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_mstate_q_reg[3] 
       (.C(soundclk),
        .CE(xtal3),
        .CLR(SR),
        .D(Q[2]),
        .Q(\FSM_onehot_mstate_q_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_mstate_q_reg[4] 
       (.C(soundclk),
        .CE(xtal3),
        .CLR(SR),
        .D(\FSM_onehot_mstate_q_reg_n_0_[3] ),
        .Q(Q[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_shadow_q[7]_i_1 
       (.I0(xtal_q[1]),
        .I1(xtal_q[0]),
        .O(xtal3));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \accumulator_q[3]_i_12 
       (.I0(clk_second_cycle_s),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(take_branch_q_i_9[2]),
        .O(second_cycle_q_reg_11));
  LUT6 #(
    .INIT(64'hFFFFFFDDFFFFFEFF)) 
    \accumulator_q[3]_i_14 
       (.I0(\accumulator_q_reg[3]_i_7 ),
        .I1(Q[3]),
        .I2(take_branch_q_i_9[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\FSM_onehot_mstate_q_reg[4]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \accumulator_q[3]_i_4 
       (.I0(clk_second_cycle_s),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(second_cycle_q_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hF3FF2020)) 
    ale_q_i_1
       (.I0(Q[0]),
        .I1(xtal_q[0]),
        .I2(xtal_q[1]),
        .I3(Q[1]),
        .I4(ale_q_reg_0),
        .O(ale_q_i_1_n_0));
  FDCE ale_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(ale_q_i_1_n_0),
        .Q(ale_q_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hFFFB4040)) 
    branch_taken_q_i_1
       (.I0(xtal_q[0]),
        .I1(xtal_q[1]),
        .I2(branch_taken_s),
        .I3(\FSM_onehot_mstate_q_reg[4]_6 ),
        .I4(branch_taken_q_reg),
        .O(\use_xtal_div.xtal_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    branch_taken_q_i_3
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\FSM_onehot_mstate_q_reg[4]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \bus_q[7]_i_3 
       (.I0(clk_second_cycle_s),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(second_cycle_q_reg_10));
  LUT4 #(
    .INIT(16'h4440)) 
    \counter_q[7]_i_1 
       (.I0(xtal_q[0]),
        .I1(xtal_q[1]),
        .I2(\counter_q_reg[7] ),
        .I3(\counter_q_reg[7]_0 ),
        .O(\use_xtal_div.xtal_q_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \dmem_addr_q[5]_i_13 
       (.I0(\p1_q[7]_i_31 [1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(take_branch_q_i_9[1]),
        .O(\mnemonic_q_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44FFFF0C)) 
    \dmem_addr_q[5]_i_14 
       (.I0(\FSM_onehot_mstate_q_reg[4]_1 ),
        .I1(second_cycle_q_reg_7),
        .I2(second_cycle_q_reg_8),
        .I3(\p1_q[7]_i_31 [3]),
        .I4(\p1_q[7]_i_31 [5]),
        .I5(\p1_q[7]_i_31 [4]),
        .O(\mnemonic_q_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFFF1FEF3)) 
    \dmem_addr_q[5]_i_21 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(clk_second_cycle_s),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\FSM_onehot_mstate_q_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \dmem_addr_q[5]_i_3 
       (.I0(clk_second_cycle_s),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(second_cycle_q_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \dmem_addr_q[5]_i_9 
       (.I0(take_branch_q_i_9[1]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\opc_opcode_q_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    f1_q_i_4
       (.I0(take_branch_q_i_9[3]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\opc_opcode_q_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000010)) 
    \int_b/int_enable_q_i_1 
       (.I0(\FSM_onehot_mstate_q_reg[4]_10 ),
        .I1(\FSM_onehot_mstate_q_reg[0]_0 ),
        .I2(xtal_q[1]),
        .I3(xtal_q[0]),
        .I4(int_enable_q_reg),
        .I5(int_enable_q_reg_0),
        .O(\use_xtal_div.xtal_q_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hFFBFFFBF44040000)) 
    \int_b/timer_flag_q_i_1 
       (.I0(xtal_q[0]),
        .I1(xtal_q[1]),
        .I2(second_cycle_q_reg_8),
        .I3(timer_flag_q_reg),
        .I4(tim_of_s),
        .I5(cnd_tf_s),
        .O(\use_xtal_div.xtal_q_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFFFFF7FF00000400)) 
    \int_b/timer_int_enable_q_i_1 
       (.I0(\FSM_onehot_mstate_q_reg[4]_10 ),
        .I1(timer_int_enable_q_reg),
        .I2(\FSM_onehot_mstate_q_reg[0]_0 ),
        .I3(xtal_q[1]),
        .I4(xtal_q[0]),
        .I5(timer_int_enable_q_reg_0),
        .O(\use_xtal_div.xtal_q_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hBFBF0400)) 
    \int_b/timer_overflow_q_i_1 
       (.I0(xtal_q[0]),
        .I1(xtal_q[1]),
        .I2(timer_overflow_q_reg),
        .I3(tim_of_s),
        .I4(timer_overflow_q_reg_0),
        .O(\use_xtal_div.xtal_q_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    int_in_progress_q_i_3
       (.I0(Q[2]),
        .I1(clk_second_cycle_s),
        .I2(take_branch_q_i_9[2]),
        .I3(\p1_q[7]_i_31 [3]),
        .I4(Q[0]),
        .I5(\FSM_onehot_mstate_q_reg[4]_7 ),
        .O(\FSM_onehot_mstate_q_reg[2]_5 ));
  LUT6 #(
    .INIT(64'hFF75FFFF00200020)) 
    mb_q_i_1
       (.I0(xtal3),
        .I1(\FSM_onehot_mstate_q_reg[4]_3 ),
        .I2(\p1_q[7]_i_31 [4]),
        .I3(mb_q_reg),
        .I4(\mnemonic_q_reg[4]_0 ),
        .I5(mb_q),
        .O(\mnemonic_q_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    mb_q_i_2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(take_branch_q_i_9[2]),
        .O(\FSM_onehot_mstate_q_reg[4]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    mb_q_i_4
       (.I0(\p1_q[7]_i_31 [4]),
        .I1(take_branch_q_i_9[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\mnemonic_q_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    mem_reg_0_63_0_0_i_10
       (.I0(clk_second_cycle_s),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(second_cycle_q_reg_7));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \mnemonic_q[5]_i_1 
       (.I0(xtal3),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(clk_second_cycle_s),
        .O(\FSM_onehot_mstate_q_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h55FF8080FFFF8080)) 
    multi_cycle_q_i_1
       (.I0(xtal3),
        .I1(Q[3]),
        .I2(clk_multi_cycle_s),
        .I3(Q[2]),
        .I4(multi_cycle_q_reg_n_0),
        .I5(clk_second_cycle_s),
        .O(multi_cycle_q_i_1_n_0));
  FDCE multi_cycle_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(multi_cycle_q_i_1_n_0),
        .Q(multi_cycle_q_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \opc_opcode_q_rep[0]_i_1 
       (.I0(second_cycle_q_reg_2),
        .I1(\opc_opcode_q_reg_rep[7] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \opc_opcode_q_rep[1]_i_1 
       (.I0(second_cycle_q_reg_2),
        .I1(\opc_opcode_q_reg_rep[7] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \opc_opcode_q_rep[3]_i_1 
       (.I0(second_cycle_q_reg_2),
        .I1(\opc_opcode_q_reg_rep[7] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \opc_opcode_q_rep[5]_i_1 
       (.I0(second_cycle_q_reg_2),
        .I1(\opc_opcode_q_reg_rep[7] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \opc_opcode_q_rep[6]_i_1 
       (.I0(second_cycle_q_reg_2),
        .I1(\opc_opcode_q_reg_rep[7] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \opc_opcode_q_rep[7]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(clk_second_cycle_s),
        .I5(xtal3),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \opc_opcode_q_rep[7]_i_2 
       (.I0(second_cycle_q_reg_2),
        .I1(\opc_opcode_q_reg_rep[7] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \opc_opcode_q_rep[7]_i_3 
       (.I0(clk_second_cycle_s),
        .I1(int_pending_s),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(second_cycle_q_reg_2));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \p1_q[0]_i_9 
       (.I0(\p1_q[7]_i_9 [0]),
        .I1(psen_o),
        .I2(douta[0]),
        .I3(pb_out),
        .I4(\p1_q[3]_i_3 [0]),
        .I5(rd_o),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \p1_q[1]_i_13 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\FSM_onehot_mstate_q_reg[2]_4 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \p1_q[1]_i_8 
       (.I0(\p1_q[7]_i_9 [1]),
        .I1(psen_o),
        .I2(douta[1]),
        .I3(pb_out),
        .I4(\p1_q[3]_i_3 [1]),
        .I5(rd_o),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_4 ));
  LUT6 #(
    .INIT(64'h0000000050005515)) 
    \p1_q[1]_i_9 
       (.I0(clk_second_cycle_s),
        .I1(Q[0]),
        .I2(\FSM_onehot_mstate_q_reg[4]_7 ),
        .I3(take_branch_q_i_9[0]),
        .I4(\p1_q[1]_i_4 ),
        .I5(\FSM_onehot_mstate_q_reg[2]_4 ),
        .O(second_cycle_q_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \p1_q[2]_i_11 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(clk_second_cycle_s),
        .I4(\p1_q[1]_i_4 ),
        .O(\FSM_onehot_mstate_q_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hFFF1)) 
    \p1_q[2]_i_17 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(clk_second_cycle_s),
        .I3(Q[2]),
        .O(\FSM_onehot_mstate_q_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h0F0CAFAE0F0C0000)) 
    \p1_q[2]_i_19 
       (.I0(clk_second_cycle_s),
        .I1(Q[3]),
        .I2(second_cycle_q_reg_6),
        .I3(int_pending_s),
        .I4(\p1_q[2]_i_10 ),
        .I5(\FSM_onehot_mstate_q_reg[4]_0 ),
        .O(second_cycle_q_reg_5));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \p1_q[2]_i_20 
       (.I0(\FSM_onehot_mstate_q_reg[1]_0 ),
        .I1(int_pending_s),
        .I2(\p1_q[2]_i_10 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(int_type_q),
        .O(\FSM_onehot_int_state_q_reg[1] ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \p1_q[2]_i_8 
       (.I0(\p1_q[7]_i_9 [2]),
        .I1(psen_o),
        .I2(douta[2]),
        .I3(pb_out),
        .I4(\p1_q[3]_i_3 [2]),
        .I5(rd_o),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \p1_q[3]_i_11 
       (.I0(\p1_q[7]_i_9 [3]),
        .I1(psen_o),
        .I2(douta[3]),
        .I3(pb_out),
        .I4(\p1_q[3]_i_3 [3]),
        .I5(rd_o),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_3 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \p1_q[3]_i_13 
       (.I0(\p1_q[1]_i_4 ),
        .I1(clk_second_cycle_s),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(second_cycle_q_reg_0));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \p1_q[4]_i_10 
       (.I0(\p1_q[7]_i_9 [4]),
        .I1(psen_o),
        .I2(rd_o),
        .I3(douta[4]),
        .I4(pb_out),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2 ));
  LUT6 #(
    .INIT(64'h00008AAAAAAA8AAA)) 
    \p1_q[5]_i_10 
       (.I0(\p1_q[5]_i_3 ),
        .I1(pb_out),
        .I2(douta[5]),
        .I3(rd_o),
        .I4(psen_o),
        .I5(\p1_q[7]_i_9 [5]),
        .O(\p2_o_reg[6] ));
  LUT6 #(
    .INIT(64'hFFA03030FFA03F3F)) 
    \p1_q[6]_i_11 
       (.I0(clk_second_cycle_s),
        .I1(second_cycle_q_reg_8),
        .I2(\p1_q[6]_i_3_2 ),
        .I3(\FSM_onehot_mstate_q_reg[4]_6 ),
        .I4(\p1_q[6]_i_3_1 ),
        .I5(\opc_opcode_q_reg[5] ),
        .O(\p1_q[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00FFBABAFFFFFFFF)) 
    \p1_q[6]_i_13 
       (.I0(second_cycle_q_reg_10),
        .I1(\p1_q[6]_i_3_1 ),
        .I2(\FSM_onehot_mstate_q_reg[4]_9 ),
        .I3(\FSM_onehot_mstate_q_reg[4]_6 ),
        .I4(\p1_q[6]_i_3_2 ),
        .I5(\p2_q_reg[4] ),
        .O(\p1_q[6]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \p1_q[6]_i_17 
       (.I0(\p1_q[7]_i_9 [6]),
        .I1(psen_o),
        .I2(rd_o),
        .I3(douta[6]),
        .I4(pb_out),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1 ));
  LUT6 #(
    .INIT(64'h0000000800000040)) 
    \p1_q[6]_i_18 
       (.I0(clk_second_cycle_s),
        .I1(take_branch_q_i_9[2]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(second_cycle_q_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \p1_q[6]_i_25 
       (.I0(\p1_q[7]_i_31 [0]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\mnemonic_q_reg[0] ));
  LUT6 #(
    .INIT(64'h00EAFFEAFFEAFFEA)) 
    \p1_q[6]_i_3 
       (.I0(\p1_q[6]_i_9_n_0 ),
        .I1(\p2_q_reg[4] ),
        .I2(\p1_q[6]_i_11_n_0 ),
        .I3(\p2_q_reg[4]_0 ),
        .I4(\p1_q[6]_i_13_n_0 ),
        .I5(\p2_q_reg[4]_1 ),
        .O(\mnemonic_q_reg[5] ));
  LUT4 #(
    .INIT(16'h0053)) 
    \p1_q[6]_i_9 
       (.I0(second_cycle_q_reg_4),
        .I1(\FSM_onehot_mstate_q_reg[4]_1 ),
        .I2(\p1_q[6]_i_3_0 ),
        .I3(\p2_q_reg[4] ),
        .O(\p1_q[6]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \p1_q[7]_i_100 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\p1_q[7]_i_31 [1]),
        .O(\FSM_onehot_mstate_q_reg[4]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \p1_q[7]_i_103 
       (.I0(take_branch_q_i_9[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(clk_second_cycle_s),
        .O(\p1_q[7]_i_103_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h03020300)) 
    \p1_q[7]_i_13 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(clk_second_cycle_s),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\FSM_onehot_mstate_q_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \p1_q[7]_i_21 
       (.I0(Q[2]),
        .I1(clk_second_cycle_s),
        .O(\FSM_onehot_mstate_q_reg[2]_6 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \p1_q[7]_i_30 
       (.I0(\p1_q[7]_i_9 [7]),
        .I1(psen_o),
        .I2(rd_o),
        .I3(douta[7]),
        .I4(pb_out),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \p1_q[7]_i_48 
       (.I0(clk_second_cycle_s),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(second_cycle_q_reg_6));
  LUT6 #(
    .INIT(64'hD1FFFFFFD1FF0000)) 
    \p1_q[7]_i_55 
       (.I0(second_cycle_q_reg_8),
        .I1(\p1_q[7]_i_31 [4]),
        .I2(\p1_q[7]_i_86_n_0 ),
        .I3(\p1_q[7]_i_31 [5]),
        .I4(\p1_q[7]_i_31 [2]),
        .I5(\p1_q[7]_i_87_n_0 ),
        .O(\mnemonic_q_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFF57FFFFFF5F)) 
    \p1_q[7]_i_60 
       (.I0(\p1_q[1]_i_12 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(clk_second_cycle_s),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\FSM_onehot_mstate_q_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \p1_q[7]_i_65 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\p1_q[7]_i_31 [4]),
        .I5(\p1_q[7]_i_31 [5]),
        .O(\FSM_onehot_mstate_q_reg[4]_11 ));
  LUT6 #(
    .INIT(64'hFF00EE0E0F000E0E)) 
    \p1_q[7]_i_67 
       (.I0(\p1_q[7]_i_95_n_0 ),
        .I1(\p1_q[7]_i_96_n_0 ),
        .I2(\p1_q[7]_i_31 [3]),
        .I3(\p1_q[7]_i_31 [5]),
        .I4(\p1_q[7]_i_31 [2]),
        .I5(second_cycle_q_reg_10),
        .O(\mnemonic_q_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00000002FFFF0000)) 
    \p1_q[7]_i_76 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\p1_q[7]_i_31 [5]),
        .I5(\p1_q[7]_i_31 [4]),
        .O(\FSM_onehot_mstate_q_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \p1_q[7]_i_78 
       (.I0(\p1_q[7]_i_31 [4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\mnemonic_q_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFFEFFEEEFEEEFEEE)) 
    \p1_q[7]_i_85 
       (.I0(\p2_q[3]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\FSM_onehot_mstate_q_reg[4]_7 ),
        .I3(take_branch_q_i_9[1]),
        .I4(\p1_q[7]_i_31 [1]),
        .I5(\p1_q[7]_i_31 [5]),
        .O(\FSM_onehot_mstate_q_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hCCDFCCDD)) 
    \p1_q[7]_i_86 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(take_branch_q_i_9[1]),
        .O(\p1_q[7]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hFACFFAFFFACFFACF)) 
    \p1_q[7]_i_87 
       (.I0(\p1_q[7]_i_103_n_0 ),
        .I1(\p1_q[7]_i_86_n_0 ),
        .I2(\p1_q[7]_i_31 [4]),
        .I3(\p1_q[7]_i_31 [5]),
        .I4(\FSM_onehot_mstate_q_reg[4]_7 ),
        .I5(\p1_q[7]_i_55_0 ),
        .O(\p1_q[7]_i_87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \p1_q[7]_i_94 
       (.I0(take_branch_q_i_9[2]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\opc_opcode_q_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \p1_q[7]_i_95 
       (.I0(\p1_q[7]_i_31 [1]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(clk_second_cycle_s),
        .O(\p1_q[7]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'h00000002FFFF0000)) 
    \p1_q[7]_i_96 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\p1_q[7]_i_31 [3]),
        .I5(\p1_q[7]_i_31 [1]),
        .O(\p1_q[7]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'h0000001C00000010)) 
    \p1_q[7]_i_97 
       (.I0(\p1_q[7]_i_31 [4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\p1_q[7]_i_31 [5]),
        .O(\mnemonic_q_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \p1_q[7]_i_98 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\p1_q[7]_i_31 [3]),
        .O(\FSM_onehot_mstate_q_reg[4]_2 ));
  LUT6 #(
    .INIT(64'h0000A8AAAAAAAAAA)) 
    \p2_o[2]_i_2 
       (.I0(psen_q_reg_0),
        .I1(second_cycle_q_reg_1),
        .I2(Q[2]),
        .I3(\p2_q[3]_i_2_n_0 ),
        .I4(\p2_o[2]_i_3_n_0 ),
        .I5(\FSM_onehot_mstate_q_reg[4]_7 ),
        .O(\FSM_onehot_mstate_q_reg[2]_1 ));
  LUT5 #(
    .INIT(32'h0000D000)) 
    \p2_o[2]_i_3 
       (.I0(\p2_q_reg[3]_0 ),
        .I1(\FSM_onehot_mstate_q_reg[0]_3 ),
        .I2(\p2_q[3]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(\p2_o[2]_i_2_0 ),
        .O(\p2_o[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \p2_o[2]_i_4 
       (.I0(Q[3]),
        .I1(Q[1]),
        .O(\FSM_onehot_mstate_q_reg[4]_7 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \p2_q[3]_i_1 
       (.I0(\p2_q_reg[3] ),
        .I1(Q[2]),
        .I2(clk_second_cycle_s),
        .I3(\p2_q[3]_i_2_n_0 ),
        .I4(xtal3),
        .I5(\p2_q_reg[3]_0 ),
        .O(\FSM_onehot_mstate_q_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \p2_q[3]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\p2_q[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00D0FFFF00D000D0)) 
    \pmem_addr_q[10]_i_1 
       (.I0(clk_second_cycle_s),
        .I1(\pmem_addr_q_reg[10] ),
        .I2(xtal3),
        .I3(\FSM_onehot_mstate_q_reg[0]_0 ),
        .I4(\pmem_addr_q_reg[10]_0 ),
        .I5(\FSM_onehot_mstate_q_reg[4]_9 ),
        .O(second_cycle_q_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \pmem_addr_q[10]_i_4 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(clk_second_cycle_s),
        .O(\FSM_onehot_mstate_q_reg[4]_9 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \prescaler_q[4]_i_1 
       (.I0(xtal_q[0]),
        .I1(xtal_q[1]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\use_xtal_div.xtal_q_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h4044)) 
    \program_counter_q[10]_i_3 
       (.I0(xtal_q[0]),
        .I1(xtal_q[1]),
        .I2(\program_counter_q_reg[10] ),
        .I3(\program_counter_q_reg[10]_0 ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \program_counter_q[7]_i_8 
       (.I0(clk_second_cycle_s),
        .I1(\pmem_addr_q_reg[10] ),
        .O(second_cycle_q_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \program_counter_q[7]_i_9 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\FSM_onehot_mstate_q_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFF00400040)) 
    psen_q_i_1
       (.I0(xtal_q[0]),
        .I1(xtal_q[1]),
        .I2(Q[1]),
        .I3(psen_q_reg_0),
        .I4(\FSM_onehot_mstate_q_reg_n_0_[3] ),
        .I5(psen_o),
        .O(psen_q_i_1_n_0));
  FDCE psen_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(psen_q_i_1_n_0),
        .Q(psen_o));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \psw_q[3]_i_22 
       (.I0(take_branch_q_i_9[3]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\opc_opcode_q_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5F03A00000)) 
    rd_q_i_1
       (.I0(Q[3]),
        .I1(clk_second_cycle_s),
        .I2(xtal_q[1]),
        .I3(xtal_q[0]),
        .I4(rd_q_reg_0),
        .I5(rd_o),
        .O(rd_q_i_1_n_0));
  FDCE rd_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(rd_q_i_1_n_0),
        .Q(rd_o));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    second_cycle_q_i_1
       (.I0(xtal_q[0]),
        .I1(xtal_q[1]),
        .I2(Q[2]),
        .I3(multi_cycle_q_reg_n_0),
        .I4(clk_second_cycle_s),
        .O(second_cycle_q_i_1_n_0));
  FDCE second_cycle_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(second_cycle_q_i_1_n_0),
        .Q(clk_second_cycle_s));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \sp_q[2]_i_4 
       (.I0(\p1_q[7]_i_31 [5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\mnemonic_q_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    t1_q_i_1
       (.I0(sfx_port),
        .I1(\FSM_onehot_mstate_q_reg[4]_4 ),
        .I2(xtal_q[0]),
        .I3(xtal_q[1]),
        .I4(t1_q_reg),
        .O(\sfx_port_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    take_branch_q_i_20
       (.I0(take_branch_q_i_9[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(clk_second_cycle_s),
        .O(\opc_opcode_q_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    take_branch_q_i_27
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(clk_second_cycle_s),
        .I5(\p1_q[7]_i_31 [2]),
        .O(\FSM_onehot_mstate_q_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hAAAAA222A222A222)) 
    \temp_req_q[7]_i_1 
       (.I0(xtal3),
        .I1(\temp_req_q_reg[7] ),
        .I2(\FSM_onehot_mstate_q_reg[4]_4 ),
        .I3(\temp_req_q_reg[7]_0 ),
        .I4(\temp_req_q_reg[7]_1 ),
        .I5(\temp_req_q[7]_i_7_n_0 ),
        .O(\use_xtal_div.xtal_q_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \temp_req_q[7]_i_10 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(\FSM_onehot_mstate_q_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h00EC)) 
    \temp_req_q[7]_i_4 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\FSM_onehot_mstate_q_reg[4]_4 ));
  LUT6 #(
    .INIT(64'h0210FFFF02100000)) 
    \temp_req_q[7]_i_7 
       (.I0(\temp_req_q_reg[7]_2 ),
        .I1(\FSM_onehot_mstate_q_reg[0]_1 ),
        .I2(Q[2]),
        .I3(clk_second_cycle_s),
        .I4(\temp_req_q_reg[7]_3 ),
        .I5(\FSM_onehot_mstate_q_reg[4]_4 ),
        .O(\temp_req_q[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    timer_flag_q_i_2
       (.I0(clk_second_cycle_s),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(second_cycle_q_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    timer_int_enable_q_i_2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(take_branch_q_i_9[2]),
        .O(\FSM_onehot_mstate_q_reg[4]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    timer_int_enable_q_i_4
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\FSM_onehot_mstate_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \use_xtal_div.xtal_q[0]_i_1 
       (.I0(xtal_q[0]),
        .I1(xtal_q[1]),
        .O(\use_xtal_div.xtal_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \use_xtal_div.xtal_q[1]_i_1 
       (.I0(xtal_q[0]),
        .I1(xtal_q[1]),
        .O(\use_xtal_div.xtal_q[1]_i_1_n_0 ));
  FDCE \use_xtal_div.xtal_q_reg[0] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\use_xtal_div.xtal_q[0]_i_1_n_0 ),
        .Q(xtal_q[0]));
  FDCE \use_xtal_div.xtal_q_reg[1] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\use_xtal_div.xtal_q[1]_i_1_n_0 ),
        .Q(xtal_q[1]));
endmodule

(* ORIG_REF_NAME = "t48_cond_branch" *) 
module dkong_dkong_system_wrapper_0_0_t48_cond_branch
   (cnd_take_branch_s,
    take_branch_q_reg_0,
    soundclk,
    SR);
  output cnd_take_branch_s;
  input take_branch_q_reg_0;
  input soundclk;
  input [0:0]SR;

  wire [0:0]SR;
  wire cnd_take_branch_s;
  wire soundclk;
  wire take_branch_q_reg_0;

  FDCE take_branch_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(take_branch_q_reg_0),
        .Q(cnd_take_branch_s));
endmodule

(* ORIG_REF_NAME = "t48_core" *) 
module dkong_dkong_system_wrapper_0_0_t48_core
   (ale,
    dmem_dout,
    dmem_addr,
    dac_out,
    dac_mute,
    addra,
    D,
    \bus_q_reg[7] ,
    dmem_we,
    soundclk,
    SR,
    sfx_port,
    int_q_reg,
    outreg,
    douta,
    \p1_q[7]_i_9 ,
    Q);
  output ale;
  output [7:0]dmem_dout;
  output [5:0]dmem_addr;
  output [7:0]dac_out;
  output dac_mute;
  output [2:0]addra;
  output [0:0]D;
  output [7:0]\bus_q_reg[7] ;
  output dmem_we;
  input soundclk;
  input [0:0]SR;
  input [2:0]sfx_port;
  input int_q_reg;
  input [7:0]outreg;
  input [7:0]douta;
  input [7:0]\p1_q[7]_i_9 ;
  input [3:0]Q;

  wire [0:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [7:3]accumulator_q;
  wire [2:0]addra;
  wire ale;
  wire alu_b_n_0;
  wire alu_b_n_1;
  wire alu_b_n_11;
  wire alu_b_n_12;
  wire alu_b_n_13;
  wire alu_b_n_14;
  wire alu_b_n_15;
  wire alu_b_n_16;
  wire alu_b_n_17;
  wire alu_b_n_18;
  wire alu_b_n_19;
  wire alu_b_n_2;
  wire alu_b_n_20;
  wire alu_b_n_21;
  wire alu_b_n_22;
  wire alu_b_n_23;
  wire alu_b_n_24;
  wire alu_b_n_25;
  wire alu_b_n_26;
  wire alu_b_n_27;
  wire alu_b_n_28;
  wire alu_b_n_29;
  wire alu_b_n_3;
  wire alu_b_n_30;
  wire alu_b_n_31;
  wire alu_b_n_32;
  wire alu_b_n_33;
  wire alu_b_n_34;
  wire alu_b_n_4;
  wire alu_b_n_5;
  wire alu_b_n_6;
  wire alu_b_n_7;
  wire alu_b_n_8;
  wire alu_b_n_9;
  wire branch_taken_s;
  wire bus_q;
  wire [7:0]\bus_q_reg[7] ;
  wire clk_multi_cycle_s;
  wire clk_second_cycle_s;
  wire clock_ctrl_b_n_0;
  wire clock_ctrl_b_n_1;
  wire clock_ctrl_b_n_10;
  wire clock_ctrl_b_n_11;
  wire clock_ctrl_b_n_12;
  wire clock_ctrl_b_n_14;
  wire clock_ctrl_b_n_15;
  wire clock_ctrl_b_n_16;
  wire clock_ctrl_b_n_17;
  wire clock_ctrl_b_n_18;
  wire clock_ctrl_b_n_19;
  wire clock_ctrl_b_n_2;
  wire clock_ctrl_b_n_20;
  wire clock_ctrl_b_n_21;
  wire clock_ctrl_b_n_24;
  wire clock_ctrl_b_n_25;
  wire clock_ctrl_b_n_26;
  wire clock_ctrl_b_n_27;
  wire clock_ctrl_b_n_28;
  wire clock_ctrl_b_n_29;
  wire clock_ctrl_b_n_3;
  wire clock_ctrl_b_n_30;
  wire clock_ctrl_b_n_31;
  wire clock_ctrl_b_n_32;
  wire clock_ctrl_b_n_33;
  wire clock_ctrl_b_n_34;
  wire clock_ctrl_b_n_35;
  wire clock_ctrl_b_n_36;
  wire clock_ctrl_b_n_37;
  wire clock_ctrl_b_n_38;
  wire clock_ctrl_b_n_39;
  wire clock_ctrl_b_n_4;
  wire clock_ctrl_b_n_41;
  wire clock_ctrl_b_n_42;
  wire clock_ctrl_b_n_43;
  wire clock_ctrl_b_n_44;
  wire clock_ctrl_b_n_45;
  wire clock_ctrl_b_n_46;
  wire clock_ctrl_b_n_48;
  wire clock_ctrl_b_n_49;
  wire clock_ctrl_b_n_5;
  wire clock_ctrl_b_n_50;
  wire clock_ctrl_b_n_51;
  wire clock_ctrl_b_n_53;
  wire clock_ctrl_b_n_54;
  wire clock_ctrl_b_n_55;
  wire clock_ctrl_b_n_56;
  wire clock_ctrl_b_n_59;
  wire clock_ctrl_b_n_60;
  wire clock_ctrl_b_n_61;
  wire clock_ctrl_b_n_62;
  wire clock_ctrl_b_n_63;
  wire clock_ctrl_b_n_64;
  wire clock_ctrl_b_n_65;
  wire clock_ctrl_b_n_66;
  wire clock_ctrl_b_n_67;
  wire clock_ctrl_b_n_68;
  wire clock_ctrl_b_n_7;
  wire clock_ctrl_b_n_70;
  wire clock_ctrl_b_n_71;
  wire clock_ctrl_b_n_72;
  wire clock_ctrl_b_n_73;
  wire clock_ctrl_b_n_75;
  wire clock_ctrl_b_n_76;
  wire clock_ctrl_b_n_77;
  wire clock_ctrl_b_n_78;
  wire clock_ctrl_b_n_79;
  wire clock_ctrl_b_n_8;
  wire clock_ctrl_b_n_80;
  wire clock_ctrl_b_n_81;
  wire clock_ctrl_b_n_82;
  wire clock_ctrl_b_n_83;
  wire clock_ctrl_b_n_84;
  wire clock_ctrl_b_n_85;
  wire clock_ctrl_b_n_86;
  wire clock_ctrl_b_n_87;
  wire clock_ctrl_b_n_88;
  wire clock_ctrl_b_n_89;
  wire clock_ctrl_b_n_9;
  wire clock_ctrl_b_n_90;
  wire [2:1]cnd_comp_value_s;
  wire cnd_take_branch_s;
  wire cnd_tf_s;
  wire counter_q;
  wire [7:0]counter_q_reg;
  wire dac_mute;
  wire [7:0]dac_out;
  wire decoder_b_n_1;
  wire decoder_b_n_10;
  wire decoder_b_n_101;
  wire decoder_b_n_104;
  wire decoder_b_n_106;
  wire decoder_b_n_107;
  wire decoder_b_n_108;
  wire decoder_b_n_109;
  wire decoder_b_n_11;
  wire decoder_b_n_112;
  wire decoder_b_n_113;
  wire decoder_b_n_115;
  wire decoder_b_n_117;
  wire decoder_b_n_118;
  wire decoder_b_n_119;
  wire decoder_b_n_12;
  wire decoder_b_n_120;
  wire decoder_b_n_121;
  wire decoder_b_n_122;
  wire decoder_b_n_123;
  wire decoder_b_n_124;
  wire decoder_b_n_126;
  wire decoder_b_n_127;
  wire decoder_b_n_128;
  wire decoder_b_n_129;
  wire decoder_b_n_13;
  wire decoder_b_n_130;
  wire decoder_b_n_131;
  wire decoder_b_n_132;
  wire decoder_b_n_133;
  wire decoder_b_n_134;
  wire decoder_b_n_135;
  wire decoder_b_n_2;
  wire decoder_b_n_22;
  wire decoder_b_n_23;
  wire decoder_b_n_24;
  wire decoder_b_n_25;
  wire decoder_b_n_26;
  wire decoder_b_n_27;
  wire decoder_b_n_3;
  wire decoder_b_n_30;
  wire decoder_b_n_34;
  wire decoder_b_n_36;
  wire decoder_b_n_37;
  wire decoder_b_n_38;
  wire decoder_b_n_46;
  wire decoder_b_n_47;
  wire decoder_b_n_48;
  wire decoder_b_n_49;
  wire decoder_b_n_5;
  wire decoder_b_n_50;
  wire decoder_b_n_51;
  wire decoder_b_n_52;
  wire decoder_b_n_53;
  wire decoder_b_n_54;
  wire decoder_b_n_55;
  wire decoder_b_n_56;
  wire decoder_b_n_57;
  wire decoder_b_n_58;
  wire decoder_b_n_59;
  wire decoder_b_n_6;
  wire decoder_b_n_60;
  wire decoder_b_n_61;
  wire decoder_b_n_62;
  wire decoder_b_n_63;
  wire decoder_b_n_66;
  wire decoder_b_n_67;
  wire decoder_b_n_68;
  wire decoder_b_n_69;
  wire decoder_b_n_7;
  wire decoder_b_n_70;
  wire decoder_b_n_71;
  wire decoder_b_n_72;
  wire decoder_b_n_73;
  wire decoder_b_n_74;
  wire decoder_b_n_8;
  wire decoder_b_n_9;
  wire decoder_b_n_94;
  wire decoder_b_n_96;
  wire decoder_b_n_97;
  wire decoder_b_n_99;
  wire [5:0]dmem_addr;
  wire dmem_addr_q;
  wire [5:0]dmem_addr_s;
  wire dmem_ctrl_b_n_0;
  wire dmem_ctrl_b_n_1;
  wire dmem_ctrl_b_n_2;
  wire dmem_ctrl_b_n_3;
  wire dmem_ctrl_b_n_4;
  wire dmem_ctrl_b_n_5;
  wire [7:0]dmem_dout;
  wire dmem_we;
  wire [7:0]douta;
  wire int_pending_s;
  wire int_q_reg;
  wire int_type_q;
  wire mb_q;
  wire mnemonic_q;
  wire [7:0]outreg;
  wire p1_q;
  wire [7:0]\p1_q[7]_i_9 ;
  wire [7:0]p2_q;
  wire [7:3]p_0_in;
  wire [10:7]p_0_in_0;
  wire p_0_in_1;
  wire p_0_in_3;
  wire [6:0]p_0_in__0;
  wire p_1_in;
  wire p_1_in17_in;
  wire [0:0]p_1_in_2;
  wire p_2_in;
  wire [6:6]pb_out;
  wire pmem_addr_q;
  wire [7:0]pmem_addr_s;
  wire pmem_ctrl_b_n_12;
  wire pmem_ctrl_b_n_13;
  wire pmem_ctrl_b_n_14;
  wire pmem_ctrl_b_n_15;
  wire pmem_ctrl_b_n_16;
  wire pmem_ctrl_b_n_17;
  wire pmem_ctrl_b_n_18;
  wire pmem_ctrl_b_n_19;
  wire pmem_ctrl_b_n_20;
  wire pmem_ctrl_b_n_21;
  wire pmem_ctrl_b_n_22;
  wire pmem_ctrl_b_n_23;
  wire pmem_ctrl_b_n_24;
  wire pmem_ctrl_b_n_25;
  wire prescaler_q;
  wire [11:0]program_counter_q;
  wire psw_aux_carry_s;
  wire psw_b_n_4;
  wire psw_b_n_5;
  wire psw_b_n_6;
  wire psw_b_n_7;
  wire psw_bs_s;
  wire psw_carry_s;
  wire psw_f0_s;
  wire [2:0]sfx_port;
  wire soundclk;
  wire temp_req_q;
  wire tim_of_s;
  wire tim_start_t_s;
  wire \use_p1.p1_b_n_0 ;
  wire \use_timer.timer_b_n_1 ;
  wire \use_timer.timer_b_n_13 ;
  wire \use_timer.timer_b_n_14 ;
  wire \use_timer.timer_b_n_15 ;
  wire \use_timer.timer_b_n_2 ;
  wire \use_timer.timer_b_n_3 ;
  wire \use_timer.timer_b_n_4 ;
  wire xtal3;
  wire [1:0]xtal_q;

  dkong_dkong_system_wrapper_0_0_t48_alu alu_b
       (.D({decoder_b_n_6,decoder_b_n_7,decoder_b_n_8,decoder_b_n_9,decoder_b_n_10,decoder_b_n_11,decoder_b_n_12,decoder_b_n_13}),
        .E(temp_req_q),
        .O(p_0_in_1),
        .Q({alu_b_n_2,alu_b_n_3,alu_b_n_4,alu_b_n_5,alu_b_n_6,alu_b_n_7,alu_b_n_8,alu_b_n_9}),
        .SR(SR),
        .\accu_shadow_q_reg[2]_0 (alu_b_n_18),
        .\accu_shadow_q_reg[3]_0 (alu_b_n_19),
        .\accu_shadow_q_reg[4]_0 (alu_b_n_20),
        .\accu_shadow_q_reg[5]_0 (alu_b_n_21),
        .\accu_shadow_q_reg[7]_0 ({p_1_in,alu_b_n_11,alu_b_n_12,alu_b_n_13,alu_b_n_14,alu_b_n_15,alu_b_n_16,alu_b_n_17}),
        .\accu_shadow_q_reg[7]_1 (alu_b_n_23),
        .\accu_shadow_q_reg[7]_2 (alu_b_n_25),
        .\accu_shadow_q_reg[7]_3 ({decoder_b_n_67,decoder_b_n_68,decoder_b_n_69,decoder_b_n_70,decoder_b_n_71,decoder_b_n_72,decoder_b_n_73,decoder_b_n_74}),
        .\accumulator_q_reg[7]_0 ({alu_b_n_27,alu_b_n_28,alu_b_n_29,alu_b_n_30,alu_b_n_31,alu_b_n_32,alu_b_n_33,alu_b_n_34}),
        .\accumulator_q_reg[7]_1 ({accumulator_q[7],accumulator_q[3]}),
        .\accumulator_q_reg[7]_2 (dmem_dout),
        .\mnemonic_q_reg[0] (alu_b_n_24),
        .\p1_q[2]_i_2 (decoder_b_n_46),
        .\p1_q[2]_i_6_0 (decoder_b_n_47),
        .\p1_q[6]_i_14 (clock_ctrl_b_n_11),
        .\p1_q[7]_i_34 (decoder_b_n_27),
        .\p1_q[7]_i_34_0 (clock_ctrl_b_n_16),
        .\p1_q[7]_i_46 (decoder_b_n_131),
        .\p1_q[7]_i_46_0 (clock_ctrl_b_n_77),
        .psw_aux_carry_s(psw_aux_carry_s),
        .\psw_q[3]_i_8 (decoder_b_n_36),
        .\psw_q_reg[2] (alu_b_n_0),
        .soundclk(soundclk),
        .\temp_req_q_reg[1]_0 (alu_b_n_1),
        .\temp_req_q_reg[2]_0 (alu_b_n_22),
        .\temp_req_q_reg[4]_0 (alu_b_n_26),
        .xtal3(xtal3));
  dkong_dkong_system_wrapper_0_0_t48_clock_ctrl clock_ctrl_b
       (.D({clock_ctrl_b_n_28,clock_ctrl_b_n_29,clock_ctrl_b_n_30,clock_ctrl_b_n_31,clock_ctrl_b_n_32,clock_ctrl_b_n_33}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (clock_ctrl_b_n_80),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0 (clock_ctrl_b_n_81),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1 (clock_ctrl_b_n_82),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2 (clock_ctrl_b_n_83),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_3 (clock_ctrl_b_n_84),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_4 (clock_ctrl_b_n_85),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5 (clock_ctrl_b_n_86),
        .E(clock_ctrl_b_n_12),
        .\FSM_onehot_int_state_q_reg[1] (clock_ctrl_b_n_49),
        .\FSM_onehot_mstate_q_reg[0]_0 (clock_ctrl_b_n_10),
        .\FSM_onehot_mstate_q_reg[0]_1 (clock_ctrl_b_n_17),
        .\FSM_onehot_mstate_q_reg[0]_2 (clock_ctrl_b_n_18),
        .\FSM_onehot_mstate_q_reg[0]_3 (clock_ctrl_b_n_45),
        .\FSM_onehot_mstate_q_reg[0]_4 (clock_ctrl_b_n_46),
        .\FSM_onehot_mstate_q_reg[0]_5 (clock_ctrl_b_n_48),
        .\FSM_onehot_mstate_q_reg[0]_6 (mnemonic_q),
        .\FSM_onehot_mstate_q_reg[1]_0 (clock_ctrl_b_n_50),
        .\FSM_onehot_mstate_q_reg[2]_0 (clock_ctrl_b_n_14),
        .\FSM_onehot_mstate_q_reg[2]_1 (clock_ctrl_b_n_25),
        .\FSM_onehot_mstate_q_reg[2]_2 (p_0_in[3]),
        .\FSM_onehot_mstate_q_reg[2]_3 (clock_ctrl_b_n_65),
        .\FSM_onehot_mstate_q_reg[2]_4 (clock_ctrl_b_n_68),
        .\FSM_onehot_mstate_q_reg[2]_5 (clock_ctrl_b_n_72),
        .\FSM_onehot_mstate_q_reg[2]_6 (clock_ctrl_b_n_79),
        .\FSM_onehot_mstate_q_reg[4]_0 (clock_ctrl_b_n_0),
        .\FSM_onehot_mstate_q_reg[4]_1 (clock_ctrl_b_n_5),
        .\FSM_onehot_mstate_q_reg[4]_10 (clock_ctrl_b_n_56),
        .\FSM_onehot_mstate_q_reg[4]_11 (clock_ctrl_b_n_75),
        .\FSM_onehot_mstate_q_reg[4]_2 (clock_ctrl_b_n_8),
        .\FSM_onehot_mstate_q_reg[4]_3 (clock_ctrl_b_n_9),
        .\FSM_onehot_mstate_q_reg[4]_4 (clock_ctrl_b_n_11),
        .\FSM_onehot_mstate_q_reg[4]_5 (clock_ctrl_b_n_15),
        .\FSM_onehot_mstate_q_reg[4]_6 (clock_ctrl_b_n_16),
        .\FSM_onehot_mstate_q_reg[4]_7 (clock_ctrl_b_n_27),
        .\FSM_onehot_mstate_q_reg[4]_8 (clock_ctrl_b_n_41),
        .\FSM_onehot_mstate_q_reg[4]_9 (clock_ctrl_b_n_53),
        .Q({clock_ctrl_b_n_1,clock_ctrl_b_n_2,clock_ctrl_b_n_3,clock_ctrl_b_n_4}),
        .SR(SR),
        .\accumulator_q_reg[3]_i_7 (decoder_b_n_104),
        .ale_q_reg_0(ale),
        .branch_taken_q_reg(decoder_b_n_5),
        .branch_taken_s(branch_taken_s),
        .clk_multi_cycle_s(clk_multi_cycle_s),
        .clk_second_cycle_s(clk_second_cycle_s),
        .cnd_tf_s(cnd_tf_s),
        .\counter_q_reg[7] (\use_timer.timer_b_n_13 ),
        .\counter_q_reg[7]_0 (decoder_b_n_94),
        .douta(douta),
        .int_enable_q_reg(decoder_b_n_134),
        .int_enable_q_reg_0(decoder_b_n_3),
        .int_pending_s(int_pending_s),
        .int_type_q(int_type_q),
        .mb_q(mb_q),
        .mb_q_reg(decoder_b_n_124),
        .\mnemonic_q_reg[0] (clock_ctrl_b_n_77),
        .\mnemonic_q_reg[1] (clock_ctrl_b_n_60),
        .\mnemonic_q_reg[3] (clock_ctrl_b_n_42),
        .\mnemonic_q_reg[3]_0 (clock_ctrl_b_n_71),
        .\mnemonic_q_reg[4] (clock_ctrl_b_n_19),
        .\mnemonic_q_reg[4]_0 (clock_ctrl_b_n_20),
        .\mnemonic_q_reg[4]_1 (clock_ctrl_b_n_63),
        .\mnemonic_q_reg[4]_2 (clock_ctrl_b_n_64),
        .\mnemonic_q_reg[4]_3 (clock_ctrl_b_n_70),
        .\mnemonic_q_reg[5] (clock_ctrl_b_n_36),
        .\mnemonic_q_reg[5]_0 (clock_ctrl_b_n_66),
        .\opc_opcode_q_reg[3] (clock_ctrl_b_n_61),
        .\opc_opcode_q_reg[4] (clock_ctrl_b_n_76),
        .\opc_opcode_q_reg[5] (clock_ctrl_b_n_59),
        .\opc_opcode_q_reg[5]_0 (clock_ctrl_b_n_62),
        .\opc_opcode_q_reg[7] (clock_ctrl_b_n_78),
        .\opc_opcode_q_reg_rep[7] ({dmem_dout[7:5],dmem_dout[3],dmem_dout[1:0]}),
        .\p1_q[1]_i_12 (decoder_b_n_38),
        .\p1_q[1]_i_4 (decoder_b_n_99),
        .\p1_q[2]_i_10 (decoder_b_n_34),
        .\p1_q[3]_i_3 (Q),
        .\p1_q[5]_i_3 (decoder_b_n_106),
        .\p1_q[6]_i_3_0 (decoder_b_n_127),
        .\p1_q[6]_i_3_1 (decoder_b_n_118),
        .\p1_q[6]_i_3_2 (decoder_b_n_119),
        .\p1_q[7]_i_31 ({decoder_b_n_22,decoder_b_n_23,decoder_b_n_24,decoder_b_n_25,decoder_b_n_26,decoder_b_n_27}),
        .\p1_q[7]_i_55_0 (decoder_b_n_109),
        .\p1_q[7]_i_9 (\p1_q[7]_i_9 ),
        .\p2_o[2]_i_2_0 (decoder_b_n_135),
        .\p2_o_reg[6] (clock_ctrl_b_n_51),
        .\p2_q_reg[3] (p_0_in[7]),
        .\p2_q_reg[3]_0 (decoder_b_n_97),
        .\p2_q_reg[4] (decoder_b_n_120),
        .\p2_q_reg[4]_0 (decoder_b_n_126),
        .\p2_q_reg[4]_1 (decoder_b_n_117),
        .p_0_in(p_0_in_0[10]),
        .pb_out(pb_out),
        .\pmem_addr_q_reg[10] (decoder_b_n_48),
        .\pmem_addr_q_reg[10]_0 (decoder_b_n_132),
        .\program_counter_q_reg[10] (decoder_b_n_51),
        .\program_counter_q_reg[10]_0 (decoder_b_n_101),
        .psen_q_reg_0(decoder_b_n_66),
        .rd_q_reg_0(decoder_b_n_128),
        .second_cycle_q_reg_0(clock_ctrl_b_n_7),
        .second_cycle_q_reg_1(clock_ctrl_b_n_26),
        .second_cycle_q_reg_10(clock_ctrl_b_n_54),
        .second_cycle_q_reg_11(clock_ctrl_b_n_55),
        .second_cycle_q_reg_12(clock_ctrl_b_n_67),
        .second_cycle_q_reg_13(clock_ctrl_b_n_73),
        .second_cycle_q_reg_2(clock_ctrl_b_n_34),
        .second_cycle_q_reg_3(clock_ctrl_b_n_35),
        .second_cycle_q_reg_4(clock_ctrl_b_n_37),
        .second_cycle_q_reg_5(clock_ctrl_b_n_38),
        .second_cycle_q_reg_6(clock_ctrl_b_n_39),
        .second_cycle_q_reg_7(clock_ctrl_b_n_43),
        .second_cycle_q_reg_8(clock_ctrl_b_n_44),
        .second_cycle_q_reg_9(pmem_addr_q),
        .sfx_port(sfx_port[1]),
        .\sfx_port_reg[4] (clock_ctrl_b_n_24),
        .soundclk(soundclk),
        .t1_q_reg(\use_timer.timer_b_n_1 ),
        .take_branch_q_i_9({cnd_comp_value_s,decoder_b_n_30,p_2_in,p_0_in_3,p_1_in17_in}),
        .\temp_req_q_reg[7] (decoder_b_n_37),
        .\temp_req_q_reg[7]_0 (decoder_b_n_122),
        .\temp_req_q_reg[7]_1 (decoder_b_n_129),
        .\temp_req_q_reg[7]_2 (decoder_b_n_123),
        .\temp_req_q_reg[7]_3 (decoder_b_n_121),
        .tim_of_s(tim_of_s),
        .timer_flag_q_reg(decoder_b_n_130),
        .timer_int_enable_q_reg(decoder_b_n_133),
        .timer_int_enable_q_reg_0(decoder_b_n_1),
        .timer_overflow_q_reg(decoder_b_n_113),
        .timer_overflow_q_reg_0(decoder_b_n_2),
        .\use_xtal_div.xtal_q_reg[0]_0 (clock_ctrl_b_n_21),
        .\use_xtal_div.xtal_q_reg[0]_1 (prescaler_q),
        .\use_xtal_div.xtal_q_reg[0]_2 (counter_q),
        .\use_xtal_div.xtal_q_reg[0]_3 (clock_ctrl_b_n_87),
        .\use_xtal_div.xtal_q_reg[0]_4 (clock_ctrl_b_n_89),
        .\use_xtal_div.xtal_q_reg[1]_0 (temp_req_q),
        .\use_xtal_div.xtal_q_reg[1]_1 (clock_ctrl_b_n_88),
        .\use_xtal_div.xtal_q_reg[1]_2 (clock_ctrl_b_n_90),
        .xtal3(xtal3),
        .xtal_q(xtal_q));
  dkong_dkong_system_wrapper_0_0_t48_cond_branch cond_branch_b
       (.SR(SR),
        .cnd_take_branch_s(cnd_take_branch_s),
        .soundclk(soundclk),
        .take_branch_q_reg_0(decoder_b_n_49));
  dkong_dkong_system_wrapper_0_0_t48_decoder decoder_b
       (.D({decoder_b_n_6,decoder_b_n_7,decoder_b_n_8,decoder_b_n_9,decoder_b_n_10,decoder_b_n_11,decoder_b_n_12,decoder_b_n_13}),
        .E(bus_q),
        .\FSM_onehot_int_state_q_reg[1] (decoder_b_n_106),
        .\FSM_onehot_mstate_q_reg[4] (decoder_b_n_117),
        .O(p_0_in_1),
        .Q({decoder_b_n_22,decoder_b_n_23,decoder_b_n_24,decoder_b_n_25,decoder_b_n_26,decoder_b_n_27}),
        .S(psw_b_n_7),
        .SR(SR),
        .\accu_shadow_q_reg[7] ({alu_b_n_27,alu_b_n_28,alu_b_n_29,alu_b_n_30,alu_b_n_31,alu_b_n_32,alu_b_n_33,alu_b_n_34}),
        .\accu_shadow_q_reg[7]_i_3_0 (clock_ctrl_b_n_39),
        .\accumulator_q[3]_i_2_0 (clock_ctrl_b_n_41),
        .\accumulator_q_reg[3] (clock_ctrl_b_n_16),
        .\accumulator_q_reg[3]_0 (clock_ctrl_b_n_73),
        .\accumulator_q_reg[3]_1 (clock_ctrl_b_n_55),
        .\accumulator_q_reg[7] ({decoder_b_n_67,decoder_b_n_68,decoder_b_n_69,decoder_b_n_70,decoder_b_n_71,decoder_b_n_72,decoder_b_n_73,decoder_b_n_74}),
        .\accumulator_q_reg[7]_0 (clock_ctrl_b_n_11),
        .ale(ale),
        .branch_taken_q_reg_0(decoder_b_n_5),
        .branch_taken_q_reg_1(decoder_b_n_101),
        .branch_taken_q_reg_2(clock_ctrl_b_n_21),
        .branch_taken_s(branch_taken_s),
        .\bus_q[7]_i_4_0 (clock_ctrl_b_n_37),
        .\bus_q_reg[7] (clock_ctrl_b_n_54),
        .clk_multi_cycle_s(clk_multi_cycle_s),
        .clk_second_cycle_s(clk_second_cycle_s),
        .cnd_take_branch_s(cnd_take_branch_s),
        .cnd_tf_s(cnd_tf_s),
        .\counter_q_reg[0] (clock_ctrl_b_n_10),
        .\counter_q_reg[4] (\use_timer.timer_b_n_15 ),
        .\counter_q_reg[5] (\use_timer.timer_b_n_14 ),
        .\counter_q_reg[6] ({p_0_in__0[6:4],p_0_in__0[1:0]}),
        .\counter_q_reg[6]_0 (\use_timer.timer_b_n_4 ),
        .dac_out({dac_out[7:4],dac_out[2:0]}),
        .dmem_addr(dmem_addr),
        .dmem_addr_q(dmem_addr_q),
        .\dmem_addr_q_reg[4] (clock_ctrl_b_n_42),
        .\dmem_addr_q_reg[5] (dmem_addr_s),
        .\dmem_addr_q_reg[5]_0 ({dmem_ctrl_b_n_0,dmem_ctrl_b_n_1,dmem_ctrl_b_n_2,dmem_ctrl_b_n_3,dmem_ctrl_b_n_4,dmem_ctrl_b_n_5}),
        .\dmem_addr_q_reg[5]_1 (clock_ctrl_b_n_35),
        .\dmem_addr_q_reg[5]_2 (clock_ctrl_b_n_60),
        .\dmem_addr_q_reg[5]_3 (clock_ctrl_b_n_61),
        .dmem_we(dmem_we),
        .f1_q_reg_0(clock_ctrl_b_n_59),
        .\inc_sel_q_reg[0] (decoder_b_n_63),
        .\inc_sel_q_reg[0]_0 (\use_timer.timer_b_n_3 ),
        .\inc_sel_q_reg[0]_1 (clock_ctrl_b_n_9),
        .\inc_sel_q_reg[1] (decoder_b_n_62),
        .\inc_sel_q_reg[1]_0 (clock_ctrl_b_n_20),
        .\inc_sel_q_reg[1]_1 (\use_timer.timer_b_n_2 ),
        .int_enable_q_reg(decoder_b_n_3),
        .int_enable_q_reg_0(clock_ctrl_b_n_90),
        .int_in_progress_q_reg(clock_ctrl_b_n_72),
        .int_pending_s(int_pending_s),
        .int_q_reg(int_q_reg),
        .int_type_q(int_type_q),
        .int_type_q_reg(decoder_b_n_113),
        .mb_q(mb_q),
        .mb_q_reg_0(clock_ctrl_b_n_19),
        .mem_reg_0_63_0_0_i_11_0(clock_ctrl_b_n_45),
        .mem_reg_0_63_0_0_i_11_1(clock_ctrl_b_n_17),
        .\mnemonic_q_reg[0]_0 (decoder_b_n_46),
        .\mnemonic_q_reg[0]_1 (decoder_b_n_48),
        .\mnemonic_q_reg[0]_2 (decoder_b_n_61),
        .\mnemonic_q_reg[0]_3 (decoder_b_n_99),
        .\mnemonic_q_reg[0]_4 (decoder_b_n_108),
        .\mnemonic_q_reg[0]_5 (decoder_b_n_126),
        .\mnemonic_q_reg[0]_6 (decoder_b_n_127),
        .\mnemonic_q_reg[0]_7 (decoder_b_n_128),
        .\mnemonic_q_reg[0]_8 (decoder_b_n_135),
        .\mnemonic_q_reg[1]_0 (decoder_b_n_47),
        .\mnemonic_q_reg[1]_1 (decoder_b_n_124),
        .\mnemonic_q_reg[1]_2 (decoder_b_n_129),
        .\mnemonic_q_reg[1]_3 (decoder_b_n_130),
        .\mnemonic_q_reg[1]_4 (decoder_b_n_131),
        .\mnemonic_q_reg[1]_5 (decoder_b_n_132),
        .\mnemonic_q_reg[1]_6 (decoder_b_n_134),
        .\mnemonic_q_reg[2]_0 ({accumulator_q[7],accumulator_q[3]}),
        .\mnemonic_q_reg[2]_1 (decoder_b_n_112),
        .\mnemonic_q_reg[2]_2 (decoder_b_n_119),
        .\mnemonic_q_reg[3]_0 (decoder_b_n_123),
        .\mnemonic_q_reg[3]_1 (decoder_b_n_133),
        .\mnemonic_q_reg[4]_0 (decoder_b_n_38),
        .\mnemonic_q_reg[4]_1 (decoder_b_n_51),
        .\mnemonic_q_reg[4]_2 (decoder_b_n_104),
        .\mnemonic_q_reg[5]_0 (decoder_b_n_34),
        .\mnemonic_q_reg[5]_1 (decoder_b_n_36),
        .\mnemonic_q_reg[5]_2 (decoder_b_n_37),
        .\mnemonic_q_reg[5]_3 (decoder_b_n_97),
        .\mnemonic_q_reg[5]_4 (decoder_b_n_115),
        .\mnemonic_q_reg[5]_5 (decoder_b_n_118),
        .\mnemonic_q_reg[5]_6 (decoder_b_n_120),
        .\mnemonic_q_reg[5]_7 (decoder_b_n_121),
        .\mnemonic_q_reg[5]_8 (decoder_b_n_122),
        .\mnemonic_q_reg[5]_9 (mnemonic_q),
        .\opc_opcode_q_reg[0]_0 (clock_ctrl_b_n_12),
        .\opc_opcode_q_reg[1]_0 (decoder_b_n_107),
        .\opc_opcode_q_reg[1]_1 (p_0_in[7]),
        .\opc_opcode_q_reg[1]_2 (p1_q),
        .\opc_opcode_q_reg[2]_0 (decoder_b_n_109),
        .\opc_opcode_q_reg[4]_0 (clock_ctrl_b_n_34),
        .\opc_opcode_q_reg[5]_0 (decoder_b_n_94),
        .\opc_opcode_q_reg[7]_0 ({cnd_comp_value_s,decoder_b_n_30,p_2_in,p_0_in_3,p_1_in17_in}),
        .\opc_opcode_q_reg_rep[7]_0 ({clock_ctrl_b_n_28,clock_ctrl_b_n_29,clock_ctrl_b_n_30,clock_ctrl_b_n_31,clock_ctrl_b_n_32,clock_ctrl_b_n_33}),
        .outreg(outreg),
        .\outreg_reg[7] (dmem_dout),
        .\outreg_reg[7]_0 (clock_ctrl_b_n_43),
        .\p1_q[1]_i_7_0 (clock_ctrl_b_n_46),
        .\p1_q[2]_i_13 (alu_b_n_24),
        .\p1_q[2]_i_4 (clock_ctrl_b_n_38),
        .\p1_q[2]_i_4_0 (clock_ctrl_b_n_49),
        .\p1_q[2]_i_4_1 (clock_ctrl_b_n_48),
        .\p1_q[3]_i_5_0 (clock_ctrl_b_n_71),
        .\p1_q[6]_i_3 (alu_b_n_0),
        .\p1_q[7]_i_14_0 (clock_ctrl_b_n_14),
        .\p1_q[7]_i_14_1 (clock_ctrl_b_n_75),
        .\p1_q[7]_i_15_0 (clock_ctrl_b_n_63),
        .\p1_q[7]_i_17_0 (alu_b_n_25),
        .\p1_q[7]_i_24_0 (clock_ctrl_b_n_65),
        .\p1_q[7]_i_25_0 (clock_ctrl_b_n_68),
        .\p1_q[7]_i_34_0 (clock_ctrl_b_n_64),
        .\p1_q[7]_i_34_1 (clock_ctrl_b_n_8),
        .\p1_q[7]_i_34_2 (clock_ctrl_b_n_15),
        .\p1_q[7]_i_35_0 (clock_ctrl_b_n_76),
        .\p1_q[7]_i_46_0 (clock_ctrl_b_n_27),
        .\p1_q[7]_i_9 ({counter_q_reg[7:4],counter_q_reg[2:0]}),
        .\p1_q[7]_i_9_0 (p2_q),
        .\p1_q_reg[7]_i_8_0 (clock_ctrl_b_n_70),
        .\p2_q_reg[0] (clock_ctrl_b_n_86),
        .\p2_q_reg[1] (alu_b_n_1),
        .\p2_q_reg[1]_0 (clock_ctrl_b_n_85),
        .\p2_q_reg[1]_1 (clock_ctrl_b_n_7),
        .\p2_q_reg[1]_2 (clock_ctrl_b_n_67),
        .\p2_q_reg[2] ({clock_ctrl_b_n_1,clock_ctrl_b_n_2,clock_ctrl_b_n_3,clock_ctrl_b_n_4}),
        .\p2_q_reg[2]_0 (clock_ctrl_b_n_50),
        .\p2_q_reg[2]_1 (alu_b_n_22),
        .\p2_q_reg[2]_2 (clock_ctrl_b_n_80),
        .\p2_q_reg[3] (clock_ctrl_b_n_79),
        .\p2_q_reg[3]_0 (clock_ctrl_b_n_5),
        .\p2_q_reg[3]_1 (alu_b_n_18),
        .\p2_q_reg[3]_2 (pmem_ctrl_b_n_14),
        .\p2_q_reg[3]_3 (\use_p1.p1_b_n_0 ),
        .\p2_q_reg[3]_4 (clock_ctrl_b_n_84),
        .\p2_q_reg[4] (clock_ctrl_b_n_36),
        .\p2_q_reg[4]_0 (clock_ctrl_b_n_83),
        .\p2_q_reg[4]_1 (alu_b_n_19),
        .\p2_q_reg[5] (clock_ctrl_b_n_51),
        .\p2_q_reg[5]_0 (alu_b_n_20),
        .\p2_q_reg[6] (clock_ctrl_b_n_82),
        .\p2_q_reg[6]_0 (alu_b_n_21),
        .\p2_q_reg[7] (clock_ctrl_b_n_81),
        .p_0_in(p_0_in_0[10]),
        .p_1_in(p_1_in_2),
        .program_counter_q(program_counter_q),
        .\program_counter_q_reg[7] (pmem_addr_s),
        .\program_counter_q_reg[7]_0 (clock_ctrl_b_n_44),
        .\program_counter_q_reg[7]_1 (clock_ctrl_b_n_0),
        .\program_counter_q_reg[7]_2 (clock_ctrl_b_n_26),
        .\program_counter_q_reg[8] (decoder_b_n_53),
        .\program_counter_q_reg[8]_0 (pmem_ctrl_b_n_12),
        .\program_counter_q_reg[9] (decoder_b_n_52),
        .\program_counter_q_reg[9]_0 (pmem_ctrl_b_n_13),
        .psw_aux_carry_s(psw_aux_carry_s),
        .psw_bs_s(psw_bs_s),
        .psw_carry_s(psw_carry_s),
        .psw_f0_s(psw_f0_s),
        .\psw_q[3]_i_2_0 (alu_b_n_23),
        .\psw_q[3]_i_5_0 (clock_ctrl_b_n_62),
        .\psw_q[3]_i_9_0 (clock_ctrl_b_n_56),
        .\psw_q_reg[0] (decoder_b_n_57),
        .\psw_q_reg[1] (decoder_b_n_56),
        .\psw_q_reg[2] (decoder_b_n_55),
        .\psw_q_reg[2]_0 (alu_b_n_26),
        .\psw_q_reg[2]_i_4_0 ({p_1_in,alu_b_n_11,alu_b_n_12,alu_b_n_13,alu_b_n_14,alu_b_n_15,alu_b_n_16,alu_b_n_17}),
        .\psw_q_reg[2]_i_4_1 ({alu_b_n_2,alu_b_n_3,alu_b_n_4,alu_b_n_5,alu_b_n_6,alu_b_n_7,alu_b_n_8,alu_b_n_9}),
        .\psw_q_reg[3] (decoder_b_n_54),
        .second_cycle_q_reg(decoder_b_n_66),
        .sfx_port(sfx_port),
        .soundclk(soundclk),
        .\sp_q_reg[0] (decoder_b_n_59),
        .\sp_q_reg[0]_0 (decoder_b_n_60),
        .\sp_q_reg[0]_1 (psw_b_n_6),
        .\sp_q_reg[1] (psw_b_n_5),
        .\sp_q_reg[2] (decoder_b_n_58),
        .\sp_q_reg[2]_0 (psw_b_n_4),
        .\sp_q_reg[2]_1 (clock_ctrl_b_n_66),
        .take_branch_q_i_3_0(clock_ctrl_b_n_78),
        .take_branch_q_i_7_0(clock_ctrl_b_n_18),
        .take_branch_q_reg(decoder_b_n_49),
        .take_branch_q_reg_0(decoder_b_n_96),
        .tim_start_t_s(tim_start_t_s),
        .timer_flag_q_reg(clock_ctrl_b_n_87),
        .timer_int_enable_q_reg(decoder_b_n_1),
        .timer_int_enable_q_reg_0(clock_ctrl_b_n_88),
        .timer_overflow_q_reg(decoder_b_n_2),
        .timer_overflow_q_reg_0(clock_ctrl_b_n_89),
        .timer_overflow_q_reg_1(clock_ctrl_b_n_53),
        .\use_xtal_div.xtal_q_reg[0] (decoder_b_n_50),
        .\use_xtal_div.xtal_q_reg[0]_0 (p_0_in_0[7]),
        .xtal3(xtal3),
        .xtal_q(xtal_q));
  dkong_dkong_system_wrapper_0_0_t48_dmem_ctrl dmem_ctrl_b
       (.D(dmem_addr_s),
        .E(dmem_addr_q),
        .Q({dmem_ctrl_b_n_0,dmem_ctrl_b_n_1,dmem_ctrl_b_n_2,dmem_ctrl_b_n_3,dmem_ctrl_b_n_4,dmem_ctrl_b_n_5}),
        .SR(SR),
        .soundclk(soundclk));
  dkong_dkong_system_wrapper_0_0_t48_pmem_ctrl pmem_ctrl_b
       (.D(dmem_dout[7:1]),
        .E(pmem_addr_q),
        .Q(counter_q_reg[3]),
        .SR(SR),
        .\p1_q[3]_i_3 (decoder_b_n_61),
        .\p1_q[3]_i_3_0 (decoder_b_n_108),
        .\p1_q[3]_i_3_1 (clock_ctrl_b_n_46),
        .p_0_in({p_0_in_0[10],p_0_in_0[7]}),
        .\pmem_addr_q_reg[10]_0 ({pmem_ctrl_b_n_15,pmem_ctrl_b_n_16,pmem_ctrl_b_n_17,pmem_ctrl_b_n_18,pmem_ctrl_b_n_19,pmem_ctrl_b_n_20,pmem_ctrl_b_n_21,pmem_ctrl_b_n_22,pmem_ctrl_b_n_23,pmem_ctrl_b_n_24,pmem_ctrl_b_n_25}),
        .\pmem_addr_q_reg[7]_0 (pmem_addr_s),
        .\pmem_addr_q_reg[8]_0 (decoder_b_n_112),
        .program_counter_q(program_counter_q),
        .\program_counter_q_reg[0]_0 (p_1_in_2),
        .\program_counter_q_reg[10]_0 (decoder_b_n_51),
        .\program_counter_q_reg[11]_0 (pmem_ctrl_b_n_14),
        .\program_counter_q_reg[11]_1 (decoder_b_n_50),
        .\program_counter_q_reg[2]_0 (decoder_b_n_96),
        .\program_counter_q_reg[6]_0 (pmem_ctrl_b_n_12),
        .\program_counter_q_reg[8]_0 (pmem_ctrl_b_n_13),
        .\program_counter_q_reg[8]_1 (decoder_b_n_53),
        .\program_counter_q_reg[9]_0 (decoder_b_n_52),
        .soundclk(soundclk));
  dkong_dkong_system_wrapper_0_0_t48_psw psw_b
       (.S(psw_b_n_7),
        .SR(SR),
        .\p1_q_reg[3]_i_16 (decoder_b_n_115),
        .\p1_q_reg[3]_i_16_0 (alu_b_n_17),
        .psw_aux_carry_s(psw_aux_carry_s),
        .psw_bs_s(psw_bs_s),
        .psw_carry_s(psw_carry_s),
        .psw_f0_s(psw_f0_s),
        .\psw_q_reg[0]_0 (decoder_b_n_57),
        .\psw_q_reg[1]_0 (decoder_b_n_56),
        .\psw_q_reg[2]_0 (decoder_b_n_55),
        .\psw_q_reg[3]_0 (decoder_b_n_54),
        .soundclk(soundclk),
        .\sp_q_reg[0]_0 (psw_b_n_6),
        .\sp_q_reg[0]_1 (decoder_b_n_60),
        .\sp_q_reg[1]_0 (psw_b_n_5),
        .\sp_q_reg[1]_1 (decoder_b_n_59),
        .\sp_q_reg[2]_0 (psw_b_n_4),
        .\sp_q_reg[2]_1 (decoder_b_n_58));
  dkong_dkong_system_wrapper_0_0_t48_db_bus \use_db_bus.db_bus_b 
       (.E(bus_q),
        .SR(SR),
        .\addr_reg[0] (decoder_b_n_66),
        .\addr_reg[7] ({pmem_ctrl_b_n_18,pmem_ctrl_b_n_19,pmem_ctrl_b_n_20,pmem_ctrl_b_n_21,pmem_ctrl_b_n_22,pmem_ctrl_b_n_23,pmem_ctrl_b_n_24,pmem_ctrl_b_n_25}),
        .\bus_q_reg[7]_0 (\bus_q_reg[7] ),
        .\bus_q_reg[7]_1 (dmem_dout),
        .soundclk(soundclk));
  dkong_dkong_system_wrapper_0_0_t48_p1 \use_p1.p1_b 
       (.E(p1_q),
        .SR(SR),
        .dac_out(dac_out),
        .\p1_q[3]_i_3 (decoder_b_n_107),
        .\p1_q_reg[3]_0 (\use_p1.p1_b_n_0 ),
        .\p1_q_reg[7]_0 (dmem_dout),
        .soundclk(soundclk));
  dkong_dkong_system_wrapper_0_0_t48_p2 \use_p2.p2_b 
       (.D(D),
        .E({p_0_in[7],p_0_in[3]}),
        .Q(p2_q),
        .SR(SR),
        .addra(addra),
        .dac_mute(dac_mute),
        .\p2_o_reg[0]_0 (clock_ctrl_b_n_25),
        .\p2_o_reg[2]_0 ({pmem_ctrl_b_n_15,pmem_ctrl_b_n_16,pmem_ctrl_b_n_17}),
        .\p2_q_reg[7]_0 (dmem_dout),
        .pb_out(pb_out),
        .soundclk(soundclk));
  dkong_dkong_system_wrapper_0_0_t48_timer \use_timer.timer_b 
       (.D({p_0_in__0[6:4],p_0_in__0[1:0]}),
        .E(prescaler_q),
        .Q(counter_q_reg),
        .SR(SR),
        .\counter_q_reg[2]_0 (decoder_b_n_94),
        .\counter_q_reg[3]_0 (\use_timer.timer_b_n_4 ),
        .\counter_q_reg[3]_1 (\use_timer.timer_b_n_15 ),
        .\counter_q_reg[4]_0 (\use_timer.timer_b_n_14 ),
        .\counter_q_reg[7]_0 ({dmem_dout[7],dmem_dout[3:2]}),
        .\counter_q_reg[7]_1 (counter_q),
        .\inc_sel_q_reg[0]_0 (\use_timer.timer_b_n_3 ),
        .\inc_sel_q_reg[0]_1 (\use_timer.timer_b_n_13 ),
        .\inc_sel_q_reg[0]_2 (decoder_b_n_63),
        .\inc_sel_q_reg[1]_0 (\use_timer.timer_b_n_2 ),
        .\inc_sel_q_reg[1]_1 (decoder_b_n_62),
        .overflow_q_reg_0(clock_ctrl_b_n_11),
        .sfx_port(sfx_port[1]),
        .soundclk(soundclk),
        .t1_q_reg_0(\use_timer.timer_b_n_1 ),
        .t1_q_reg_1(clock_ctrl_b_n_24),
        .tim_of_s(tim_of_s),
        .tim_start_t_s(tim_start_t_s),
        .xtal3(xtal3));
endmodule

(* ORIG_REF_NAME = "t48_db_bus" *) 
module dkong_dkong_system_wrapper_0_0_t48_db_bus
   (\bus_q_reg[7]_0 ,
    \addr_reg[0] ,
    \addr_reg[7] ,
    E,
    \bus_q_reg[7]_1 ,
    soundclk,
    SR);
  output [7:0]\bus_q_reg[7]_0 ;
  input \addr_reg[0] ;
  input [7:0]\addr_reg[7] ;
  input [0:0]E;
  input [7:0]\bus_q_reg[7]_1 ;
  input soundclk;
  input [0:0]SR;

  wire [0:0]E;
  wire [0:0]SR;
  wire \addr_reg[0] ;
  wire [7:0]\addr_reg[7] ;
  wire [7:0]\bus_q_reg[7]_0 ;
  wire [7:0]\bus_q_reg[7]_1 ;
  wire \bus_q_reg_n_0_[0] ;
  wire \bus_q_reg_n_0_[1] ;
  wire \bus_q_reg_n_0_[2] ;
  wire \bus_q_reg_n_0_[3] ;
  wire \bus_q_reg_n_0_[4] ;
  wire \bus_q_reg_n_0_[5] ;
  wire \bus_q_reg_n_0_[6] ;
  wire \bus_q_reg_n_0_[7] ;
  wire soundclk;

  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[0]_i_1 
       (.I0(\bus_q_reg_n_0_[0] ),
        .I1(\addr_reg[0] ),
        .I2(\addr_reg[7] [0]),
        .O(\bus_q_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[1]_i_1 
       (.I0(\bus_q_reg_n_0_[1] ),
        .I1(\addr_reg[0] ),
        .I2(\addr_reg[7] [1]),
        .O(\bus_q_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[2]_i_1 
       (.I0(\bus_q_reg_n_0_[2] ),
        .I1(\addr_reg[0] ),
        .I2(\addr_reg[7] [2]),
        .O(\bus_q_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[3]_i_1 
       (.I0(\bus_q_reg_n_0_[3] ),
        .I1(\addr_reg[0] ),
        .I2(\addr_reg[7] [3]),
        .O(\bus_q_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[4]_i_1 
       (.I0(\bus_q_reg_n_0_[4] ),
        .I1(\addr_reg[0] ),
        .I2(\addr_reg[7] [4]),
        .O(\bus_q_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[5]_i_1 
       (.I0(\bus_q_reg_n_0_[5] ),
        .I1(\addr_reg[0] ),
        .I2(\addr_reg[7] [5]),
        .O(\bus_q_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[6]_i_1 
       (.I0(\bus_q_reg_n_0_[6] ),
        .I1(\addr_reg[0] ),
        .I2(\addr_reg[7] [6]),
        .O(\bus_q_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[7]_i_1 
       (.I0(\bus_q_reg_n_0_[7] ),
        .I1(\addr_reg[0] ),
        .I2(\addr_reg[7] [7]),
        .O(\bus_q_reg[7]_0 [7]));
  FDCE \bus_q_reg[0] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(\bus_q_reg[7]_1 [0]),
        .Q(\bus_q_reg_n_0_[0] ));
  FDCE \bus_q_reg[1] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(\bus_q_reg[7]_1 [1]),
        .Q(\bus_q_reg_n_0_[1] ));
  FDCE \bus_q_reg[2] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(\bus_q_reg[7]_1 [2]),
        .Q(\bus_q_reg_n_0_[2] ));
  FDCE \bus_q_reg[3] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(\bus_q_reg[7]_1 [3]),
        .Q(\bus_q_reg_n_0_[3] ));
  FDCE \bus_q_reg[4] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(\bus_q_reg[7]_1 [4]),
        .Q(\bus_q_reg_n_0_[4] ));
  FDCE \bus_q_reg[5] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(\bus_q_reg[7]_1 [5]),
        .Q(\bus_q_reg_n_0_[5] ));
  FDCE \bus_q_reg[6] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(\bus_q_reg[7]_1 [6]),
        .Q(\bus_q_reg_n_0_[6] ));
  FDCE \bus_q_reg[7] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(\bus_q_reg[7]_1 [7]),
        .Q(\bus_q_reg_n_0_[7] ));
endmodule

(* ORIG_REF_NAME = "t48_decoder" *) 
module dkong_dkong_system_wrapper_0_0_t48_decoder
   (cnd_tf_s,
    timer_int_enable_q_reg,
    timer_overflow_q_reg,
    int_enable_q_reg,
    mb_q,
    branch_taken_q_reg_0,
    D,
    \outreg_reg[7] ,
    Q,
    \opc_opcode_q_reg[7]_0 ,
    \mnemonic_q_reg[5]_0 ,
    int_pending_s,
    \mnemonic_q_reg[5]_1 ,
    \mnemonic_q_reg[5]_2 ,
    \mnemonic_q_reg[4]_0 ,
    dmem_addr,
    dmem_addr_q,
    \mnemonic_q_reg[0]_0 ,
    \mnemonic_q_reg[1]_0 ,
    \mnemonic_q_reg[0]_1 ,
    take_branch_q_reg,
    \use_xtal_div.xtal_q_reg[0] ,
    \mnemonic_q_reg[4]_1 ,
    \program_counter_q_reg[9] ,
    \program_counter_q_reg[8] ,
    \psw_q_reg[3] ,
    \psw_q_reg[2] ,
    \psw_q_reg[1] ,
    \psw_q_reg[0] ,
    \sp_q_reg[2] ,
    \sp_q_reg[0] ,
    \sp_q_reg[0]_0 ,
    \mnemonic_q_reg[0]_2 ,
    \inc_sel_q_reg[1] ,
    \inc_sel_q_reg[0] ,
    tim_start_t_s,
    clk_multi_cycle_s,
    second_cycle_q_reg,
    \accumulator_q_reg[7] ,
    \dmem_addr_q_reg[5] ,
    \program_counter_q_reg[7] ,
    \counter_q_reg[6] ,
    \opc_opcode_q_reg[5]_0 ,
    p_1_in,
    take_branch_q_reg_0,
    \mnemonic_q_reg[5]_3 ,
    E,
    \mnemonic_q_reg[0]_3 ,
    \use_xtal_div.xtal_q_reg[0]_0 ,
    branch_taken_q_reg_1,
    \mnemonic_q_reg[2]_0 ,
    \mnemonic_q_reg[4]_2 ,
    dmem_we,
    \FSM_onehot_int_state_q_reg[1] ,
    \opc_opcode_q_reg[1]_0 ,
    \mnemonic_q_reg[0]_4 ,
    \opc_opcode_q_reg[2]_0 ,
    \opc_opcode_q_reg[1]_1 ,
    \opc_opcode_q_reg[1]_2 ,
    \mnemonic_q_reg[2]_1 ,
    int_type_q_reg,
    int_type_q,
    \mnemonic_q_reg[5]_4 ,
    O,
    \FSM_onehot_mstate_q_reg[4] ,
    \mnemonic_q_reg[5]_5 ,
    \mnemonic_q_reg[2]_2 ,
    \mnemonic_q_reg[5]_6 ,
    \mnemonic_q_reg[5]_7 ,
    \mnemonic_q_reg[5]_8 ,
    \mnemonic_q_reg[3]_0 ,
    \mnemonic_q_reg[1]_1 ,
    branch_taken_s,
    \mnemonic_q_reg[0]_5 ,
    \mnemonic_q_reg[0]_6 ,
    \mnemonic_q_reg[0]_7 ,
    \mnemonic_q_reg[1]_2 ,
    \mnemonic_q_reg[1]_3 ,
    \mnemonic_q_reg[1]_4 ,
    \mnemonic_q_reg[1]_5 ,
    \mnemonic_q_reg[3]_1 ,
    \mnemonic_q_reg[1]_6 ,
    \mnemonic_q_reg[0]_8 ,
    ale,
    soundclk,
    SR,
    timer_flag_q_reg,
    timer_int_enable_q_reg_0,
    timer_overflow_q_reg_0,
    int_enable_q_reg_0,
    mb_q_reg_0,
    branch_taken_q_reg_2,
    \bus_q[7]_i_4_0 ,
    \program_counter_q_reg[7]_0 ,
    \p2_q_reg[2] ,
    \p2_q_reg[2]_0 ,
    sfx_port,
    \counter_q_reg[0] ,
    \psw_q_reg[2]_i_4_0 ,
    take_branch_q_i_7_0,
    take_branch_q_i_3_0,
    \outreg_reg[7]_0 ,
    \bus_q_reg[7] ,
    \dmem_addr_q_reg[5]_0 ,
    \psw_q_reg[2]_i_4_1 ,
    cnd_take_branch_s,
    xtal_q,
    program_counter_q,
    \program_counter_q_reg[9]_0 ,
    p_0_in,
    \program_counter_q_reg[8]_0 ,
    xtal3,
    psw_carry_s,
    \psw_q_reg[2]_0 ,
    psw_aux_carry_s,
    psw_f0_s,
    psw_bs_s,
    \sp_q_reg[2]_0 ,
    \sp_q_reg[0]_1 ,
    \sp_q_reg[1] ,
    \inc_sel_q_reg[1]_0 ,
    \inc_sel_q_reg[1]_1 ,
    \inc_sel_q_reg[0]_0 ,
    clk_second_cycle_s,
    \accumulator_q_reg[3] ,
    \accumulator_q_reg[7]_0 ,
    \accu_shadow_q_reg[7] ,
    \opc_opcode_q_reg[4]_0 ,
    outreg,
    \p1_q[7]_i_9 ,
    \counter_q_reg[6]_0 ,
    \p2_q_reg[4] ,
    \counter_q_reg[5] ,
    \counter_q_reg[4] ,
    \dmem_addr_q_reg[5]_1 ,
    \p2_q_reg[3] ,
    \p2_q_reg[3]_0 ,
    \p2_q_reg[1] ,
    \p2_q_reg[3]_1 ,
    \p2_q_reg[2]_1 ,
    \p1_q[2]_i_4 ,
    \p1_q[2]_i_4_0 ,
    \accu_shadow_q_reg[7]_i_3_0 ,
    \program_counter_q_reg[7]_1 ,
    \program_counter_q_reg[7]_2 ,
    \accumulator_q_reg[3]_0 ,
    \accumulator_q[3]_i_2_0 ,
    \dmem_addr_q_reg[4] ,
    \dmem_addr_q_reg[5]_2 ,
    mem_reg_0_63_0_0_i_11_0,
    \dmem_addr_q_reg[5]_3 ,
    mem_reg_0_63_0_0_i_11_1,
    \p1_q[7]_i_9_0 ,
    \p2_q_reg[0] ,
    dac_out,
    \p1_q[1]_i_7_0 ,
    \p2_q_reg[3]_2 ,
    \p2_q_reg[3]_3 ,
    \p2_q_reg[3]_4 ,
    \p2_q_reg[4]_0 ,
    \p2_q_reg[5] ,
    \p2_q_reg[6] ,
    \p2_q_reg[7] ,
    \p2_q_reg[2]_2 ,
    \p2_q_reg[1]_0 ,
    \p1_q[7]_i_24_0 ,
    \p2_q_reg[1]_1 ,
    \p1_q[2]_i_4_1 ,
    \p1_q[7]_i_46_0 ,
    \p1_q[7]_i_17_0 ,
    \p2_q_reg[1]_2 ,
    timer_overflow_q_reg_1,
    \accumulator_q_reg[3]_1 ,
    \psw_q[3]_i_9_0 ,
    \inc_sel_q_reg[0]_1 ,
    \psw_q[3]_i_5_0 ,
    \p2_q_reg[4]_1 ,
    \psw_q[3]_i_2_0 ,
    \p2_q_reg[5]_0 ,
    \p2_q_reg[6]_0 ,
    \p1_q[7]_i_15_0 ,
    \sp_q_reg[2]_1 ,
    \p1_q[2]_i_13 ,
    \p1_q[7]_i_34_0 ,
    int_in_progress_q_reg,
    \p1_q[3]_i_5_0 ,
    \p1_q[6]_i_3 ,
    int_q_reg,
    \p1_q[7]_i_34_1 ,
    \p1_q[7]_i_34_2 ,
    \p1_q[7]_i_14_0 ,
    \p1_q[7]_i_14_1 ,
    \p1_q_reg[7]_i_8_0 ,
    \p1_q[7]_i_25_0 ,
    \p1_q[7]_i_35_0 ,
    S,
    \opc_opcode_q_reg[0]_0 ,
    \opc_opcode_q_reg_rep[7]_0 ,
    \mnemonic_q_reg[5]_9 ,
    f1_q_reg_0);
  output cnd_tf_s;
  output timer_int_enable_q_reg;
  output timer_overflow_q_reg;
  output int_enable_q_reg;
  output mb_q;
  output branch_taken_q_reg_0;
  output [7:0]D;
  output [7:0]\outreg_reg[7] ;
  output [5:0]Q;
  output [5:0]\opc_opcode_q_reg[7]_0 ;
  output \mnemonic_q_reg[5]_0 ;
  output int_pending_s;
  output \mnemonic_q_reg[5]_1 ;
  output \mnemonic_q_reg[5]_2 ;
  output \mnemonic_q_reg[4]_0 ;
  output [5:0]dmem_addr;
  output dmem_addr_q;
  output \mnemonic_q_reg[0]_0 ;
  output \mnemonic_q_reg[1]_0 ;
  output \mnemonic_q_reg[0]_1 ;
  output take_branch_q_reg;
  output \use_xtal_div.xtal_q_reg[0] ;
  output \mnemonic_q_reg[4]_1 ;
  output \program_counter_q_reg[9] ;
  output \program_counter_q_reg[8] ;
  output \psw_q_reg[3] ;
  output \psw_q_reg[2] ;
  output \psw_q_reg[1] ;
  output \psw_q_reg[0] ;
  output \sp_q_reg[2] ;
  output \sp_q_reg[0] ;
  output \sp_q_reg[0]_0 ;
  output \mnemonic_q_reg[0]_2 ;
  output \inc_sel_q_reg[1] ;
  output \inc_sel_q_reg[0] ;
  output tim_start_t_s;
  output clk_multi_cycle_s;
  output second_cycle_q_reg;
  output [7:0]\accumulator_q_reg[7] ;
  output [5:0]\dmem_addr_q_reg[5] ;
  output [7:0]\program_counter_q_reg[7] ;
  output [4:0]\counter_q_reg[6] ;
  output \opc_opcode_q_reg[5]_0 ;
  output [0:0]p_1_in;
  output take_branch_q_reg_0;
  output \mnemonic_q_reg[5]_3 ;
  output [0:0]E;
  output \mnemonic_q_reg[0]_3 ;
  output [0:0]\use_xtal_div.xtal_q_reg[0]_0 ;
  output branch_taken_q_reg_1;
  output [1:0]\mnemonic_q_reg[2]_0 ;
  output \mnemonic_q_reg[4]_2 ;
  output dmem_we;
  output \FSM_onehot_int_state_q_reg[1] ;
  output \opc_opcode_q_reg[1]_0 ;
  output \mnemonic_q_reg[0]_4 ;
  output \opc_opcode_q_reg[2]_0 ;
  output [0:0]\opc_opcode_q_reg[1]_1 ;
  output [0:0]\opc_opcode_q_reg[1]_2 ;
  output \mnemonic_q_reg[2]_1 ;
  output int_type_q_reg;
  output int_type_q;
  output \mnemonic_q_reg[5]_4 ;
  output [0:0]O;
  output \FSM_onehot_mstate_q_reg[4] ;
  output \mnemonic_q_reg[5]_5 ;
  output \mnemonic_q_reg[2]_2 ;
  output \mnemonic_q_reg[5]_6 ;
  output \mnemonic_q_reg[5]_7 ;
  output \mnemonic_q_reg[5]_8 ;
  output \mnemonic_q_reg[3]_0 ;
  output \mnemonic_q_reg[1]_1 ;
  output branch_taken_s;
  output \mnemonic_q_reg[0]_5 ;
  output \mnemonic_q_reg[0]_6 ;
  output \mnemonic_q_reg[0]_7 ;
  output \mnemonic_q_reg[1]_2 ;
  output \mnemonic_q_reg[1]_3 ;
  output \mnemonic_q_reg[1]_4 ;
  output \mnemonic_q_reg[1]_5 ;
  output \mnemonic_q_reg[3]_1 ;
  output \mnemonic_q_reg[1]_6 ;
  output \mnemonic_q_reg[0]_8 ;
  input ale;
  input soundclk;
  input [0:0]SR;
  input timer_flag_q_reg;
  input timer_int_enable_q_reg_0;
  input timer_overflow_q_reg_0;
  input int_enable_q_reg_0;
  input mb_q_reg_0;
  input branch_taken_q_reg_2;
  input \bus_q[7]_i_4_0 ;
  input \program_counter_q_reg[7]_0 ;
  input [3:0]\p2_q_reg[2] ;
  input \p2_q_reg[2]_0 ;
  input [2:0]sfx_port;
  input \counter_q_reg[0] ;
  input [7:0]\psw_q_reg[2]_i_4_0 ;
  input take_branch_q_i_7_0;
  input take_branch_q_i_3_0;
  input \outreg_reg[7]_0 ;
  input \bus_q_reg[7] ;
  input [5:0]\dmem_addr_q_reg[5]_0 ;
  input [7:0]\psw_q_reg[2]_i_4_1 ;
  input cnd_take_branch_s;
  input [1:0]xtal_q;
  input [11:0]program_counter_q;
  input \program_counter_q_reg[9]_0 ;
  input [0:0]p_0_in;
  input \program_counter_q_reg[8]_0 ;
  input xtal3;
  input psw_carry_s;
  input \psw_q_reg[2]_0 ;
  input psw_aux_carry_s;
  input psw_f0_s;
  input psw_bs_s;
  input \sp_q_reg[2]_0 ;
  input \sp_q_reg[0]_1 ;
  input \sp_q_reg[1] ;
  input \inc_sel_q_reg[1]_0 ;
  input \inc_sel_q_reg[1]_1 ;
  input \inc_sel_q_reg[0]_0 ;
  input clk_second_cycle_s;
  input \accumulator_q_reg[3] ;
  input \accumulator_q_reg[7]_0 ;
  input [7:0]\accu_shadow_q_reg[7] ;
  input \opc_opcode_q_reg[4]_0 ;
  input [7:0]outreg;
  input [6:0]\p1_q[7]_i_9 ;
  input \counter_q_reg[6]_0 ;
  input \p2_q_reg[4] ;
  input \counter_q_reg[5] ;
  input \counter_q_reg[4] ;
  input \dmem_addr_q_reg[5]_1 ;
  input \p2_q_reg[3] ;
  input \p2_q_reg[3]_0 ;
  input \p2_q_reg[1] ;
  input \p2_q_reg[3]_1 ;
  input \p2_q_reg[2]_1 ;
  input \p1_q[2]_i_4 ;
  input \p1_q[2]_i_4_0 ;
  input \accu_shadow_q_reg[7]_i_3_0 ;
  input \program_counter_q_reg[7]_1 ;
  input \program_counter_q_reg[7]_2 ;
  input \accumulator_q_reg[3]_0 ;
  input \accumulator_q[3]_i_2_0 ;
  input \dmem_addr_q_reg[4] ;
  input \dmem_addr_q_reg[5]_2 ;
  input mem_reg_0_63_0_0_i_11_0;
  input \dmem_addr_q_reg[5]_3 ;
  input mem_reg_0_63_0_0_i_11_1;
  input [7:0]\p1_q[7]_i_9_0 ;
  input \p2_q_reg[0] ;
  input [6:0]dac_out;
  input \p1_q[1]_i_7_0 ;
  input \p2_q_reg[3]_2 ;
  input \p2_q_reg[3]_3 ;
  input \p2_q_reg[3]_4 ;
  input \p2_q_reg[4]_0 ;
  input \p2_q_reg[5] ;
  input \p2_q_reg[6] ;
  input \p2_q_reg[7] ;
  input \p2_q_reg[2]_2 ;
  input \p2_q_reg[1]_0 ;
  input \p1_q[7]_i_24_0 ;
  input \p2_q_reg[1]_1 ;
  input \p1_q[2]_i_4_1 ;
  input \p1_q[7]_i_46_0 ;
  input \p1_q[7]_i_17_0 ;
  input \p2_q_reg[1]_2 ;
  input timer_overflow_q_reg_1;
  input \accumulator_q_reg[3]_1 ;
  input \psw_q[3]_i_9_0 ;
  input \inc_sel_q_reg[0]_1 ;
  input \psw_q[3]_i_5_0 ;
  input \p2_q_reg[4]_1 ;
  input \psw_q[3]_i_2_0 ;
  input \p2_q_reg[5]_0 ;
  input \p2_q_reg[6]_0 ;
  input \p1_q[7]_i_15_0 ;
  input \sp_q_reg[2]_1 ;
  input \p1_q[2]_i_13 ;
  input \p1_q[7]_i_34_0 ;
  input int_in_progress_q_reg;
  input \p1_q[3]_i_5_0 ;
  input \p1_q[6]_i_3 ;
  input int_q_reg;
  input \p1_q[7]_i_34_1 ;
  input \p1_q[7]_i_34_2 ;
  input \p1_q[7]_i_14_0 ;
  input \p1_q[7]_i_14_1 ;
  input \p1_q_reg[7]_i_8_0 ;
  input \p1_q[7]_i_25_0 ;
  input \p1_q[7]_i_35_0 ;
  input [0:0]S;
  input [0:0]\opc_opcode_q_reg[0]_0 ;
  input [5:0]\opc_opcode_q_reg_rep[7]_0 ;
  input [0:0]\mnemonic_q_reg[5]_9 ;
  input f1_q_reg_0;

  wire [7:0]D;
  wire [0:0]E;
  wire \FSM_onehot_int_state_q_reg[1] ;
  wire \FSM_onehot_mstate_q_reg[4] ;
  wire [0:0]O;
  wire [5:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \accu_shadow_q[7]_i_4_n_0 ;
  wire \accu_shadow_q[7]_i_5_n_0 ;
  wire \accu_shadow_q[7]_i_6_n_0 ;
  wire \accu_shadow_q[7]_i_7_n_0 ;
  wire \accu_shadow_q[7]_i_9_n_0 ;
  wire [7:0]\accu_shadow_q_reg[7] ;
  wire \accu_shadow_q_reg[7]_i_3_0 ;
  wire \accu_shadow_q_reg[7]_i_3_n_0 ;
  wire \accumulator_q[3]_i_11_n_0 ;
  wire \accumulator_q[3]_i_13_n_0 ;
  wire \accumulator_q[3]_i_2_0 ;
  wire \accumulator_q[3]_i_2_n_0 ;
  wire \accumulator_q[3]_i_3_n_0 ;
  wire \accumulator_q[3]_i_5_n_0 ;
  wire \accumulator_q[3]_i_6_n_0 ;
  wire \accumulator_q[3]_i_8_n_0 ;
  wire \accumulator_q[3]_i_9_n_0 ;
  wire \accumulator_q[7]_i_2_n_0 ;
  wire \accumulator_q_reg[3] ;
  wire \accumulator_q_reg[3]_0 ;
  wire \accumulator_q_reg[3]_1 ;
  wire \accumulator_q_reg[3]_i_7_n_0 ;
  wire [7:0]\accumulator_q_reg[7] ;
  wire \accumulator_q_reg[7]_0 ;
  wire ale;
  wire \alu_b/data0 ;
  wire branch_taken_q_i_4_n_0;
  wire branch_taken_q_i_5_n_0;
  wire branch_taken_q_i_6_n_0;
  wire branch_taken_q_reg_0;
  wire branch_taken_q_reg_1;
  wire branch_taken_q_reg_2;
  wire branch_taken_s;
  wire \bus_q[7]_i_2_n_0 ;
  wire \bus_q[7]_i_4_0 ;
  wire \bus_q[7]_i_4_n_0 ;
  wire \bus_q[7]_i_5_n_0 ;
  wire \bus_q[7]_i_6_n_0 ;
  wire \bus_q[7]_i_7_n_0 ;
  wire \bus_q[7]_i_8_n_0 ;
  wire \bus_q_reg[7] ;
  wire clk_multi_cycle_s;
  wire clk_second_cycle_s;
  wire cnd_f1_s;
  wire cnd_take_branch_s;
  wire cnd_tf_s;
  wire \cond_branch_b/take_branch_q ;
  wire \counter_q_reg[0] ;
  wire \counter_q_reg[4] ;
  wire \counter_q_reg[5] ;
  wire [4:0]\counter_q_reg[6] ;
  wire \counter_q_reg[6]_0 ;
  wire [6:0]dac_out;
  wire [5:0]dmem_addr;
  wire dmem_addr_q;
  wire \dmem_addr_q[2]_i_2_n_0 ;
  wire \dmem_addr_q[2]_i_3_n_0 ;
  wire \dmem_addr_q[3]_i_2_n_0 ;
  wire \dmem_addr_q[4]_i_2_n_0 ;
  wire \dmem_addr_q[4]_i_3_n_0 ;
  wire \dmem_addr_q[4]_i_4_n_0 ;
  wire \dmem_addr_q[4]_i_5_n_0 ;
  wire \dmem_addr_q[4]_i_6_n_0 ;
  wire \dmem_addr_q[4]_i_7_n_0 ;
  wire \dmem_addr_q[5]_i_10_n_0 ;
  wire \dmem_addr_q[5]_i_11_n_0 ;
  wire \dmem_addr_q[5]_i_12_n_0 ;
  wire \dmem_addr_q[5]_i_15_n_0 ;
  wire \dmem_addr_q[5]_i_16_n_0 ;
  wire \dmem_addr_q[5]_i_17_n_0 ;
  wire \dmem_addr_q[5]_i_18_n_0 ;
  wire \dmem_addr_q[5]_i_19_n_0 ;
  wire \dmem_addr_q[5]_i_20_n_0 ;
  wire \dmem_addr_q[5]_i_22_n_0 ;
  wire \dmem_addr_q[5]_i_23_n_0 ;
  wire \dmem_addr_q[5]_i_4_n_0 ;
  wire \dmem_addr_q[5]_i_5_n_0 ;
  wire \dmem_addr_q[5]_i_6_n_0 ;
  wire \dmem_addr_q[5]_i_7_n_0 ;
  wire \dmem_addr_q[5]_i_8_n_0 ;
  wire \dmem_addr_q_reg[4] ;
  wire [5:0]\dmem_addr_q_reg[5] ;
  wire [5:0]\dmem_addr_q_reg[5]_0 ;
  wire \dmem_addr_q_reg[5]_1 ;
  wire \dmem_addr_q_reg[5]_2 ;
  wire \dmem_addr_q_reg[5]_3 ;
  wire dmem_we;
  wire f1_q_i_1_n_0;
  wire f1_q_i_2_n_0;
  wire f1_q_i_3_n_0;
  wire f1_q_i_5_n_0;
  wire f1_q_reg_0;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g1_b0_n_0;
  wire g1_b1_n_0;
  wire g1_b2_n_0;
  wire g1_b3_n_0;
  wire g1_b4_n_0;
  wire g1_b5_n_0;
  wire g2_b0_n_0;
  wire g2_b1_n_0;
  wire g2_b2_n_0;
  wire g2_b3_n_0;
  wire g2_b4_n_0;
  wire g2_b5_n_0;
  wire g3_b0_n_0;
  wire g3_b1_n_0;
  wire g3_b2_n_0;
  wire g3_b3_n_0;
  wire g3_b4_n_0;
  wire g3_b5_n_0;
  wire \inc_sel_q[0]_i_3_n_0 ;
  wire \inc_sel_q[1]_i_2_n_0 ;
  wire \inc_sel_q[1]_i_3_n_0 ;
  wire \inc_sel_q[1]_i_4_n_0 ;
  wire \inc_sel_q_reg[0] ;
  wire \inc_sel_q_reg[0]_0 ;
  wire \inc_sel_q_reg[0]_1 ;
  wire \inc_sel_q_reg[1] ;
  wire \inc_sel_q_reg[1]_0 ;
  wire \inc_sel_q_reg[1]_1 ;
  wire int_b_n_46;
  wire int_b_n_47;
  wire int_b_n_76;
  wire int_b_n_77;
  wire int_b_n_78;
  wire int_b_n_79;
  wire int_enable_q_reg;
  wire int_enable_q_reg_0;
  wire int_in_progress_q_reg;
  wire int_pending_s;
  wire int_q_reg;
  wire int_type_q;
  wire int_type_q_reg;
  wire mb_q;
  wire mb_q_reg_0;
  wire mem_reg_0_63_0_0_i_11_0;
  wire mem_reg_0_63_0_0_i_11_1;
  wire mem_reg_0_63_0_0_i_11_n_0;
  wire mem_reg_0_63_0_0_i_12_n_0;
  wire mem_reg_0_63_0_0_i_13_n_0;
  wire mem_reg_0_63_0_0_i_14_n_0;
  wire mem_reg_0_63_0_0_i_15_n_0;
  wire mem_reg_0_63_0_0_i_16_n_0;
  wire mem_reg_0_63_0_0_i_8__0_n_0;
  wire mem_reg_0_63_0_0_i_9_n_0;
  wire \mnemonic_q_reg[0]_0 ;
  wire \mnemonic_q_reg[0]_1 ;
  wire \mnemonic_q_reg[0]_2 ;
  wire \mnemonic_q_reg[0]_3 ;
  wire \mnemonic_q_reg[0]_4 ;
  wire \mnemonic_q_reg[0]_5 ;
  wire \mnemonic_q_reg[0]_6 ;
  wire \mnemonic_q_reg[0]_7 ;
  wire \mnemonic_q_reg[0]_8 ;
  wire \mnemonic_q_reg[0]_i_2_n_0 ;
  wire \mnemonic_q_reg[0]_i_3_n_0 ;
  wire \mnemonic_q_reg[1]_0 ;
  wire \mnemonic_q_reg[1]_1 ;
  wire \mnemonic_q_reg[1]_2 ;
  wire \mnemonic_q_reg[1]_3 ;
  wire \mnemonic_q_reg[1]_4 ;
  wire \mnemonic_q_reg[1]_5 ;
  wire \mnemonic_q_reg[1]_6 ;
  wire \mnemonic_q_reg[1]_i_2_n_0 ;
  wire \mnemonic_q_reg[1]_i_3_n_0 ;
  wire [1:0]\mnemonic_q_reg[2]_0 ;
  wire \mnemonic_q_reg[2]_1 ;
  wire \mnemonic_q_reg[2]_2 ;
  wire \mnemonic_q_reg[2]_i_2_n_0 ;
  wire \mnemonic_q_reg[2]_i_3_n_0 ;
  wire \mnemonic_q_reg[3]_0 ;
  wire \mnemonic_q_reg[3]_1 ;
  wire \mnemonic_q_reg[3]_i_2_n_0 ;
  wire \mnemonic_q_reg[3]_i_3_n_0 ;
  wire \mnemonic_q_reg[4]_0 ;
  wire \mnemonic_q_reg[4]_1 ;
  wire \mnemonic_q_reg[4]_2 ;
  wire \mnemonic_q_reg[4]_i_2_n_0 ;
  wire \mnemonic_q_reg[4]_i_3_n_0 ;
  wire \mnemonic_q_reg[5]_0 ;
  wire \mnemonic_q_reg[5]_1 ;
  wire \mnemonic_q_reg[5]_2 ;
  wire \mnemonic_q_reg[5]_3 ;
  wire \mnemonic_q_reg[5]_4 ;
  wire \mnemonic_q_reg[5]_5 ;
  wire \mnemonic_q_reg[5]_6 ;
  wire \mnemonic_q_reg[5]_7 ;
  wire \mnemonic_q_reg[5]_8 ;
  wire [0:0]\mnemonic_q_reg[5]_9 ;
  wire \mnemonic_q_reg[5]_i_3_n_0 ;
  wire \mnemonic_q_reg[5]_i_4_n_0 ;
  wire [5:0]mnemonic_v;
  wire multi_cycle_q_reg_i_3_n_0;
  wire multi_cycle_q_reg_i_4_n_0;
  wire [0:0]\opc_opcode_q_reg[0]_0 ;
  wire \opc_opcode_q_reg[1]_0 ;
  wire [0:0]\opc_opcode_q_reg[1]_1 ;
  wire [0:0]\opc_opcode_q_reg[1]_2 ;
  wire \opc_opcode_q_reg[2]_0 ;
  wire \opc_opcode_q_reg[4]_0 ;
  wire \opc_opcode_q_reg[5]_0 ;
  wire [5:0]\opc_opcode_q_reg[7]_0 ;
  wire \opc_opcode_q_reg_n_0_[0] ;
  wire \opc_opcode_q_reg_n_0_[2] ;
  wire [5:0]\opc_opcode_q_reg_rep[7]_0 ;
  wire \opc_opcode_q_reg_rep_n_0_[0] ;
  wire \opc_opcode_q_reg_rep_n_0_[1] ;
  wire \opc_opcode_q_reg_rep_n_0_[2] ;
  wire \opc_opcode_q_reg_rep_n_0_[3] ;
  wire \opc_opcode_q_reg_rep_n_0_[4] ;
  wire \opc_opcode_q_reg_rep_n_0_[5] ;
  wire \opc_opcode_q_reg_rep_n_0_[6] ;
  wire \opc_opcode_q_reg_rep_n_0_[7] ;
  wire [7:0]outreg;
  wire [7:0]\outreg_reg[7] ;
  wire \outreg_reg[7]_0 ;
  wire \p1_q[0]_i_11_n_0 ;
  wire \p1_q[0]_i_12_n_0 ;
  wire \p1_q[0]_i_13_n_0 ;
  wire \p1_q[0]_i_14_n_0 ;
  wire \p1_q[0]_i_16_n_0 ;
  wire \p1_q[0]_i_2_n_0 ;
  wire \p1_q[0]_i_5_n_0 ;
  wire \p1_q[0]_i_6_n_0 ;
  wire \p1_q[0]_i_7_n_0 ;
  wire \p1_q[0]_i_8_n_0 ;
  wire \p1_q[1]_i_12_n_0 ;
  wire \p1_q[1]_i_2_n_0 ;
  wire \p1_q[1]_i_5_n_0 ;
  wire \p1_q[1]_i_7_0 ;
  wire \p1_q[1]_i_7_n_0 ;
  wire \p1_q[2]_i_10_n_0 ;
  wire \p1_q[2]_i_13 ;
  wire \p1_q[2]_i_14_n_0 ;
  wire \p1_q[2]_i_15_n_0 ;
  wire \p1_q[2]_i_16_n_0 ;
  wire \p1_q[2]_i_18_n_0 ;
  wire \p1_q[2]_i_21_n_0 ;
  wire \p1_q[2]_i_22_n_0 ;
  wire \p1_q[2]_i_23_n_0 ;
  wire \p1_q[2]_i_2_n_0 ;
  wire \p1_q[2]_i_4 ;
  wire \p1_q[2]_i_4_0 ;
  wire \p1_q[2]_i_4_1 ;
  wire \p1_q[2]_i_5_n_0 ;
  wire \p1_q[2]_i_7_n_0 ;
  wire \p1_q[2]_i_9_n_0 ;
  wire \p1_q[3]_i_15_n_0 ;
  wire \p1_q[3]_i_18_n_0 ;
  wire \p1_q[3]_i_19_n_0 ;
  wire \p1_q[3]_i_20_n_0 ;
  wire \p1_q[3]_i_21_n_0 ;
  wire \p1_q[3]_i_2_n_0 ;
  wire \p1_q[3]_i_5_0 ;
  wire \p1_q[3]_i_5_n_0 ;
  wire \p1_q[3]_i_6_n_0 ;
  wire \p1_q[3]_i_8_n_0 ;
  wire \p1_q[4]_i_2_n_0 ;
  wire \p1_q[4]_i_5_n_0 ;
  wire \p1_q[4]_i_6_n_0 ;
  wire \p1_q[4]_i_7_n_0 ;
  wire \p1_q[4]_i_8_n_0 ;
  wire \p1_q[4]_i_9_n_0 ;
  wire \p1_q[5]_i_11_n_0 ;
  wire \p1_q[5]_i_12_n_0 ;
  wire \p1_q[5]_i_13_n_0 ;
  wire \p1_q[5]_i_14_n_0 ;
  wire \p1_q[5]_i_2_n_0 ;
  wire \p1_q[5]_i_3_n_0 ;
  wire \p1_q[5]_i_5_n_0 ;
  wire \p1_q[5]_i_6_n_0 ;
  wire \p1_q[5]_i_7_n_0 ;
  wire \p1_q[5]_i_8_n_0 ;
  wire \p1_q[5]_i_9_n_0 ;
  wire \p1_q[6]_i_15_n_0 ;
  wire \p1_q[6]_i_16_n_0 ;
  wire \p1_q[6]_i_2_n_0 ;
  wire \p1_q[6]_i_3 ;
  wire \p1_q[6]_i_6_n_0 ;
  wire \p1_q[6]_i_7_n_0 ;
  wire \p1_q[6]_i_8_n_0 ;
  wire \p1_q[7]_i_101_n_0 ;
  wire \p1_q[7]_i_102_n_0 ;
  wire \p1_q[7]_i_10_n_0 ;
  wire \p1_q[7]_i_11_n_0 ;
  wire \p1_q[7]_i_12_n_0 ;
  wire \p1_q[7]_i_14_0 ;
  wire \p1_q[7]_i_14_1 ;
  wire \p1_q[7]_i_14_n_0 ;
  wire \p1_q[7]_i_15_0 ;
  wire \p1_q[7]_i_15_n_0 ;
  wire \p1_q[7]_i_16_n_0 ;
  wire \p1_q[7]_i_17_0 ;
  wire \p1_q[7]_i_18_n_0 ;
  wire \p1_q[7]_i_19_n_0 ;
  wire \p1_q[7]_i_22_n_0 ;
  wire \p1_q[7]_i_23_n_0 ;
  wire \p1_q[7]_i_24_0 ;
  wire \p1_q[7]_i_24_n_0 ;
  wire \p1_q[7]_i_25_0 ;
  wire \p1_q[7]_i_25_n_0 ;
  wire \p1_q[7]_i_26_n_0 ;
  wire \p1_q[7]_i_28_n_0 ;
  wire \p1_q[7]_i_31_n_0 ;
  wire \p1_q[7]_i_32_n_0 ;
  wire \p1_q[7]_i_33_n_0 ;
  wire \p1_q[7]_i_34_0 ;
  wire \p1_q[7]_i_34_1 ;
  wire \p1_q[7]_i_34_2 ;
  wire \p1_q[7]_i_35_0 ;
  wire \p1_q[7]_i_35_n_0 ;
  wire \p1_q[7]_i_36_n_0 ;
  wire \p1_q[7]_i_37_n_0 ;
  wire \p1_q[7]_i_38_n_0 ;
  wire \p1_q[7]_i_39_n_0 ;
  wire \p1_q[7]_i_3_n_0 ;
  wire \p1_q[7]_i_40_n_0 ;
  wire \p1_q[7]_i_42_n_0 ;
  wire \p1_q[7]_i_43_n_0 ;
  wire \p1_q[7]_i_44_n_0 ;
  wire \p1_q[7]_i_45_n_0 ;
  wire \p1_q[7]_i_46_0 ;
  wire \p1_q[7]_i_46_n_0 ;
  wire \p1_q[7]_i_47_n_0 ;
  wire \p1_q[7]_i_49_n_0 ;
  wire \p1_q[7]_i_4_n_0 ;
  wire \p1_q[7]_i_50_n_0 ;
  wire \p1_q[7]_i_51_n_0 ;
  wire \p1_q[7]_i_52_n_0 ;
  wire \p1_q[7]_i_53_n_0 ;
  wire \p1_q[7]_i_54_n_0 ;
  wire \p1_q[7]_i_56_n_0 ;
  wire \p1_q[7]_i_57_n_0 ;
  wire \p1_q[7]_i_58_n_0 ;
  wire \p1_q[7]_i_59_n_0 ;
  wire \p1_q[7]_i_5_n_0 ;
  wire \p1_q[7]_i_62_n_0 ;
  wire \p1_q[7]_i_63_n_0 ;
  wire \p1_q[7]_i_64_n_0 ;
  wire \p1_q[7]_i_66_n_0 ;
  wire \p1_q[7]_i_68_n_0 ;
  wire \p1_q[7]_i_69_n_0 ;
  wire \p1_q[7]_i_6_n_0 ;
  wire \p1_q[7]_i_70_n_0 ;
  wire \p1_q[7]_i_71_n_0 ;
  wire \p1_q[7]_i_73_n_0 ;
  wire \p1_q[7]_i_74_n_0 ;
  wire \p1_q[7]_i_75_n_0 ;
  wire \p1_q[7]_i_77_n_0 ;
  wire \p1_q[7]_i_79_n_0 ;
  wire \p1_q[7]_i_80_n_0 ;
  wire \p1_q[7]_i_81_n_0 ;
  wire \p1_q[7]_i_82_n_0 ;
  wire \p1_q[7]_i_83_n_0 ;
  wire \p1_q[7]_i_84_n_0 ;
  wire \p1_q[7]_i_88_n_0 ;
  wire \p1_q[7]_i_89_n_0 ;
  wire [6:0]\p1_q[7]_i_9 ;
  wire \p1_q[7]_i_90_n_0 ;
  wire \p1_q[7]_i_91_n_0 ;
  wire \p1_q[7]_i_92_n_0 ;
  wire \p1_q[7]_i_93_n_0 ;
  wire \p1_q[7]_i_99_n_0 ;
  wire [7:0]\p1_q[7]_i_9_0 ;
  wire \p1_q_reg[3]_i_16_n_0 ;
  wire \p1_q_reg[3]_i_16_n_1 ;
  wire \p1_q_reg[3]_i_16_n_2 ;
  wire \p1_q_reg[3]_i_16_n_3 ;
  wire \p1_q_reg[3]_i_16_n_4 ;
  wire \p1_q_reg[3]_i_16_n_5 ;
  wire \p1_q_reg[3]_i_16_n_6 ;
  wire \p1_q_reg[3]_i_16_n_7 ;
  wire \p1_q_reg[7]_i_8_0 ;
  wire \p1_q_reg[7]_i_8_n_0 ;
  wire \p2_q_reg[0] ;
  wire \p2_q_reg[1] ;
  wire \p2_q_reg[1]_0 ;
  wire \p2_q_reg[1]_1 ;
  wire \p2_q_reg[1]_2 ;
  wire [3:0]\p2_q_reg[2] ;
  wire \p2_q_reg[2]_0 ;
  wire \p2_q_reg[2]_1 ;
  wire \p2_q_reg[2]_2 ;
  wire \p2_q_reg[3] ;
  wire \p2_q_reg[3]_0 ;
  wire \p2_q_reg[3]_1 ;
  wire \p2_q_reg[3]_2 ;
  wire \p2_q_reg[3]_3 ;
  wire \p2_q_reg[3]_4 ;
  wire \p2_q_reg[4] ;
  wire \p2_q_reg[4]_0 ;
  wire \p2_q_reg[4]_1 ;
  wire \p2_q_reg[5] ;
  wire \p2_q_reg[5]_0 ;
  wire \p2_q_reg[6] ;
  wire \p2_q_reg[6]_0 ;
  wire \p2_q_reg[7] ;
  wire [0:0]p_0_in;
  wire [0:0]p_1_in;
  wire \pmem_addr_q[10]_i_6_n_0 ;
  wire \pmem_addr_q[10]_i_7_n_0 ;
  wire \pmem_addr_q[7]_i_2_n_0 ;
  wire \pmem_addr_q[7]_i_3_n_0 ;
  wire \pmem_addr_q[7]_i_4_n_0 ;
  wire \pmem_addr_q[7]_i_5_n_0 ;
  wire [11:0]program_counter_q;
  wire \program_counter_q[7]_i_10_n_0 ;
  wire \program_counter_q[7]_i_11_n_0 ;
  wire \program_counter_q[7]_i_12_n_0 ;
  wire \program_counter_q[7]_i_7_n_0 ;
  wire [7:0]\program_counter_q_reg[7] ;
  wire \program_counter_q_reg[7]_0 ;
  wire \program_counter_q_reg[7]_1 ;
  wire \program_counter_q_reg[7]_2 ;
  wire \program_counter_q_reg[8] ;
  wire \program_counter_q_reg[8]_0 ;
  wire \program_counter_q_reg[9] ;
  wire \program_counter_q_reg[9]_0 ;
  wire psw_aux_carry_s;
  wire \psw_b/sp_q ;
  wire psw_bs_s;
  wire psw_carry_s;
  wire psw_f0_s;
  wire \psw_q[0]_i_2_n_0 ;
  wire \psw_q[1]_i_2_n_0 ;
  wire \psw_q[1]_i_3_n_0 ;
  wire \psw_q[2]_i_3_n_0 ;
  wire \psw_q[2]_i_5_n_0 ;
  wire \psw_q[2]_i_6_n_0 ;
  wire \psw_q[2]_i_7_n_0 ;
  wire \psw_q[2]_i_8_n_0 ;
  wire \psw_q[3]_i_10_n_0 ;
  wire \psw_q[3]_i_11_n_0 ;
  wire \psw_q[3]_i_12_n_0 ;
  wire \psw_q[3]_i_13_n_0 ;
  wire \psw_q[3]_i_14_n_0 ;
  wire \psw_q[3]_i_15_n_0 ;
  wire \psw_q[3]_i_17_n_0 ;
  wire \psw_q[3]_i_18_n_0 ;
  wire \psw_q[3]_i_19_n_0 ;
  wire \psw_q[3]_i_20_n_0 ;
  wire \psw_q[3]_i_21_n_0 ;
  wire \psw_q[3]_i_24_n_0 ;
  wire \psw_q[3]_i_2_0 ;
  wire \psw_q[3]_i_2_n_0 ;
  wire \psw_q[3]_i_3_n_0 ;
  wire \psw_q[3]_i_4_n_0 ;
  wire \psw_q[3]_i_5_0 ;
  wire \psw_q[3]_i_5_n_0 ;
  wire \psw_q[3]_i_6_n_0 ;
  wire \psw_q[3]_i_7_n_0 ;
  wire \psw_q[3]_i_8_n_0 ;
  wire \psw_q[3]_i_9_0 ;
  wire \psw_q[3]_i_9_n_0 ;
  wire \psw_q_reg[0] ;
  wire \psw_q_reg[1] ;
  wire \psw_q_reg[2] ;
  wire \psw_q_reg[2]_0 ;
  wire [7:0]\psw_q_reg[2]_i_4_0 ;
  wire [7:0]\psw_q_reg[2]_i_4_1 ;
  wire \psw_q_reg[2]_i_4_n_0 ;
  wire \psw_q_reg[2]_i_4_n_1 ;
  wire \psw_q_reg[2]_i_4_n_2 ;
  wire \psw_q_reg[2]_i_4_n_3 ;
  wire \psw_q_reg[2]_i_4_n_4 ;
  wire \psw_q_reg[2]_i_4_n_5 ;
  wire \psw_q_reg[2]_i_4_n_6 ;
  wire \psw_q_reg[3] ;
  wire rd_q_i_3_n_0;
  wire second_cycle_q_reg;
  wire [2:0]sfx_port;
  wire soundclk;
  wire \sp_q[1]_i_2_n_0 ;
  wire \sp_q[1]_i_3_n_0 ;
  wire \sp_q[2]_i_5_n_0 ;
  wire \sp_q[2]_i_6_n_0 ;
  wire \sp_q[2]_i_7_n_0 ;
  wire \sp_q_reg[0] ;
  wire \sp_q_reg[0]_0 ;
  wire \sp_q_reg[0]_1 ;
  wire \sp_q_reg[1] ;
  wire \sp_q_reg[2] ;
  wire \sp_q_reg[2]_0 ;
  wire \sp_q_reg[2]_1 ;
  wire take_branch_q_i_10_n_0;
  wire take_branch_q_i_12_n_0;
  wire take_branch_q_i_13_n_0;
  wire take_branch_q_i_14_n_0;
  wire take_branch_q_i_15_n_0;
  wire take_branch_q_i_16_n_0;
  wire take_branch_q_i_17_n_0;
  wire take_branch_q_i_18_n_0;
  wire take_branch_q_i_19_n_0;
  wire take_branch_q_i_21_n_0;
  wire take_branch_q_i_22_n_0;
  wire take_branch_q_i_23_n_0;
  wire take_branch_q_i_24_n_0;
  wire take_branch_q_i_25_n_0;
  wire take_branch_q_i_26_n_0;
  wire take_branch_q_i_28_n_0;
  wire take_branch_q_i_29_n_0;
  wire take_branch_q_i_2_n_0;
  wire take_branch_q_i_30_n_0;
  wire take_branch_q_i_31_n_0;
  wire take_branch_q_i_32_n_0;
  wire take_branch_q_i_3_0;
  wire take_branch_q_i_3_n_0;
  wire take_branch_q_i_4_n_0;
  wire take_branch_q_i_7_0;
  wire take_branch_q_i_7_n_0;
  wire take_branch_q_i_8_n_0;
  wire take_branch_q_i_9_n_0;
  wire take_branch_q_reg;
  wire take_branch_q_reg_0;
  wire take_branch_q_reg_i_11_n_0;
  wire \temp_req_q[6]_i_2_n_0 ;
  wire \temp_req_q[6]_i_3_n_0 ;
  wire \temp_req_q[6]_i_4_n_0 ;
  wire \temp_req_q[6]_i_5_n_0 ;
  wire \temp_req_q[7]_i_8_n_0 ;
  wire tim_start_t_s;
  wire timer_flag_q_reg;
  wire timer_int_enable_q_reg;
  wire timer_int_enable_q_reg_0;
  wire timer_overflow_q_reg;
  wire timer_overflow_q_reg_0;
  wire timer_overflow_q_reg_1;
  wire \use_xtal_div.xtal_q_reg[0] ;
  wire [0:0]\use_xtal_div.xtal_q_reg[0]_0 ;
  wire xtal3;
  wire [1:0]xtal_q;
  wire [3:0]\NLW_psw_q_reg[3]_i_23_CO_UNCONNECTED ;
  wire [3:1]\NLW_psw_q_reg[3]_i_23_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \accu_shadow_q[7]_i_10 
       (.I0(\opc_opcode_q_reg_n_0_[2] ),
        .I1(\opc_opcode_q_reg[7]_0 [1]),
        .O(\opc_opcode_q_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000000214000)) 
    \accu_shadow_q[7]_i_4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\accu_shadow_q[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBBFAAAABBBF)) 
    \accu_shadow_q[7]_i_5 
       (.I0(\accu_shadow_q[7]_i_7_n_0 ),
        .I1(\accumulator_q_reg[7]_0 ),
        .I2(psw_aux_carry_s),
        .I3(\p1_q[7]_i_17_0 ),
        .I4(\accu_shadow_q[7]_i_9_n_0 ),
        .I5(\accu_shadow_q_reg[7]_i_3_0 ),
        .O(\accu_shadow_q[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h47FF4700CFFFCFFF)) 
    \accu_shadow_q[7]_i_6 
       (.I0(\opc_opcode_q_reg[7]_0 [4]),
        .I1(\accu_shadow_q[7]_i_9_n_0 ),
        .I2(\p2_q_reg[3]_0 ),
        .I3(\accu_shadow_q[7]_i_7_n_0 ),
        .I4(\opc_opcode_q_reg[2]_0 ),
        .I5(\accumulator_q_reg[7]_0 ),
        .O(\accu_shadow_q[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEEFF7FF7FF)) 
    \accu_shadow_q[7]_i_7 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(\accu_shadow_q[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000100140200000)) 
    \accu_shadow_q[7]_i_9 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\accu_shadow_q[7]_i_9_n_0 ));
  MUXF7 \accu_shadow_q_reg[7]_i_3 
       (.I0(\accu_shadow_q[7]_i_5_n_0 ),
        .I1(\accu_shadow_q[7]_i_6_n_0 ),
        .O(\accu_shadow_q_reg[7]_i_3_n_0 ),
        .S(\accu_shadow_q[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h02020202A2A2A202)) 
    \accumulator_q[3]_i_1 
       (.I0(xtal3),
        .I1(\accumulator_q[3]_i_2_n_0 ),
        .I2(\accumulator_q[3]_i_3_n_0 ),
        .I3(\accumulator_q_reg[3]_0 ),
        .I4(\accumulator_q[3]_i_5_n_0 ),
        .I5(\accumulator_q[3]_i_6_n_0 ),
        .O(\mnemonic_q_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'h620D008604121818)) 
    \accumulator_q[3]_i_10 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\mnemonic_q_reg[4]_2 ));
  LUT5 #(
    .INIT(32'h0000DDD1)) 
    \accumulator_q[3]_i_11 
       (.I0(timer_overflow_q_reg_1),
        .I1(\mnemonic_q_reg[4]_2 ),
        .I2(\counter_q_reg[0] ),
        .I3(\opc_opcode_q_reg[7]_0 [3]),
        .I4(\accumulator_q[3]_i_8_n_0 ),
        .O(\accumulator_q[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h77747777)) 
    \accumulator_q[3]_i_13 
       (.I0(timer_overflow_q_reg_1),
        .I1(\mnemonic_q_reg[4]_2 ),
        .I2(\accumulator_q_reg[3] ),
        .I3(\opc_opcode_q_reg[7]_0 [1]),
        .I4(\opc_opcode_q_reg_n_0_[2] ),
        .O(\accumulator_q[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hA0CCAFCCAFCCAFCC)) 
    \accumulator_q[3]_i_2 
       (.I0(\accumulator_q_reg[3] ),
        .I1(\accumulator_q_reg[3]_i_7_n_0 ),
        .I2(\accumulator_q[3]_i_8_n_0 ),
        .I3(\accumulator_q[3]_i_9_n_0 ),
        .I4(\bus_q_reg[7] ),
        .I5(\mnemonic_q_reg[4]_2 ),
        .O(\accumulator_q[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000800082808000C)) 
    \accumulator_q[3]_i_3 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\accumulator_q[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF5F6FEFBEFFFFF7)) 
    \accumulator_q[3]_i_5 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\accumulator_q[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h888B888B88CBB8FB)) 
    \accumulator_q[3]_i_6 
       (.I0(\accumulator_q[3]_i_11_n_0 ),
        .I1(\accumulator_q[3]_i_9_n_0 ),
        .I2(\accumulator_q[3]_i_8_n_0 ),
        .I3(\accumulator_q_reg[7]_0 ),
        .I4(\accumulator_q_reg[3]_1 ),
        .I5(\mnemonic_q_reg[4]_2 ),
        .O(\accumulator_q[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h29110900E0002253)) 
    \accumulator_q[3]_i_8 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\accumulator_q[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBF7AFFFFE77F693F)) 
    \accumulator_q[3]_i_9 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\accumulator_q[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \accumulator_q[7]_i_1 
       (.I0(\mnemonic_q_reg[2]_0 [0]),
        .I1(\accumulator_q[7]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(\opc_opcode_q_reg[7]_0 [2]),
        .I5(\accumulator_q_reg[7]_0 ),
        .O(\mnemonic_q_reg[2]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \accumulator_q[7]_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[1]),
        .O(\accumulator_q[7]_i_2_n_0 ));
  MUXF7 \accumulator_q_reg[3]_i_7 
       (.I0(\accumulator_q[3]_i_13_n_0 ),
        .I1(\accumulator_q[3]_i_2_0 ),
        .O(\accumulator_q_reg[3]_i_7_n_0 ),
        .S(\accumulator_q[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9000FF0090009000)) 
    branch_taken_q_i_2
       (.I0(branch_taken_q_i_4_n_0),
        .I1(Q[1]),
        .I2(branch_taken_q_i_5_n_0),
        .I3(\accumulator_q_reg[3]_0 ),
        .I4(branch_taken_q_i_6_n_0),
        .I5(cnd_take_branch_s),
        .O(branch_taken_s));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    branch_taken_q_i_4
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(branch_taken_q_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h09000090)) 
    branch_taken_q_i_5
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(branch_taken_q_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFC31AFFDF)) 
    branch_taken_q_i_6
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(branch_taken_q_i_6_n_0));
  FDCE branch_taken_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(branch_taken_q_reg_2),
        .Q(branch_taken_q_reg_0));
  LUT6 #(
    .INIT(64'h00000080AAAAAAAA)) 
    \bus_q[7]_i_1 
       (.I0(xtal3),
        .I1(\bus_q[7]_i_2_n_0 ),
        .I2(\bus_q_reg[7] ),
        .I3(\opc_opcode_q_reg[7]_0 [0]),
        .I4(\opc_opcode_q_reg_n_0_[0] ),
        .I5(\bus_q[7]_i_4_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \bus_q[7]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\bus_q[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFFFDDDDDDDD)) 
    \bus_q[7]_i_4 
       (.I0(\bus_q[7]_i_5_n_0 ),
        .I1(Q[4]),
        .I2(\p2_q_reg[3]_0 ),
        .I3(\bus_q[7]_i_6_n_0 ),
        .I4(\opc_opcode_q_reg[7]_0 [2]),
        .I5(\bus_q[7]_i_7_n_0 ),
        .O(\bus_q[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_q[7]_i_5 
       (.I0(Q[5]),
        .I1(Q[0]),
        .O(\bus_q[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bus_q[7]_i_6 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(\bus_q[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB9B9B9FDFFFFFFFF)) 
    \bus_q[7]_i_7 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\bus_q[7]_i_8_n_0 ),
        .I3(\bus_q[7]_i_4_0 ),
        .I4(\program_counter_q_reg[7]_0 ),
        .I5(Q[1]),
        .O(\bus_q[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \bus_q[7]_i_8 
       (.I0(\opc_opcode_q_reg_n_0_[0] ),
        .I1(\opc_opcode_q_reg[7]_0 [0]),
        .I2(\bus_q_reg[7] ),
        .O(\bus_q[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dmem_addr_q[2]_i_2 
       (.I0(\dmem_addr_q[5]_i_8_n_0 ),
        .I1(\dmem_addr_q[5]_i_7_n_0 ),
        .O(\dmem_addr_q[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dmem_addr_q[2]_i_3 
       (.I0(\dmem_addr_q[5]_i_8_n_0 ),
        .I1(\dmem_addr_q[5]_i_7_n_0 ),
        .O(\dmem_addr_q[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \dmem_addr_q[3]_i_2 
       (.I0(\dmem_addr_q[4]_i_2_n_0 ),
        .I1(psw_bs_s),
        .I2(\dmem_addr_q[4]_i_3_n_0 ),
        .I3(\dmem_addr_q_reg[5]_0 [3]),
        .O(\dmem_addr_q[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAEB)) 
    \dmem_addr_q[4]_i_2 
       (.I0(\dmem_addr_q[4]_i_4_n_0 ),
        .I1(Q[2]),
        .I2(\dmem_addr_q[4]_i_5_n_0 ),
        .I3(Q[0]),
        .I4(\dmem_addr_q[5]_i_19_n_0 ),
        .I5(\dmem_addr_q[4]_i_6_n_0 ),
        .O(\dmem_addr_q[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h00002008)) 
    \dmem_addr_q[4]_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\dmem_addr_q_reg[4] ),
        .O(\dmem_addr_q[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h76DC339976DC72D8)) 
    \dmem_addr_q[4]_i_4 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(\dmem_addr_q_reg[5]_3 ),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(\dmem_addr_q[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \dmem_addr_q[4]_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\dmem_addr_q[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEAAFAFFFFEAEA)) 
    \dmem_addr_q[4]_i_6 
       (.I0(\dmem_addr_q[4]_i_7_n_0 ),
        .I1(\dmem_addr_q_reg[5]_3 ),
        .I2(Q[3]),
        .I3(\p2_q_reg[3]_0 ),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\dmem_addr_q[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h52205222)) 
    \dmem_addr_q[4]_i_7 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\program_counter_q_reg[7]_0 ),
        .O(\dmem_addr_q[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8888AA8AAAAAAA8A)) 
    \dmem_addr_q[5]_i_1 
       (.I0(xtal3),
        .I1(\dmem_addr_q_reg[5]_1 ),
        .I2(\dmem_addr_q[5]_i_4_n_0 ),
        .I3(\dmem_addr_q[5]_i_5_n_0 ),
        .I4(Q[5]),
        .I5(\dmem_addr_q[5]_i_6_n_0 ),
        .O(dmem_addr_q));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dmem_addr_q[5]_i_10 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\dmem_addr_q[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFBFFCBF)) 
    \dmem_addr_q[5]_i_11 
       (.I0(mem_reg_0_63_0_0_i_11_0),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\dmem_addr_q_reg[5]_3 ),
        .I5(\dmem_addr_q[4]_i_5_n_0 ),
        .O(\dmem_addr_q[5]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hFF7FFF4C)) 
    \dmem_addr_q[5]_i_12 
       (.I0(\program_counter_q_reg[7]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\opc_opcode_q_reg[7]_0 [1]),
        .I4(\counter_q_reg[0] ),
        .O(\dmem_addr_q[5]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h003D0000)) 
    \dmem_addr_q[5]_i_15 
       (.I0(\program_counter_q_reg[7]_0 ),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(\dmem_addr_q[5]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    \dmem_addr_q[5]_i_16 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(\counter_q_reg[0] ),
        .I3(\opc_opcode_q_reg[7]_0 [1]),
        .O(\dmem_addr_q[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCC50C845FFF0FAC5)) 
    \dmem_addr_q[5]_i_17 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\dmem_addr_q[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFCF4C4C4C40)) 
    \dmem_addr_q[5]_i_18 
       (.I0(\p2_q_reg[3]_0 ),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\counter_q_reg[0] ),
        .I4(\opc_opcode_q_reg[7]_0 [1]),
        .I5(Q[4]),
        .O(\dmem_addr_q[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000DF0000000000)) 
    \dmem_addr_q[5]_i_19 
       (.I0(\dmem_addr_q[5]_i_22_n_0 ),
        .I1(\opc_opcode_q_reg[7]_0 [1]),
        .I2(\program_counter_q_reg[7]_0 ),
        .I3(\dmem_addr_q[5]_i_23_n_0 ),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(\dmem_addr_q[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00CC0008CCCCCC08)) 
    \dmem_addr_q[5]_i_20 
       (.I0(\dmem_addr_q_reg[5]_3 ),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\dmem_addr_q[5]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dmem_addr_q[5]_i_22 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\dmem_addr_q[5]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \dmem_addr_q[5]_i_23 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\dmem_addr_q[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFEFFFFFFFE)) 
    \dmem_addr_q[5]_i_4 
       (.I0(\dmem_addr_q_reg[5]_3 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\dmem_addr_q[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000040004)) 
    \dmem_addr_q[5]_i_5 
       (.I0(\dmem_addr_q[5]_i_10_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(\program_counter_q_reg[7]_0 ),
        .I5(\outreg_reg[7]_0 ),
        .O(\dmem_addr_q[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FAAFEFFFFAAFE)) 
    \dmem_addr_q[5]_i_6 
       (.I0(\dmem_addr_q[5]_i_11_n_0 ),
        .I1(\dmem_addr_q[5]_i_12_n_0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\dmem_addr_q_reg[5]_2 ),
        .O(\dmem_addr_q[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h00400400)) 
    \dmem_addr_q[5]_i_7 
       (.I0(\dmem_addr_q_reg[4] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\dmem_addr_q[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \dmem_addr_q[5]_i_8 
       (.I0(\dmem_addr_q[5]_i_15_n_0 ),
        .I1(\dmem_addr_q[5]_i_16_n_0 ),
        .I2(\dmem_addr_q[5]_i_17_n_0 ),
        .I3(\dmem_addr_q[5]_i_18_n_0 ),
        .I4(\dmem_addr_q[5]_i_19_n_0 ),
        .I5(\dmem_addr_q[5]_i_20_n_0 ),
        .O(\dmem_addr_q[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0FFF00007000)) 
    f1_q_i_1
       (.I0(f1_q_i_2_n_0),
        .I1(f1_q_i_3_n_0),
        .I2(f1_q_reg_0),
        .I3(xtal3),
        .I4(f1_q_i_5_n_0),
        .I5(cnd_f1_s),
        .O(f1_q_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    f1_q_i_2
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(f1_q_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    f1_q_i_3
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[1]),
        .O(f1_q_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFEF)) 
    f1_q_i_5
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(f1_q_i_5_n_0));
  FDCE f1_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(f1_q_i_1_n_0),
        .Q(cnd_f1_s));
  LUT6 #(
    .INIT(64'h06F40060FF9FF08C)) 
    g0_b0
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g0_b0_n_0));
  LUT6 #(
    .INIT(64'h01000C487FE1003A)) 
    g0_b0__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\mnemonic_q_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0063FFEBFFA30620)) 
    g0_b1
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g0_b1_n_0));
  LUT6 #(
    .INIT(64'hF637FFAB0074F1A4)) 
    g0_b2
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g0_b2_n_0));
  LUT6 #(
    .INIT(64'hFFE8007C006008F7)) 
    g0_b3
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g0_b3_n_0));
  LUT6 #(
    .INIT(64'h0047FF5BFFC70710)) 
    g0_b4
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g0_b4_n_0));
  LUT6 #(
    .INIT(64'hFF0BFF070000F847)) 
    g0_b5
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g0_b5_n_0));
  LUT6 #(
    .INIT(64'h00740020005CFFC3)) 
    g1_b0
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g1_b0_n_0));
  LUT6 #(
    .INIT(64'h00400020FF4B0048)) 
    g1_b1
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g1_b1_n_0));
  LUT6 #(
    .INIT(64'h0054000400B400A4)) 
    g1_b2
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g1_b2_n_0));
  LUT6 #(
    .INIT(64'h0008005800C0FF5B)) 
    g1_b3
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g1_b3_n_0));
  LUT6 #(
    .INIT(64'h00E400B0006400F0)) 
    g1_b4
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g1_b4_n_0));
  LUT6 #(
    .INIT(64'h008800EC0020FFAF)) 
    g1_b5
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g1_b5_n_0));
  LUT6 #(
    .INIT(64'hFF7F000000F70703)) 
    g2_b0
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g2_b0_n_0));
  LUT6 #(
    .INIT(64'hFF63FF8B00AB074B)) 
    g2_b1
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g2_b1_n_0));
  LUT6 #(
    .INIT(64'h00540008F7DFF00B)) 
    g2_b2
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g2_b2_n_0));
  LUT6 #(
    .INIT(64'h00A800F4F868FFFC)) 
    g2_b3
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g2_b3_n_0));
  LUT6 #(
    .INIT(64'h004C001000440050)) 
    g2_b4
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g2_b4_n_0));
  LUT6 #(
    .INIT(64'hFF83FF4FF80BFF8F)) 
    g2_b5
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g2_b5_n_0));
  LUT6 #(
    .INIT(64'h00B400A0FF97FFC0)) 
    g3_b0
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g3_b0_n_0));
  LUT6 #(
    .INIT(64'h00C000C8FF2300A0)) 
    g3_b1
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g3_b1_n_0));
  LUT6 #(
    .INIT(64'h00D400C8FF17FFC0)) 
    g3_b2
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g3_b2_n_0));
  LUT6 #(
    .INIT(64'h008800970048FFDF)) 
    g3_b3
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g3_b3_n_0));
  LUT6 #(
    .INIT(64'h0064FF70FF2F00F0)) 
    g3_b4
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g3_b4_n_0));
  LUT6 #(
    .INIT(64'hFFAB00AFFFEB002F)) 
    g3_b5
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g3_b5_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \inc_sel_q[0]_i_1 
       (.I0(tim_start_t_s),
        .I1(\inc_sel_q[1]_i_3_n_0 ),
        .I2(\inc_sel_q_reg[0]_0 ),
        .O(\inc_sel_q_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \inc_sel_q[0]_i_2 
       (.I0(\inc_sel_q_reg[0]_1 ),
        .I1(Q[4]),
        .I2(\inc_sel_q[0]_i_3_n_0 ),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(tim_start_t_s));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \inc_sel_q[0]_i_3 
       (.I0(Q[5]),
        .I1(Q[2]),
        .O(\inc_sel_q[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \inc_sel_q[1]_i_1 
       (.I0(\inc_sel_q_reg[1]_0 ),
        .I1(\inc_sel_q[1]_i_2_n_0 ),
        .I2(\inc_sel_q[1]_i_3_n_0 ),
        .I3(\inc_sel_q_reg[1]_1 ),
        .O(\inc_sel_q_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \inc_sel_q[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(\inc_sel_q[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040404000400040)) 
    \inc_sel_q[1]_i_3 
       (.I0(\counter_q_reg[0] ),
        .I1(Q[4]),
        .I2(xtal3),
        .I3(\inc_sel_q[1]_i_2_n_0 ),
        .I4(\inc_sel_q[1]_i_4_n_0 ),
        .I5(Q[0]),
        .O(\inc_sel_q[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \inc_sel_q[1]_i_4 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\inc_sel_q[1]_i_4_n_0 ));
  dkong_dkong_system_wrapper_0_0_t48_int int_b
       (.D(D),
        .\FSM_onehot_int_state_q[2]_i_2_0 (\accumulator_q_reg[3] ),
        .\FSM_onehot_int_state_q_reg[1]_0 (int_pending_s),
        .\FSM_onehot_int_state_q_reg[1]_1 (\FSM_onehot_int_state_q_reg[1] ),
        .Q({\opc_opcode_q_reg[7]_0 [5:1],\opc_opcode_q_reg_n_0_[2] ,\opc_opcode_q_reg[7]_0 [0],\opc_opcode_q_reg_n_0_[0] }),
        .SR(SR),
        .\accu_shadow_q_reg[2] (\accu_shadow_q_reg[7]_i_3_n_0 ),
        .\accu_shadow_q_reg[7] (\accu_shadow_q_reg[7] ),
        .\accumulator_q_reg[7] (\accumulator_q_reg[7] ),
        .ale(ale),
        .branch_taken_q_reg(branch_taken_q_reg_1),
        .clk_second_cycle_s(clk_second_cycle_s),
        .cnd_take_branch_s(cnd_take_branch_s),
        .cnd_tf_s(cnd_tf_s),
        .\counter_q_reg[0] (\opc_opcode_q_reg[5]_0 ),
        .\counter_q_reg[4] (\counter_q_reg[4] ),
        .\counter_q_reg[5] (\counter_q_reg[5] ),
        .\counter_q_reg[6] (\counter_q_reg[6] ),
        .\counter_q_reg[6]_0 ({\p1_q[7]_i_9 [5:3],\p1_q[7]_i_9 [1:0]}),
        .\counter_q_reg[6]_1 (\counter_q_reg[6]_0 ),
        .dac_out({dac_out[6:5],dac_out[3]}),
        .dmem_addr(dmem_addr),
        .\dmem_addr_q_reg[2] (\dmem_addr_q[2]_i_2_n_0 ),
        .\dmem_addr_q_reg[2]_0 (\dmem_addr_q[2]_i_3_n_0 ),
        .\dmem_addr_q_reg[3] (\dmem_addr_q[5]_i_7_n_0 ),
        .\dmem_addr_q_reg[3]_0 (\dmem_addr_q[5]_i_8_n_0 ),
        .\dmem_addr_q_reg[3]_1 (\dmem_addr_q[3]_i_2_n_0 ),
        .\dmem_addr_q_reg[4] (\dmem_addr_q[4]_i_2_n_0 ),
        .\dmem_addr_q_reg[4]_0 (\dmem_addr_q[4]_i_3_n_0 ),
        .\dmem_addr_q_reg[5] (\dmem_addr_q_reg[5] ),
        .\dmem_addr_q_reg[5]_0 (\dmem_addr_q_reg[5]_0 ),
        .int_enable_q_reg_0(int_enable_q_reg),
        .int_enable_q_reg_1(int_enable_q_reg_0),
        .int_enable_q_reg_2(Q),
        .int_in_progress_q_reg_0(int_in_progress_q_reg),
        .int_q_reg_0(clk_multi_cycle_s),
        .int_q_reg_1(int_q_reg),
        .int_type_q(int_type_q),
        .int_type_q_reg_0(int_type_q_reg),
        .mb_q(mb_q),
        .\mnemonic_q_reg[1] (\mnemonic_q_reg[1]_3 ),
        .\mnemonic_q_reg[1]_0 (\mnemonic_q_reg[1]_6 ),
        .\mnemonic_q_reg[3] (\mnemonic_q_reg[3]_1 ),
        .\opc_opcode_q_reg[0] (int_b_n_76),
        .\opc_opcode_q_reg[0]_0 (int_b_n_77),
        .\opc_opcode_q_reg[0]_1 (int_b_n_78),
        .\opc_opcode_q_reg[0]_2 (int_b_n_79),
        .\opc_opcode_q_reg[4] (\opc_opcode_q_reg[4]_0 ),
        .outreg(outreg),
        .\outreg_reg[0] (\outreg_reg[7] [0]),
        .\outreg_reg[1] (\outreg_reg[7] [1]),
        .\outreg_reg[2] (\outreg_reg[7] [2]),
        .\outreg_reg[3] (\outreg_reg[7] [3]),
        .\outreg_reg[4] (\outreg_reg[7] [4]),
        .\outreg_reg[4]_0 ({int_b_n_46,int_b_n_47}),
        .\outreg_reg[5] (\outreg_reg[7] [5]),
        .\outreg_reg[6] (\outreg_reg[7] [6]),
        .\outreg_reg[7] (\outreg_reg[7] [7]),
        .\outreg_reg[7]_0 (dmem_addr_q),
        .\p1_q[1]_i_4_0 (\mnemonic_q_reg[5]_0 ),
        .\p1_q[2]_i_4_0 (\p1_q[2]_i_21_n_0 ),
        .\p1_q[5]_i_10 (\mnemonic_q_reg[0]_1 ),
        .\p1_q[5]_i_10_0 (mem_reg_0_63_0_0_i_11_1),
        .\p1_q[5]_i_10_1 (\p1_q[7]_i_62_n_0 ),
        .\p1_q[7]_i_7_0 (\accu_shadow_q_reg[7]_i_3_0 ),
        .\p1_q[7]_i_7_1 (\p1_q[7]_i_49_n_0 ),
        .\p2_q_reg[0] (\p1_q[0]_i_2_n_0 ),
        .\p2_q_reg[0]_0 (\p1_q[0]_i_11_n_0 ),
        .\p2_q_reg[0]_1 (\p1_q[0]_i_12_n_0 ),
        .\p2_q_reg[0]_2 (\p1_q[3]_i_8_n_0 ),
        .\p2_q_reg[0]_3 (\p1_q[0]_i_8_n_0 ),
        .\p2_q_reg[0]_4 (\p2_q_reg[0] ),
        .\p2_q_reg[1] (\p1_q[1]_i_2_n_0 ),
        .\p2_q_reg[1]_0 (\mnemonic_q_reg[5]_3 ),
        .\p2_q_reg[1]_1 (\p1_q[1]_i_7_n_0 ),
        .\p2_q_reg[1]_2 (\p2_q_reg[1]_0 ),
        .\p2_q_reg[1]_3 (\p2_q_reg[1]_1 ),
        .\p2_q_reg[1]_4 (\p2_q_reg[1]_2 ),
        .\p2_q_reg[2] (\p2_q_reg[2] [3:1]),
        .\p2_q_reg[2]_0 (\p2_q_reg[2]_0 ),
        .\p2_q_reg[2]_1 (\p1_q[2]_i_2_n_0 ),
        .\p2_q_reg[2]_2 (\p1_q_reg[7]_i_8_n_0 ),
        .\p2_q_reg[2]_3 (\p1_q[2]_i_9_n_0 ),
        .\p2_q_reg[2]_4 (\p1_q[2]_i_10_n_0 ),
        .\p2_q_reg[2]_5 (\p1_q[2]_i_7_n_0 ),
        .\p2_q_reg[2]_6 (\p2_q_reg[2]_2 ),
        .\p2_q_reg[3] (\p1_q[3]_i_2_n_0 ),
        .\p2_q_reg[3]_0 (\p1_q[7]_i_19_n_0 ),
        .\p2_q_reg[3]_1 (\dmem_addr_q_reg[5]_1 ),
        .\p2_q_reg[3]_10 (\p1_q[3]_i_15_n_0 ),
        .\p2_q_reg[3]_2 (\p2_q_reg[3] ),
        .\p2_q_reg[3]_3 (\p1_q[7]_i_22_n_0 ),
        .\p2_q_reg[3]_4 (\p1_q[7]_i_9_0 [3:0]),
        .\p2_q_reg[3]_5 (\p2_q_reg[3]_2 ),
        .\p2_q_reg[3]_6 (\p2_q_reg[3]_3 ),
        .\p2_q_reg[3]_7 (\p2_q_reg[3]_4 ),
        .\p2_q_reg[3]_8 (\p2_q_reg[3]_0 ),
        .\p2_q_reg[3]_9 (\mnemonic_q_reg[0]_3 ),
        .\p2_q_reg[4] (\p2_q_reg[4] ),
        .\p2_q_reg[4]_0 (\p1_q[4]_i_2_n_0 ),
        .\p2_q_reg[4]_1 (\p1_q[4]_i_8_n_0 ),
        .\p2_q_reg[4]_2 (\p1_q[4]_i_9_n_0 ),
        .\p2_q_reg[4]_3 (\p2_q_reg[4]_0 ),
        .\p2_q_reg[5] (\p1_q[5]_i_2_n_0 ),
        .\p2_q_reg[5]_0 (\p1_q[5]_i_3_n_0 ),
        .\p2_q_reg[6] (\p1_q[6]_i_2_n_0 ),
        .\p2_q_reg[6]_0 (\p1_q[6]_i_15_n_0 ),
        .\p2_q_reg[6]_1 (\p1_q[6]_i_16_n_0 ),
        .\p2_q_reg[6]_2 (\p2_q_reg[6] ),
        .\p2_q_reg[7] (\p1_q[7]_i_6_n_0 ),
        .\p2_q_reg[7]_0 (\opc_opcode_q_reg[1]_0 ),
        .\p2_q_reg[7]_1 (\p1_q[7]_i_26_n_0 ),
        .\p2_q_reg[7]_2 (\p1_q[7]_i_28_n_0 ),
        .\p2_q_reg[7]_3 (\p2_q_reg[7] ),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .\pmem_addr_q_reg[2] (\pmem_addr_q[7]_i_2_n_0 ),
        .program_counter_q({program_counter_q[11],program_counter_q[9:0]}),
        .\program_counter_q_reg[7] (\program_counter_q_reg[7] ),
        .\program_counter_q_reg[7]_0 (\mnemonic_q_reg[4]_1 ),
        .\program_counter_q_reg[7]_1 (take_branch_q_reg_0),
        .\program_counter_q_reg[7]_2 (\program_counter_q_reg[7]_1 ),
        .\program_counter_q_reg[7]_3 (branch_taken_q_reg_0),
        .\program_counter_q_reg[7]_4 (\program_counter_q_reg[7]_2 ),
        .\program_counter_q_reg[7]_5 (\program_counter_q_reg[7]_0 ),
        .\program_counter_q_reg[8] (\program_counter_q_reg[8] ),
        .\program_counter_q_reg[8]_0 (\program_counter_q_reg[8]_0 ),
        .\program_counter_q_reg[9] (\program_counter_q_reg[9] ),
        .\program_counter_q_reg[9]_0 (\program_counter_q_reg[9]_0 ),
        .psw_aux_carry_s(psw_aux_carry_s),
        .psw_bs_s(psw_bs_s),
        .psw_carry_s(psw_carry_s),
        .psw_f0_s(psw_f0_s),
        .\psw_q_reg[0] (\psw_q_reg[0] ),
        .\psw_q_reg[0]_0 (\psw_q[0]_i_2_n_0 ),
        .\psw_q_reg[1] (\psw_q_reg[1] ),
        .\psw_q_reg[1]_0 (\psw_q[1]_i_2_n_0 ),
        .\psw_q_reg[2] (\psw_q_reg[2] ),
        .\psw_q_reg[2]_0 (\psw_q_reg[2]_0 ),
        .\psw_q_reg[2]_1 (\psw_q[2]_i_3_n_0 ),
        .\psw_q_reg[3] (\psw_q_reg[3] ),
        .\psw_q_reg[3]_0 (\psw_q[3]_i_2_n_0 ),
        .\psw_q_reg[3]_1 (\psw_q[3]_i_3_n_0 ),
        .\psw_q_reg[3]_2 (\psw_q[3]_i_4_n_0 ),
        .soundclk(soundclk),
        .sp_q(\psw_b/sp_q ),
        .\sp_q_reg[0] (\sp_q_reg[0] ),
        .\sp_q_reg[0]_0 (\sp_q_reg[0]_0 ),
        .\sp_q_reg[0]_1 (\sp_q_reg[0]_1 ),
        .\sp_q_reg[0]_2 (\mnemonic_q_reg[0]_2 ),
        .\sp_q_reg[1] (\sp_q[1]_i_2_n_0 ),
        .\sp_q_reg[1]_0 (\sp_q[1]_i_3_n_0 ),
        .\sp_q_reg[1]_1 (\sp_q_reg[1] ),
        .\sp_q_reg[2] (\sp_q_reg[2] ),
        .\sp_q_reg[2]_0 (\sp_q_reg[2]_0 ),
        .take_branch_q(\cond_branch_b/take_branch_q ),
        .take_branch_q_reg(take_branch_q_reg),
        .take_branch_q_reg_0(take_branch_q_i_2_n_0),
        .take_branch_q_reg_1(take_branch_q_i_3_n_0),
        .take_branch_q_reg_2(take_branch_q_i_4_n_0),
        .take_branch_q_reg_3(take_branch_q_i_8_n_0),
        .\temp_req_q_reg[2] (\temp_req_q[6]_i_3_n_0 ),
        .\temp_req_q_reg[3] (\mnemonic_q_reg[5]_2 ),
        .\temp_req_q_reg[6] (\temp_req_q[6]_i_2_n_0 ),
        .timer_flag_q_reg_0(timer_flag_q_reg),
        .timer_int_enable_q_reg_0(timer_int_enable_q_reg),
        .timer_int_enable_q_reg_1(timer_int_enable_q_reg_0),
        .timer_overflow_q_reg_0(timer_overflow_q_reg),
        .timer_overflow_q_reg_1(timer_overflow_q_reg_0),
        .timer_overflow_q_reg_2(\mnemonic_q_reg[4]_0 ),
        .timer_overflow_q_reg_3(timer_overflow_q_reg_1),
        .\use_xtal_div.xtal_q_reg[0] (\use_xtal_div.xtal_q_reg[0] ),
        .\use_xtal_div.xtal_q_reg[0]_0 (\use_xtal_div.xtal_q_reg[0]_0 ),
        .xtal3(xtal3),
        .xtal_q(xtal_q));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    mb_q_i_3
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[5]),
        .O(\mnemonic_q_reg[1]_1 ));
  FDCE mb_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(mb_q_reg_0),
        .Q(mb_q));
  MUXF7 mem_reg_0_63_0_0_i_11
       (.I0(mem_reg_0_63_0_0_i_13_n_0),
        .I1(mem_reg_0_63_0_0_i_14_n_0),
        .O(mem_reg_0_63_0_0_i_11_n_0),
        .S(Q[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_0_63_0_0_i_12
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(mem_reg_0_63_0_0_i_12_n_0));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEFEFEFE)) 
    mem_reg_0_63_0_0_i_13
       (.I0(mem_reg_0_63_0_0_i_15_n_0),
        .I1(mem_reg_0_63_0_0_i_11_0),
        .I2(Q[3]),
        .I3(\p2_q_reg[2] [2]),
        .I4(\opc_opcode_q_reg[7]_0 [4]),
        .I5(mem_reg_0_63_0_0_i_11_1),
        .O(mem_reg_0_63_0_0_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFBFFFBFFABF)) 
    mem_reg_0_63_0_0_i_14
       (.I0(mem_reg_0_63_0_0_i_16_n_0),
        .I1(\accumulator_q_reg[3]_0 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\accumulator_q_reg[3] ),
        .I5(\opc_opcode_q_reg[2]_0 ),
        .O(mem_reg_0_63_0_0_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    mem_reg_0_63_0_0_i_15
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .O(mem_reg_0_63_0_0_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_63_0_0_i_16
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(mem_reg_0_63_0_0_i_16_n_0));
  LUT6 #(
    .INIT(64'h888AAAAA888A888A)) 
    mem_reg_0_63_0_0_i_1__0
       (.I0(xtal3),
        .I1(mem_reg_0_63_0_0_i_8__0_n_0),
        .I2(mem_reg_0_63_0_0_i_9_n_0),
        .I3(\outreg_reg[7]_0 ),
        .I4(mem_reg_0_63_0_0_i_11_n_0),
        .I5(Q[0]),
        .O(dmem_we));
  LUT6 #(
    .INIT(64'h0000410000000000)) 
    mem_reg_0_63_0_0_i_8__0
       (.I0(\accumulator_q_reg[3] ),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(mem_reg_0_63_0_0_i_12_n_0),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(mem_reg_0_63_0_0_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    mem_reg_0_63_0_0_i_9
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(mem_reg_0_63_0_0_i_9_n_0));
  FDCE \mnemonic_q_reg[0] 
       (.C(soundclk),
        .CE(\mnemonic_q_reg[5]_9 ),
        .CLR(SR),
        .D(mnemonic_v[0]),
        .Q(Q[0]));
  MUXF8 \mnemonic_q_reg[0]_i_1 
       (.I0(\mnemonic_q_reg[0]_i_2_n_0 ),
        .I1(\mnemonic_q_reg[0]_i_3_n_0 ),
        .O(mnemonic_v[0]),
        .S(\opc_opcode_q_reg_rep_n_0_[7] ));
  MUXF7 \mnemonic_q_reg[0]_i_2 
       (.I0(g0_b0_n_0),
        .I1(g1_b0_n_0),
        .O(\mnemonic_q_reg[0]_i_2_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  MUXF7 \mnemonic_q_reg[0]_i_3 
       (.I0(g2_b0_n_0),
        .I1(g3_b0_n_0),
        .O(\mnemonic_q_reg[0]_i_3_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  FDCE \mnemonic_q_reg[1] 
       (.C(soundclk),
        .CE(\mnemonic_q_reg[5]_9 ),
        .CLR(SR),
        .D(mnemonic_v[1]),
        .Q(Q[1]));
  MUXF8 \mnemonic_q_reg[1]_i_1 
       (.I0(\mnemonic_q_reg[1]_i_2_n_0 ),
        .I1(\mnemonic_q_reg[1]_i_3_n_0 ),
        .O(mnemonic_v[1]),
        .S(\opc_opcode_q_reg_rep_n_0_[7] ));
  MUXF7 \mnemonic_q_reg[1]_i_2 
       (.I0(g0_b1_n_0),
        .I1(g1_b1_n_0),
        .O(\mnemonic_q_reg[1]_i_2_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  MUXF7 \mnemonic_q_reg[1]_i_3 
       (.I0(g2_b1_n_0),
        .I1(g3_b1_n_0),
        .O(\mnemonic_q_reg[1]_i_3_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  FDCE \mnemonic_q_reg[2] 
       (.C(soundclk),
        .CE(\mnemonic_q_reg[5]_9 ),
        .CLR(SR),
        .D(mnemonic_v[2]),
        .Q(Q[2]));
  MUXF8 \mnemonic_q_reg[2]_i_1 
       (.I0(\mnemonic_q_reg[2]_i_2_n_0 ),
        .I1(\mnemonic_q_reg[2]_i_3_n_0 ),
        .O(mnemonic_v[2]),
        .S(\opc_opcode_q_reg_rep_n_0_[7] ));
  MUXF7 \mnemonic_q_reg[2]_i_2 
       (.I0(g0_b2_n_0),
        .I1(g1_b2_n_0),
        .O(\mnemonic_q_reg[2]_i_2_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  MUXF7 \mnemonic_q_reg[2]_i_3 
       (.I0(g2_b2_n_0),
        .I1(g3_b2_n_0),
        .O(\mnemonic_q_reg[2]_i_3_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  FDPE \mnemonic_q_reg[3] 
       (.C(soundclk),
        .CE(\mnemonic_q_reg[5]_9 ),
        .D(mnemonic_v[3]),
        .PRE(SR),
        .Q(Q[3]));
  MUXF8 \mnemonic_q_reg[3]_i_1 
       (.I0(\mnemonic_q_reg[3]_i_2_n_0 ),
        .I1(\mnemonic_q_reg[3]_i_3_n_0 ),
        .O(mnemonic_v[3]),
        .S(\opc_opcode_q_reg_rep_n_0_[7] ));
  MUXF7 \mnemonic_q_reg[3]_i_2 
       (.I0(g0_b3_n_0),
        .I1(g1_b3_n_0),
        .O(\mnemonic_q_reg[3]_i_2_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  MUXF7 \mnemonic_q_reg[3]_i_3 
       (.I0(g2_b3_n_0),
        .I1(g3_b3_n_0),
        .O(\mnemonic_q_reg[3]_i_3_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  FDCE \mnemonic_q_reg[4] 
       (.C(soundclk),
        .CE(\mnemonic_q_reg[5]_9 ),
        .CLR(SR),
        .D(mnemonic_v[4]),
        .Q(Q[4]));
  MUXF8 \mnemonic_q_reg[4]_i_1 
       (.I0(\mnemonic_q_reg[4]_i_2_n_0 ),
        .I1(\mnemonic_q_reg[4]_i_3_n_0 ),
        .O(mnemonic_v[4]),
        .S(\opc_opcode_q_reg_rep_n_0_[7] ));
  MUXF7 \mnemonic_q_reg[4]_i_2 
       (.I0(g0_b4_n_0),
        .I1(g1_b4_n_0),
        .O(\mnemonic_q_reg[4]_i_2_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  MUXF7 \mnemonic_q_reg[4]_i_3 
       (.I0(g2_b4_n_0),
        .I1(g3_b4_n_0),
        .O(\mnemonic_q_reg[4]_i_3_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  FDPE \mnemonic_q_reg[5] 
       (.C(soundclk),
        .CE(\mnemonic_q_reg[5]_9 ),
        .D(mnemonic_v[5]),
        .PRE(SR),
        .Q(Q[5]));
  MUXF8 \mnemonic_q_reg[5]_i_2 
       (.I0(\mnemonic_q_reg[5]_i_3_n_0 ),
        .I1(\mnemonic_q_reg[5]_i_4_n_0 ),
        .O(mnemonic_v[5]),
        .S(\opc_opcode_q_reg_rep_n_0_[7] ));
  MUXF7 \mnemonic_q_reg[5]_i_3 
       (.I0(g0_b5_n_0),
        .I1(g1_b5_n_0),
        .O(\mnemonic_q_reg[5]_i_3_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  MUXF7 \mnemonic_q_reg[5]_i_4 
       (.I0(g2_b5_n_0),
        .I1(g3_b5_n_0),
        .O(\mnemonic_q_reg[5]_i_4_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  MUXF8 multi_cycle_q_reg_i_2
       (.I0(multi_cycle_q_reg_i_3_n_0),
        .I1(multi_cycle_q_reg_i_4_n_0),
        .O(clk_multi_cycle_s),
        .S(\opc_opcode_q_reg[7]_0 [5]));
  MUXF7 multi_cycle_q_reg_i_3
       (.I0(int_b_n_76),
        .I1(int_b_n_77),
        .O(multi_cycle_q_reg_i_3_n_0),
        .S(\opc_opcode_q_reg[7]_0 [4]));
  MUXF7 multi_cycle_q_reg_i_4
       (.I0(int_b_n_78),
        .I1(int_b_n_79),
        .O(multi_cycle_q_reg_i_4_n_0),
        .S(\opc_opcode_q_reg[7]_0 [4]));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg[0] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_0 ),
        .CLR(SR),
        .D(\opc_opcode_q_reg_rep[7]_0 [0]),
        .Q(\opc_opcode_q_reg_n_0_[0] ));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg[1] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_0 ),
        .CLR(SR),
        .D(\opc_opcode_q_reg_rep[7]_0 [1]),
        .Q(\opc_opcode_q_reg[7]_0 [0]));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg[2] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_0 ),
        .CLR(SR),
        .D(int_b_n_47),
        .Q(\opc_opcode_q_reg_n_0_[2] ));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg[3] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_0 ),
        .CLR(SR),
        .D(\opc_opcode_q_reg_rep[7]_0 [2]),
        .Q(\opc_opcode_q_reg[7]_0 [1]));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg[4] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_0 ),
        .CLR(SR),
        .D(int_b_n_46),
        .Q(\opc_opcode_q_reg[7]_0 [2]));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg[5] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_0 ),
        .CLR(SR),
        .D(\opc_opcode_q_reg_rep[7]_0 [3]),
        .Q(\opc_opcode_q_reg[7]_0 [3]));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg[6] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_0 ),
        .CLR(SR),
        .D(\opc_opcode_q_reg_rep[7]_0 [4]),
        .Q(\opc_opcode_q_reg[7]_0 [4]));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg[7] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_0 ),
        .CLR(SR),
        .D(\opc_opcode_q_reg_rep[7]_0 [5]),
        .Q(\opc_opcode_q_reg[7]_0 [5]));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg_rep[0] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_0 ),
        .CLR(SR),
        .D(\opc_opcode_q_reg_rep[7]_0 [0]),
        .Q(\opc_opcode_q_reg_rep_n_0_[0] ));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg_rep[1] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_0 ),
        .CLR(SR),
        .D(\opc_opcode_q_reg_rep[7]_0 [1]),
        .Q(\opc_opcode_q_reg_rep_n_0_[1] ));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg_rep[2] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_0 ),
        .CLR(SR),
        .D(int_b_n_47),
        .Q(\opc_opcode_q_reg_rep_n_0_[2] ));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg_rep[3] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_0 ),
        .CLR(SR),
        .D(\opc_opcode_q_reg_rep[7]_0 [2]),
        .Q(\opc_opcode_q_reg_rep_n_0_[3] ));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg_rep[4] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_0 ),
        .CLR(SR),
        .D(int_b_n_46),
        .Q(\opc_opcode_q_reg_rep_n_0_[4] ));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg_rep[5] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_0 ),
        .CLR(SR),
        .D(\opc_opcode_q_reg_rep[7]_0 [3]),
        .Q(\opc_opcode_q_reg_rep_n_0_[5] ));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg_rep[6] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_0 ),
        .CLR(SR),
        .D(\opc_opcode_q_reg_rep[7]_0 [4]),
        .Q(\opc_opcode_q_reg_rep_n_0_[6] ));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg_rep[7] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_0 ),
        .CLR(SR),
        .D(\opc_opcode_q_reg_rep[7]_0 [5]),
        .Q(\opc_opcode_q_reg_rep_n_0_[7] ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    overflow_q_i_4
       (.I0(\counter_q_reg[0] ),
        .I1(\opc_opcode_q_reg[7]_0 [3]),
        .I2(Q[0]),
        .I3(\pmem_addr_q[10]_i_6_n_0 ),
        .I4(Q[1]),
        .I5(\dmem_addr_q[5]_i_10_n_0 ),
        .O(\opc_opcode_q_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \p1_q[0]_i_11 
       (.I0(\opc_opcode_q_reg_n_0_[0] ),
        .I1(\mnemonic_q_reg[0]_3 ),
        .I2(\mnemonic_q_reg[5]_3 ),
        .I3(\p2_q_reg[3]_0 ),
        .O(\p1_q[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000028FFFFFFEF)) 
    \p1_q[0]_i_12 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\p1_q[2]_i_21_n_0 ),
        .I5(\p2_q_reg[2] [3]),
        .O(\p1_q[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h88C0)) 
    \p1_q[0]_i_13 
       (.I0(\psw_q_reg[2]_i_4_0 [7]),
        .I1(\mnemonic_q_reg[5]_1 ),
        .I2(psw_carry_s),
        .I3(\mnemonic_q_reg[5]_4 ),
        .O(\p1_q[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h111F111FFFFF111F)) 
    \p1_q[0]_i_14 
       (.I0(\mnemonic_q_reg[0]_4 ),
        .I1(\p1_q[7]_i_9 [0]),
        .I2(program_counter_q[0]),
        .I3(\p1_q[1]_i_7_0 ),
        .I4(\mnemonic_q_reg[0]_2 ),
        .I5(program_counter_q[8]),
        .O(\p1_q[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000D5DDDDDD)) 
    \p1_q[0]_i_15 
       (.I0(Q[5]),
        .I1(\p1_q[0]_i_16_n_0 ),
        .I2(mem_reg_0_63_0_0_i_16_n_0),
        .I3(\p1_q[7]_i_70_n_0 ),
        .I4(\inc_sel_q_reg[1]_0 ),
        .I5(\p1_q[7]_i_84_n_0 ),
        .O(\mnemonic_q_reg[5]_4 ));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    \p1_q[0]_i_16 
       (.I0(\inc_sel_q_reg[0]_1 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\p1_q[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \p1_q[0]_i_2 
       (.I0(\p2_q_reg[4] ),
        .I1(\p1_q[0]_i_5_n_0 ),
        .I2(\p1_q[7]_i_15_n_0 ),
        .I3(\p1_q[0]_i_6_n_0 ),
        .I4(\mnemonic_q_reg[0]_0 ),
        .I5(\p1_q[0]_i_7_n_0 ),
        .O(\p1_q[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h54D51080)) 
    \p1_q[0]_i_5 
       (.I0(\mnemonic_q_reg[0]_0 ),
        .I1(\mnemonic_q_reg[1]_0 ),
        .I2(\psw_q_reg[2]_i_4_0 [0]),
        .I3(\mnemonic_q_reg[5]_1 ),
        .I4(\p1_q_reg[3]_i_16_n_7 ),
        .O(\p1_q[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAD94)) 
    \p1_q[0]_i_6 
       (.I0(\mnemonic_q_reg[1]_0 ),
        .I1(\mnemonic_q_reg[5]_1 ),
        .I2(\psw_q_reg[2]_i_4_0 [0]),
        .I3(\psw_q_reg[2]_i_4_1 [0]),
        .O(\p1_q[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p1_q[0]_i_7 
       (.I0(\p1_q[0]_i_13_n_0 ),
        .I1(\mnemonic_q_reg[1]_0 ),
        .I2(\psw_q_reg[2]_i_4_0 [4]),
        .I3(\mnemonic_q_reg[5]_1 ),
        .I4(\psw_q_reg[2]_i_4_0 [1]),
        .O(\p1_q[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF111F)) 
    \p1_q[0]_i_8 
       (.I0(\p1_q[2]_i_14_n_0 ),
        .I1(\sp_q_reg[0]_1 ),
        .I2(dac_out[0]),
        .I3(\opc_opcode_q_reg[1]_0 ),
        .I4(\p1_q[0]_i_14_n_0 ),
        .O(\p1_q[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h111F111FFFFF111F)) 
    \p1_q[1]_i_12 
       (.I0(\mnemonic_q_reg[0]_4 ),
        .I1(\p1_q[7]_i_9 [1]),
        .I2(program_counter_q[1]),
        .I3(\p1_q[1]_i_7_0 ),
        .I4(\mnemonic_q_reg[0]_2 ),
        .I5(program_counter_q[9]),
        .O(\p1_q[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \p1_q[1]_i_2 
       (.I0(\p2_q_reg[4] ),
        .I1(\p1_q[1]_i_5_n_0 ),
        .I2(\p1_q[7]_i_15_n_0 ),
        .I3(\p2_q_reg[1] ),
        .O(\p1_q[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h54D51080)) 
    \p1_q[1]_i_5 
       (.I0(\mnemonic_q_reg[0]_0 ),
        .I1(\mnemonic_q_reg[1]_0 ),
        .I2(\psw_q_reg[2]_i_4_0 [1]),
        .I3(\mnemonic_q_reg[5]_1 ),
        .I4(\p1_q_reg[3]_i_16_n_6 ),
        .O(\p1_q[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF111F)) 
    \p1_q[1]_i_7 
       (.I0(\p1_q[2]_i_14_n_0 ),
        .I1(\sp_q_reg[1] ),
        .I2(dac_out[1]),
        .I3(\opc_opcode_q_reg[1]_0 ),
        .I4(\p1_q[1]_i_12_n_0 ),
        .O(\p1_q[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFD000)) 
    \p1_q[2]_i_10 
       (.I0(\p1_q[2]_i_4 ),
        .I1(\mnemonic_q_reg[0]_3 ),
        .I2(\opc_opcode_q_reg_n_0_[2] ),
        .I3(\opc_opcode_q_reg[7]_0 [1]),
        .I4(\p1_q[2]_i_4_0 ),
        .I5(\mnemonic_q_reg[5]_3 ),
        .O(\p1_q[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000EAEFEAEFEAEF)) 
    \p1_q[2]_i_14 
       (.I0(\p1_q[7]_i_88_n_0 ),
        .I1(\counter_q_reg[0] ),
        .I2(Q[4]),
        .I3(\program_counter_q_reg[7]_0 ),
        .I4(\p1_q[2]_i_22_n_0 ),
        .I5(\p2_q_reg[3]_0 ),
        .O(\p1_q[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h111F111FFFFF111F)) 
    \p1_q[2]_i_15 
       (.I0(\mnemonic_q_reg[0]_4 ),
        .I1(\p1_q[7]_i_9 [2]),
        .I2(program_counter_q[2]),
        .I3(\p1_q[1]_i_7_0 ),
        .I4(\mnemonic_q_reg[0]_2 ),
        .I5(program_counter_q[10]),
        .O(\p1_q[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABBA)) 
    \p1_q[2]_i_16 
       (.I0(\p1_q[2]_i_23_n_0 ),
        .I1(\inc_sel_q_reg[0]_1 ),
        .I2(\opc_opcode_q_reg[7]_0 [5]),
        .I3(\opc_opcode_q_reg[7]_0 [3]),
        .I4(\opc_opcode_q_reg[7]_0 [4]),
        .I5(clk_second_cycle_s),
        .O(\p1_q[2]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p1_q[2]_i_18 
       (.I0(\opc_opcode_q_reg_n_0_[2] ),
        .I1(\opc_opcode_q_reg[7]_0 [1]),
        .O(\p1_q[2]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \p1_q[2]_i_2 
       (.I0(\p2_q_reg[4] ),
        .I1(\p1_q[2]_i_5_n_0 ),
        .I2(\p1_q[7]_i_15_n_0 ),
        .I3(\p2_q_reg[2]_1 ),
        .O(\p1_q[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \p1_q[2]_i_21 
       (.I0(Q[4]),
        .I1(Q[2]),
        .O(\p1_q[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \p1_q[2]_i_22 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\p1_q[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8888808888888888)) 
    \p1_q[2]_i_23 
       (.I0(\opc_opcode_q_reg[7]_0 [1]),
        .I1(\opc_opcode_q_reg_n_0_[2] ),
        .I2(\opc_opcode_q_reg[7]_0 [4]),
        .I3(\opc_opcode_q_reg[7]_0 [5]),
        .I4(\opc_opcode_q_reg[7]_0 [3]),
        .I5(\program_counter_q_reg[7]_0 ),
        .O(\p1_q[2]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h54D51080)) 
    \p1_q[2]_i_5 
       (.I0(\mnemonic_q_reg[0]_0 ),
        .I1(\mnemonic_q_reg[1]_0 ),
        .I2(\psw_q_reg[2]_i_4_0 [2]),
        .I3(\mnemonic_q_reg[5]_1 ),
        .I4(\p1_q_reg[3]_i_16_n_5 ),
        .O(\p1_q[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF111F)) 
    \p1_q[2]_i_7 
       (.I0(\p1_q[2]_i_14_n_0 ),
        .I1(\sp_q_reg[2]_0 ),
        .I2(dac_out[2]),
        .I3(\opc_opcode_q_reg[1]_0 ),
        .I4(\p1_q[2]_i_15_n_0 ),
        .O(\p1_q[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB3F3F333F)) 
    \p1_q[2]_i_9 
       (.I0(\p1_q[2]_i_16_n_0 ),
        .I1(\mnemonic_q_reg[5]_3 ),
        .I2(\program_counter_q_reg[7]_0 ),
        .I3(\p1_q[2]_i_4_1 ),
        .I4(\p1_q[2]_i_18_n_0 ),
        .I5(Q[3]),
        .O(\p1_q[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFF7F7)) 
    \p1_q[3]_i_14 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\mnemonic_q_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \p1_q[3]_i_15 
       (.I0(\program_counter_q_reg[7]_0 ),
        .I1(\opc_opcode_q_reg[7]_0 [3]),
        .I2(\opc_opcode_q_reg[7]_0 [5]),
        .I3(\opc_opcode_q_reg[7]_0 [4]),
        .O(\p1_q[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000180000)) 
    \p1_q[3]_i_17 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\mnemonic_q_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \p1_q[3]_i_18 
       (.I0(\mnemonic_q_reg[0]_0 ),
        .I1(\p1_q[7]_i_15_n_0 ),
        .I2(\mnemonic_q_reg[1]_0 ),
        .I3(\psw_q_reg[2]_i_4_1 [0]),
        .O(\p1_q[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h10EFFF0000FFEF10)) 
    \p1_q[3]_i_19 
       (.I0(\mnemonic_q_reg[0]_0 ),
        .I1(\p1_q[7]_i_15_n_0 ),
        .I2(\mnemonic_q_reg[1]_0 ),
        .I3(\psw_q_reg[2]_i_4_0 [3]),
        .I4(\psw_q_reg[2]_i_4_1 [3]),
        .I5(\mnemonic_q_reg[5]_1 ),
        .O(\p1_q[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \p1_q[3]_i_2 
       (.I0(\p2_q_reg[4] ),
        .I1(\p1_q[3]_i_5_n_0 ),
        .I2(\p1_q[7]_i_15_n_0 ),
        .I3(\p1_q[3]_i_6_n_0 ),
        .I4(\mnemonic_q_reg[0]_0 ),
        .I5(\p2_q_reg[3]_1 ),
        .O(\p1_q[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10EFFF0000FFEF10)) 
    \p1_q[3]_i_20 
       (.I0(\mnemonic_q_reg[0]_0 ),
        .I1(\p1_q[7]_i_15_n_0 ),
        .I2(\mnemonic_q_reg[1]_0 ),
        .I3(\psw_q_reg[2]_i_4_0 [2]),
        .I4(\psw_q_reg[2]_i_4_1 [2]),
        .I5(\mnemonic_q_reg[5]_1 ),
        .O(\p1_q[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h10EFFF0000FFEF10)) 
    \p1_q[3]_i_21 
       (.I0(\mnemonic_q_reg[0]_0 ),
        .I1(\p1_q[7]_i_15_n_0 ),
        .I2(\mnemonic_q_reg[1]_0 ),
        .I3(\psw_q_reg[2]_i_4_0 [1]),
        .I4(\psw_q_reg[2]_i_4_1 [1]),
        .I5(\mnemonic_q_reg[5]_1 ),
        .O(\p1_q[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h4440F4440400B000)) 
    \p1_q[3]_i_5 
       (.I0(\p1_q[7]_i_32_n_0 ),
        .I1(\p1_q[7]_i_33_n_0 ),
        .I2(\mnemonic_q_reg[1]_0 ),
        .I3(\psw_q_reg[2]_i_4_0 [3]),
        .I4(\mnemonic_q_reg[5]_1 ),
        .I5(\p1_q_reg[3]_i_16_n_4 ),
        .O(\p1_q[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hA9D4)) 
    \p1_q[3]_i_6 
       (.I0(\mnemonic_q_reg[1]_0 ),
        .I1(\mnemonic_q_reg[5]_1 ),
        .I2(\psw_q_reg[2]_i_4_1 [3]),
        .I3(\psw_q_reg[2]_i_4_0 [3]),
        .O(\p1_q[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \p1_q[3]_i_8 
       (.I0(\opc_opcode_q_reg[7]_0 [0]),
        .I1(\outreg_reg[7]_0 ),
        .I2(\p1_q[7]_i_57_n_0 ),
        .O(\p1_q[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p1_q[4]_i_2 
       (.I0(\p2_q_reg[4]_1 ),
        .I1(\p1_q[4]_i_5_n_0 ),
        .I2(\p1_q[7]_i_15_n_0 ),
        .I3(\p1_q[4]_i_6_n_0 ),
        .I4(\mnemonic_q_reg[0]_0 ),
        .I5(\p1_q[4]_i_7_n_0 ),
        .O(\p1_q[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hAD94)) 
    \p1_q[4]_i_5 
       (.I0(\mnemonic_q_reg[1]_0 ),
        .I1(\mnemonic_q_reg[5]_1 ),
        .I2(\psw_q_reg[2]_i_4_0 [4]),
        .I3(\psw_q_reg[2]_i_4_1 [4]),
        .O(\p1_q[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p1_q[4]_i_6 
       (.I0(\mnemonic_q_reg[1]_0 ),
        .I1(\psw_q_reg[2]_i_4_0 [4]),
        .I2(\mnemonic_q_reg[5]_1 ),
        .O(\p1_q[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \p1_q[4]_i_7 
       (.I0(\mnemonic_q_reg[1]_0 ),
        .I1(\psw_q_reg[2]_i_4_1 [4]),
        .I2(\mnemonic_q_reg[5]_1 ),
        .I3(O),
        .O(\p1_q[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \p1_q[4]_i_8 
       (.I0(\p1_q[7]_i_56_n_0 ),
        .I1(\p1_q[3]_i_8_n_0 ),
        .I2(\p1_q[7]_i_9_0 [4]),
        .O(\p1_q[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h111F111F111FFFFF)) 
    \p1_q[4]_i_9 
       (.I0(\p1_q[7]_i_59_n_0 ),
        .I1(psw_bs_s),
        .I2(program_counter_q[4]),
        .I3(\p1_q[1]_i_7_0 ),
        .I4(\p1_q[7]_i_9 [3]),
        .I5(\mnemonic_q_reg[0]_4 ),
        .O(\p1_q[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h10FF000010FFFFFF)) 
    \p1_q[5]_i_11 
       (.I0(\pmem_addr_q[10]_i_6_n_0 ),
        .I1(\p1_q[5]_i_14_n_0 ),
        .I2(timer_overflow_q_reg_1),
        .I3(sfx_port[0]),
        .I4(\p1_q[3]_i_8_n_0 ),
        .I5(\p1_q[7]_i_9_0 [5]),
        .O(\p1_q[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE7FFFFEFFFF)) 
    \p1_q[5]_i_12 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\p1_q[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFE7FFFFFFFFFFEF)) 
    \p1_q[5]_i_13 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(Q[5]),
        .O(\p1_q[5]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \p1_q[5]_i_14 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\p1_q[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p1_q[5]_i_2 
       (.I0(\p2_q_reg[5]_0 ),
        .I1(\p1_q[5]_i_5_n_0 ),
        .I2(\p1_q[7]_i_15_n_0 ),
        .I3(\p1_q[5]_i_6_n_0 ),
        .I4(\mnemonic_q_reg[0]_0 ),
        .I5(\p1_q[5]_i_7_n_0 ),
        .O(\p1_q[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFAB)) 
    \p1_q[5]_i_3 
       (.I0(\p1_q[5]_i_8_n_0 ),
        .I1(\opc_opcode_q_reg[1]_0 ),
        .I2(dac_out[4]),
        .I3(\p1_q[5]_i_9_n_0 ),
        .I4(\p2_q_reg[5] ),
        .O(\p1_q[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hB994)) 
    \p1_q[5]_i_5 
       (.I0(\mnemonic_q_reg[1]_0 ),
        .I1(\psw_q_reg[2]_i_4_0 [5]),
        .I2(\mnemonic_q_reg[5]_1 ),
        .I3(\psw_q_reg[2]_i_4_1 [5]),
        .O(\p1_q[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \p1_q[5]_i_6 
       (.I0(\mnemonic_q_reg[1]_0 ),
        .I1(\mnemonic_q_reg[5]_1 ),
        .I2(\psw_q_reg[2]_i_4_0 [5]),
        .O(\p1_q[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \p1_q[5]_i_7 
       (.I0(\mnemonic_q_reg[1]_0 ),
        .I1(\psw_q_reg[2]_i_4_1 [5]),
        .I2(\mnemonic_q_reg[5]_1 ),
        .I3(\psw_q_reg[2]_i_4_n_6 ),
        .O(\p1_q[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00008080888800A0)) 
    \p1_q[5]_i_8 
       (.I0(\p1_q[5]_i_11_n_0 ),
        .I1(timer_overflow_q_reg_1),
        .I2(\opc_opcode_q_reg[7]_0 [0]),
        .I3(\outreg_reg[7]_0 ),
        .I4(\p1_q[5]_i_12_n_0 ),
        .I5(\p1_q[5]_i_13_n_0 ),
        .O(\p1_q[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h111F111F111FFFFF)) 
    \p1_q[5]_i_9 
       (.I0(\p1_q[7]_i_59_n_0 ),
        .I1(psw_f0_s),
        .I2(program_counter_q[5]),
        .I3(\p1_q[1]_i_7_0 ),
        .I4(\p1_q[7]_i_9 [4]),
        .I5(\mnemonic_q_reg[0]_4 ),
        .O(\p1_q[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h02025220918B411D)) 
    \p1_q[6]_i_10 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\mnemonic_q_reg[5]_6 ));
  LUT6 #(
    .INIT(64'hFFFFF2FFFF563BFF)) 
    \p1_q[6]_i_12 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\mnemonic_q_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00750F75)) 
    \p1_q[6]_i_14 
       (.I0(\accumulator_q_reg[3] ),
        .I1(\p1_q[6]_i_3 ),
        .I2(\mnemonic_q_reg[5]_5 ),
        .I3(\mnemonic_q_reg[2]_2 ),
        .I4(\counter_q_reg[0] ),
        .I5(\mnemonic_q_reg[5]_6 ),
        .O(\FSM_onehot_mstate_q_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \p1_q[6]_i_15 
       (.I0(\p1_q[7]_i_56_n_0 ),
        .I1(\p1_q[3]_i_8_n_0 ),
        .I2(\p1_q[7]_i_9_0 [6]),
        .O(\p1_q[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h111F111F111FFFFF)) 
    \p1_q[6]_i_16 
       (.I0(\p1_q[7]_i_59_n_0 ),
        .I1(psw_aux_carry_s),
        .I2(program_counter_q[6]),
        .I3(\p1_q[1]_i_7_0 ),
        .I4(\p1_q[7]_i_9 [5]),
        .I5(\mnemonic_q_reg[0]_4 ),
        .O(\p1_q[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h2F000826010988A1)) 
    \p1_q[6]_i_19 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[5]),
        .O(\mnemonic_q_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p1_q[6]_i_2 
       (.I0(\p2_q_reg[6]_0 ),
        .I1(\p1_q[6]_i_6_n_0 ),
        .I2(\p1_q[7]_i_15_n_0 ),
        .I3(\p1_q[6]_i_7_n_0 ),
        .I4(\mnemonic_q_reg[0]_0 ),
        .I5(\p1_q[6]_i_8_n_0 ),
        .O(\p1_q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBF5FEFEFBBDFBF5)) 
    \p1_q[6]_i_20 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\mnemonic_q_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hEE4B647DFF7DFF0A)) 
    \p1_q[6]_i_21 
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(\mnemonic_q_reg[5]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \p1_q[6]_i_24 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(\mnemonic_q_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hB994)) 
    \p1_q[6]_i_6 
       (.I0(\mnemonic_q_reg[1]_0 ),
        .I1(\psw_q_reg[2]_i_4_0 [6]),
        .I2(\mnemonic_q_reg[5]_1 ),
        .I3(\psw_q_reg[2]_i_4_1 [6]),
        .O(\p1_q[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \p1_q[6]_i_7 
       (.I0(\mnemonic_q_reg[1]_0 ),
        .I1(\mnemonic_q_reg[5]_1 ),
        .I2(\psw_q_reg[2]_i_4_0 [6]),
        .O(\p1_q[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \p1_q[6]_i_8 
       (.I0(\mnemonic_q_reg[1]_0 ),
        .I1(\psw_q_reg[2]_i_4_1 [6]),
        .I2(\mnemonic_q_reg[5]_1 ),
        .I3(\psw_q_reg[2]_i_4_n_5 ),
        .O(\p1_q[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h20002222)) 
    \p1_q[7]_i_1 
       (.I0(\p1_q[7]_i_3_n_0 ),
        .I1(\opc_opcode_q_reg[7]_0 [0]),
        .I2(\opc_opcode_q_reg_n_0_[0] ),
        .I3(\p1_q[7]_i_4_n_0 ),
        .I4(\p1_q[7]_i_5_n_0 ),
        .O(\opc_opcode_q_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p1_q[7]_i_10 
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(\p1_q[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \p1_q[7]_i_101 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[1]),
        .O(\p1_q[7]_i_101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \p1_q[7]_i_102 
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(\p1_q[7]_i_102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p1_q[7]_i_11 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .O(\p1_q[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \p1_q[7]_i_12 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\p1_q[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBA8A3030BA8A0000)) 
    \p1_q[7]_i_14 
       (.I0(\p1_q[7]_i_31_n_0 ),
        .I1(\p1_q[7]_i_32_n_0 ),
        .I2(\p1_q[7]_i_33_n_0 ),
        .I3(\psw_q_reg[2]_i_4_n_4 ),
        .I4(\mnemonic_q_reg[1]_0 ),
        .I5(\p1_q[7]_i_35_n_0 ),
        .O(\p1_q[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011100010)) 
    \p1_q[7]_i_15 
       (.I0(\p1_q[7]_i_36_n_0 ),
        .I1(\p1_q[7]_i_37_n_0 ),
        .I2(\p1_q[7]_i_38_n_0 ),
        .I3(Q[1]),
        .I4(\p1_q[7]_i_39_n_0 ),
        .I5(\p1_q[7]_i_40_n_0 ),
        .O(\p1_q[7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hAD94)) 
    \p1_q[7]_i_16 
       (.I0(\mnemonic_q_reg[1]_0 ),
        .I1(\mnemonic_q_reg[5]_1 ),
        .I2(\psw_q_reg[2]_i_4_0 [7]),
        .I3(\psw_q_reg[2]_i_4_1 [7]),
        .O(\p1_q[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFDFFFCFFFF)) 
    \p1_q[7]_i_17 
       (.I0(\p1_q[7]_i_42_n_0 ),
        .I1(\p1_q[7]_i_43_n_0 ),
        .I2(\p1_q[7]_i_44_n_0 ),
        .I3(\p1_q[7]_i_45_n_0 ),
        .I4(\p1_q[7]_i_46_n_0 ),
        .I5(Q[0]),
        .O(\mnemonic_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p1_q[7]_i_18 
       (.I0(\psw_q_reg[2]_i_4_0 [6]),
        .I1(\mnemonic_q_reg[1]_0 ),
        .I2(\psw_q_reg[2]_i_4_0 [3]),
        .I3(\mnemonic_q_reg[5]_1 ),
        .I4(\p1_q[7]_i_47_n_0 ),
        .O(\p1_q[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000200)) 
    \p1_q[7]_i_19 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\p1_q[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0B0F0F0B0FF)) 
    \p1_q[7]_i_22 
       (.I0(\p1_q[7]_i_50_n_0 ),
        .I1(\bus_q[7]_i_6_n_0 ),
        .I2(\p1_q[7]_i_51_n_0 ),
        .I3(\p2_q_reg[2] [0]),
        .I4(\p2_q_reg[2] [1]),
        .I5(\p2_q_reg[2] [3]),
        .O(\p1_q[7]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \p1_q[7]_i_23 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .O(\p1_q[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h5DFFFFFF5DFF0000)) 
    \p1_q[7]_i_24 
       (.I0(Q[5]),
        .I1(\outreg_reg[7]_0 ),
        .I2(\accumulator_q_reg[3]_0 ),
        .I3(\p1_q[7]_i_52_n_0 ),
        .I4(Q[3]),
        .I5(\p1_q[7]_i_53_n_0 ),
        .O(\p1_q[7]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFFEEF0FF)) 
    \p1_q[7]_i_25 
       (.I0(Q[4]),
        .I1(\p1_q[7]_i_54_n_0 ),
        .I2(\p1_q_reg[7]_i_8_0 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\p1_q[7]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \p1_q[7]_i_26 
       (.I0(\p1_q[7]_i_56_n_0 ),
        .I1(\p1_q[3]_i_8_n_0 ),
        .I2(\p1_q[7]_i_9_0 [7]),
        .O(\p1_q[7]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \p1_q[7]_i_27 
       (.I0(\p1_q[7]_i_57_n_0 ),
        .I1(\outreg_reg[7]_0 ),
        .I2(\opc_opcode_q_reg[7]_0 [0]),
        .I3(\opc_opcode_q_reg_n_0_[0] ),
        .I4(\p1_q[7]_i_58_n_0 ),
        .O(\opc_opcode_q_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h111F111F111FFFFF)) 
    \p1_q[7]_i_28 
       (.I0(\p1_q[7]_i_59_n_0 ),
        .I1(psw_carry_s),
        .I2(program_counter_q[7]),
        .I3(\p1_q[1]_i_7_0 ),
        .I4(\p1_q[7]_i_9 [6]),
        .I5(\mnemonic_q_reg[0]_4 ),
        .O(\p1_q[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h020202AA02AA0202)) 
    \p1_q[7]_i_3 
       (.I0(xtal3),
        .I1(\p1_q[7]_i_10_n_0 ),
        .I2(\p1_q[7]_i_11_n_0 ),
        .I3(\p1_q[7]_i_12_n_0 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\p1_q[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0202020200000200)) 
    \p1_q[7]_i_31 
       (.I0(\psw_q_reg[2]_i_4_0 [7]),
        .I1(\p1_q[7]_i_63_n_0 ),
        .I2(\p1_q[7]_i_64_n_0 ),
        .I3(\pmem_addr_q[10]_i_6_n_0 ),
        .I4(\p1_q[7]_i_14_1 ),
        .I5(\p1_q[7]_i_66_n_0 ),
        .O(\p1_q[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \p1_q[7]_i_32 
       (.I0(\p1_q[3]_i_5_0 ),
        .I1(Q[4]),
        .I2(\p1_q[7]_i_44_n_0 ),
        .I3(\p1_q[7]_i_43_n_0 ),
        .I4(Q[0]),
        .I5(\p1_q[7]_i_42_n_0 ),
        .O(\p1_q[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEAAAAAAAAA)) 
    \p1_q[7]_i_33 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\accumulator_q_reg[3] ),
        .I3(\p1_q[7]_i_17_0 ),
        .I4(\p1_q[7]_i_68_n_0 ),
        .I5(\p1_q[7]_i_69_n_0 ),
        .O(\p1_q[7]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000055FD)) 
    \p1_q[7]_i_34 
       (.I0(\p1_q[7]_i_70_n_0 ),
        .I1(\p1_q[7]_i_71_n_0 ),
        .I2(\p1_q[2]_i_13 ),
        .I3(\p1_q[7]_i_73_n_0 ),
        .I4(\p1_q[7]_i_74_n_0 ),
        .I5(\p1_q[7]_i_75_n_0 ),
        .O(\mnemonic_q_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAA20)) 
    \p1_q[7]_i_35 
       (.I0(\psw_q_reg[2]_i_4_1 [7]),
        .I1(\p1_q[7]_i_66_n_0 ),
        .I2(\p1_q[7]_i_14_0 ),
        .I3(\p1_q[7]_i_64_n_0 ),
        .I4(\p1_q[7]_i_63_n_0 ),
        .I5(\psw_q_reg[2]_i_4_n_4 ),
        .O(\p1_q[7]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440054)) 
    \p1_q[7]_i_36 
       (.I0(\p1_q[7]_i_77_n_0 ),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(\bus_q_reg[7] ),
        .I5(\p1_q[7]_i_15_0 ),
        .O(\p1_q[7]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hC4C4F000C4C4C4C0)) 
    \p1_q[7]_i_37 
       (.I0(\bus_q_reg[7] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\counter_q_reg[0] ),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\p1_q[7]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0FAF3F0F3FAF3)) 
    \p1_q[7]_i_38 
       (.I0(\bus_q_reg[7] ),
        .I1(\p1_q[7]_i_79_n_0 ),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(\accumulator_q_reg[3] ),
        .O(\p1_q[7]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F7D7FFDF)) 
    \p1_q[7]_i_39 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\bus_q_reg[7] ),
        .I4(\accumulator_q_reg[3] ),
        .I5(\p1_q[7]_i_80_n_0 ),
        .O(\p1_q[7]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \p1_q[7]_i_4 
       (.I0(\bus_q_reg[7] ),
        .I1(Q[2]),
        .I2(Q[5]),
        .O(\p1_q[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3F30F3C23F30F3CE)) 
    \p1_q[7]_i_40 
       (.I0(\accumulator_q_reg[3] ),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(\bus_q_reg[7] ),
        .O(\p1_q[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0150)) 
    \p1_q[7]_i_41 
       (.I0(\p1_q[7]_i_66_n_0 ),
        .I1(\accumulator_q_reg[3] ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\p1_q[7]_i_64_n_0 ),
        .I5(\p1_q[7]_i_63_n_0 ),
        .O(\mnemonic_q_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0BBB08BB01110888)) 
    \p1_q[7]_i_42 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(\accumulator_q_reg[3] ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\bus_q_reg[7] ),
        .O(\p1_q[7]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h220200002A0A2A0A)) 
    \p1_q[7]_i_43 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\accumulator_q_reg[3] ),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\p1_q[7]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AAAF00FFEE00)) 
    \p1_q[7]_i_44 
       (.I0(Q[1]),
        .I1(\counter_q_reg[0] ),
        .I2(\bus_q_reg[7] ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(\p1_q[7]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h22AA00A0AAAAAAAA)) 
    \p1_q[7]_i_45 
       (.I0(Q[4]),
        .I1(\bus_q_reg[7] ),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(\p1_q[7]_i_81_n_0 ),
        .O(\p1_q[7]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEEE0A0A0A0A0)) 
    \p1_q[7]_i_46 
       (.I0(\p1_q[7]_i_82_n_0 ),
        .I1(\opc_opcode_q_reg[7]_0 [2]),
        .I2(\p1_q[7]_i_68_n_0 ),
        .I3(\p1_q[7]_i_17_0 ),
        .I4(\accumulator_q_reg[3] ),
        .I5(Q[2]),
        .O(\p1_q[7]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \p1_q[7]_i_47 
       (.I0(\psw_q_reg[2]_i_4_0 [0]),
        .I1(Q[5]),
        .I2(\p1_q[7]_i_83_n_0 ),
        .I3(\p1_q[7]_i_84_n_0 ),
        .I4(psw_carry_s),
        .O(\p1_q[7]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \p1_q[7]_i_49 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\p1_q[7]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \p1_q[7]_i_5 
       (.I0(\p2_q_reg[3]_0 ),
        .I1(\opc_opcode_q_reg[7]_0 [2]),
        .I2(Q[5]),
        .I3(Q[2]),
        .O(\p1_q[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \p1_q[7]_i_50 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .O(\p1_q[7]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \p1_q[7]_i_51 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\p1_q[7]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p1_q[7]_i_52 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\p1_q[7]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEAEFE)) 
    \p1_q[7]_i_53 
       (.I0(Q[2]),
        .I1(\p1_q[7]_i_24_0 ),
        .I2(Q[4]),
        .I3(\p2_q_reg[3]_0 ),
        .I4(Q[1]),
        .I5(Q[5]),
        .O(\p1_q[7]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFDFCCCFFFF)) 
    \p1_q[7]_i_54 
       (.I0(\opc_opcode_q_reg[7]_0 [4]),
        .I1(\p1_q[7]_i_25_0 ),
        .I2(\p1_q[7]_i_46_0 ),
        .I3(\opc_opcode_q_reg[7]_0 [1]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(\p1_q[7]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA0C)) 
    \p1_q[7]_i_56 
       (.I0(timer_overflow_q_reg_1),
        .I1(\opc_opcode_q_reg[7]_0 [0]),
        .I2(\outreg_reg[7]_0 ),
        .I3(\p1_q[5]_i_12_n_0 ),
        .I4(\p1_q[5]_i_13_n_0 ),
        .O(\p1_q[7]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7FFEFF)) 
    \p1_q[7]_i_57 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\p1_q[7]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hEFFFFF35)) 
    \p1_q[7]_i_58 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .O(\p1_q[7]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \p1_q[7]_i_59 
       (.I0(\p1_q[7]_i_88_n_0 ),
        .I1(\outreg_reg[7]_0 ),
        .I2(Q[4]),
        .I3(\counter_q_reg[0] ),
        .O(\p1_q[7]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \p1_q[7]_i_6 
       (.I0(\p2_q_reg[4] ),
        .I1(\p1_q[7]_i_14_n_0 ),
        .I2(\p1_q[7]_i_15_n_0 ),
        .I3(\p1_q[7]_i_16_n_0 ),
        .I4(\mnemonic_q_reg[0]_0 ),
        .I5(\p1_q[7]_i_18_n_0 ),
        .O(\p1_q[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \p1_q[7]_i_61 
       (.I0(Q[0]),
        .I1(\pmem_addr_q[10]_i_6_n_0 ),
        .I2(Q[1]),
        .I3(\dmem_addr_q[5]_i_10_n_0 ),
        .I4(\counter_q_reg[0] ),
        .I5(\opc_opcode_q_reg[7]_0 [3]),
        .O(\mnemonic_q_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hAB000100AB550100)) 
    \p1_q[7]_i_62 
       (.I0(\p1_q[7]_i_89_n_0 ),
        .I1(\outreg_reg[7]_0 ),
        .I2(\p1_q[7]_i_90_n_0 ),
        .I3(\p1_q[7]_i_91_n_0 ),
        .I4(timer_overflow_q_reg_1),
        .I5(\opc_opcode_q_reg[7]_0 [2]),
        .O(\p1_q[7]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h0300000103000301)) 
    \p1_q[7]_i_63 
       (.I0(\counter_q_reg[0] ),
        .I1(\p1_q[7]_i_92_n_0 ),
        .I2(\p1_q[7]_i_93_n_0 ),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\accumulator_q_reg[3] ),
        .O(\p1_q[7]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h2000300020000000)) 
    \p1_q[7]_i_64 
       (.I0(\p1_q[7]_i_35_0 ),
        .I1(\p1_q[7]_i_93_n_0 ),
        .I2(mem_reg_0_63_0_0_i_12_n_0),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\bus_q_reg[7] ),
        .O(\p1_q[7]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCD1FFFFFFFFFF)) 
    \p1_q[7]_i_66 
       (.I0(\bus_q_reg[7] ),
        .I1(Q[2]),
        .I2(\counter_q_reg[0] ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(take_branch_q_i_28_n_0),
        .O(\p1_q[7]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hEAFFEAFFEABBEAFF)) 
    \p1_q[7]_i_68 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(\bus_q_reg[7] ),
        .I3(Q[3]),
        .I4(\accumulator_q_reg[3] ),
        .I5(Q[2]),
        .O(\p1_q[7]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h3FBF3C3F)) 
    \p1_q[7]_i_69 
       (.I0(\opc_opcode_q_reg[7]_0 [2]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(\accumulator_q_reg[3] ),
        .I4(Q[2]),
        .O(\p1_q[7]_i_69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \p1_q[7]_i_70 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\p1_q[7]_i_70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \p1_q[7]_i_71 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\p1_q[7]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h2303000320000000)) 
    \p1_q[7]_i_73 
       (.I0(\bus_q_reg[7] ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\p1_q[7]_i_34_0 ),
        .O(\p1_q[7]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h8088AAAA80888088)) 
    \p1_q[7]_i_74 
       (.I0(Q[0]),
        .I1(f1_q_i_3_n_0),
        .I2(\bus_q_reg[7] ),
        .I3(\p1_q[7]_i_34_1 ),
        .I4(\p1_q[7]_i_99_n_0 ),
        .I5(\p1_q[7]_i_34_2 ),
        .O(\p1_q[7]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \p1_q[7]_i_75 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\p1_q[7]_i_35_0 ),
        .I3(\dmem_addr_q[5]_i_10_n_0 ),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\p1_q[7]_i_75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p1_q[7]_i_77 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\p1_q[7]_i_77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \p1_q[7]_i_79 
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(\p1_q[7]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C0C0CFFAEAEAE)) 
    \p1_q[7]_i_80 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(\counter_q_reg[0] ),
        .I5(Q[0]),
        .O(\p1_q[7]_i_80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hFFFF2627)) 
    \p1_q[7]_i_81 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\accumulator_q_reg[3] ),
        .I3(clk_second_cycle_s),
        .I4(Q[2]),
        .O(\p1_q[7]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFFFAEAA)) 
    \p1_q[7]_i_82 
       (.I0(Q[2]),
        .I1(\p2_q_reg[2] [2]),
        .I2(\p2_q_reg[2] [0]),
        .I3(\p1_q[7]_i_46_0 ),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\p1_q[7]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hEEFFEEF0EEFFEEFF)) 
    \p1_q[7]_i_83 
       (.I0(\p1_q[7]_i_101_n_0 ),
        .I1(\inc_sel_q_reg[0]_1 ),
        .I2(mem_reg_0_63_0_0_i_16_n_0),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\inc_sel_q_reg[1]_0 ),
        .O(\p1_q[7]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h1113111000000000)) 
    \p1_q[7]_i_84 
       (.I0(\accumulator_q_reg[3] ),
        .I1(\psw_q[3]_i_12_n_0 ),
        .I2(\p1_q[7]_i_102_n_0 ),
        .I3(take_branch_q_i_29_n_0),
        .I4(\bus_q_reg[7] ),
        .I5(\opc_opcode_q_reg[7]_0 [2]),
        .O(\p1_q[7]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFDF)) 
    \p1_q[7]_i_88 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\p1_q[7]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hEBFFFFFFFFFFFFEF)) 
    \p1_q[7]_i_89 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\p1_q[7]_i_89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p1_q[7]_i_90 
       (.I0(\opc_opcode_q_reg[7]_0 [0]),
        .I1(\opc_opcode_q_reg_n_0_[0] ),
        .O(\p1_q[7]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'h0001000100008000)) 
    \p1_q[7]_i_91 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\p1_q[7]_i_91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \p1_q[7]_i_92 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\p1_q[7]_i_92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hDB)) 
    \p1_q[7]_i_93 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\p1_q[7]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \p1_q[7]_i_99 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(\p1_q[7]_i_99_n_0 ));
  CARRY4 \p1_q_reg[3]_i_16 
       (.CI(1'b0),
        .CO({\p1_q_reg[3]_i_16_n_0 ,\p1_q_reg[3]_i_16_n_1 ,\p1_q_reg[3]_i_16_n_2 ,\p1_q_reg[3]_i_16_n_3 }),
        .CYINIT(\p1_q[3]_i_18_n_0 ),
        .DI(\psw_q_reg[2]_i_4_0 [3:0]),
        .O({\p1_q_reg[3]_i_16_n_4 ,\p1_q_reg[3]_i_16_n_5 ,\p1_q_reg[3]_i_16_n_6 ,\p1_q_reg[3]_i_16_n_7 }),
        .S({\p1_q[3]_i_19_n_0 ,\p1_q[3]_i_20_n_0 ,\p1_q[3]_i_21_n_0 ,S}));
  MUXF7 \p1_q_reg[7]_i_8 
       (.I0(\p1_q[7]_i_24_n_0 ),
        .I1(\p1_q[7]_i_25_n_0 ),
        .O(\p1_q_reg[7]_i_8_n_0 ),
        .S(\p1_q[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \p2_o[2]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\pmem_addr_q[10]_i_6_n_0 ),
        .I5(clk_second_cycle_s),
        .O(\mnemonic_q_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h0000000000280000)) 
    \p2_q[3]_i_3 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\mnemonic_q_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h0888880808080808)) 
    \p2_q[7]_i_1 
       (.I0(\p1_q[7]_i_3_n_0 ),
        .I1(\opc_opcode_q_reg[7]_0 [0]),
        .I2(\p1_q[7]_i_5_n_0 ),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(\bus_q_reg[7] ),
        .O(\opc_opcode_q_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \pmem_addr_q[10]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(xtal3),
        .I4(Q[0]),
        .I5(\pmem_addr_q[10]_i_6_n_0 ),
        .O(\mnemonic_q_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    \pmem_addr_q[10]_i_5 
       (.I0(\program_counter_q_reg[7]_0 ),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(\pmem_addr_q[10]_i_7_n_0 ),
        .I4(\p1_q[7]_i_10_n_0 ),
        .I5(\opc_opcode_q_reg[7]_0 [4]),
        .O(\mnemonic_q_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \pmem_addr_q[10]_i_6 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\pmem_addr_q[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pmem_addr_q[10]_i_7 
       (.I0(Q[1]),
        .I1(Q[5]),
        .O(\pmem_addr_q[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA2AAA)) 
    \pmem_addr_q[7]_i_2 
       (.I0(\mnemonic_q_reg[2]_1 ),
        .I1(\program_counter_q_reg[7]_0 ),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(\pmem_addr_q[7]_i_3_n_0 ),
        .I5(\pmem_addr_q[7]_i_4_n_0 ),
        .O(\pmem_addr_q[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \pmem_addr_q[7]_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(Q[3]),
        .O(\pmem_addr_q[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \pmem_addr_q[7]_i_4 
       (.I0(\p1_q[2]_i_4_1 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\opc_opcode_q_reg[7]_0 [4]),
        .I4(\p1_q[7]_i_46_0 ),
        .I5(\pmem_addr_q[7]_i_5_n_0 ),
        .O(\pmem_addr_q[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \pmem_addr_q[7]_i_5 
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\pmem_addr_q[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0040020000000000)) 
    \program_counter_q[7]_i_10 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\program_counter_q[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFC21EBFFFFFDF)) 
    \program_counter_q[7]_i_11 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\program_counter_q[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFFFFF7)) 
    \program_counter_q[7]_i_12 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\program_counter_q[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000061402100)) 
    \program_counter_q[7]_i_3 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(timer_overflow_q_reg_1),
        .I4(\accumulator_q_reg[3]_0 ),
        .I5(\program_counter_q[7]_i_7_n_0 ),
        .O(\mnemonic_q_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h38FB38FB3BFB38FB)) 
    \program_counter_q[7]_i_5 
       (.I0(\outreg_reg[7]_0 ),
        .I1(\program_counter_q[7]_i_10_n_0 ),
        .I2(\program_counter_q[7]_i_11_n_0 ),
        .I3(\accumulator_q_reg[3]_0 ),
        .I4(\program_counter_q[7]_i_12_n_0 ),
        .I5(cnd_take_branch_s),
        .O(take_branch_q_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hFBFFFD3F)) 
    \program_counter_q[7]_i_7 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\program_counter_q[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h04FF)) 
    psen_q_i_2
       (.I0(\mnemonic_q_reg[0]_1 ),
        .I1(clk_multi_cycle_s),
        .I2(clk_second_cycle_s),
        .I3(\accumulator_q_reg[7]_0 ),
        .O(second_cycle_q_reg));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \psw_q[0]_i_2 
       (.I0(\p1_q[7]_i_10_n_0 ),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(\counter_q_reg[0] ),
        .O(\psw_q[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009000)) 
    \psw_q[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(take_branch_q_i_8_n_0),
        .I3(\psw_q[1]_i_3_n_0 ),
        .I4(\counter_q_reg[0] ),
        .I5(\opc_opcode_q_reg[7]_0 [3]),
        .O(\psw_q[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \psw_q[1]_i_3 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\psw_q[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0101000100000001)) 
    \psw_q[2]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\p1_q[7]_i_11_n_0 ),
        .I3(\accumulator_q_reg[3] ),
        .I4(Q[0]),
        .I5(\bus_q_reg[7] ),
        .O(\psw_q[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h10EFFF0000FFEF10)) 
    \psw_q[2]_i_5 
       (.I0(\mnemonic_q_reg[0]_0 ),
        .I1(\p1_q[7]_i_15_n_0 ),
        .I2(\mnemonic_q_reg[1]_0 ),
        .I3(\psw_q_reg[2]_i_4_0 [7]),
        .I4(\psw_q_reg[2]_i_4_1 [7]),
        .I5(\mnemonic_q_reg[5]_1 ),
        .O(\psw_q[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h10EFFF0000FFEF10)) 
    \psw_q[2]_i_6 
       (.I0(\mnemonic_q_reg[0]_0 ),
        .I1(\p1_q[7]_i_15_n_0 ),
        .I2(\mnemonic_q_reg[1]_0 ),
        .I3(\psw_q_reg[2]_i_4_0 [6]),
        .I4(\psw_q_reg[2]_i_4_1 [6]),
        .I5(\mnemonic_q_reg[5]_1 ),
        .O(\psw_q[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h10EFFF0000FFEF10)) 
    \psw_q[2]_i_7 
       (.I0(\mnemonic_q_reg[0]_0 ),
        .I1(\p1_q[7]_i_15_n_0 ),
        .I2(\mnemonic_q_reg[1]_0 ),
        .I3(\psw_q_reg[2]_i_4_0 [5]),
        .I4(\psw_q_reg[2]_i_4_1 [5]),
        .I5(\mnemonic_q_reg[5]_1 ),
        .O(\psw_q[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h10EFFF0000FFEF10)) 
    \psw_q[2]_i_8 
       (.I0(\mnemonic_q_reg[0]_0 ),
        .I1(\p1_q[7]_i_15_n_0 ),
        .I2(\mnemonic_q_reg[1]_0 ),
        .I3(\psw_q_reg[2]_i_4_0 [4]),
        .I4(\psw_q_reg[2]_i_4_1 [4]),
        .I5(\mnemonic_q_reg[5]_1 ),
        .O(\psw_q[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hE7)) 
    \psw_q[3]_i_10 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\psw_q[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBEFEFFFFFFFF)) 
    \psw_q[3]_i_11 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\opc_opcode_q_reg[7]_0 [2]),
        .I4(\counter_q_reg[0] ),
        .I5(\p1_q[7]_i_52_n_0 ),
        .O(\psw_q[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \psw_q[3]_i_12 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\psw_q[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D5D5DFFFFFF5D)) 
    \psw_q[3]_i_13 
       (.I0(\dmem_addr_q[5]_i_23_n_0 ),
        .I1(\psw_q[3]_i_20_n_0 ),
        .I2(\psw_q[3]_i_21_n_0 ),
        .I3(Q[5]),
        .I4(\accumulator_q_reg[3] ),
        .I5(\inc_sel_q_reg[1]_0 ),
        .O(\psw_q[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \psw_q[3]_i_14 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(\counter_q_reg[0] ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\psw_q[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEEF0FFFFEE)) 
    \psw_q[3]_i_15 
       (.I0(psw_f0_s),
        .I1(\psw_q[3]_i_5_0 ),
        .I2(\inc_sel_q_reg[0]_1 ),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(\psw_q[3]_i_8_n_0 ),
        .O(\psw_q[3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \psw_q[3]_i_17 
       (.I0(\mnemonic_q_reg[5]_1 ),
        .I1(\psw_q_reg[2]_i_4_0 [0]),
        .O(\psw_q[3]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \psw_q[3]_i_18 
       (.I0(\mnemonic_q_reg[5]_1 ),
        .I1(\alu_b/data0 ),
        .O(\psw_q[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFFFAFFFACFFA)) 
    \psw_q[3]_i_19 
       (.I0(\accumulator_q_reg[3] ),
        .I1(\psw_q[3]_i_9_0 ),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\psw_q[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAF00EF00AF00EFEF)) 
    \psw_q[3]_i_2 
       (.I0(\psw_q[3]_i_5_n_0 ),
        .I1(\psw_q[3]_i_6_n_0 ),
        .I2(Q[0]),
        .I3(\psw_q[3]_i_7_n_0 ),
        .I4(\psw_q[3]_i_8_n_0 ),
        .I5(\psw_q[3]_i_9_n_0 ),
        .O(\psw_q[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \psw_q[3]_i_20 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(\psw_q[3]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \psw_q[3]_i_21 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[1]),
        .O(\psw_q[3]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \psw_q[3]_i_24 
       (.I0(\mnemonic_q_reg[0]_0 ),
        .I1(\p1_q[7]_i_15_n_0 ),
        .I2(\mnemonic_q_reg[1]_0 ),
        .I3(\mnemonic_q_reg[5]_1 ),
        .O(\psw_q[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFF5FFF5FFFFFFFC)) 
    \psw_q[3]_i_3 
       (.I0(int_in_progress_q_reg),
        .I1(Q[3]),
        .I2(\pmem_addr_q[10]_i_6_n_0 ),
        .I3(\psw_q[3]_i_10_n_0 ),
        .I4(\counter_q_reg[0] ),
        .I5(Q[2]),
        .O(\psw_q[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A008A008AFF8A00)) 
    \psw_q[3]_i_4 
       (.I0(\psw_q[3]_i_11_n_0 ),
        .I1(\psw_q[3]_i_12_n_0 ),
        .I2(\bus_q_reg[7] ),
        .I3(Q[0]),
        .I4(\psw_q[3]_i_13_n_0 ),
        .I5(\psw_q[3]_i_14_n_0 ),
        .O(\psw_q[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \psw_q[3]_i_5 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(\psw_q[3]_i_15_n_0 ),
        .O(\psw_q[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \psw_q[3]_i_6 
       (.I0(\bus_q_reg[7] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\psw_q[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444F44)) 
    \psw_q[3]_i_7 
       (.I0(psw_carry_s),
        .I1(\psw_q[3]_i_14_n_0 ),
        .I2(\inc_sel_q_reg[0]_1 ),
        .I3(Q[4]),
        .I4(\inc_sel_q[1]_i_4_n_0 ),
        .I5(Q[0]),
        .O(\psw_q[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFBF3FBFFCBF3C)) 
    \psw_q[3]_i_8 
       (.I0(\psw_q[3]_i_2_0 ),
        .I1(\p1_q[7]_i_15_n_0 ),
        .I2(\mnemonic_q_reg[0]_0 ),
        .I3(\mnemonic_q_reg[1]_0 ),
        .I4(\psw_q[3]_i_17_n_0 ),
        .I5(\psw_q[3]_i_18_n_0 ),
        .O(\psw_q[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7C)) 
    \psw_q[3]_i_9 
       (.I0(\p1_q[7]_i_17_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\psw_q[3]_i_19_n_0 ),
        .I4(Q[1]),
        .O(\psw_q[3]_i_9_n_0 ));
  CARRY4 \psw_q_reg[2]_i_4 
       (.CI(\p1_q_reg[3]_i_16_n_0 ),
        .CO({\psw_q_reg[2]_i_4_n_0 ,\psw_q_reg[2]_i_4_n_1 ,\psw_q_reg[2]_i_4_n_2 ,\psw_q_reg[2]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(\psw_q_reg[2]_i_4_0 [7:4]),
        .O({\psw_q_reg[2]_i_4_n_4 ,\psw_q_reg[2]_i_4_n_5 ,\psw_q_reg[2]_i_4_n_6 ,O}),
        .S({\psw_q[2]_i_5_n_0 ,\psw_q[2]_i_6_n_0 ,\psw_q[2]_i_7_n_0 ,\psw_q[2]_i_8_n_0 }));
  CARRY4 \psw_q_reg[3]_i_23 
       (.CI(\psw_q_reg[2]_i_4_n_0 ),
        .CO(\NLW_psw_q_reg[3]_i_23_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_psw_q_reg[3]_i_23_O_UNCONNECTED [3:1],\alu_b/data0 }),
        .S({1'b0,1'b0,1'b0,\psw_q[3]_i_24_n_0 }));
  LUT6 #(
    .INIT(64'h00000000002E0000)) 
    rd_q_i_2
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(rd_q_i_3_n_0),
        .O(\mnemonic_q_reg[0]_7 ));
  LUT6 #(
    .INIT(64'hFFFF0CFFAEFFFFFF)) 
    rd_q_i_3
       (.I0(\opc_opcode_q_reg[7]_0 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\p2_q_reg[2] [2]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(rd_q_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \sp_q[0]_i_2 
       (.I0(\dmem_addr_q[5]_i_10_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\outreg_reg[7]_0 ),
        .O(\mnemonic_q_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \sp_q[1]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(\dmem_addr_q[4]_i_5_n_0 ),
        .I4(\outreg_reg[7]_0 ),
        .I5(Q[2]),
        .O(\sp_q[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \sp_q[1]_i_3 
       (.I0(Q[1]),
        .I1(\program_counter_q_reg[7]_0 ),
        .I2(Q[0]),
        .I3(\pmem_addr_q[10]_i_6_n_0 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\sp_q[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000080AAAAAAAA)) 
    \sp_q[2]_i_3 
       (.I0(xtal3),
        .I1(\sp_q_reg[2]_1 ),
        .I2(\sp_q[2]_i_5_n_0 ),
        .I3(Q[4]),
        .I4(\sp_q[2]_i_6_n_0 ),
        .I5(\sp_q[2]_i_7_n_0 ),
        .O(\psw_b/sp_q ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sp_q[2]_i_5 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(\sp_q[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sp_q[2]_i_6 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\sp_q[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5515555555555555)) 
    \sp_q[2]_i_7 
       (.I0(\mnemonic_q_reg[0]_2 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\p1_q[7]_i_50_n_0 ),
        .I4(\program_counter_q_reg[7]_0 ),
        .I5(Q[1]),
        .O(\sp_q[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    take_branch_q_i_10
       (.I0(\p1_q[2]_i_2_n_0 ),
        .I1(\p1_q[3]_i_2_n_0 ),
        .I2(\opc_opcode_q_reg[7]_0 [4]),
        .I3(\p1_q[0]_i_2_n_0 ),
        .I4(take_branch_q_i_15_n_0),
        .I5(\p1_q[1]_i_2_n_0 ),
        .O(take_branch_q_i_10_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFEAAA)) 
    take_branch_q_i_12
       (.I0(take_branch_q_i_16_n_0),
        .I1(take_branch_q_i_24_n_0),
        .I2(\opc_opcode_q_reg[7]_0 [5]),
        .I3(\program_counter_q_reg[7]_0 ),
        .I4(take_branch_q_i_21_n_0),
        .I5(take_branch_q_i_25_n_0),
        .O(take_branch_q_i_12_n_0));
  LUT6 #(
    .INIT(64'h5555555655555555)) 
    take_branch_q_i_13
       (.I0(take_branch_q_i_15_n_0),
        .I1(\p1_q[1]_i_2_n_0 ),
        .I2(\p1_q[2]_i_2_n_0 ),
        .I3(\p1_q[0]_i_2_n_0 ),
        .I4(\p1_q[7]_i_6_n_0 ),
        .I5(take_branch_q_i_26_n_0),
        .O(take_branch_q_i_13_n_0));
  LUT6 #(
    .INIT(64'h5050545000000400)) 
    take_branch_q_i_14
       (.I0(take_branch_q_i_19_n_0),
        .I1(take_branch_q_i_7_0),
        .I2(take_branch_q_i_21_n_0),
        .I3(take_branch_q_i_28_n_0),
        .I4(\opc_opcode_q_reg[7]_0 [5]),
        .I5(take_branch_q_i_29_n_0),
        .O(take_branch_q_i_14_n_0));
  LUT6 #(
    .INIT(64'h0880A880AAAFAAAF)) 
    take_branch_q_i_15
       (.I0(take_branch_q_i_30_n_0),
        .I1(\program_counter_q_reg[7]_0 ),
        .I2(take_branch_q_i_31_n_0),
        .I3(take_branch_q_i_32_n_0),
        .I4(\outreg_reg[7]_0 ),
        .I5(\opc_opcode_q_reg[7]_0 [3]),
        .O(take_branch_q_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    take_branch_q_i_16
       (.I0(\outreg_reg[7]_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(take_branch_q_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hA1FF5FFF)) 
    take_branch_q_i_17
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(\program_counter_q_reg[7]_0 ),
        .I4(Q[2]),
        .O(take_branch_q_i_17_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    take_branch_q_i_18
       (.I0(take_branch_q_i_15_n_0),
        .I1(sfx_port[2]),
        .I2(take_branch_q_i_12_n_0),
        .I3(sfx_port[1]),
        .O(take_branch_q_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'hB)) 
    take_branch_q_i_19
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(take_branch_q_i_19_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
    take_branch_q_i_2
       (.I0(take_branch_q_i_7_n_0),
        .I1(take_branch_q_i_8_n_0),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(take_branch_q_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    take_branch_q_i_21
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(take_branch_q_i_21_n_0));
  LUT4 #(
    .INIT(16'h0047)) 
    take_branch_q_i_22
       (.I0(\p1_q[4]_i_2_n_0 ),
        .I1(take_branch_q_i_15_n_0),
        .I2(\p1_q[5]_i_2_n_0 ),
        .I3(\p2_q_reg[4] ),
        .O(take_branch_q_i_22_n_0));
  LUT4 #(
    .INIT(16'h101F)) 
    take_branch_q_i_23
       (.I0(\p2_q_reg[4] ),
        .I1(\p1_q[6]_i_2_n_0 ),
        .I2(take_branch_q_i_15_n_0),
        .I3(\p1_q[7]_i_6_n_0 ),
        .O(take_branch_q_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h80)) 
    take_branch_q_i_24
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(take_branch_q_i_24_n_0));
  LUT6 #(
    .INIT(64'hFAFFBFAFAAAAAAAA)) 
    take_branch_q_i_25
       (.I0(take_branch_q_i_19_n_0),
        .I1(\opc_opcode_q_reg[7]_0 [4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(take_branch_q_i_21_n_0),
        .O(take_branch_q_i_25_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    take_branch_q_i_26
       (.I0(\p1_q[5]_i_2_n_0 ),
        .I1(\p1_q[6]_i_2_n_0 ),
        .I2(\p1_q[3]_i_2_n_0 ),
        .I3(\p2_q_reg[4] ),
        .I4(\p1_q[4]_i_2_n_0 ),
        .O(take_branch_q_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    take_branch_q_i_28
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(take_branch_q_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    take_branch_q_i_29
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(take_branch_q_i_29_n_0));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    take_branch_q_i_3
       (.I0(take_branch_q_i_9_n_0),
        .I1(take_branch_q_i_10_n_0),
        .I2(\opc_opcode_q_reg[7]_0 [5]),
        .I3(take_branch_q_reg_i_11_n_0),
        .I4(take_branch_q_i_12_n_0),
        .I5(take_branch_q_i_13_n_0),
        .O(take_branch_q_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFEFFFEFEEEEFFEF)) 
    take_branch_q_i_30
       (.I0(clk_second_cycle_s),
        .I1(\counter_q_reg[0] ),
        .I2(\opc_opcode_q_reg[7]_0 [4]),
        .I3(take_branch_q_i_31_n_0),
        .I4(\opc_opcode_q_reg[7]_0 [2]),
        .I5(take_branch_q_i_32_n_0),
        .O(take_branch_q_i_30_n_0));
  LUT6 #(
    .INIT(64'h0000200002000002)) 
    take_branch_q_i_31
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(take_branch_q_i_31_n_0));
  LUT6 #(
    .INIT(64'h0200000000000002)) 
    take_branch_q_i_32
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(take_branch_q_i_32_n_0));
  LUT6 #(
    .INIT(64'hBAAABABBBABBBAAA)) 
    take_branch_q_i_4
       (.I0(take_branch_q_i_14_n_0),
        .I1(take_branch_q_i_9_n_0),
        .I2(psw_f0_s),
        .I3(take_branch_q_i_12_n_0),
        .I4(psw_carry_s),
        .I5(take_branch_q_i_15_n_0),
        .O(take_branch_q_i_4_n_0));
  LUT6 #(
    .INIT(64'h0020000020202020)) 
    take_branch_q_i_6
       (.I0(xtal3),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(take_branch_q_i_16_n_0),
        .I5(take_branch_q_i_17_n_0),
        .O(\cond_branch_b/take_branch_q ));
  LUT6 #(
    .INIT(64'hA8A808A8080808A8)) 
    take_branch_q_i_7
       (.I0(take_branch_q_i_14_n_0),
        .I1(take_branch_q_i_18_n_0),
        .I2(take_branch_q_i_9_n_0),
        .I3(cnd_f1_s),
        .I4(take_branch_q_i_12_n_0),
        .I5(int_q_reg),
        .O(take_branch_q_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h2)) 
    take_branch_q_i_8
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(take_branch_q_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFBBFFAEFFFFFF)) 
    take_branch_q_i_9
       (.I0(take_branch_q_i_19_n_0),
        .I1(Q[0]),
        .I2(take_branch_q_i_3_0),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(take_branch_q_i_21_n_0),
        .O(take_branch_q_i_9_n_0));
  MUXF7 take_branch_q_reg_i_11
       (.I0(take_branch_q_i_22_n_0),
        .I1(take_branch_q_i_23_n_0),
        .O(take_branch_q_reg_i_11_n_0),
        .S(\opc_opcode_q_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \temp_req_q[6]_i_2 
       (.I0(\temp_req_q[6]_i_4_n_0 ),
        .I1(Q[3]),
        .I2(\counter_q_reg[0] ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(\temp_req_q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \temp_req_q[6]_i_3 
       (.I0(\accumulator_q_reg[7]_0 ),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\temp_req_q[6]_i_5_n_0 ),
        .I5(Q[0]),
        .O(\temp_req_q[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \temp_req_q[6]_i_4 
       (.I0(Q[1]),
        .I1(Q[5]),
        .O(\temp_req_q[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \temp_req_q[6]_i_5 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\temp_req_q[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000202800011102)) 
    \temp_req_q[7]_i_11 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\mnemonic_q_reg[5]_7 ));
  LUT6 #(
    .INIT(64'h5555554555555555)) 
    \temp_req_q[7]_i_3 
       (.I0(\temp_req_q[6]_i_3_n_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\counter_q_reg[0] ),
        .I4(Q[4]),
        .I5(\temp_req_q[7]_i_8_n_0 ),
        .O(\mnemonic_q_reg[5]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \temp_req_q[7]_i_5 
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\mnemonic_q_reg[5]_8 ));
  LUT6 #(
    .INIT(64'h220004C800010033)) 
    \temp_req_q[7]_i_6 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(\mnemonic_q_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \temp_req_q[7]_i_8 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\temp_req_q[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFF7FFF6FFFEFFEE)) 
    \temp_req_q[7]_i_9 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[5]),
        .O(\mnemonic_q_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    timer_overflow_q_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\mnemonic_q_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "t48_dmem_ctrl" *) 
module dkong_dkong_system_wrapper_0_0_t48_dmem_ctrl
   (Q,
    E,
    D,
    soundclk,
    SR);
  output [5:0]Q;
  input [0:0]E;
  input [5:0]D;
  input soundclk;
  input [0:0]SR;

  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire soundclk;

  FDCE \dmem_addr_q_reg[0] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \dmem_addr_q_reg[1] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \dmem_addr_q_reg[2] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \dmem_addr_q_reg[3] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \dmem_addr_q_reg[4] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \dmem_addr_q_reg[5] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(D[5]),
        .Q(Q[5]));
endmodule

(* ORIG_REF_NAME = "t48_int" *) 
module dkong_dkong_system_wrapper_0_0_t48_int
   (cnd_tf_s,
    timer_int_enable_q_reg_0,
    timer_overflow_q_reg_0,
    int_enable_q_reg_0,
    D,
    \outreg_reg[2] ,
    \outreg_reg[1] ,
    \FSM_onehot_int_state_q_reg[1]_0 ,
    dmem_addr,
    \outreg_reg[5] ,
    \outreg_reg[0] ,
    take_branch_q_reg,
    \use_xtal_div.xtal_q_reg[0] ,
    \outreg_reg[3] ,
    \program_counter_q_reg[9] ,
    \program_counter_q_reg[8] ,
    \psw_q_reg[3] ,
    \outreg_reg[7] ,
    \psw_q_reg[2] ,
    \outreg_reg[6] ,
    \psw_q_reg[1] ,
    \psw_q_reg[0] ,
    \outreg_reg[4] ,
    \sp_q_reg[2] ,
    \sp_q_reg[0] ,
    \sp_q_reg[0]_0 ,
    \accumulator_q_reg[7] ,
    \outreg_reg[4]_0 ,
    \dmem_addr_q_reg[5] ,
    \program_counter_q_reg[7] ,
    \counter_q_reg[6] ,
    p_1_in,
    \use_xtal_div.xtal_q_reg[0]_0 ,
    branch_taken_q_reg,
    \FSM_onehot_int_state_q_reg[1]_1 ,
    int_type_q_reg_0,
    int_type_q,
    \mnemonic_q_reg[1] ,
    \mnemonic_q_reg[3] ,
    \mnemonic_q_reg[1]_0 ,
    \opc_opcode_q_reg[0] ,
    \opc_opcode_q_reg[0]_0 ,
    \opc_opcode_q_reg[0]_1 ,
    \opc_opcode_q_reg[0]_2 ,
    ale,
    soundclk,
    SR,
    timer_flag_q_reg_0,
    timer_int_enable_q_reg_1,
    timer_overflow_q_reg_1,
    int_enable_q_reg_1,
    \temp_req_q_reg[2] ,
    Q,
    \p1_q[1]_i_4_0 ,
    \p2_q_reg[2] ,
    \p2_q_reg[2]_0 ,
    \p1_q[2]_i_4_0 ,
    int_enable_q_reg_2,
    \dmem_addr_q_reg[5]_0 ,
    \dmem_addr_q_reg[3] ,
    \dmem_addr_q_reg[3]_0 ,
    \outreg_reg[7]_0 ,
    \dmem_addr_q_reg[4] ,
    \dmem_addr_q_reg[4]_0 ,
    take_branch_q_reg_0,
    take_branch_q_reg_1,
    take_branch_q_reg_2,
    take_branch_q,
    cnd_take_branch_s,
    \program_counter_q_reg[7]_0 ,
    xtal_q,
    program_counter_q,
    \program_counter_q_reg[9]_0 ,
    p_0_in,
    \program_counter_q_reg[8]_0 ,
    \psw_q_reg[3]_0 ,
    xtal3,
    \psw_q_reg[3]_1 ,
    \psw_q_reg[3]_2 ,
    psw_carry_s,
    \psw_q_reg[2]_0 ,
    \psw_q_reg[2]_1 ,
    psw_aux_carry_s,
    \psw_q_reg[1]_0 ,
    psw_f0_s,
    \psw_q_reg[0]_0 ,
    psw_bs_s,
    sp_q,
    \sp_q_reg[2]_0 ,
    \sp_q_reg[1] ,
    \sp_q_reg[0]_1 ,
    \sp_q_reg[1]_0 ,
    \sp_q_reg[1]_1 ,
    \sp_q_reg[0]_2 ,
    clk_second_cycle_s,
    int_q_reg_0,
    \FSM_onehot_int_state_q[2]_i_2_0 ,
    \accu_shadow_q_reg[7] ,
    \accu_shadow_q_reg[2] ,
    \opc_opcode_q_reg[4] ,
    \dmem_addr_q_reg[3]_1 ,
    \dmem_addr_q_reg[2] ,
    \dmem_addr_q_reg[2]_0 ,
    \pmem_addr_q_reg[2] ,
    \p2_q_reg[2]_1 ,
    \p2_q_reg[2]_2 ,
    outreg,
    \temp_req_q_reg[3] ,
    \p2_q_reg[7] ,
    \temp_req_q_reg[6] ,
    \counter_q_reg[0] ,
    \counter_q_reg[6]_0 ,
    \counter_q_reg[6]_1 ,
    \p2_q_reg[6] ,
    \p2_q_reg[4] ,
    \counter_q_reg[5] ,
    \p2_q_reg[5] ,
    \p2_q_reg[5]_0 ,
    \counter_q_reg[4] ,
    \p2_q_reg[4]_0 ,
    \p2_q_reg[1] ,
    \program_counter_q_reg[7]_1 ,
    \p2_q_reg[0] ,
    \p2_q_reg[1]_0 ,
    \p2_q_reg[0]_0 ,
    \p2_q_reg[0]_1 ,
    \p2_q_reg[3] ,
    \p2_q_reg[3]_0 ,
    \p2_q_reg[3]_1 ,
    \p2_q_reg[3]_2 ,
    \p2_q_reg[3]_3 ,
    \p2_q_reg[2]_3 ,
    \p2_q_reg[2]_4 ,
    \p1_q[7]_i_7_0 ,
    timer_overflow_q_reg_2,
    \p1_q[7]_i_7_1 ,
    \program_counter_q_reg[7]_2 ,
    \program_counter_q_reg[7]_3 ,
    \program_counter_q_reg[7]_4 ,
    \program_counter_q_reg[7]_5 ,
    \p2_q_reg[0]_2 ,
    \p2_q_reg[3]_4 ,
    \p2_q_reg[0]_3 ,
    \p2_q_reg[0]_4 ,
    \p2_q_reg[3]_5 ,
    \p2_q_reg[3]_6 ,
    \p2_q_reg[3]_7 ,
    \p2_q_reg[4]_1 ,
    \p2_q_reg[7]_0 ,
    dac_out,
    \p2_q_reg[4]_2 ,
    \p2_q_reg[4]_3 ,
    \p2_q_reg[6]_0 ,
    \p2_q_reg[6]_1 ,
    \p2_q_reg[6]_2 ,
    \p2_q_reg[7]_1 ,
    \p2_q_reg[7]_2 ,
    \p2_q_reg[7]_3 ,
    \p2_q_reg[2]_5 ,
    \p2_q_reg[2]_6 ,
    \p2_q_reg[1]_1 ,
    \p2_q_reg[1]_2 ,
    \p2_q_reg[1]_3 ,
    \p2_q_reg[3]_8 ,
    \p2_q_reg[3]_9 ,
    \p2_q_reg[3]_10 ,
    \p2_q_reg[1]_4 ,
    \p1_q[5]_i_10 ,
    \p1_q[5]_i_10_0 ,
    \p1_q[5]_i_10_1 ,
    timer_overflow_q_reg_3,
    mb_q,
    take_branch_q_reg_3,
    int_in_progress_q_reg_0,
    int_q_reg_1);
  output cnd_tf_s;
  output timer_int_enable_q_reg_0;
  output timer_overflow_q_reg_0;
  output int_enable_q_reg_0;
  output [7:0]D;
  output \outreg_reg[2] ;
  output \outreg_reg[1] ;
  output \FSM_onehot_int_state_q_reg[1]_0 ;
  output [5:0]dmem_addr;
  output \outreg_reg[5] ;
  output \outreg_reg[0] ;
  output take_branch_q_reg;
  output \use_xtal_div.xtal_q_reg[0] ;
  output \outreg_reg[3] ;
  output \program_counter_q_reg[9] ;
  output \program_counter_q_reg[8] ;
  output \psw_q_reg[3] ;
  output \outreg_reg[7] ;
  output \psw_q_reg[2] ;
  output \outreg_reg[6] ;
  output \psw_q_reg[1] ;
  output \psw_q_reg[0] ;
  output \outreg_reg[4] ;
  output \sp_q_reg[2] ;
  output \sp_q_reg[0] ;
  output \sp_q_reg[0]_0 ;
  output [7:0]\accumulator_q_reg[7] ;
  output [1:0]\outreg_reg[4]_0 ;
  output [5:0]\dmem_addr_q_reg[5] ;
  output [7:0]\program_counter_q_reg[7] ;
  output [4:0]\counter_q_reg[6] ;
  output [0:0]p_1_in;
  output [0:0]\use_xtal_div.xtal_q_reg[0]_0 ;
  output branch_taken_q_reg;
  output \FSM_onehot_int_state_q_reg[1]_1 ;
  output int_type_q_reg_0;
  output int_type_q;
  output \mnemonic_q_reg[1] ;
  output \mnemonic_q_reg[3] ;
  output \mnemonic_q_reg[1]_0 ;
  output \opc_opcode_q_reg[0] ;
  output \opc_opcode_q_reg[0]_0 ;
  output \opc_opcode_q_reg[0]_1 ;
  output \opc_opcode_q_reg[0]_2 ;
  input ale;
  input soundclk;
  input [0:0]SR;
  input timer_flag_q_reg_0;
  input timer_int_enable_q_reg_1;
  input timer_overflow_q_reg_1;
  input int_enable_q_reg_1;
  input \temp_req_q_reg[2] ;
  input [7:0]Q;
  input \p1_q[1]_i_4_0 ;
  input [2:0]\p2_q_reg[2] ;
  input \p2_q_reg[2]_0 ;
  input \p1_q[2]_i_4_0 ;
  input [5:0]int_enable_q_reg_2;
  input [5:0]\dmem_addr_q_reg[5]_0 ;
  input \dmem_addr_q_reg[3] ;
  input \dmem_addr_q_reg[3]_0 ;
  input \outreg_reg[7]_0 ;
  input \dmem_addr_q_reg[4] ;
  input \dmem_addr_q_reg[4]_0 ;
  input take_branch_q_reg_0;
  input take_branch_q_reg_1;
  input take_branch_q_reg_2;
  input take_branch_q;
  input cnd_take_branch_s;
  input \program_counter_q_reg[7]_0 ;
  input [1:0]xtal_q;
  input [10:0]program_counter_q;
  input \program_counter_q_reg[9]_0 ;
  input [0:0]p_0_in;
  input \program_counter_q_reg[8]_0 ;
  input \psw_q_reg[3]_0 ;
  input xtal3;
  input \psw_q_reg[3]_1 ;
  input \psw_q_reg[3]_2 ;
  input psw_carry_s;
  input \psw_q_reg[2]_0 ;
  input \psw_q_reg[2]_1 ;
  input psw_aux_carry_s;
  input \psw_q_reg[1]_0 ;
  input psw_f0_s;
  input \psw_q_reg[0]_0 ;
  input psw_bs_s;
  input sp_q;
  input \sp_q_reg[2]_0 ;
  input \sp_q_reg[1] ;
  input \sp_q_reg[0]_1 ;
  input \sp_q_reg[1]_0 ;
  input \sp_q_reg[1]_1 ;
  input \sp_q_reg[0]_2 ;
  input clk_second_cycle_s;
  input int_q_reg_0;
  input \FSM_onehot_int_state_q[2]_i_2_0 ;
  input [7:0]\accu_shadow_q_reg[7] ;
  input \accu_shadow_q_reg[2] ;
  input \opc_opcode_q_reg[4] ;
  input \dmem_addr_q_reg[3]_1 ;
  input \dmem_addr_q_reg[2] ;
  input \dmem_addr_q_reg[2]_0 ;
  input \pmem_addr_q_reg[2] ;
  input \p2_q_reg[2]_1 ;
  input \p2_q_reg[2]_2 ;
  input [7:0]outreg;
  input \temp_req_q_reg[3] ;
  input \p2_q_reg[7] ;
  input \temp_req_q_reg[6] ;
  input \counter_q_reg[0] ;
  input [4:0]\counter_q_reg[6]_0 ;
  input \counter_q_reg[6]_1 ;
  input \p2_q_reg[6] ;
  input \p2_q_reg[4] ;
  input \counter_q_reg[5] ;
  input \p2_q_reg[5] ;
  input \p2_q_reg[5]_0 ;
  input \counter_q_reg[4] ;
  input \p2_q_reg[4]_0 ;
  input \p2_q_reg[1] ;
  input \program_counter_q_reg[7]_1 ;
  input \p2_q_reg[0] ;
  input \p2_q_reg[1]_0 ;
  input \p2_q_reg[0]_0 ;
  input \p2_q_reg[0]_1 ;
  input \p2_q_reg[3] ;
  input \p2_q_reg[3]_0 ;
  input \p2_q_reg[3]_1 ;
  input \p2_q_reg[3]_2 ;
  input \p2_q_reg[3]_3 ;
  input \p2_q_reg[2]_3 ;
  input \p2_q_reg[2]_4 ;
  input \p1_q[7]_i_7_0 ;
  input timer_overflow_q_reg_2;
  input \p1_q[7]_i_7_1 ;
  input \program_counter_q_reg[7]_2 ;
  input \program_counter_q_reg[7]_3 ;
  input \program_counter_q_reg[7]_4 ;
  input \program_counter_q_reg[7]_5 ;
  input \p2_q_reg[0]_2 ;
  input [3:0]\p2_q_reg[3]_4 ;
  input \p2_q_reg[0]_3 ;
  input \p2_q_reg[0]_4 ;
  input \p2_q_reg[3]_5 ;
  input \p2_q_reg[3]_6 ;
  input \p2_q_reg[3]_7 ;
  input \p2_q_reg[4]_1 ;
  input \p2_q_reg[7]_0 ;
  input [2:0]dac_out;
  input \p2_q_reg[4]_2 ;
  input \p2_q_reg[4]_3 ;
  input \p2_q_reg[6]_0 ;
  input \p2_q_reg[6]_1 ;
  input \p2_q_reg[6]_2 ;
  input \p2_q_reg[7]_1 ;
  input \p2_q_reg[7]_2 ;
  input \p2_q_reg[7]_3 ;
  input \p2_q_reg[2]_5 ;
  input \p2_q_reg[2]_6 ;
  input \p2_q_reg[1]_1 ;
  input \p2_q_reg[1]_2 ;
  input \p2_q_reg[1]_3 ;
  input \p2_q_reg[3]_8 ;
  input \p2_q_reg[3]_9 ;
  input \p2_q_reg[3]_10 ;
  input \p2_q_reg[1]_4 ;
  input \p1_q[5]_i_10 ;
  input \p1_q[5]_i_10_0 ;
  input \p1_q[5]_i_10_1 ;
  input timer_overflow_q_reg_3;
  input mb_q;
  input take_branch_q_reg_3;
  input int_in_progress_q_reg_0;
  input int_q_reg_1;

  wire [7:0]D;
  wire \FSM_onehot_int_state_q[0]_i_1_n_0 ;
  wire \FSM_onehot_int_state_q[1]_i_1_n_0 ;
  wire \FSM_onehot_int_state_q[2]_i_1_n_0 ;
  wire \FSM_onehot_int_state_q[2]_i_2_0 ;
  wire \FSM_onehot_int_state_q[2]_i_3_n_0 ;
  wire \FSM_onehot_int_state_q[2]_i_4_n_0 ;
  wire \FSM_onehot_int_state_q_reg[1]_0 ;
  wire \FSM_onehot_int_state_q_reg[1]_1 ;
  wire \FSM_onehot_int_state_q_reg_n_0_[0] ;
  wire \FSM_onehot_int_state_q_reg_n_0_[2] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \accu_shadow_q_reg[2] ;
  wire [7:0]\accu_shadow_q_reg[7] ;
  wire [7:0]\accumulator_q_reg[7] ;
  wire ale;
  wire ale_q;
  wire branch_taken_q_reg;
  wire clk_second_cycle_s;
  wire cnd_take_branch_s;
  wire cnd_tf_s;
  wire \counter_q_reg[0] ;
  wire \counter_q_reg[4] ;
  wire \counter_q_reg[5] ;
  wire [4:0]\counter_q_reg[6] ;
  wire [4:0]\counter_q_reg[6]_0 ;
  wire \counter_q_reg[6]_1 ;
  wire [2:0]dac_out;
  wire [5:0]dmem_addr;
  wire \dmem_addr_q_reg[2] ;
  wire \dmem_addr_q_reg[2]_0 ;
  wire \dmem_addr_q_reg[3] ;
  wire \dmem_addr_q_reg[3]_0 ;
  wire \dmem_addr_q_reg[3]_1 ;
  wire \dmem_addr_q_reg[4] ;
  wire \dmem_addr_q_reg[4]_0 ;
  wire [5:0]\dmem_addr_q_reg[5] ;
  wire [5:0]\dmem_addr_q_reg[5]_0 ;
  wire int_enable_q_reg_0;
  wire int_enable_q_reg_1;
  wire [5:0]int_enable_q_reg_2;
  wire int_in_progress_q;
  wire int_in_progress_q_i_1_n_0;
  wire int_in_progress_q_i_2_n_0;
  wire int_in_progress_q_reg_0;
  wire int_in_progress_q_reg_n_0;
  wire int_q_i_1_n_0;
  wire int_q_reg_0;
  wire int_q_reg_1;
  wire int_q_reg_n_0;
  wire int_state_q;
  wire int_type_q;
  wire int_type_q_i_1_n_0;
  wire int_type_q_reg_0;
  wire mb_q;
  wire \mnemonic_q_reg[1] ;
  wire \mnemonic_q_reg[1]_0 ;
  wire \mnemonic_q_reg[3] ;
  wire \opc_opcode_q_reg[0] ;
  wire \opc_opcode_q_reg[0]_0 ;
  wire \opc_opcode_q_reg[0]_1 ;
  wire \opc_opcode_q_reg[0]_2 ;
  wire \opc_opcode_q_reg[4] ;
  wire [7:0]outreg;
  wire \outreg_reg[0] ;
  wire \outreg_reg[1] ;
  wire \outreg_reg[2] ;
  wire \outreg_reg[3] ;
  wire \outreg_reg[4] ;
  wire [1:0]\outreg_reg[4]_0 ;
  wire \outreg_reg[5] ;
  wire \outreg_reg[6] ;
  wire \outreg_reg[7] ;
  wire \outreg_reg[7]_0 ;
  wire \p1_q[0]_i_10_n_0 ;
  wire \p1_q[0]_i_3_n_0 ;
  wire \p1_q[0]_i_4_n_0 ;
  wire \p1_q[1]_i_10_n_0 ;
  wire \p1_q[1]_i_3_n_0 ;
  wire \p1_q[1]_i_4_0 ;
  wire \p1_q[1]_i_4_n_0 ;
  wire \p1_q[2]_i_12_n_0 ;
  wire \p1_q[2]_i_3_n_0 ;
  wire \p1_q[2]_i_4_0 ;
  wire \p1_q[2]_i_4_n_0 ;
  wire \p1_q[3]_i_12_n_0 ;
  wire \p1_q[3]_i_3_n_0 ;
  wire \p1_q[3]_i_4_n_0 ;
  wire \p1_q[4]_i_3_n_0 ;
  wire \p1_q[5]_i_10 ;
  wire \p1_q[5]_i_10_0 ;
  wire \p1_q[5]_i_10_1 ;
  wire \p1_q[6]_i_4_n_0 ;
  wire \p1_q[7]_i_20_n_0 ;
  wire \p1_q[7]_i_7_0 ;
  wire \p1_q[7]_i_7_1 ;
  wire \p1_q[7]_i_7_n_0 ;
  wire \p1_q[7]_i_9_n_0 ;
  wire \p2_q_reg[0] ;
  wire \p2_q_reg[0]_0 ;
  wire \p2_q_reg[0]_1 ;
  wire \p2_q_reg[0]_2 ;
  wire \p2_q_reg[0]_3 ;
  wire \p2_q_reg[0]_4 ;
  wire \p2_q_reg[1] ;
  wire \p2_q_reg[1]_0 ;
  wire \p2_q_reg[1]_1 ;
  wire \p2_q_reg[1]_2 ;
  wire \p2_q_reg[1]_3 ;
  wire \p2_q_reg[1]_4 ;
  wire [2:0]\p2_q_reg[2] ;
  wire \p2_q_reg[2]_0 ;
  wire \p2_q_reg[2]_1 ;
  wire \p2_q_reg[2]_2 ;
  wire \p2_q_reg[2]_3 ;
  wire \p2_q_reg[2]_4 ;
  wire \p2_q_reg[2]_5 ;
  wire \p2_q_reg[2]_6 ;
  wire \p2_q_reg[3] ;
  wire \p2_q_reg[3]_0 ;
  wire \p2_q_reg[3]_1 ;
  wire \p2_q_reg[3]_10 ;
  wire \p2_q_reg[3]_2 ;
  wire \p2_q_reg[3]_3 ;
  wire [3:0]\p2_q_reg[3]_4 ;
  wire \p2_q_reg[3]_5 ;
  wire \p2_q_reg[3]_6 ;
  wire \p2_q_reg[3]_7 ;
  wire \p2_q_reg[3]_8 ;
  wire \p2_q_reg[3]_9 ;
  wire \p2_q_reg[4] ;
  wire \p2_q_reg[4]_0 ;
  wire \p2_q_reg[4]_1 ;
  wire \p2_q_reg[4]_2 ;
  wire \p2_q_reg[4]_3 ;
  wire \p2_q_reg[5] ;
  wire \p2_q_reg[5]_0 ;
  wire \p2_q_reg[6] ;
  wire \p2_q_reg[6]_0 ;
  wire \p2_q_reg[6]_1 ;
  wire \p2_q_reg[6]_2 ;
  wire \p2_q_reg[7] ;
  wire \p2_q_reg[7]_0 ;
  wire \p2_q_reg[7]_1 ;
  wire \p2_q_reg[7]_2 ;
  wire \p2_q_reg[7]_3 ;
  wire [0:0]p_0_in;
  wire [0:0]p_1_in;
  wire \pmem_addr_q_reg[2] ;
  wire [10:0]program_counter_q;
  wire [7:0]\program_counter_q_reg[7] ;
  wire \program_counter_q_reg[7]_0 ;
  wire \program_counter_q_reg[7]_1 ;
  wire \program_counter_q_reg[7]_2 ;
  wire \program_counter_q_reg[7]_3 ;
  wire \program_counter_q_reg[7]_4 ;
  wire \program_counter_q_reg[7]_5 ;
  wire \program_counter_q_reg[8] ;
  wire \program_counter_q_reg[8]_0 ;
  wire \program_counter_q_reg[9] ;
  wire \program_counter_q_reg[9]_0 ;
  wire psw_aux_carry_s;
  wire psw_bs_s;
  wire psw_carry_s;
  wire psw_f0_s;
  wire \psw_q_reg[0] ;
  wire \psw_q_reg[0]_0 ;
  wire \psw_q_reg[1] ;
  wire \psw_q_reg[1]_0 ;
  wire \psw_q_reg[2] ;
  wire \psw_q_reg[2]_0 ;
  wire \psw_q_reg[2]_1 ;
  wire \psw_q_reg[3] ;
  wire \psw_q_reg[3]_0 ;
  wire \psw_q_reg[3]_1 ;
  wire \psw_q_reg[3]_2 ;
  wire soundclk;
  wire sp_q;
  wire \sp_q[2]_i_2_n_0 ;
  wire \sp_q_reg[0] ;
  wire \sp_q_reg[0]_0 ;
  wire \sp_q_reg[0]_1 ;
  wire \sp_q_reg[0]_2 ;
  wire \sp_q_reg[1] ;
  wire \sp_q_reg[1]_0 ;
  wire \sp_q_reg[1]_1 ;
  wire \sp_q_reg[2] ;
  wire \sp_q_reg[2]_0 ;
  wire take_branch_q;
  wire take_branch_q_i_5_n_0;
  wire take_branch_q_reg;
  wire take_branch_q_reg_0;
  wire take_branch_q_reg_1;
  wire take_branch_q_reg_2;
  wire take_branch_q_reg_3;
  wire \temp_req_q_reg[2] ;
  wire \temp_req_q_reg[3] ;
  wire \temp_req_q_reg[6] ;
  wire timer_flag_q_reg_0;
  wire timer_int_enable_q_reg_0;
  wire timer_int_enable_q_reg_1;
  wire timer_overflow_q_reg_0;
  wire timer_overflow_q_reg_1;
  wire timer_overflow_q_reg_2;
  wire timer_overflow_q_reg_3;
  wire \use_xtal_div.xtal_q_reg[0] ;
  wire [0:0]\use_xtal_div.xtal_q_reg[0]_0 ;
  wire xtal3;
  wire [1:0]xtal_q;

  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_int_state_q[0]_i_1 
       (.I0(\FSM_onehot_int_state_q_reg_n_0_[2] ),
        .I1(int_state_q),
        .I2(\FSM_onehot_int_state_q_reg_n_0_[0] ),
        .O(\FSM_onehot_int_state_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_int_state_q[1]_i_1 
       (.I0(\FSM_onehot_int_state_q_reg_n_0_[0] ),
        .I1(int_state_q),
        .I2(\FSM_onehot_int_state_q_reg[1]_0 ),
        .O(\FSM_onehot_int_state_q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_int_state_q[2]_i_1 
       (.I0(\FSM_onehot_int_state_q_reg[1]_0 ),
        .I1(int_state_q),
        .I2(\FSM_onehot_int_state_q_reg_n_0_[2] ),
        .O(\FSM_onehot_int_state_q[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44404040)) 
    \FSM_onehot_int_state_q[2]_i_2 
       (.I0(xtal_q[0]),
        .I1(xtal_q[1]),
        .I2(\FSM_onehot_int_state_q[2]_i_3_n_0 ),
        .I3(\FSM_onehot_int_state_q_reg_n_0_[2] ),
        .I4(int_in_progress_q_i_2_n_0),
        .O(int_state_q));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFAAAAAA)) 
    \FSM_onehot_int_state_q[2]_i_3 
       (.I0(\FSM_onehot_int_state_q[2]_i_4_n_0 ),
        .I1(clk_second_cycle_s),
        .I2(int_q_reg_0),
        .I3(int_in_progress_q_reg_n_0),
        .I4(\FSM_onehot_int_state_q_reg_n_0_[0] ),
        .I5(\FSM_onehot_int_state_q[2]_i_2_0 ),
        .O(\FSM_onehot_int_state_q[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_int_state_q[2]_i_4 
       (.I0(timer_overflow_q_reg_3),
        .I1(timer_overflow_q_reg_2),
        .I2(\FSM_onehot_int_state_q_reg[1]_0 ),
        .O(\FSM_onehot_int_state_q[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "idle:001,pending:010,int:100," *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_int_state_q_reg[0] 
       (.C(soundclk),
        .CE(1'b1),
        .D(\FSM_onehot_int_state_q[0]_i_1_n_0 ),
        .PRE(SR),
        .Q(\FSM_onehot_int_state_q_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "idle:001,pending:010,int:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_int_state_q_reg[1] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\FSM_onehot_int_state_q[1]_i_1_n_0 ),
        .Q(\FSM_onehot_int_state_q_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "idle:001,pending:010,int:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_int_state_q_reg[2] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\FSM_onehot_int_state_q[2]_i_1_n_0 ),
        .Q(\FSM_onehot_int_state_q_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \accu_shadow_q[0]_i_1 
       (.I0(\accu_shadow_q_reg[7] [0]),
        .I1(\accu_shadow_q_reg[2] ),
        .I2(\outreg_reg[0] ),
        .O(\accumulator_q_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \accu_shadow_q[1]_i_1 
       (.I0(\accu_shadow_q_reg[7] [1]),
        .I1(\accu_shadow_q_reg[2] ),
        .I2(\outreg_reg[1] ),
        .O(\accumulator_q_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \accu_shadow_q[2]_i_1 
       (.I0(\accu_shadow_q_reg[7] [2]),
        .I1(\accu_shadow_q_reg[2] ),
        .I2(\outreg_reg[2] ),
        .O(\accumulator_q_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \accu_shadow_q[3]_i_1 
       (.I0(\accu_shadow_q_reg[7] [3]),
        .I1(\accu_shadow_q_reg[2] ),
        .I2(\outreg_reg[3] ),
        .O(\accumulator_q_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \accu_shadow_q[4]_i_1 
       (.I0(\accu_shadow_q_reg[7] [4]),
        .I1(\accu_shadow_q_reg[2] ),
        .I2(\outreg_reg[4] ),
        .O(\accumulator_q_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \accu_shadow_q[5]_i_1 
       (.I0(\accu_shadow_q_reg[7] [5]),
        .I1(\accu_shadow_q_reg[2] ),
        .I2(\outreg_reg[5] ),
        .O(\accumulator_q_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \accu_shadow_q[6]_i_1 
       (.I0(\accu_shadow_q_reg[7] [6]),
        .I1(\accu_shadow_q_reg[2] ),
        .I2(\outreg_reg[6] ),
        .O(\accumulator_q_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \accu_shadow_q[7]_i_2 
       (.I0(\accu_shadow_q_reg[7] [7]),
        .I1(\accu_shadow_q_reg[2] ),
        .I2(\outreg_reg[7] ),
        .O(\accumulator_q_reg[7] [7]));
  FDCE ale_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(ale),
        .Q(ale_q));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \counter_q[0]_i_1 
       (.I0(\outreg_reg[0] ),
        .I1(\counter_q_reg[0] ),
        .I2(\counter_q_reg[6]_0 [0]),
        .O(\counter_q_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \counter_q[1]_i_1 
       (.I0(\outreg_reg[1] ),
        .I1(\counter_q_reg[0] ),
        .I2(\counter_q_reg[6]_0 [0]),
        .I3(\counter_q_reg[6]_0 [1]),
        .O(\counter_q_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \counter_q[4]_i_1 
       (.I0(\outreg_reg[4] ),
        .I1(\counter_q_reg[0] ),
        .I2(\counter_q_reg[6]_0 [2]),
        .I3(\counter_q_reg[4] ),
        .O(\counter_q_reg[6] [2]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \counter_q[5]_i_1 
       (.I0(\outreg_reg[5] ),
        .I1(\counter_q_reg[0] ),
        .I2(\counter_q_reg[6]_0 [3]),
        .I3(\counter_q_reg[5] ),
        .O(\counter_q_reg[6] [3]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \counter_q[6]_i_1 
       (.I0(\outreg_reg[6] ),
        .I1(\counter_q_reg[0] ),
        .I2(\counter_q_reg[6]_0 [4]),
        .I3(\counter_q_reg[6]_1 ),
        .O(\counter_q_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dmem_addr_q[0]_i_1 
       (.I0(\dmem_addr_q_reg[4] ),
        .I1(\dmem_addr_q_reg[4]_0 ),
        .I2(\outreg_reg[0] ),
        .O(\dmem_addr_q_reg[5] [0]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \dmem_addr_q[1]_i_1 
       (.I0(\dmem_addr_q_reg[4]_0 ),
        .I1(\outreg_reg[1] ),
        .I2(\dmem_addr_q_reg[5]_0 [1]),
        .I3(\dmem_addr_q_reg[2]_0 ),
        .I4(\outreg_reg[0] ),
        .I5(\dmem_addr_q_reg[2] ),
        .O(\dmem_addr_q_reg[5] [1]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \dmem_addr_q[2]_i_1 
       (.I0(\dmem_addr_q_reg[2] ),
        .I1(\outreg_reg[1] ),
        .I2(\dmem_addr_q_reg[5]_0 [2]),
        .I3(\dmem_addr_q_reg[2]_0 ),
        .I4(\outreg_reg[2] ),
        .I5(\dmem_addr_q_reg[4]_0 ),
        .O(\dmem_addr_q_reg[5] [2]));
  LUT5 #(
    .INIT(32'hFFFF50C0)) 
    \dmem_addr_q[3]_i_1 
       (.I0(\outreg_reg[2] ),
        .I1(\outreg_reg[3] ),
        .I2(\dmem_addr_q_reg[3]_0 ),
        .I3(\dmem_addr_q_reg[3] ),
        .I4(\dmem_addr_q_reg[3]_1 ),
        .O(\dmem_addr_q_reg[5] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dmem_addr_q[4]_i_1 
       (.I0(\dmem_addr_q_reg[5]_0 [4]),
        .I1(psw_bs_s),
        .I2(\dmem_addr_q_reg[4] ),
        .I3(\outreg_reg[2] ),
        .I4(\dmem_addr_q_reg[4]_0 ),
        .I5(\outreg_reg[4] ),
        .O(\dmem_addr_q_reg[5] [4]));
  LUT4 #(
    .INIT(16'h3808)) 
    \dmem_addr_q[5]_i_2 
       (.I0(\dmem_addr_q_reg[5]_0 [5]),
        .I1(\dmem_addr_q_reg[3] ),
        .I2(\dmem_addr_q_reg[3]_0 ),
        .I3(\outreg_reg[5] ),
        .O(\dmem_addr_q_reg[5] [5]));
  LUT6 #(
    .INIT(64'hF6540058005CF71C)) 
    g0_b0__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\opc_opcode_q_reg[0] ));
  LUT6 #(
    .INIT(64'h00540010005C0058)) 
    g1_b0__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\opc_opcode_q_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFF5F0018F75FF75B)) 
    g2_b0__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\opc_opcode_q_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0054FF58001C0050)) 
    g3_b0__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\opc_opcode_q_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    int_enable_q_i_2
       (.I0(int_enable_q_reg_2[1]),
        .I1(int_enable_q_reg_2[4]),
        .I2(int_enable_q_reg_2[3]),
        .I3(int_enable_q_reg_2[2]),
        .I4(int_enable_q_reg_2[0]),
        .I5(int_enable_q_reg_2[5]),
        .O(\mnemonic_q_reg[1]_0 ));
  FDCE int_enable_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(int_enable_q_reg_1),
        .Q(int_enable_q_reg_0));
  LUT6 #(
    .INIT(64'h7777777722202020)) 
    int_in_progress_q_i_1
       (.I0(xtal3),
        .I1(int_in_progress_q_i_2_n_0),
        .I2(timer_overflow_q_reg_0),
        .I3(int_enable_q_reg_0),
        .I4(int_q_reg_n_0),
        .I5(int_in_progress_q_reg_n_0),
        .O(int_in_progress_q_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    int_in_progress_q_i_2
       (.I0(int_in_progress_q_reg_0),
        .I1(int_enable_q_reg_2[1]),
        .I2(int_enable_q_reg_2[2]),
        .I3(int_enable_q_reg_2[0]),
        .I4(int_enable_q_reg_2[5]),
        .I5(int_enable_q_reg_2[4]),
        .O(int_in_progress_q_i_2_n_0));
  FDCE int_in_progress_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(int_in_progress_q_i_1_n_0),
        .Q(int_in_progress_q_reg_n_0));
  LUT6 #(
    .INIT(64'hDFFFDFDF10001010)) 
    int_q_i_1
       (.I0(int_q_reg_1),
        .I1(ale),
        .I2(ale_q),
        .I3(clk_second_cycle_s),
        .I4(int_q_reg_0),
        .I5(int_q_reg_n_0),
        .O(int_q_i_1_n_0));
  FDCE int_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(int_q_i_1_n_0),
        .Q(int_q_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFF8FFF00008000)) 
    int_type_q_i_1
       (.I0(int_q_reg_n_0),
        .I1(int_enable_q_reg_0),
        .I2(int_in_progress_q),
        .I3(xtal3),
        .I4(int_in_progress_q_reg_n_0),
        .I5(int_type_q),
        .O(int_type_q_i_1_n_0));
  LUT4 #(
    .INIT(16'h00F8)) 
    int_type_q_i_2
       (.I0(int_q_reg_n_0),
        .I1(int_enable_q_reg_0),
        .I2(timer_overflow_q_reg_0),
        .I3(int_in_progress_q_i_2_n_0),
        .O(int_in_progress_q));
  FDCE int_type_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(int_type_q_i_1_n_0),
        .Q(int_type_q));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    mem_reg_0_63_0_0_i_2__0
       (.I0(\dmem_addr_q_reg[4] ),
        .I1(\dmem_addr_q_reg[4]_0 ),
        .I2(\outreg_reg[0] ),
        .I3(\outreg_reg[7]_0 ),
        .I4(\dmem_addr_q_reg[5]_0 [0]),
        .O(dmem_addr[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_3__0
       (.I0(\dmem_addr_q_reg[5] [1]),
        .I1(\outreg_reg[7]_0 ),
        .I2(\dmem_addr_q_reg[5]_0 [1]),
        .O(dmem_addr[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_4__0
       (.I0(\dmem_addr_q_reg[5] [2]),
        .I1(\outreg_reg[7]_0 ),
        .I2(\dmem_addr_q_reg[5]_0 [2]),
        .O(dmem_addr[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_5__0
       (.I0(\dmem_addr_q_reg[5] [3]),
        .I1(\outreg_reg[7]_0 ),
        .I2(\dmem_addr_q_reg[5]_0 [3]),
        .O(dmem_addr[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_6__0
       (.I0(\dmem_addr_q_reg[5] [4]),
        .I1(\outreg_reg[7]_0 ),
        .I2(\dmem_addr_q_reg[5]_0 [4]),
        .O(dmem_addr[4]));
  LUT5 #(
    .INIT(32'h3808AAAA)) 
    mem_reg_0_63_0_0_i_7__0
       (.I0(\dmem_addr_q_reg[5]_0 [5]),
        .I1(\dmem_addr_q_reg[3] ),
        .I2(\dmem_addr_q_reg[3]_0 ),
        .I3(\outreg_reg[5] ),
        .I4(\outreg_reg[7]_0 ),
        .O(dmem_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \opc_opcode_q_rep[2]_i_1 
       (.I0(\outreg_reg[2] ),
        .I1(\opc_opcode_q_reg[4] ),
        .O(\outreg_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \opc_opcode_q_rep[4]_i_1 
       (.I0(\outreg_reg[4] ),
        .I1(\opc_opcode_q_reg[4] ),
        .O(\outreg_reg[4]_0 [1]));
  LUT5 #(
    .INIT(32'h000000A8)) 
    \p1_q[0]_i_1 
       (.I0(\p2_q_reg[0] ),
        .I1(\p2_q_reg[2]_2 ),
        .I2(outreg[0]),
        .I3(\p1_q[0]_i_3_n_0 ),
        .I4(\p1_q[0]_i_4_n_0 ),
        .O(\outreg_reg[0] ));
  LUT6 #(
    .INIT(64'hF5F5F503555555FF)) 
    \p1_q[0]_i_10 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(\FSM_onehot_int_state_q_reg[1]_0 ),
        .I3(\p2_q_reg[2] [0]),
        .I4(\p2_q_reg[2] [2]),
        .I5(\p1_q[1]_i_4_0 ),
        .O(\p1_q[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF1F1FFF1)) 
    \p1_q[0]_i_3 
       (.I0(\p2_q_reg[0]_2 ),
        .I1(\p2_q_reg[3]_4 [0]),
        .I2(\p2_q_reg[0]_3 ),
        .I3(\FSM_onehot_int_state_q_reg[1]_1 ),
        .I4(\p2_q_reg[0]_4 ),
        .O(\p1_q[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000EEE0F0F)) 
    \p1_q[0]_i_4 
       (.I0(\p1_q[0]_i_10_n_0 ),
        .I1(\p2_q_reg[1]_0 ),
        .I2(\p2_q_reg[0]_0 ),
        .I3(\p2_q_reg[0]_1 ),
        .I4(\p2_q_reg[2]_0 ),
        .I5(\p1_q[7]_i_7_n_0 ),
        .O(\p1_q[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00A800A800A80000)) 
    \p1_q[1]_i_1 
       (.I0(\p2_q_reg[1] ),
        .I1(\p2_q_reg[2]_2 ),
        .I2(outreg[1]),
        .I3(\p1_q[1]_i_3_n_0 ),
        .I4(\p1_q[7]_i_7_n_0 ),
        .I5(\p1_q[1]_i_4_n_0 ),
        .O(\outreg_reg[1] ));
  LUT6 #(
    .INIT(64'h2A2A2AC000000000)) 
    \p1_q[1]_i_10 
       (.I0(Q[6]),
        .I1(\p1_q[1]_i_4_0 ),
        .I2(\FSM_onehot_int_state_q_reg[1]_0 ),
        .I3(\p2_q_reg[2] [2]),
        .I4(\p2_q_reg[2] [0]),
        .I5(\p2_q_reg[2]_0 ),
        .O(\p1_q[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF1F1FFF1)) 
    \p1_q[1]_i_3 
       (.I0(\p2_q_reg[0]_2 ),
        .I1(\p2_q_reg[3]_4 [1]),
        .I2(\p2_q_reg[1]_1 ),
        .I3(\FSM_onehot_int_state_q_reg[1]_1 ),
        .I4(\p2_q_reg[1]_2 ),
        .O(\p1_q[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFCB8B8B8FFB8B8B8)) 
    \p1_q[1]_i_4 
       (.I0(\p2_q_reg[1]_4 ),
        .I1(\p2_q_reg[1]_0 ),
        .I2(\p1_q[1]_i_10_n_0 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\p2_q_reg[1]_3 ),
        .O(\p1_q[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00A800A800A80000)) 
    \p1_q[2]_i_1 
       (.I0(\p2_q_reg[2]_1 ),
        .I1(\p2_q_reg[2]_2 ),
        .I2(outreg[2]),
        .I3(\p1_q[2]_i_3_n_0 ),
        .I4(\p1_q[7]_i_7_n_0 ),
        .I5(\p1_q[2]_i_4_n_0 ),
        .O(\outreg_reg[2] ));
  LUT6 #(
    .INIT(64'h0100001000000000)) 
    \p1_q[2]_i_12 
       (.I0(\p1_q[2]_i_4_0 ),
        .I1(int_enable_q_reg_2[1]),
        .I2(int_enable_q_reg_2[0]),
        .I3(int_enable_q_reg_2[3]),
        .I4(int_enable_q_reg_2[5]),
        .I5(\FSM_onehot_int_state_q_reg[1]_0 ),
        .O(\p1_q[2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hF1F1FFF1)) 
    \p1_q[2]_i_3 
       (.I0(\p2_q_reg[0]_2 ),
        .I1(\p2_q_reg[3]_4 [2]),
        .I2(\p2_q_reg[2]_5 ),
        .I3(\FSM_onehot_int_state_q_reg[1]_1 ),
        .I4(\p2_q_reg[2]_6 ),
        .O(\p1_q[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888A88888888888)) 
    \p1_q[2]_i_4 
       (.I0(\p2_q_reg[2]_3 ),
        .I1(\p2_q_reg[2]_4 ),
        .I2(\p2_q_reg[2] [2]),
        .I3(\p2_q_reg[2]_0 ),
        .I4(\p1_q[2]_i_12_n_0 ),
        .I5(Q[7]),
        .O(\p1_q[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00A800A8000000A8)) 
    \p1_q[3]_i_1 
       (.I0(\p2_q_reg[3] ),
        .I1(\p2_q_reg[2]_2 ),
        .I2(outreg[3]),
        .I3(\p1_q[3]_i_3_n_0 ),
        .I4(\p1_q[3]_i_4_n_0 ),
        .I5(\p1_q[7]_i_7_n_0 ),
        .O(\outreg_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F8FFF8F)) 
    \p1_q[3]_i_12 
       (.I0(\FSM_onehot_int_state_q_reg[1]_0 ),
        .I1(\p1_q[1]_i_4_0 ),
        .I2(mb_q),
        .I3(int_in_progress_q_reg_n_0),
        .I4(\FSM_onehot_int_state_q_reg_n_0_[0] ),
        .I5(\p2_q_reg[1]_0 ),
        .O(\p1_q[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFF1FFF1FFFFFFF1)) 
    \p1_q[3]_i_3 
       (.I0(\p2_q_reg[0]_2 ),
        .I1(\p2_q_reg[3]_4 [3]),
        .I2(\p2_q_reg[3]_5 ),
        .I3(\p2_q_reg[3]_6 ),
        .I4(\FSM_onehot_int_state_q_reg[1]_1 ),
        .I5(\p2_q_reg[3]_7 ),
        .O(\p1_q[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00BB0BBBBBBB0BBB)) 
    \p1_q[3]_i_4 
       (.I0(\p1_q[3]_i_12_n_0 ),
        .I1(\p2_q_reg[1]_3 ),
        .I2(\p2_q_reg[3]_8 ),
        .I3(\p2_q_reg[1]_0 ),
        .I4(\p2_q_reg[3]_9 ),
        .I5(\p2_q_reg[3]_10 ),
        .O(\p1_q[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E0E0E000)) 
    \p1_q[4]_i_1 
       (.I0(\p2_q_reg[4]_0 ),
        .I1(\p2_q_reg[4] ),
        .I2(\p1_q[7]_i_7_n_0 ),
        .I3(\p2_q_reg[2]_2 ),
        .I4(outreg[4]),
        .I5(\p1_q[4]_i_3_n_0 ),
        .O(\outreg_reg[4] ));
  LUT6 #(
    .INIT(64'hFFABFFABFFFFFFAB)) 
    \p1_q[4]_i_3 
       (.I0(\p2_q_reg[4]_1 ),
        .I1(\p2_q_reg[7]_0 ),
        .I2(dac_out[0]),
        .I3(\p2_q_reg[4]_2 ),
        .I4(\FSM_onehot_int_state_q_reg[1]_1 ),
        .I5(\p2_q_reg[4]_3 ),
        .O(\p1_q[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E0E0E000)) 
    \p1_q[5]_i_1 
       (.I0(\p2_q_reg[5] ),
        .I1(\p2_q_reg[4] ),
        .I2(\p1_q[7]_i_7_n_0 ),
        .I3(\p2_q_reg[2]_2 ),
        .I4(outreg[5]),
        .I5(\p2_q_reg[5]_0 ),
        .O(\outreg_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000E0E0E000)) 
    \p1_q[6]_i_1 
       (.I0(\p2_q_reg[6] ),
        .I1(\p2_q_reg[4] ),
        .I2(\p1_q[7]_i_7_n_0 ),
        .I3(\p2_q_reg[2]_2 ),
        .I4(outreg[6]),
        .I5(\p1_q[6]_i_4_n_0 ),
        .O(\outreg_reg[6] ));
  LUT6 #(
    .INIT(64'hFFABFFABFFFFFFAB)) 
    \p1_q[6]_i_4 
       (.I0(\p2_q_reg[6]_0 ),
        .I1(\p2_q_reg[7]_0 ),
        .I2(dac_out[1]),
        .I3(\p2_q_reg[6]_1 ),
        .I4(\FSM_onehot_int_state_q_reg[1]_1 ),
        .I5(\p2_q_reg[6]_2 ),
        .O(\p1_q[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00008880)) 
    \p1_q[7]_i_2 
       (.I0(\p2_q_reg[7] ),
        .I1(\p1_q[7]_i_7_n_0 ),
        .I2(\p2_q_reg[2]_2 ),
        .I3(outreg[7]),
        .I4(\p1_q[7]_i_9_n_0 ),
        .O(\outreg_reg[7] ));
  LUT6 #(
    .INIT(64'hF0FFF0F040404040)) 
    \p1_q[7]_i_20 
       (.I0(\p1_q[7]_i_7_0 ),
        .I1(\FSM_onehot_int_state_q_reg[1]_0 ),
        .I2(timer_overflow_q_reg_2),
        .I3(int_enable_q_reg_2[0]),
        .I4(\p1_q[7]_i_7_1 ),
        .I5(\program_counter_q_reg[7]_2 ),
        .O(\p1_q[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000045)) 
    \p1_q[7]_i_29 
       (.I0(\FSM_onehot_int_state_q_reg[1]_0 ),
        .I1(\p1_q[5]_i_10 ),
        .I2(clk_second_cycle_s),
        .I3(\p2_q_reg[2] [1]),
        .I4(\p1_q[5]_i_10_0 ),
        .I5(\p1_q[5]_i_10_1 ),
        .O(\FSM_onehot_int_state_q_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h00EF00EF000000EF)) 
    \p1_q[7]_i_7 
       (.I0(\p2_q_reg[1]_0 ),
        .I1(\p2_q_reg[3]_0 ),
        .I2(\p2_q_reg[3]_1 ),
        .I3(\p1_q[7]_i_20_n_0 ),
        .I4(\p2_q_reg[3]_2 ),
        .I5(\p2_q_reg[3]_3 ),
        .O(\p1_q[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFABFFABFFFFFFAB)) 
    \p1_q[7]_i_9 
       (.I0(\p2_q_reg[7]_1 ),
        .I1(\p2_q_reg[7]_0 ),
        .I2(dac_out[2]),
        .I3(\p2_q_reg[7]_2 ),
        .I4(\FSM_onehot_int_state_q_reg[1]_1 ),
        .I5(\p2_q_reg[7]_3 ),
        .O(\p1_q[7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmem_addr_q[0]_i_1 
       (.I0(program_counter_q[0]),
        .I1(\pmem_addr_q_reg[2] ),
        .I2(\outreg_reg[0] ),
        .O(\program_counter_q_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmem_addr_q[1]_i_1 
       (.I0(program_counter_q[1]),
        .I1(\pmem_addr_q_reg[2] ),
        .I2(\outreg_reg[1] ),
        .O(\program_counter_q_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmem_addr_q[2]_i_1 
       (.I0(program_counter_q[2]),
        .I1(\pmem_addr_q_reg[2] ),
        .I2(\outreg_reg[2] ),
        .O(\program_counter_q_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmem_addr_q[3]_i_1 
       (.I0(program_counter_q[3]),
        .I1(\pmem_addr_q_reg[2] ),
        .I2(\outreg_reg[3] ),
        .O(\program_counter_q_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmem_addr_q[4]_i_1 
       (.I0(program_counter_q[4]),
        .I1(\pmem_addr_q_reg[2] ),
        .I2(\outreg_reg[4] ),
        .O(\program_counter_q_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmem_addr_q[5]_i_1 
       (.I0(program_counter_q[5]),
        .I1(\pmem_addr_q_reg[2] ),
        .I2(\outreg_reg[5] ),
        .O(\program_counter_q_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmem_addr_q[6]_i_1 
       (.I0(program_counter_q[6]),
        .I1(\pmem_addr_q_reg[2] ),
        .I2(\outreg_reg[6] ),
        .O(\program_counter_q_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmem_addr_q[7]_i_1 
       (.I0(program_counter_q[7]),
        .I1(\pmem_addr_q_reg[2] ),
        .I2(\outreg_reg[7] ),
        .O(\program_counter_q_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \program_counter_q[0]_i_1 
       (.I0(program_counter_q[0]),
        .I1(\program_counter_q_reg[7]_1 ),
        .I2(\outreg_reg[0] ),
        .O(p_1_in));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \program_counter_q[11]_i_1 
       (.I0(\outreg_reg[3] ),
        .I1(\program_counter_q_reg[7]_0 ),
        .I2(xtal_q[0]),
        .I3(xtal_q[1]),
        .I4(program_counter_q[10]),
        .O(\use_xtal_div.xtal_q_reg[0] ));
  LUT5 #(
    .INIT(32'h00044444)) 
    \program_counter_q[7]_i_1 
       (.I0(xtal_q[0]),
        .I1(xtal_q[1]),
        .I2(\program_counter_q_reg[7]_0 ),
        .I3(branch_taken_q_reg),
        .I4(\program_counter_q_reg[7]_1 ),
        .O(\use_xtal_div.xtal_q_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFF00FFEFFFEFFFEF)) 
    \program_counter_q[7]_i_4 
       (.I0(\program_counter_q_reg[7]_3 ),
        .I1(\program_counter_q_reg[7]_4 ),
        .I2(\program_counter_q_reg[7]_2 ),
        .I3(\FSM_onehot_int_state_q_reg[1]_0 ),
        .I4(\program_counter_q_reg[7]_5 ),
        .I5(timer_overflow_q_reg_2),
        .O(branch_taken_q_reg));
  LUT5 #(
    .INIT(32'h8BFFB800)) 
    \program_counter_q[8]_i_1 
       (.I0(\outreg_reg[0] ),
        .I1(\program_counter_q_reg[7]_0 ),
        .I2(\program_counter_q_reg[8]_0 ),
        .I3(p_0_in),
        .I4(program_counter_q[8]),
        .O(\program_counter_q_reg[8] ));
  LUT5 #(
    .INIT(32'h8BFFB800)) 
    \program_counter_q[9]_i_1 
       (.I0(\outreg_reg[1] ),
        .I1(\program_counter_q_reg[7]_0 ),
        .I2(\program_counter_q_reg[9]_0 ),
        .I3(p_0_in),
        .I4(program_counter_q[9]),
        .O(\program_counter_q_reg[9] ));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \psw_q[0]_i_1 
       (.I0(\psw_q_reg[3]_0 ),
        .I1(\outreg_reg[4] ),
        .I2(xtal3),
        .I3(\psw_q_reg[0]_0 ),
        .I4(\psw_q_reg[3]_1 ),
        .I5(psw_bs_s),
        .O(\psw_q_reg[0] ));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \psw_q[1]_i_1 
       (.I0(\psw_q_reg[3]_0 ),
        .I1(\outreg_reg[5] ),
        .I2(xtal3),
        .I3(\psw_q_reg[1]_0 ),
        .I4(\psw_q_reg[3]_1 ),
        .I5(psw_f0_s),
        .O(\psw_q_reg[1] ));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \psw_q[2]_i_1 
       (.I0(\psw_q_reg[2]_0 ),
        .I1(\outreg_reg[6] ),
        .I2(xtal3),
        .I3(\psw_q_reg[2]_1 ),
        .I4(\psw_q_reg[3]_1 ),
        .I5(psw_aux_carry_s),
        .O(\psw_q_reg[2] ));
  LUT6 #(
    .INIT(64'hFFAFCFCF00A0C0C0)) 
    \psw_q[3]_i_1 
       (.I0(\outreg_reg[7] ),
        .I1(\psw_q_reg[3]_0 ),
        .I2(xtal3),
        .I3(\psw_q_reg[3]_1 ),
        .I4(\psw_q_reg[3]_2 ),
        .I5(psw_carry_s),
        .O(\psw_q_reg[3] ));
  LUT5 #(
    .INIT(32'h02FFFE00)) 
    \sp_q[0]_i_1 
       (.I0(\outreg_reg[0] ),
        .I1(\sp_q_reg[0]_2 ),
        .I2(\sp_q_reg[1]_0 ),
        .I3(sp_q),
        .I4(\sp_q_reg[0]_1 ),
        .O(\sp_q_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h808DFFFF08D80000)) 
    \sp_q[1]_i_1 
       (.I0(\sp_q_reg[1] ),
        .I1(\outreg_reg[1] ),
        .I2(\sp_q_reg[0]_1 ),
        .I3(\sp_q_reg[1]_0 ),
        .I4(sp_q),
        .I5(\sp_q_reg[1]_1 ),
        .O(\sp_q_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sp_q[2]_i_1 
       (.I0(\sp_q[2]_i_2_n_0 ),
        .I1(sp_q),
        .I2(\sp_q_reg[2]_0 ),
        .O(\sp_q_reg[2] ));
  LUT6 #(
    .INIT(64'hEA45EF40EF4045EA)) 
    \sp_q[2]_i_2 
       (.I0(\sp_q_reg[1]_0 ),
        .I1(\outreg_reg[2] ),
        .I2(\sp_q_reg[1] ),
        .I3(\sp_q_reg[2]_0 ),
        .I4(\sp_q_reg[0]_1 ),
        .I5(\sp_q_reg[1]_1 ),
        .O(\sp_q[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF54FFFFFF540000)) 
    take_branch_q_i_1
       (.I0(take_branch_q_reg_0),
        .I1(take_branch_q_reg_1),
        .I2(take_branch_q_reg_2),
        .I3(take_branch_q_i_5_n_0),
        .I4(take_branch_q),
        .I5(cnd_take_branch_s),
        .O(take_branch_q_reg));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    take_branch_q_i_5
       (.I0(cnd_tf_s),
        .I1(take_branch_q_reg_3),
        .I2(int_enable_q_reg_2[4]),
        .I3(int_enable_q_reg_2[0]),
        .I4(int_enable_q_reg_2[2]),
        .I5(int_enable_q_reg_2[1]),
        .O(take_branch_q_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_req_q[0]_i_1 
       (.I0(\temp_req_q_reg[3] ),
        .I1(\outreg_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \temp_req_q[1]_i_1 
       (.I0(\outreg_reg[1] ),
        .I1(\temp_req_q_reg[2] ),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_req_q[2]_i_1 
       (.I0(\outreg_reg[2] ),
        .I1(\temp_req_q_reg[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_req_q[3]_i_1 
       (.I0(\temp_req_q_reg[3] ),
        .I1(\outreg_reg[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_req_q[4]_i_1 
       (.I0(\temp_req_q_reg[3] ),
        .I1(\outreg_reg[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \temp_req_q[5]_i_1 
       (.I0(\temp_req_q_reg[6] ),
        .I1(\outreg_reg[5] ),
        .I2(\temp_req_q_reg[2] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \temp_req_q[6]_i_1 
       (.I0(\temp_req_q_reg[6] ),
        .I1(\outreg_reg[6] ),
        .I2(\temp_req_q_reg[2] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_req_q[7]_i_2 
       (.I0(\temp_req_q_reg[3] ),
        .I1(\outreg_reg[7] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    timer_flag_q_i_3
       (.I0(int_enable_q_reg_2[1]),
        .I1(int_enable_q_reg_2[2]),
        .I2(int_enable_q_reg_2[0]),
        .I3(int_enable_q_reg_2[4]),
        .I4(int_enable_q_reg_2[3]),
        .I5(int_enable_q_reg_2[5]),
        .O(\mnemonic_q_reg[1] ));
  FDCE timer_flag_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(timer_flag_q_reg_0),
        .Q(cnd_tf_s));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    timer_int_enable_q_i_3
       (.I0(int_enable_q_reg_2[3]),
        .I1(int_enable_q_reg_2[1]),
        .I2(int_enable_q_reg_2[4]),
        .I3(int_enable_q_reg_2[2]),
        .I4(int_enable_q_reg_2[5]),
        .I5(int_enable_q_reg_2[0]),
        .O(\mnemonic_q_reg[3] ));
  FDCE timer_int_enable_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(timer_int_enable_q_reg_1),
        .Q(timer_int_enable_q_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h4000FFFF)) 
    timer_overflow_q_i_2
       (.I0(int_type_q),
        .I1(timer_overflow_q_reg_3),
        .I2(timer_overflow_q_reg_2),
        .I3(\FSM_onehot_int_state_q_reg[1]_0 ),
        .I4(timer_int_enable_q_reg_0),
        .O(int_type_q_reg_0));
  FDCE timer_overflow_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(timer_overflow_q_reg_1),
        .Q(timer_overflow_q_reg_0));
endmodule

(* ORIG_REF_NAME = "t48_p1" *) 
module dkong_dkong_system_wrapper_0_0_t48_p1
   (\p1_q_reg[3]_0 ,
    dac_out,
    \p1_q[3]_i_3 ,
    E,
    \p1_q_reg[7]_0 ,
    soundclk,
    SR);
  output \p1_q_reg[3]_0 ;
  output [7:0]dac_out;
  input \p1_q[3]_i_3 ;
  input [0:0]E;
  input [7:0]\p1_q_reg[7]_0 ;
  input soundclk;
  input [0:0]SR;

  wire [0:0]E;
  wire [0:0]SR;
  wire [7:0]dac_out;
  wire \p1_q[3]_i_3 ;
  wire \p1_q_reg[3]_0 ;
  wire [7:0]\p1_q_reg[7]_0 ;
  wire soundclk;

  LUT2 #(
    .INIT(4'h1)) 
    \p1_q[3]_i_10 
       (.I0(dac_out[3]),
        .I1(\p1_q[3]_i_3 ),
        .O(\p1_q_reg[3]_0 ));
  FDPE \p1_q_reg[0] 
       (.C(soundclk),
        .CE(E),
        .D(\p1_q_reg[7]_0 [0]),
        .PRE(SR),
        .Q(dac_out[0]));
  FDPE \p1_q_reg[1] 
       (.C(soundclk),
        .CE(E),
        .D(\p1_q_reg[7]_0 [1]),
        .PRE(SR),
        .Q(dac_out[1]));
  FDPE \p1_q_reg[2] 
       (.C(soundclk),
        .CE(E),
        .D(\p1_q_reg[7]_0 [2]),
        .PRE(SR),
        .Q(dac_out[2]));
  FDPE \p1_q_reg[3] 
       (.C(soundclk),
        .CE(E),
        .D(\p1_q_reg[7]_0 [3]),
        .PRE(SR),
        .Q(dac_out[3]));
  FDPE \p1_q_reg[4] 
       (.C(soundclk),
        .CE(E),
        .D(\p1_q_reg[7]_0 [4]),
        .PRE(SR),
        .Q(dac_out[4]));
  FDPE \p1_q_reg[5] 
       (.C(soundclk),
        .CE(E),
        .D(\p1_q_reg[7]_0 [5]),
        .PRE(SR),
        .Q(dac_out[5]));
  FDPE \p1_q_reg[6] 
       (.C(soundclk),
        .CE(E),
        .D(\p1_q_reg[7]_0 [6]),
        .PRE(SR),
        .Q(dac_out[6]));
  FDPE \p1_q_reg[7] 
       (.C(soundclk),
        .CE(E),
        .D(\p1_q_reg[7]_0 [7]),
        .PRE(SR),
        .Q(dac_out[7]));
endmodule

(* ORIG_REF_NAME = "t48_p2" *) 
module dkong_dkong_system_wrapper_0_0_t48_p2
   (Q,
    dac_mute,
    pb_out,
    D,
    addra,
    \p2_o_reg[0]_0 ,
    \p2_o_reg[2]_0 ,
    E,
    \p2_q_reg[7]_0 ,
    soundclk,
    SR);
  output [7:0]Q;
  output dac_mute;
  output [0:0]pb_out;
  output [0:0]D;
  output [2:0]addra;
  input \p2_o_reg[0]_0 ;
  input [2:0]\p2_o_reg[2]_0 ;
  input [1:0]E;
  input [7:0]\p2_q_reg[7]_0 ;
  input soundclk;
  input [0:0]SR;

  wire [0:0]D;
  wire [1:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [2:0]addra;
  wire dac_mute;
  wire \p2_o[0]_i_1_n_0 ;
  wire \p2_o[1]_i_1_n_0 ;
  wire \p2_o[2]_i_1_n_0 ;
  wire \p2_o_reg[0]_0 ;
  wire [2:0]\p2_o_reg[2]_0 ;
  wire [7:0]\p2_q_reg[7]_0 ;
  wire [0:0]pb_out;
  wire soundclk;

  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p2_o[0]_i_1 
       (.I0(Q[0]),
        .I1(\p2_o_reg[0]_0 ),
        .I2(\p2_o_reg[2]_0 [0]),
        .O(\p2_o[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p2_o[1]_i_1 
       (.I0(Q[1]),
        .I1(\p2_o_reg[0]_0 ),
        .I2(\p2_o_reg[2]_0 [1]),
        .O(\p2_o[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p2_o[2]_i_1 
       (.I0(Q[2]),
        .I1(\p2_o_reg[0]_0 ),
        .I2(\p2_o_reg[2]_0 [2]),
        .O(\p2_o[2]_i_1_n_0 ));
  FDPE \p2_o_reg[0] 
       (.C(soundclk),
        .CE(1'b1),
        .D(\p2_o[0]_i_1_n_0 ),
        .PRE(SR),
        .Q(addra[0]));
  FDPE \p2_o_reg[1] 
       (.C(soundclk),
        .CE(1'b1),
        .D(\p2_o[1]_i_1_n_0 ),
        .PRE(SR),
        .Q(addra[1]));
  FDPE \p2_o_reg[2] 
       (.C(soundclk),
        .CE(1'b1),
        .D(\p2_o[2]_i_1_n_0 ),
        .PRE(SR),
        .Q(addra[2]));
  FDPE \p2_o_reg[4] 
       (.C(soundclk),
        .CE(1'b1),
        .D(Q[4]),
        .PRE(SR),
        .Q(D));
  FDPE \p2_o_reg[6] 
       (.C(soundclk),
        .CE(1'b1),
        .D(Q[6]),
        .PRE(SR),
        .Q(pb_out));
  FDPE \p2_o_reg[7] 
       (.C(soundclk),
        .CE(1'b1),
        .D(Q[7]),
        .PRE(SR),
        .Q(dac_mute));
  FDPE \p2_q_reg[0] 
       (.C(soundclk),
        .CE(E[0]),
        .D(\p2_q_reg[7]_0 [0]),
        .PRE(SR),
        .Q(Q[0]));
  FDPE \p2_q_reg[1] 
       (.C(soundclk),
        .CE(E[0]),
        .D(\p2_q_reg[7]_0 [1]),
        .PRE(SR),
        .Q(Q[1]));
  FDPE \p2_q_reg[2] 
       (.C(soundclk),
        .CE(E[0]),
        .D(\p2_q_reg[7]_0 [2]),
        .PRE(SR),
        .Q(Q[2]));
  FDPE \p2_q_reg[3] 
       (.C(soundclk),
        .CE(E[0]),
        .D(\p2_q_reg[7]_0 [3]),
        .PRE(SR),
        .Q(Q[3]));
  FDPE \p2_q_reg[4] 
       (.C(soundclk),
        .CE(E[1]),
        .D(\p2_q_reg[7]_0 [4]),
        .PRE(SR),
        .Q(Q[4]));
  FDPE \p2_q_reg[5] 
       (.C(soundclk),
        .CE(E[1]),
        .D(\p2_q_reg[7]_0 [5]),
        .PRE(SR),
        .Q(Q[5]));
  FDPE \p2_q_reg[6] 
       (.C(soundclk),
        .CE(E[1]),
        .D(\p2_q_reg[7]_0 [6]),
        .PRE(SR),
        .Q(Q[6]));
  FDPE \p2_q_reg[7] 
       (.C(soundclk),
        .CE(E[1]),
        .D(\p2_q_reg[7]_0 [7]),
        .PRE(SR),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "t48_pmem_ctrl" *) 
module dkong_dkong_system_wrapper_0_0_t48_pmem_ctrl
   (program_counter_q,
    \program_counter_q_reg[6]_0 ,
    \program_counter_q_reg[8]_0 ,
    \program_counter_q_reg[11]_0 ,
    \pmem_addr_q_reg[10]_0 ,
    p_0_in,
    \program_counter_q_reg[0]_0 ,
    soundclk,
    SR,
    \program_counter_q_reg[11]_1 ,
    \program_counter_q_reg[9]_0 ,
    \program_counter_q_reg[8]_1 ,
    D,
    \program_counter_q_reg[10]_0 ,
    \program_counter_q_reg[2]_0 ,
    \p1_q[3]_i_3 ,
    Q,
    \p1_q[3]_i_3_0 ,
    \p1_q[3]_i_3_1 ,
    \pmem_addr_q_reg[7]_0 ,
    \pmem_addr_q_reg[8]_0 ,
    E);
  output [11:0]program_counter_q;
  output \program_counter_q_reg[6]_0 ;
  output \program_counter_q_reg[8]_0 ;
  output \program_counter_q_reg[11]_0 ;
  output [10:0]\pmem_addr_q_reg[10]_0 ;
  input [1:0]p_0_in;
  input [0:0]\program_counter_q_reg[0]_0 ;
  input soundclk;
  input [0:0]SR;
  input \program_counter_q_reg[11]_1 ;
  input \program_counter_q_reg[9]_0 ;
  input \program_counter_q_reg[8]_1 ;
  input [6:0]D;
  input \program_counter_q_reg[10]_0 ;
  input \program_counter_q_reg[2]_0 ;
  input \p1_q[3]_i_3 ;
  input [0:0]Q;
  input \p1_q[3]_i_3_0 ;
  input \p1_q[3]_i_3_1 ;
  input [7:0]\pmem_addr_q_reg[7]_0 ;
  input \pmem_addr_q_reg[8]_0 ;
  input [0:0]E;

  wire [6:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \p1_q[3]_i_3 ;
  wire \p1_q[3]_i_3_0 ;
  wire \p1_q[3]_i_3_1 ;
  wire [1:0]p_0_in;
  wire [7:1]p_1_in;
  wire [10:0]\pmem_addr_q_reg[10]_0 ;
  wire [7:0]\pmem_addr_q_reg[7]_0 ;
  wire \pmem_addr_q_reg[8]_0 ;
  wire [10:8]pmem_addr_s;
  wire [11:0]program_counter_q;
  wire \program_counter_q[10]_i_1_n_0 ;
  wire \program_counter_q[4]_i_2_n_0 ;
  wire \program_counter_q[5]_i_2_n_0 ;
  wire \program_counter_q[7]_i_6_n_0 ;
  wire [0:0]\program_counter_q_reg[0]_0 ;
  wire \program_counter_q_reg[10]_0 ;
  wire \program_counter_q_reg[11]_0 ;
  wire \program_counter_q_reg[11]_1 ;
  wire \program_counter_q_reg[2]_0 ;
  wire \program_counter_q_reg[6]_0 ;
  wire \program_counter_q_reg[8]_0 ;
  wire \program_counter_q_reg[8]_1 ;
  wire \program_counter_q_reg[9]_0 ;
  wire soundclk;

  LUT6 #(
    .INIT(64'h444F444F444FFFFF)) 
    \p1_q[3]_i_9 
       (.I0(program_counter_q[11]),
        .I1(\p1_q[3]_i_3 ),
        .I2(Q),
        .I3(\p1_q[3]_i_3_0 ),
        .I4(program_counter_q[3]),
        .I5(\p1_q[3]_i_3_1 ),
        .O(\program_counter_q_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pmem_addr_q[10]_i_2 
       (.I0(program_counter_q[10]),
        .I1(\pmem_addr_q_reg[8]_0 ),
        .O(pmem_addr_s[10]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \pmem_addr_q[8]_i_1 
       (.I0(program_counter_q[8]),
        .I1(\pmem_addr_q_reg[8]_0 ),
        .O(pmem_addr_s[8]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \pmem_addr_q[9]_i_1 
       (.I0(program_counter_q[9]),
        .I1(\pmem_addr_q_reg[8]_0 ),
        .O(pmem_addr_s[9]));
  FDCE \pmem_addr_q_reg[0] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(\pmem_addr_q_reg[7]_0 [0]),
        .Q(\pmem_addr_q_reg[10]_0 [0]));
  FDCE \pmem_addr_q_reg[10] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(pmem_addr_s[10]),
        .Q(\pmem_addr_q_reg[10]_0 [10]));
  FDCE \pmem_addr_q_reg[1] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(\pmem_addr_q_reg[7]_0 [1]),
        .Q(\pmem_addr_q_reg[10]_0 [1]));
  FDCE \pmem_addr_q_reg[2] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(\pmem_addr_q_reg[7]_0 [2]),
        .Q(\pmem_addr_q_reg[10]_0 [2]));
  FDCE \pmem_addr_q_reg[3] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(\pmem_addr_q_reg[7]_0 [3]),
        .Q(\pmem_addr_q_reg[10]_0 [3]));
  FDCE \pmem_addr_q_reg[4] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(\pmem_addr_q_reg[7]_0 [4]),
        .Q(\pmem_addr_q_reg[10]_0 [4]));
  FDCE \pmem_addr_q_reg[5] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(\pmem_addr_q_reg[7]_0 [5]),
        .Q(\pmem_addr_q_reg[10]_0 [5]));
  FDCE \pmem_addr_q_reg[6] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(\pmem_addr_q_reg[7]_0 [6]),
        .Q(\pmem_addr_q_reg[10]_0 [6]));
  FDCE \pmem_addr_q_reg[7] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(\pmem_addr_q_reg[7]_0 [7]),
        .Q(\pmem_addr_q_reg[10]_0 [7]));
  FDCE \pmem_addr_q_reg[8] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(pmem_addr_s[8]),
        .Q(\pmem_addr_q_reg[10]_0 [8]));
  FDCE \pmem_addr_q_reg[9] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(pmem_addr_s[9]),
        .Q(\pmem_addr_q_reg[10]_0 [9]));
  LUT6 #(
    .INIT(64'h8BBBFFFFB8880000)) 
    \program_counter_q[10]_i_1 
       (.I0(D[1]),
        .I1(\program_counter_q_reg[10]_0 ),
        .I2(\program_counter_q_reg[8]_0 ),
        .I3(program_counter_q[9]),
        .I4(p_0_in[1]),
        .I5(program_counter_q[10]),
        .O(\program_counter_q[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \program_counter_q[10]_i_2 
       (.I0(program_counter_q[8]),
        .I1(program_counter_q[7]),
        .I2(\program_counter_q[7]_i_6_n_0 ),
        .I3(program_counter_q[6]),
        .O(\program_counter_q_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \program_counter_q[1]_i_1 
       (.I0(program_counter_q[0]),
        .I1(program_counter_q[1]),
        .I2(\program_counter_q_reg[2]_0 ),
        .I3(D[0]),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \program_counter_q[2]_i_1 
       (.I0(program_counter_q[2]),
        .I1(program_counter_q[1]),
        .I2(program_counter_q[0]),
        .I3(\program_counter_q_reg[2]_0 ),
        .I4(D[1]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \program_counter_q[3]_i_1 
       (.I0(program_counter_q[3]),
        .I1(program_counter_q[2]),
        .I2(program_counter_q[0]),
        .I3(program_counter_q[1]),
        .I4(\program_counter_q_reg[2]_0 ),
        .I5(D[2]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \program_counter_q[4]_i_1 
       (.I0(program_counter_q[4]),
        .I1(\program_counter_q[4]_i_2_n_0 ),
        .I2(\program_counter_q_reg[2]_0 ),
        .I3(D[3]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \program_counter_q[4]_i_2 
       (.I0(program_counter_q[2]),
        .I1(program_counter_q[0]),
        .I2(program_counter_q[1]),
        .I3(program_counter_q[3]),
        .O(\program_counter_q[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \program_counter_q[5]_i_1 
       (.I0(program_counter_q[5]),
        .I1(\program_counter_q[5]_i_2_n_0 ),
        .I2(\program_counter_q_reg[2]_0 ),
        .I3(D[4]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \program_counter_q[5]_i_2 
       (.I0(program_counter_q[3]),
        .I1(program_counter_q[1]),
        .I2(program_counter_q[0]),
        .I3(program_counter_q[2]),
        .I4(program_counter_q[4]),
        .O(\program_counter_q[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \program_counter_q[6]_i_1 
       (.I0(program_counter_q[6]),
        .I1(\program_counter_q[7]_i_6_n_0 ),
        .I2(\program_counter_q_reg[2]_0 ),
        .I3(D[5]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \program_counter_q[7]_i_2 
       (.I0(program_counter_q[7]),
        .I1(program_counter_q[6]),
        .I2(\program_counter_q[7]_i_6_n_0 ),
        .I3(\program_counter_q_reg[2]_0 ),
        .I4(D[6]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \program_counter_q[7]_i_6 
       (.I0(program_counter_q[4]),
        .I1(program_counter_q[2]),
        .I2(program_counter_q[0]),
        .I3(program_counter_q[1]),
        .I4(program_counter_q[3]),
        .I5(program_counter_q[5]),
        .O(\program_counter_q[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \program_counter_q[8]_i_2 
       (.I0(program_counter_q[6]),
        .I1(\program_counter_q[7]_i_6_n_0 ),
        .I2(program_counter_q[7]),
        .O(\program_counter_q_reg[6]_0 ));
  FDCE \program_counter_q_reg[0] 
       (.C(soundclk),
        .CE(p_0_in[0]),
        .CLR(SR),
        .D(\program_counter_q_reg[0]_0 ),
        .Q(program_counter_q[0]));
  FDCE \program_counter_q_reg[10] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\program_counter_q[10]_i_1_n_0 ),
        .Q(program_counter_q[10]));
  FDCE \program_counter_q_reg[11] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\program_counter_q_reg[11]_1 ),
        .Q(program_counter_q[11]));
  FDCE \program_counter_q_reg[1] 
       (.C(soundclk),
        .CE(p_0_in[0]),
        .CLR(SR),
        .D(p_1_in[1]),
        .Q(program_counter_q[1]));
  FDCE \program_counter_q_reg[2] 
       (.C(soundclk),
        .CE(p_0_in[0]),
        .CLR(SR),
        .D(p_1_in[2]),
        .Q(program_counter_q[2]));
  FDCE \program_counter_q_reg[3] 
       (.C(soundclk),
        .CE(p_0_in[0]),
        .CLR(SR),
        .D(p_1_in[3]),
        .Q(program_counter_q[3]));
  FDCE \program_counter_q_reg[4] 
       (.C(soundclk),
        .CE(p_0_in[0]),
        .CLR(SR),
        .D(p_1_in[4]),
        .Q(program_counter_q[4]));
  FDCE \program_counter_q_reg[5] 
       (.C(soundclk),
        .CE(p_0_in[0]),
        .CLR(SR),
        .D(p_1_in[5]),
        .Q(program_counter_q[5]));
  FDCE \program_counter_q_reg[6] 
       (.C(soundclk),
        .CE(p_0_in[0]),
        .CLR(SR),
        .D(p_1_in[6]),
        .Q(program_counter_q[6]));
  FDCE \program_counter_q_reg[7] 
       (.C(soundclk),
        .CE(p_0_in[0]),
        .CLR(SR),
        .D(p_1_in[7]),
        .Q(program_counter_q[7]));
  FDCE \program_counter_q_reg[8] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\program_counter_q_reg[8]_1 ),
        .Q(program_counter_q[8]));
  FDCE \program_counter_q_reg[9] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\program_counter_q_reg[9]_0 ),
        .Q(program_counter_q[9]));
endmodule

(* ORIG_REF_NAME = "t48_psw" *) 
module dkong_dkong_system_wrapper_0_0_t48_psw
   (psw_carry_s,
    psw_aux_carry_s,
    psw_f0_s,
    psw_bs_s,
    \sp_q_reg[2]_0 ,
    \sp_q_reg[1]_0 ,
    \sp_q_reg[0]_0 ,
    S,
    \psw_q_reg[3]_0 ,
    soundclk,
    SR,
    \psw_q_reg[2]_0 ,
    \psw_q_reg[1]_0 ,
    \psw_q_reg[0]_0 ,
    \sp_q_reg[2]_1 ,
    \sp_q_reg[1]_1 ,
    \sp_q_reg[0]_1 ,
    \p1_q_reg[3]_i_16 ,
    \p1_q_reg[3]_i_16_0 );
  output psw_carry_s;
  output psw_aux_carry_s;
  output psw_f0_s;
  output psw_bs_s;
  output \sp_q_reg[2]_0 ;
  output \sp_q_reg[1]_0 ;
  output \sp_q_reg[0]_0 ;
  output [0:0]S;
  input \psw_q_reg[3]_0 ;
  input soundclk;
  input [0:0]SR;
  input \psw_q_reg[2]_0 ;
  input \psw_q_reg[1]_0 ;
  input \psw_q_reg[0]_0 ;
  input \sp_q_reg[2]_1 ;
  input \sp_q_reg[1]_1 ;
  input \sp_q_reg[0]_1 ;
  input \p1_q_reg[3]_i_16 ;
  input [0:0]\p1_q_reg[3]_i_16_0 ;

  wire [0:0]S;
  wire [0:0]SR;
  wire \p1_q_reg[3]_i_16 ;
  wire [0:0]\p1_q_reg[3]_i_16_0 ;
  wire psw_aux_carry_s;
  wire psw_bs_s;
  wire psw_carry_s;
  wire psw_f0_s;
  wire \psw_q_reg[0]_0 ;
  wire \psw_q_reg[1]_0 ;
  wire \psw_q_reg[2]_0 ;
  wire \psw_q_reg[3]_0 ;
  wire soundclk;
  wire \sp_q_reg[0]_0 ;
  wire \sp_q_reg[0]_1 ;
  wire \sp_q_reg[1]_0 ;
  wire \sp_q_reg[1]_1 ;
  wire \sp_q_reg[2]_0 ;
  wire \sp_q_reg[2]_1 ;

  LUT3 #(
    .INIT(8'hD2)) 
    \p1_q[3]_i_22 
       (.I0(psw_carry_s),
        .I1(\p1_q_reg[3]_i_16 ),
        .I2(\p1_q_reg[3]_i_16_0 ),
        .O(S));
  FDCE \psw_q_reg[0] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\psw_q_reg[0]_0 ),
        .Q(psw_bs_s));
  FDCE \psw_q_reg[1] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\psw_q_reg[1]_0 ),
        .Q(psw_f0_s));
  FDCE \psw_q_reg[2] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\psw_q_reg[2]_0 ),
        .Q(psw_aux_carry_s));
  FDCE \psw_q_reg[3] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\psw_q_reg[3]_0 ),
        .Q(psw_carry_s));
  FDCE \sp_q_reg[0] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\sp_q_reg[0]_1 ),
        .Q(\sp_q_reg[0]_0 ));
  FDCE \sp_q_reg[1] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\sp_q_reg[1]_1 ),
        .Q(\sp_q_reg[1]_0 ));
  FDCE \sp_q_reg[2] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\sp_q_reg[2]_1 ),
        .Q(\sp_q_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "t48_timer" *) 
module dkong_dkong_system_wrapper_0_0_t48_timer
   (tim_of_s,
    t1_q_reg_0,
    \inc_sel_q_reg[1]_0 ,
    \inc_sel_q_reg[0]_0 ,
    \counter_q_reg[3]_0 ,
    Q,
    \inc_sel_q_reg[0]_1 ,
    \counter_q_reg[4]_0 ,
    \counter_q_reg[3]_1 ,
    xtal3,
    soundclk,
    SR,
    t1_q_reg_1,
    \inc_sel_q_reg[1]_1 ,
    \inc_sel_q_reg[0]_2 ,
    D,
    \counter_q_reg[7]_0 ,
    \counter_q_reg[2]_0 ,
    tim_start_t_s,
    sfx_port,
    overflow_q_reg_0,
    E,
    \counter_q_reg[7]_1 );
  output tim_of_s;
  output t1_q_reg_0;
  output \inc_sel_q_reg[1]_0 ;
  output \inc_sel_q_reg[0]_0 ;
  output \counter_q_reg[3]_0 ;
  output [7:0]Q;
  output \inc_sel_q_reg[0]_1 ;
  output \counter_q_reg[4]_0 ;
  output \counter_q_reg[3]_1 ;
  input xtal3;
  input soundclk;
  input [0:0]SR;
  input t1_q_reg_1;
  input \inc_sel_q_reg[1]_1 ;
  input \inc_sel_q_reg[0]_2 ;
  input [4:0]D;
  input [2:0]\counter_q_reg[7]_0 ;
  input \counter_q_reg[2]_0 ;
  input tim_start_t_s;
  input [0:0]sfx_port;
  input overflow_q_reg_0;
  input [0:0]E;
  input [0:0]\counter_q_reg[7]_1 ;

  wire [4:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \counter_q_reg[2]_0 ;
  wire \counter_q_reg[3]_0 ;
  wire \counter_q_reg[3]_1 ;
  wire \counter_q_reg[4]_0 ;
  wire [2:0]\counter_q_reg[7]_0 ;
  wire [0:0]\counter_q_reg[7]_1 ;
  wire \inc_sel_q_reg[0]_0 ;
  wire \inc_sel_q_reg[0]_1 ;
  wire \inc_sel_q_reg[0]_2 ;
  wire \inc_sel_q_reg[1]_0 ;
  wire \inc_sel_q_reg[1]_1 ;
  wire overflow_q1_out;
  wire overflow_q_i_5_n_0;
  wire overflow_q_reg_0;
  wire [4:0]p_0_in;
  wire [7:2]p_0_in__0;
  wire [4:0]prescaler_q_reg;
  wire [0:0]sfx_port;
  wire soundclk;
  wire t1_q_reg_0;
  wire t1_q_reg_1;
  wire tim_of_s;
  wire tim_start_t_s;
  wire xtal3;

  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \counter_q[2]_i_1 
       (.I0(\counter_q_reg[7]_0 [0]),
        .I1(\counter_q_reg[2]_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \counter_q[3]_i_1 
       (.I0(\counter_q_reg[7]_0 [1]),
        .I1(\counter_q_reg[2]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \counter_q[4]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\counter_q_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \counter_q[5]_i_2 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\counter_q_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \counter_q[7]_i_2 
       (.I0(\counter_q_reg[7]_0 [2]),
        .I1(\counter_q_reg[2]_0 ),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\counter_q_reg[3]_0 ),
        .O(p_0_in__0[7]));
  FDCE \counter_q_reg[0] 
       (.C(soundclk),
        .CE(\counter_q_reg[7]_1 ),
        .CLR(SR),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \counter_q_reg[1] 
       (.C(soundclk),
        .CE(\counter_q_reg[7]_1 ),
        .CLR(SR),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \counter_q_reg[2] 
       (.C(soundclk),
        .CE(\counter_q_reg[7]_1 ),
        .CLR(SR),
        .D(p_0_in__0[2]),
        .Q(Q[2]));
  FDCE \counter_q_reg[3] 
       (.C(soundclk),
        .CE(\counter_q_reg[7]_1 ),
        .CLR(SR),
        .D(p_0_in__0[3]),
        .Q(Q[3]));
  FDCE \counter_q_reg[4] 
       (.C(soundclk),
        .CE(\counter_q_reg[7]_1 ),
        .CLR(SR),
        .D(D[2]),
        .Q(Q[4]));
  FDCE \counter_q_reg[5] 
       (.C(soundclk),
        .CE(\counter_q_reg[7]_1 ),
        .CLR(SR),
        .D(D[3]),
        .Q(Q[5]));
  FDCE \counter_q_reg[6] 
       (.C(soundclk),
        .CE(\counter_q_reg[7]_1 ),
        .CLR(SR),
        .D(D[4]),
        .Q(Q[6]));
  FDCE \counter_q_reg[7] 
       (.C(soundclk),
        .CE(\counter_q_reg[7]_1 ),
        .CLR(SR),
        .D(p_0_in__0[7]),
        .Q(Q[7]));
  FDCE \inc_sel_q_reg[0] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\inc_sel_q_reg[0]_2 ),
        .Q(\inc_sel_q_reg[0]_0 ));
  FDCE \inc_sel_q_reg[1] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\inc_sel_q_reg[1]_1 ),
        .Q(\inc_sel_q_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    overflow_q_i_1
       (.I0(\inc_sel_q_reg[0]_1 ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\counter_q_reg[3]_0 ),
        .I4(\counter_q_reg[2]_0 ),
        .O(overflow_q1_out));
  LUT6 #(
    .INIT(64'h8B88888800000000)) 
    overflow_q_i_2
       (.I0(overflow_q_i_5_n_0),
        .I1(\inc_sel_q_reg[0]_0 ),
        .I2(sfx_port),
        .I3(t1_q_reg_0),
        .I4(\inc_sel_q_reg[1]_0 ),
        .I5(overflow_q_reg_0),
        .O(\inc_sel_q_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    overflow_q_i_3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\counter_q_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    overflow_q_i_5
       (.I0(prescaler_q_reg[3]),
        .I1(prescaler_q_reg[0]),
        .I2(prescaler_q_reg[1]),
        .I3(prescaler_q_reg[2]),
        .I4(prescaler_q_reg[4]),
        .I5(\inc_sel_q_reg[1]_0 ),
        .O(overflow_q_i_5_n_0));
  FDCE overflow_q_reg
       (.C(soundclk),
        .CE(xtal3),
        .CLR(SR),
        .D(overflow_q1_out),
        .Q(tim_of_s));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \prescaler_q[0]_i_1 
       (.I0(prescaler_q_reg[0]),
        .I1(tim_start_t_s),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \prescaler_q[1]_i_1 
       (.I0(prescaler_q_reg[1]),
        .I1(prescaler_q_reg[0]),
        .I2(tim_start_t_s),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \prescaler_q[2]_i_1 
       (.I0(prescaler_q_reg[0]),
        .I1(prescaler_q_reg[1]),
        .I2(prescaler_q_reg[2]),
        .I3(tim_start_t_s),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \prescaler_q[3]_i_1 
       (.I0(prescaler_q_reg[2]),
        .I1(prescaler_q_reg[1]),
        .I2(prescaler_q_reg[0]),
        .I3(prescaler_q_reg[3]),
        .I4(tim_start_t_s),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \prescaler_q[4]_i_2 
       (.I0(prescaler_q_reg[3]),
        .I1(prescaler_q_reg[0]),
        .I2(prescaler_q_reg[1]),
        .I3(prescaler_q_reg[2]),
        .I4(prescaler_q_reg[4]),
        .I5(tim_start_t_s),
        .O(p_0_in[4]));
  FDCE \prescaler_q_reg[0] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(p_0_in[0]),
        .Q(prescaler_q_reg[0]));
  FDCE \prescaler_q_reg[1] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(p_0_in[1]),
        .Q(prescaler_q_reg[1]));
  FDCE \prescaler_q_reg[2] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(p_0_in[2]),
        .Q(prescaler_q_reg[2]));
  FDCE \prescaler_q_reg[3] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(p_0_in[3]),
        .Q(prescaler_q_reg[3]));
  FDCE \prescaler_q_reg[4] 
       (.C(soundclk),
        .CE(E),
        .CLR(SR),
        .D(p_0_in[4]),
        .Q(prescaler_q_reg[4]));
  FDCE t1_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(SR),
        .D(t1_q_reg_1),
        .Q(t1_q_reg_0));
endmodule

(* CHECK_LICENSE_TYPE = "tile_2n_prom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "tile_2n_prom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_tile_2n_prom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [3:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [3:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.210399 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "tile_2n_prom.mem" *) 
  (* C_INIT_FILE_NAME = "tile_2n_prom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "4" *) 
  (* C_READ_WIDTH_B = "4" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "4" *) 
  (* C_WRITE_WIDTH_B = "4" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[3:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[3:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "tile_3n_rom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "tile_3n_rom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_tile_3n_rom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [10:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [7:0]douta;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [7:0]NLW_U0_doutb_UNCONNECTED;
  wire [10:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [10:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "11" *) 
  (* C_ADDRB_WIDTH = "11" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.2196 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "tile_3n_rom.mem" *) 
  (* C_INIT_FILE_NAME = "tile_3n_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "2048" *) 
  (* C_READ_DEPTH_B = "2048" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "2048" *) 
  (* C_WRITE_DEPTH_B = "2048" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[7:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[10:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[10:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "tile_3p_rom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "tile_3p_rom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_tile_3p_rom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [10:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [7:0]douta;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [7:0]NLW_U0_doutb_UNCONNECTED;
  wire [10:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [10:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "11" *) 
  (* C_ADDRB_WIDTH = "11" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.2196 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "tile_3p_rom.mem" *) 
  (* C_INIT_FILE_NAME = "tile_3p_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "2048" *) 
  (* C_READ_DEPTH_B = "2048" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "2048" *) 
  (* C_WRITE_DEPTH_B = "2048" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[7:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[10:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[10:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "tilegen" *) 
module dkong_dkong_system_wrapper_0_0_tilegen
   (flip_ena_reg,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    \htiming_reg[9] ,
    \tilerom_buf_reg[0][4]_0 ,
    \tilerom_buf_reg[0][2]_0 ,
    \tilerom_buf_reg[1][4]_0 ,
    \tilerom_buf_reg[1][0]_0 ,
    cpu_wait_reg,
    vram_busy_reg_0,
    \tile_col_reg[3]_0 ,
    masterclk,
    E,
    tileram_ena,
    \master_out[dmaster] ,
    WEA,
    Q,
    D,
    bus_sel,
    outreg0_out,
    doutb,
    mem_reg_7,
    mem_reg_8,
    addrb,
    mem_reg_9,
    A,
    mem_reg_10,
    mem_reg_11,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0 ,
    cpu_wait,
    cpuclk_d,
    cpu_wait_p012_in,
    cpu_wait_reg_0,
    clear);
  output [2:0]flip_ena_reg;
  output mem_reg;
  output mem_reg_0;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  output mem_reg_4;
  output mem_reg_5;
  output mem_reg_6;
  output \htiming_reg[9] ;
  output \tilerom_buf_reg[0][4]_0 ;
  output \tilerom_buf_reg[0][2]_0 ;
  output \tilerom_buf_reg[1][4]_0 ;
  output \tilerom_buf_reg[1][0]_0 ;
  output cpu_wait_reg;
  output vram_busy_reg_0;
  output [3:0]\tile_col_reg[3]_0 ;
  input masterclk;
  input [0:0]E;
  input tileram_ena;
  input [7:0]\master_out[dmaster] ;
  input [0:0]WEA;
  input [9:0]Q;
  input [7:0]D;
  input [1:0]bus_sel;
  input [7:0]outreg0_out;
  input [7:0]doutb;
  input mem_reg_7;
  input mem_reg_8;
  input [5:0]addrb;
  input [3:0]mem_reg_9;
  input [3:0]A;
  input mem_reg_10;
  input [7:0]mem_reg_11;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0 ;
  input cpu_wait;
  input cpuclk_d;
  input cpu_wait_p012_in;
  input cpu_wait_reg_0;
  input clear;

  wire [3:0]A;
  wire [7:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [5:0]addrb;
  wire [1:0]bus_sel;
  wire clear;
  wire [3:0]col_out;
  wire cpu_wait;
  wire cpu_wait_p012_in;
  wire cpu_wait_reg;
  wire cpu_wait_reg_0;
  wire cpuclk_d;
  wire [7:0]doutb;
  wire [2:0]flip_ena_reg;
  wire \htiming_reg[9] ;
  wire [7:0]\master_out[dmaster] ;
  wire masterclk;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire [7:0]mem_reg_11;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire [3:0]mem_reg_9;
  wire [7:0]outreg0_out;
  wire p_3_in;
  wire [7:0]\tile_bus[dslave] ;
  wire \tile_col[3]_i_1_n_0 ;
  wire [3:0]\tile_col_reg[3]_0 ;
  wire [9:0]tileram_addr;
  wire tileram_ena;
  wire \tilerom_buf[0][7]_i_1_n_0 ;
  wire \tilerom_buf_reg[0][2]_0 ;
  wire \tilerom_buf_reg[0][4]_0 ;
  wire \tilerom_buf_reg[1][0]_0 ;
  wire \tilerom_buf_reg[1][4]_0 ;
  wire \tilerom_buf_reg_n_0_[0][0] ;
  wire \tilerom_buf_reg_n_0_[0][1] ;
  wire \tilerom_buf_reg_n_0_[0][2] ;
  wire \tilerom_buf_reg_n_0_[0][3] ;
  wire \tilerom_buf_reg_n_0_[0][4] ;
  wire \tilerom_buf_reg_n_0_[0][5] ;
  wire \tilerom_buf_reg_n_0_[0][6] ;
  wire \tilerom_buf_reg_n_0_[0][7] ;
  wire \tilerom_buf_reg_n_0_[1][0] ;
  wire \tilerom_buf_reg_n_0_[1][1] ;
  wire \tilerom_buf_reg_n_0_[1][2] ;
  wire \tilerom_buf_reg_n_0_[1][3] ;
  wire \tilerom_buf_reg_n_0_[1][4] ;
  wire \tilerom_buf_reg_n_0_[1][5] ;
  wire \tilerom_buf_reg_n_0_[1][6] ;
  wire \tilerom_buf_reg_n_0_[1][7] ;
  wire [7:0]\tilerom_out[0]_4 ;
  wire [7:0]\tilerom_out[1]_3 ;
  wire vram_busy_i_1_n_0;
  wire vram_busy_reg_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF8ABABABA)) 
    cpu_wait_i_1
       (.I0(cpu_wait),
        .I1(Q[1]),
        .I2(cpuclk_d),
        .I3(vram_busy_reg_0),
        .I4(cpu_wait_p012_in),
        .I5(cpu_wait_reg_0),
        .O(cpu_wait_reg));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    prom_2e_i_10
       (.I0(\tilerom_buf_reg_n_0_[0][2] ),
        .I1(\tilerom_buf_reg_n_0_[0][3] ),
        .I2(\tilerom_buf_reg_n_0_[0][0] ),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0 ),
        .I4(\tilerom_buf_reg_n_0_[0][1] ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .O(\tilerom_buf_reg[0][2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    prom_2e_i_7
       (.I0(\tilerom_buf_reg_n_0_[1][4] ),
        .I1(\tilerom_buf_reg_n_0_[1][5] ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .I3(\tilerom_buf_reg_n_0_[1][6] ),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0 ),
        .I5(\tilerom_buf_reg_n_0_[1][7] ),
        .O(\tilerom_buf_reg[1][4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    prom_2e_i_8
       (.I0(\tilerom_buf_reg_n_0_[1][0] ),
        .I1(\tilerom_buf_reg_n_0_[1][1] ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .I3(\tilerom_buf_reg_n_0_[1][2] ),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0 ),
        .I5(\tilerom_buf_reg_n_0_[1][3] ),
        .O(\tilerom_buf_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    prom_2e_i_9
       (.I0(\tilerom_buf_reg_n_0_[0][4] ),
        .I1(\tilerom_buf_reg_n_0_[0][5] ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram ),
        .I3(\tilerom_buf_reg_n_0_[0][6] ),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0 ),
        .I5(\tilerom_buf_reg_n_0_[0][7] ),
        .O(\tilerom_buf_reg[0][4]_0 ));
  (* CHECK_LICENSE_TYPE = "tile_2n_prom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_tile_2n_prom prom_2n
       (.addra({tileram_addr[9:7],tileram_addr[4:0]}),
        .clka(masterclk),
        .douta(col_out),
        .ena(1'b1));
  (* CHECK_LICENSE_TYPE = "tile_3n_rom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_tile_3n_rom rom_3n
       (.addra({\tile_bus[dslave] ,flip_ena_reg}),
        .clka(masterclk),
        .douta(\tilerom_out[0]_4 ),
        .ena(E));
  (* CHECK_LICENSE_TYPE = "tile_3p_rom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_tile_3p_rom rom_3p
       (.addra({\tile_bus[dslave] ,flip_ena_reg}),
        .clka(masterclk),
        .douta(\tilerom_out[1]_3 ),
        .ena(E));
  LUT2 #(
    .INIT(4'h6)) 
    rom_3p_i_2
       (.I0(mem_reg_7),
        .I1(mem_reg_11[2]),
        .O(flip_ena_reg[2]));
  LUT2 #(
    .INIT(4'h6)) 
    rom_3p_i_3
       (.I0(mem_reg_7),
        .I1(mem_reg_11[1]),
        .O(flip_ena_reg[1]));
  LUT2 #(
    .INIT(4'h6)) 
    rom_3p_i_4
       (.I0(mem_reg_7),
        .I1(mem_reg_11[0]),
        .O(flip_ena_reg[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \tile_col[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\tile_col[3]_i_1_n_0 ));
  FDRE \tile_col_reg[0] 
       (.C(masterclk),
        .CE(\tile_col[3]_i_1_n_0 ),
        .D(col_out[0]),
        .Q(\tile_col_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \tile_col_reg[1] 
       (.C(masterclk),
        .CE(\tile_col[3]_i_1_n_0 ),
        .D(col_out[1]),
        .Q(\tile_col_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \tile_col_reg[2] 
       (.C(masterclk),
        .CE(\tile_col[3]_i_1_n_0 ),
        .D(col_out[2]),
        .Q(\tile_col_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \tile_col_reg[3] 
       (.C(masterclk),
        .CE(\tile_col[3]_i_1_n_0 ),
        .D(col_out[3]),
        .Q(\tile_col_reg[3]_0 [3]),
        .R(1'b0));
  dkong_dkong_system_wrapper_0_0_ram__parameterized0 tileram
       (.A(A),
        .D(D),
        .Q(Q[9:4]),
        .WEA(WEA),
        .addra(\tile_bus[dslave] ),
        .addrb(addrb),
        .bus_sel(bus_sel),
        .doutb(doutb),
        .flip_ena_reg({tileram_addr[9:7],tileram_addr[4:0]}),
        .\htiming_reg[9] (\htiming_reg[9] ),
        .\master_out[dmaster] (\master_out[dmaster] ),
        .masterclk(masterclk),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_10(mem_reg_9),
        .mem_reg_11(mem_reg_10),
        .mem_reg_12(mem_reg_11[7:3]),
        .mem_reg_2(mem_reg_1),
        .mem_reg_3(mem_reg_2),
        .mem_reg_4(mem_reg_3),
        .mem_reg_5(mem_reg_4),
        .mem_reg_6(mem_reg_5),
        .mem_reg_7(mem_reg_6),
        .mem_reg_8(mem_reg_7),
        .mem_reg_9(mem_reg_8),
        .outreg0_out(outreg0_out),
        .tileram_ena(tileram_ena));
  LUT4 #(
    .INIT(16'h4000)) 
    \tilerom_buf[0][7]_i_1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\tilerom_buf[0][7]_i_1_n_0 ));
  FDRE \tilerom_buf_reg[0][0] 
       (.C(masterclk),
        .CE(\tilerom_buf[0][7]_i_1_n_0 ),
        .D(\tilerom_out[0]_4 [0]),
        .Q(\tilerom_buf_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[0][1] 
       (.C(masterclk),
        .CE(\tilerom_buf[0][7]_i_1_n_0 ),
        .D(\tilerom_out[0]_4 [1]),
        .Q(\tilerom_buf_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[0][2] 
       (.C(masterclk),
        .CE(\tilerom_buf[0][7]_i_1_n_0 ),
        .D(\tilerom_out[0]_4 [2]),
        .Q(\tilerom_buf_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[0][3] 
       (.C(masterclk),
        .CE(\tilerom_buf[0][7]_i_1_n_0 ),
        .D(\tilerom_out[0]_4 [3]),
        .Q(\tilerom_buf_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[0][4] 
       (.C(masterclk),
        .CE(\tilerom_buf[0][7]_i_1_n_0 ),
        .D(\tilerom_out[0]_4 [4]),
        .Q(\tilerom_buf_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[0][5] 
       (.C(masterclk),
        .CE(\tilerom_buf[0][7]_i_1_n_0 ),
        .D(\tilerom_out[0]_4 [5]),
        .Q(\tilerom_buf_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[0][6] 
       (.C(masterclk),
        .CE(\tilerom_buf[0][7]_i_1_n_0 ),
        .D(\tilerom_out[0]_4 [6]),
        .Q(\tilerom_buf_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[0][7] 
       (.C(masterclk),
        .CE(\tilerom_buf[0][7]_i_1_n_0 ),
        .D(\tilerom_out[0]_4 [7]),
        .Q(\tilerom_buf_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[1][0] 
       (.C(masterclk),
        .CE(\tilerom_buf[0][7]_i_1_n_0 ),
        .D(\tilerom_out[1]_3 [0]),
        .Q(\tilerom_buf_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[1][1] 
       (.C(masterclk),
        .CE(\tilerom_buf[0][7]_i_1_n_0 ),
        .D(\tilerom_out[1]_3 [1]),
        .Q(\tilerom_buf_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[1][2] 
       (.C(masterclk),
        .CE(\tilerom_buf[0][7]_i_1_n_0 ),
        .D(\tilerom_out[1]_3 [2]),
        .Q(\tilerom_buf_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[1][3] 
       (.C(masterclk),
        .CE(\tilerom_buf[0][7]_i_1_n_0 ),
        .D(\tilerom_out[1]_3 [3]),
        .Q(\tilerom_buf_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[1][4] 
       (.C(masterclk),
        .CE(\tilerom_buf[0][7]_i_1_n_0 ),
        .D(\tilerom_out[1]_3 [4]),
        .Q(\tilerom_buf_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[1][5] 
       (.C(masterclk),
        .CE(\tilerom_buf[0][7]_i_1_n_0 ),
        .D(\tilerom_out[1]_3 [5]),
        .Q(\tilerom_buf_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[1][6] 
       (.C(masterclk),
        .CE(\tilerom_buf[0][7]_i_1_n_0 ),
        .D(\tilerom_out[1]_3 [6]),
        .Q(\tilerom_buf_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[1][7] 
       (.C(masterclk),
        .CE(\tilerom_buf[0][7]_i_1_n_0 ),
        .D(\tilerom_out[1]_3 [7]),
        .Q(\tilerom_buf_reg_n_0_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF8F)) 
    vram_busy_i_1
       (.I0(p_3_in),
        .I1(Q[2]),
        .I2(Q[9]),
        .I3(vram_busy_reg_0),
        .O(vram_busy_i_1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    vram_busy_i_2
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(p_3_in));
  FDRE vram_busy_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(vram_busy_i_1_n_0),
        .Q(vram_busy_reg_0),
        .R(clear));
endmodule

(* ORIG_REF_NAME = "tv80_core" *) 
module dkong_dkong_system_wrapper_0_0_tv80_core
   (BusAck_reg_0,
    \mcycle_reg[0]_rep_0 ,
    BusAck_reg_rep_0,
    E,
    \m_obus_reg[addr][8] ,
    \A_reg[15]_0 ,
    BusAck_reg_1,
    BusAck_reg_2,
    BusAck_reg_3,
    \m_obus_reg[addr][11] ,
    BusAck_reg_4,
    first_last_reg,
    \master_out[dmaster] ,
    \m_obus_reg[addr][2] ,
    \m_obus_reg[addr][1] ,
    first_last_reg_0,
    D,
    first_last_reg_1,
    first_last_reg_2,
    \dma_addr_reg[0][4] ,
    \dma_addr_reg[0][5] ,
    \m_obus_reg[addr][0] ,
    first_last_reg_3,
    first_last_reg_4,
    first_last_reg_5,
    first_last_reg_6,
    first_last_reg_7,
    first_last_reg_8,
    \dma_cnt_reg[0][4] ,
    \dma_cnt_reg[0][5] ,
    first_last_reg_9,
    first_last_reg_10,
    \m_obus_reg[addr][3] ,
    \m_obus_reg[wrn] ,
    mem_reg,
    \m_obus_reg[addr][11]_0 ,
    WEA,
    debug_enables,
    wr_n_reg,
    ADDRARDADDR,
    tileram_ena,
    \m_obus_reg[rdn] ,
    r_Tx_Active_reg,
    \cref_reg[0] ,
    \cref_reg[1] ,
    \sfx_port_reg[0] ,
    \sfx_port_reg[1] ,
    \sfx_port_reg[2] ,
    \sfx_port_reg[3] ,
    \sfx_port_reg[4] ,
    \sfx_port_reg[5] ,
    wr_n_reg_0,
    \m_obus_reg[addr][8]_0 ,
    \m_obus_reg[addr][9] ,
    \m_obus_reg[addr][7] ,
    \m_obus_reg[addr][6] ,
    \m_obus_reg[addr][5] ,
    \m_obus_reg[addr][10] ,
    addrb,
    debug_ahi,
    dout,
    \slave_shared_master_bus[rdn] ,
    \m_obus_reg[addr][2]_0 ,
    \m_obus_reg[addr][1]_0 ,
    \m_obus_reg[addr][7]_0 ,
    outreg,
    \m_obus_reg[addr][7]_1 ,
    \tstate_reg[2]_0 ,
    \mcycle_reg[0]_0 ,
    \tstate_reg[2]_1 ,
    \tstate_reg[1]_0 ,
    rst_n_0,
    cpu_m1,
    cpu_wait,
    Q,
    out_busy,
    wrn_d_reg,
    \dma_master_bus[wrn] ,
    rst_n,
    \debug_ahi[7] ,
    first_last__0,
    \dma_mode_reg[0][1] ,
    r,
    \dma_mode_reg[0]_0 ,
    \s_obus_reg[dslave][0] ,
    \s_obus_reg[dslave][0]_0 ,
    \s_obus_reg[dslave][7] ,
    \s_obus_reg[dslave][5] ,
    \s_obus_reg[dslave][1] ,
    \s_obus_reg[dslave][1]_0 ,
    \s_obus_reg[dslave][2] ,
    \s_obus_reg[dslave][2]_0 ,
    \s_obus_reg[dslave][2]_1 ,
    \s_obus_reg[dslave][3] ,
    \s_obus_reg[dslave][3]_0 ,
    \dma_addr_reg[0][15] ,
    \s_obus_reg[dslave][7]_0 ,
    \s_obus_reg[dslave][3]_1 ,
    \sfx_port_reg[5]_0 ,
    \s_obus_reg[dslave][3]_2 ,
    \dma_addr_reg[1][15] ,
    \s_obus_reg[dslave][6] ,
    \s_obus_reg[dslave][7]_1 ,
    \s_obus_reg[dslave][7]_2 ,
    \dma_addr_reg[2][8] ,
    cpu_clk_rise,
    wrn_d,
    \dma_master_bus[rdn] ,
    rdn_d_reg,
    rdn_d,
    \di_reg_reg[7] ,
    \oport_bus[dslave] ,
    \di_reg_reg[7]_0 ,
    \di_reg_reg[7]_1 ,
    \di_reg_reg[6] ,
    \di_reg_reg[5] ,
    \di_reg_reg[4] ,
    \di_reg_reg[3] ,
    \di_reg_reg[2] ,
    \di_reg_reg[1] ,
    \di_reg_reg[0] ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    in_valid,
    out_valid_reg,
    addra,
    walk_out,
    jump_out,
    crash_out,
    sfx_port,
    mem_reg_3,
    \io_bus_reg[dslave][4] ,
    \io_bus_reg[dslave][4]_0 ,
    \io_bus_reg[dslave][7] ,
    cpu_nmi,
    debug_cpu_sig);
  output BusAck_reg_0;
  output \mcycle_reg[0]_rep_0 ;
  output BusAck_reg_rep_0;
  output [0:0]E;
  output \m_obus_reg[addr][8] ;
  output [13:0]\A_reg[15]_0 ;
  output BusAck_reg_1;
  output BusAck_reg_2;
  output BusAck_reg_3;
  output \m_obus_reg[addr][11] ;
  output BusAck_reg_4;
  output first_last_reg;
  output [7:0]\master_out[dmaster] ;
  output \m_obus_reg[addr][2] ;
  output \m_obus_reg[addr][1] ;
  output first_last_reg_0;
  output [5:0]D;
  output first_last_reg_1;
  output first_last_reg_2;
  output \dma_addr_reg[0][4] ;
  output \dma_addr_reg[0][5] ;
  output \m_obus_reg[addr][0] ;
  output first_last_reg_3;
  output first_last_reg_4;
  output first_last_reg_5;
  output first_last_reg_6;
  output first_last_reg_7;
  output first_last_reg_8;
  output \dma_cnt_reg[0][4] ;
  output \dma_cnt_reg[0][5] ;
  output [1:0]first_last_reg_9;
  output first_last_reg_10;
  output \m_obus_reg[addr][3] ;
  output \m_obus_reg[wrn] ;
  output [7:0]mem_reg;
  output \m_obus_reg[addr][11]_0 ;
  output [0:0]WEA;
  output [3:0]debug_enables;
  output [0:0]wr_n_reg;
  output [9:0]ADDRARDADDR;
  output tileram_ena;
  output \m_obus_reg[rdn] ;
  output r_Tx_Active_reg;
  output \cref_reg[0] ;
  output \cref_reg[1] ;
  output \sfx_port_reg[0] ;
  output \sfx_port_reg[1] ;
  output \sfx_port_reg[2] ;
  output \sfx_port_reg[3] ;
  output \sfx_port_reg[4] ;
  output \sfx_port_reg[5] ;
  output wr_n_reg_0;
  output \m_obus_reg[addr][8]_0 ;
  output \m_obus_reg[addr][9] ;
  output \m_obus_reg[addr][7] ;
  output \m_obus_reg[addr][6] ;
  output \m_obus_reg[addr][5] ;
  output \m_obus_reg[addr][10] ;
  output [2:0]addrb;
  output [1:0]debug_ahi;
  output [7:0]dout;
  output \slave_shared_master_bus[rdn] ;
  output [0:0]\m_obus_reg[addr][2]_0 ;
  output [0:0]\m_obus_reg[addr][1]_0 ;
  output \m_obus_reg[addr][7]_0 ;
  output outreg;
  output [6:0]\m_obus_reg[addr][7]_1 ;
  output [0:0]\tstate_reg[2]_0 ;
  output \mcycle_reg[0]_0 ;
  output \tstate_reg[2]_1 ;
  output \tstate_reg[1]_0 ;
  output rst_n_0;
  output cpu_m1;
  input cpu_wait;
  input [7:0]Q;
  input out_busy;
  input wrn_d_reg;
  input \dma_master_bus[wrn] ;
  input rst_n;
  input [15:0]\debug_ahi[7] ;
  input first_last__0;
  input \dma_mode_reg[0][1] ;
  input [0:0]r;
  input [0:0]\dma_mode_reg[0]_0 ;
  input \s_obus_reg[dslave][0] ;
  input \s_obus_reg[dslave][0]_0 ;
  input [15:0]\s_obus_reg[dslave][7] ;
  input [13:0]\s_obus_reg[dslave][5] ;
  input \s_obus_reg[dslave][1] ;
  input \s_obus_reg[dslave][1]_0 ;
  input \s_obus_reg[dslave][2] ;
  input \s_obus_reg[dslave][2]_0 ;
  input \s_obus_reg[dslave][2]_1 ;
  input \s_obus_reg[dslave][3] ;
  input \s_obus_reg[dslave][3]_0 ;
  input \dma_addr_reg[0][15] ;
  input [10:0]\s_obus_reg[dslave][7]_0 ;
  input [7:0]\s_obus_reg[dslave][3]_1 ;
  input \sfx_port_reg[5]_0 ;
  input [9:0]\s_obus_reg[dslave][3]_2 ;
  input \dma_addr_reg[1][15] ;
  input \s_obus_reg[dslave][6] ;
  input \s_obus_reg[dslave][7]_1 ;
  input [15:0]\s_obus_reg[dslave][7]_2 ;
  input \dma_addr_reg[2][8] ;
  input cpu_clk_rise;
  input wrn_d;
  input \dma_master_bus[rdn] ;
  input rdn_d_reg;
  input rdn_d;
  input \di_reg_reg[7] ;
  input [7:0]\oport_bus[dslave] ;
  input [6:0]\di_reg_reg[7]_0 ;
  input [7:0]\di_reg_reg[7]_1 ;
  input \di_reg_reg[6] ;
  input \di_reg_reg[5] ;
  input \di_reg_reg[4] ;
  input \di_reg_reg[3] ;
  input \di_reg_reg[2] ;
  input \di_reg_reg[1] ;
  input \di_reg_reg[0] ;
  input [8:0]mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input in_valid;
  input out_valid_reg;
  input [1:0]addra;
  input walk_out;
  input jump_out;
  input crash_out;
  input [2:0]sfx_port;
  input [7:0]mem_reg_3;
  input [4:0]\io_bus_reg[dslave][4] ;
  input [4:0]\io_bus_reg[dslave][4]_0 ;
  input [3:0]\io_bus_reg[dslave][7] ;
  input cpu_nmi;
  input [0:0]debug_cpu_sig;

  wire [15:1]A0;
  wire \ACC[0]_i_1_n_0 ;
  wire \ACC[0]_i_3_n_0 ;
  wire \ACC[1]_i_1_n_0 ;
  wire \ACC[1]_i_3_n_0 ;
  wire \ACC[2]_i_1_n_0 ;
  wire \ACC[2]_i_3_n_0 ;
  wire \ACC[3]_i_1_n_0 ;
  wire \ACC[3]_i_3_n_0 ;
  wire \ACC[4]_i_1_n_0 ;
  wire \ACC[4]_i_3_n_0 ;
  wire \ACC[5]_i_1_n_0 ;
  wire \ACC[5]_i_3_n_0 ;
  wire \ACC[6]_i_16_n_0 ;
  wire \ACC[6]_i_17_n_0 ;
  wire \ACC[6]_i_18_n_0 ;
  wire \ACC[6]_i_19_n_0 ;
  wire \ACC[6]_i_1_n_0 ;
  wire \ACC[6]_i_20_n_0 ;
  wire \ACC[6]_i_21_n_0 ;
  wire \ACC[6]_i_3_n_0 ;
  wire \ACC[7]_i_12_n_0 ;
  wire \ACC[7]_i_1_n_0 ;
  wire \ACC[7]_i_26_n_0 ;
  wire \ACC[7]_i_27_n_0 ;
  wire \ACC[7]_i_28_n_0 ;
  wire \ACC[7]_i_29_n_0 ;
  wire \ACC[7]_i_2_n_0 ;
  wire \ACC[7]_i_30_n_0 ;
  wire \ACC[7]_i_3_n_0 ;
  wire \ACC[7]_i_4_n_0 ;
  wire \ACC[7]_i_5_n_0 ;
  wire \ACC[7]_i_7_n_0 ;
  wire \ACC[7]_i_8_n_0 ;
  wire \ACC_reg[6]_i_13_n_2 ;
  wire \ACC_reg[6]_i_13_n_3 ;
  wire \ACC_reg[6]_i_15_n_1 ;
  wire \ACC_reg[6]_i_15_n_2 ;
  wire \ACC_reg[6]_i_15_n_3 ;
  wire \ACC_reg[7]_i_22_n_1 ;
  wire \ACC_reg[7]_i_22_n_2 ;
  wire \ACC_reg[7]_i_22_n_3 ;
  wire \ACC_reg_n_0_[0] ;
  wire \ACC_reg_n_0_[1] ;
  wire \ACC_reg_n_0_[2] ;
  wire \ACC_reg_n_0_[3] ;
  wire \ACC_reg_n_0_[4] ;
  wire \ACC_reg_n_0_[5] ;
  wire \ACC_reg_n_0_[6] ;
  wire \ACC_reg_n_0_[7] ;
  wire [9:0]ADDRARDADDR;
  wire [3:0]ALU_Op_r;
  wire \ALU_Op_r[0]_i_10_n_0 ;
  wire \ALU_Op_r[0]_i_11_n_0 ;
  wire \ALU_Op_r[0]_i_12_n_0 ;
  wire \ALU_Op_r[0]_i_13_n_0 ;
  wire \ALU_Op_r[0]_i_14_n_0 ;
  wire \ALU_Op_r[0]_i_1_n_0 ;
  wire \ALU_Op_r[0]_i_3_n_0 ;
  wire \ALU_Op_r[0]_i_4_n_0 ;
  wire \ALU_Op_r[0]_i_6_n_0 ;
  wire \ALU_Op_r[0]_i_7_n_0 ;
  wire \ALU_Op_r[0]_i_8_n_0 ;
  wire \ALU_Op_r[0]_i_9_n_0 ;
  wire \ALU_Op_r[1]_i_10_n_0 ;
  wire \ALU_Op_r[1]_i_11_n_0 ;
  wire \ALU_Op_r[1]_i_12_n_0 ;
  wire \ALU_Op_r[1]_i_13_n_0 ;
  wire \ALU_Op_r[1]_i_14_n_0 ;
  wire \ALU_Op_r[1]_i_1_n_0 ;
  wire \ALU_Op_r[1]_i_2_n_0 ;
  wire \ALU_Op_r[1]_i_3_n_0 ;
  wire \ALU_Op_r[1]_i_4_n_0 ;
  wire \ALU_Op_r[1]_i_5_n_0 ;
  wire \ALU_Op_r[1]_i_6_n_0 ;
  wire \ALU_Op_r[1]_i_7_n_0 ;
  wire \ALU_Op_r[1]_i_8_n_0 ;
  wire \ALU_Op_r[1]_i_9_n_0 ;
  wire \ALU_Op_r[2]_i_10_n_0 ;
  wire \ALU_Op_r[2]_i_11_n_0 ;
  wire \ALU_Op_r[2]_i_12_n_0 ;
  wire \ALU_Op_r[2]_i_1_n_0 ;
  wire \ALU_Op_r[2]_i_3_n_0 ;
  wire \ALU_Op_r[2]_i_4_n_0 ;
  wire \ALU_Op_r[2]_i_7_n_0 ;
  wire \ALU_Op_r[2]_i_8_n_0 ;
  wire \ALU_Op_r[2]_i_9_n_0 ;
  wire \ALU_Op_r[3]_i_1_n_0 ;
  wire \ALU_Op_r[3]_i_2_n_0 ;
  wire \ALU_Op_r[3]_i_3_n_0 ;
  wire \ALU_Op_r[3]_i_4_n_0 ;
  wire \ALU_Op_r[3]_i_5_n_0 ;
  wire \ALU_Op_r[3]_i_6_n_0 ;
  wire \ALU_Op_r_reg[0]_i_2_n_0 ;
  wire \ALU_Op_r_reg[0]_i_5_n_0 ;
  wire \ALU_Op_r_reg[2]_i_2_n_0 ;
  wire \ALU_Op_r_reg[2]_i_5_n_0 ;
  wire \ALU_Op_r_reg[2]_i_6_n_0 ;
  wire [3:1]ALU_Q;
  wire \A[0]_i_5_n_0 ;
  wire \A[10]_i_4_n_0 ;
  wire \A[11]_i_4_n_0 ;
  wire \A[12]_i_4_n_0 ;
  wire \A[13]_i_4_n_0 ;
  wire \A[14]_i_5_n_0 ;
  wire \A[15]_i_10_n_0 ;
  wire \A[15]_i_11_n_0 ;
  wire \A[15]_i_12_n_0 ;
  wire \A[15]_i_16_n_0 ;
  wire \A[15]_i_17_n_0 ;
  wire \A[15]_i_18_n_0 ;
  wire \A[15]_i_19_n_0 ;
  wire \A[15]_i_21_n_0 ;
  wire \A[15]_i_22_n_0 ;
  wire \A[15]_i_23_n_0 ;
  wire \A[15]_i_24_n_0 ;
  wire \A[15]_i_25_n_0 ;
  wire \A[15]_i_4_n_0 ;
  wire \A[15]_i_6_n_0 ;
  wire \A[15]_i_8_n_0 ;
  wire \A[1]_i_3_n_0 ;
  wire \A[2]_i_4_n_0 ;
  wire \A[3]_i_4_n_0 ;
  wire \A[4]_i_4_n_0 ;
  wire \A[5]_i_4_n_0 ;
  wire \A[6]_i_4_n_0 ;
  wire \A[6]_i_5_n_0 ;
  wire \A[7]_i_4_n_0 ;
  wire \A[8]_i_4_n_0 ;
  wire \A[9]_i_5_n_0 ;
  wire \A_reg[12]_i_7_n_0 ;
  wire \A_reg[12]_i_7_n_1 ;
  wire \A_reg[12]_i_7_n_2 ;
  wire \A_reg[12]_i_7_n_3 ;
  wire [13:0]\A_reg[15]_0 ;
  wire \A_reg[15]_i_15_n_2 ;
  wire \A_reg[15]_i_15_n_3 ;
  wire \A_reg[15]_i_20_n_0 ;
  wire \A_reg[4]_i_7_n_0 ;
  wire \A_reg[4]_i_7_n_1 ;
  wire \A_reg[4]_i_7_n_2 ;
  wire \A_reg[4]_i_7_n_3 ;
  wire \A_reg[8]_i_7_n_0 ;
  wire \A_reg[8]_i_7_n_1 ;
  wire \A_reg[8]_i_7_n_2 ;
  wire \A_reg[8]_i_7_n_3 ;
  wire [2:0]AddrC;
  wire Alternate_i_1_n_0;
  wire Alternate_i_2_n_0;
  wire Alternate_i_3_n_0;
  wire Alternate_reg_n_0;
  wire Ap;
  wire \Ap[7]_i_3_n_0 ;
  wire \Ap_reg_n_0_[0] ;
  wire \Ap_reg_n_0_[1] ;
  wire \Ap_reg_n_0_[2] ;
  wire \Ap_reg_n_0_[3] ;
  wire \Ap_reg_n_0_[4] ;
  wire \Ap_reg_n_0_[5] ;
  wire \Ap_reg_n_0_[6] ;
  wire \Ap_reg_n_0_[7] ;
  wire Arith16;
  wire Arith16_r;
  wire Arith16_r_i_2_n_0;
  wire Auto_Wait_t1;
  wire Auto_Wait_t1_reg_n_0;
  wire Auto_Wait_t2;
  wire Auto_Wait_t20;
  wire [15:1]B;
  wire BTR_r;
  wire BTR_r_i_1_n_0;
  wire BTR_r_i_2_n_0;
  wire BTR_r_i_4_n_0;
  wire BTR_r_reg_n_0;
  wire [7:0]BusA;
  wire \BusA[7]_i_2_n_0 ;
  wire \BusA[7]_i_3_n_0 ;
  wire \BusA_reg_n_0_[0] ;
  wire \BusA_reg_n_0_[1] ;
  wire \BusA_reg_n_0_[2] ;
  wire \BusA_reg_n_0_[3] ;
  wire \BusA_reg_n_0_[4] ;
  wire \BusA_reg_n_0_[5] ;
  wire \BusA_reg_n_0_[6] ;
  wire \BusA_reg_n_0_[7] ;
  wire BusAck_i_1_n_0;
  wire BusAck_reg_0;
  wire BusAck_reg_1;
  wire BusAck_reg_2;
  wire BusAck_reg_3;
  wire BusAck_reg_4;
  wire BusAck_reg_rep_0;
  wire BusAck_rep_i_1_n_0;
  wire [7:0]BusB;
  wire \BusB[0]_i_2_n_0 ;
  wire \BusB[0]_i_3_n_0 ;
  wire \BusB[0]_i_4_n_0 ;
  wire \BusB[1]_i_2_n_0 ;
  wire \BusB[1]_i_3_n_0 ;
  wire \BusB[1]_i_4_n_0 ;
  wire \BusB[2]_i_2_n_0 ;
  wire \BusB[2]_i_3_n_0 ;
  wire \BusB[2]_i_4_n_0 ;
  wire \BusB[3]_i_2_n_0 ;
  wire \BusB[3]_i_3_n_0 ;
  wire \BusB[3]_i_4_n_0 ;
  wire \BusB[4]_i_2_n_0 ;
  wire \BusB[4]_i_3_n_0 ;
  wire \BusB[4]_i_4_n_0 ;
  wire \BusB[5]_i_2_n_0 ;
  wire \BusB[5]_i_3_n_0 ;
  wire \BusB[5]_i_4_n_0 ;
  wire \BusB[6]_i_2_n_0 ;
  wire \BusB[6]_i_3_n_0 ;
  wire \BusB[6]_i_4_n_0 ;
  wire \BusB[7]_i_10_n_0 ;
  wire \BusB[7]_i_11_n_0 ;
  wire \BusB[7]_i_12_n_0 ;
  wire \BusB[7]_i_13_n_0 ;
  wire \BusB[7]_i_14_n_0 ;
  wire \BusB[7]_i_15_n_0 ;
  wire \BusB[7]_i_16_n_0 ;
  wire \BusB[7]_i_17_n_0 ;
  wire \BusB[7]_i_18_n_0 ;
  wire \BusB[7]_i_21_n_0 ;
  wire \BusB[7]_i_22_n_0 ;
  wire \BusB[7]_i_23_n_0 ;
  wire \BusB[7]_i_24_n_0 ;
  wire \BusB[7]_i_25_n_0 ;
  wire \BusB[7]_i_26_n_0 ;
  wire \BusB[7]_i_27_n_0 ;
  wire \BusB[7]_i_28_n_0 ;
  wire \BusB[7]_i_29_n_0 ;
  wire \BusB[7]_i_2_n_0 ;
  wire \BusB[7]_i_30_n_0 ;
  wire \BusB[7]_i_31_n_0 ;
  wire \BusB[7]_i_32_n_0 ;
  wire \BusB[7]_i_33_n_0 ;
  wire \BusB[7]_i_34_n_0 ;
  wire \BusB[7]_i_35_n_0 ;
  wire \BusB[7]_i_36_n_0 ;
  wire \BusB[7]_i_37_n_0 ;
  wire \BusB[7]_i_3_n_0 ;
  wire \BusB[7]_i_5_n_0 ;
  wire \BusB[7]_i_6_n_0 ;
  wire \BusB[7]_i_9_n_0 ;
  wire \BusB_reg[7]_i_19_n_0 ;
  wire \BusB_reg_n_0_[0] ;
  wire \BusB_reg_n_0_[1] ;
  wire \BusB_reg_n_0_[2] ;
  wire \BusB_reg_n_0_[3] ;
  wire \BusB_reg_n_0_[4] ;
  wire \BusB_reg_n_0_[5] ;
  wire \BusB_reg_n_0_[6] ;
  wire \BusB_reg_n_0_[7] ;
  wire BusReq_s;
  wire Call;
  wire [5:0]D;
  wire [0:0]E;
  wire ExchangeAF;
  wire \F[0]_i_10_n_0 ;
  wire \F[0]_i_11_n_0 ;
  wire \F[0]_i_14_n_0 ;
  wire \F[0]_i_1_n_0 ;
  wire \F[0]_i_2_n_0 ;
  wire \F[0]_i_3_n_0 ;
  wire \F[0]_i_4_n_0 ;
  wire \F[0]_i_6_n_0 ;
  wire \F[0]_i_8_n_0 ;
  wire \F[0]_i_9_n_0 ;
  wire \F[1]_i_1_n_0 ;
  wire \F[1]_i_2_n_0 ;
  wire \F[1]_i_3_n_0 ;
  wire \F[1]_i_4_n_0 ;
  wire \F[2]_i_10_n_0 ;
  wire \F[2]_i_11_n_0 ;
  wire \F[2]_i_12_n_0 ;
  wire \F[2]_i_13_n_0 ;
  wire \F[2]_i_14_n_0 ;
  wire \F[2]_i_15_n_0 ;
  wire \F[2]_i_16_n_0 ;
  wire \F[2]_i_17_n_0 ;
  wire \F[2]_i_18_n_0 ;
  wire \F[2]_i_1_n_0 ;
  wire \F[2]_i_20_n_0 ;
  wire \F[2]_i_21_n_0 ;
  wire \F[2]_i_22_n_0 ;
  wire \F[2]_i_23_n_0 ;
  wire \F[2]_i_24_n_0 ;
  wire \F[2]_i_25_n_0 ;
  wire \F[2]_i_27_n_0 ;
  wire \F[2]_i_28_n_0 ;
  wire \F[2]_i_29_n_0 ;
  wire \F[2]_i_2_n_0 ;
  wire \F[2]_i_30_n_0 ;
  wire \F[2]_i_31_n_0 ;
  wire \F[2]_i_32_n_0 ;
  wire \F[2]_i_3_n_0 ;
  wire \F[2]_i_4_n_0 ;
  wire \F[2]_i_5_n_0 ;
  wire \F[2]_i_6_n_0 ;
  wire \F[2]_i_7_n_0 ;
  wire \F[2]_i_8_n_0 ;
  wire \F[3]_i_1_n_0 ;
  wire \F[3]_i_2_n_0 ;
  wire \F[3]_i_3_n_0 ;
  wire \F[3]_i_4_n_0 ;
  wire \F[3]_i_6_n_0 ;
  wire \F[3]_i_7_n_0 ;
  wire \F[4]_i_1_n_0 ;
  wire \F[4]_i_2_n_0 ;
  wire \F[4]_i_3_n_0 ;
  wire \F[4]_i_5_n_0 ;
  wire \F[4]_i_6_n_0 ;
  wire \F[4]_i_7_n_0 ;
  wire \F[4]_i_8_n_0 ;
  wire \F[5]_i_11_n_0 ;
  wire \F[5]_i_12_n_0 ;
  wire \F[5]_i_13_n_0 ;
  wire \F[5]_i_1_n_0 ;
  wire \F[5]_i_2_n_0 ;
  wire \F[5]_i_3_n_0 ;
  wire \F[5]_i_4_n_0 ;
  wire \F[5]_i_5_n_0 ;
  wire \F[5]_i_6_n_0 ;
  wire \F[5]_i_7_n_0 ;
  wire \F[5]_i_9_n_0 ;
  wire \F[6]_i_1_n_0 ;
  wire \F[6]_i_2_n_0 ;
  wire \F[6]_i_3_n_0 ;
  wire \F[6]_i_4_n_0 ;
  wire \F[6]_i_6_n_0 ;
  wire \F[6]_i_7_n_0 ;
  wire \F[6]_i_8_n_0 ;
  wire \F[6]_i_9_n_0 ;
  wire \F[7]_i_11_n_0 ;
  wire \F[7]_i_12_n_0 ;
  wire \F[7]_i_1_n_0 ;
  wire \F[7]_i_2_n_0 ;
  wire \F[7]_i_3_n_0 ;
  wire \F[7]_i_4_n_0 ;
  wire \F[7]_i_5_n_0 ;
  wire \F[7]_i_6_n_0 ;
  wire \F[7]_i_7_n_0 ;
  wire \F[7]_i_8_n_0 ;
  wire \F[7]_i_9_n_0 ;
  wire \F_reg[0]_i_5_n_0 ;
  wire \F_reg[2]_i_9_n_0 ;
  wire \F_reg[3]_i_5_n_0 ;
  wire \F_reg[4]_i_4_n_0 ;
  wire \F_reg[5]_i_10_n_0 ;
  wire \F_reg[7]_i_10_n_0 ;
  wire \F_reg_n_0_[0] ;
  wire \F_reg_n_0_[1] ;
  wire \F_reg_n_0_[2] ;
  wire \F_reg_n_0_[3] ;
  wire \F_reg_n_0_[4] ;
  wire \F_reg_n_0_[5] ;
  wire \F_reg_n_0_[6] ;
  wire \F_reg_n_0_[7] ;
  wire [7:0]Fp;
  wire Halt;
  wire Halt_FF;
  wire Halt_FF_i_1_n_0;
  wire Halt_FF_i_4_n_0;
  wire Halt_FF_reg_n_0;
  wire I;
  wire IR;
  wire \IR[0]_i_1_n_0 ;
  wire \IR[0]_rep_i_1__0_n_0 ;
  wire \IR[0]_rep_i_1_n_0 ;
  wire \IR[1]_i_1_n_0 ;
  wire \IR[2]_i_1_n_0 ;
  wire \IR[3]_i_1_n_0 ;
  wire \IR[4]_i_1_n_0 ;
  wire \IR[5]_i_1_n_0 ;
  wire \IR[6]_i_1_n_0 ;
  wire \IR[7]_i_2_n_0 ;
  wire \IR[7]_i_3_n_0 ;
  wire \IR[7]_i_4_n_0 ;
  wire \IR_reg[0]_rep__0_n_0 ;
  wire \IR_reg[0]_rep_n_0 ;
  wire \IR_reg_n_0_[0] ;
  wire \IR_reg_n_0_[1] ;
  wire \IR_reg_n_0_[2] ;
  wire \IR_reg_n_0_[3] ;
  wire \IR_reg_n_0_[4] ;
  wire \IR_reg_n_0_[5] ;
  wire \IR_reg_n_0_[6] ;
  wire \IR_reg_n_0_[7] ;
  wire ISet;
  wire \ISet[0]_i_1_n_0 ;
  wire \ISet[1]_i_1_n_0 ;
  wire \ISet[1]_i_5_n_0 ;
  wire \ISet[1]_i_6_n_0 ;
  wire \ISet_reg_n_0_[0] ;
  wire \ISet_reg_n_0_[1] ;
  wire \I[7]_i_2_n_0 ;
  wire \I[7]_i_3_n_0 ;
  wire \I[7]_i_4_n_0 ;
  wire \I[7]_i_5_n_0 ;
  wire \I[7]_i_6_n_0 ;
  wire I_BT;
  wire I_CPL;
  wire I_INRC;
  wire I_RLD;
  wire I_RRD;
  wire I_SCF;
  wire \I_reg_n_0_[0] ;
  wire \I_reg_n_0_[1] ;
  wire \I_reg_n_0_[2] ;
  wire \I_reg_n_0_[3] ;
  wire \I_reg_n_0_[4] ;
  wire \I_reg_n_0_[5] ;
  wire \I_reg_n_0_[6] ;
  wire IncDecZ22_out;
  wire IncDecZ_i_10_n_0;
  wire IncDecZ_i_11_n_0;
  wire IncDecZ_i_12_n_0;
  wire IncDecZ_i_13_n_0;
  wire IncDecZ_i_14_n_0;
  wire IncDecZ_i_16_n_0;
  wire IncDecZ_i_17_n_0;
  wire IncDecZ_i_18_n_0;
  wire IncDecZ_i_19_n_0;
  wire IncDecZ_i_20_n_0;
  wire IncDecZ_i_21_n_0;
  wire IncDecZ_i_22_n_0;
  wire IncDecZ_i_23_n_0;
  wire IncDecZ_i_24_n_0;
  wire IncDecZ_i_2_n_0;
  wire IncDecZ_i_3_n_0;
  wire IncDecZ_i_7_n_0;
  wire IncDecZ_i_8_n_0;
  wire IncDecZ_reg_i_6_n_0;
  wire IncDecZ_reg_n_0;
  wire Inc_WZ;
  wire IntE_FF2_i_1_n_0;
  wire IntE_FF2_i_3_n_0;
  wire IntE_FF2_i_4_n_0;
  wire IntE_FF2_i_5_n_0;
  wire Jump;
  wire JumpE;
  wire JumpXY;
  wire LDSPHL;
  wire LDW;
  wire NMICycle_i_1_n_0;
  wire NMICycle_i_2_n_0;
  wire NMICycle_reg_n_0;
  wire NMI_s_i_1_n_0;
  wire NMI_s_reg_n_0;
  wire No_BTR;
  wire No_BTR0;
  wire Oldnmi_n;
  wire PC;
  wire [15:0]PC16;
  wire \PC[0]_i_15_n_0 ;
  wire \PC[0]_i_19_n_0 ;
  wire \PC[0]_i_20_n_0 ;
  wire \PC[0]_i_23_n_0 ;
  wire \PC[0]_i_25_n_0 ;
  wire \PC[0]_i_26_n_0 ;
  wire \PC[0]_i_27_n_0 ;
  wire \PC[0]_i_28_n_0 ;
  wire \PC[0]_i_30_n_0 ;
  wire \PC[0]_i_33_n_0 ;
  wire \PC[0]_i_34_n_0 ;
  wire \PC[0]_i_36_n_0 ;
  wire \PC[0]_i_37_n_0 ;
  wire \PC[0]_i_38_n_0 ;
  wire \PC[0]_i_39_n_0 ;
  wire \PC[0]_i_3_n_0 ;
  wire \PC[0]_i_40_n_0 ;
  wire \PC[0]_i_41_n_0 ;
  wire \PC[0]_i_42_n_0 ;
  wire \PC[0]_i_43_n_0 ;
  wire \PC[0]_i_44_n_0 ;
  wire \PC[0]_i_45_n_0 ;
  wire \PC[0]_i_46_n_0 ;
  wire \PC[0]_i_4_n_0 ;
  wire \PC[0]_i_5_n_0 ;
  wire \PC[0]_i_6_n_0 ;
  wire \PC[0]_i_7_n_0 ;
  wire \PC[0]_i_8_n_0 ;
  wire \PC[12]_i_10_n_0 ;
  wire \PC[12]_i_11_n_0 ;
  wire \PC[12]_i_12_n_0 ;
  wire \PC[12]_i_13_n_0 ;
  wire \PC[12]_i_14_n_0 ;
  wire \PC[12]_i_15_n_0 ;
  wire \PC[12]_i_16_n_0 ;
  wire \PC[12]_i_17_n_0 ;
  wire \PC[12]_i_18_n_0 ;
  wire \PC[12]_i_19_n_0 ;
  wire \PC[12]_i_20_n_0 ;
  wire \PC[12]_i_21_n_0 ;
  wire \PC[12]_i_6_n_0 ;
  wire \PC[12]_i_7_n_0 ;
  wire \PC[12]_i_9_n_0 ;
  wire \PC[4]_i_15_n_0 ;
  wire \PC[4]_i_18_n_0 ;
  wire \PC[4]_i_20_n_0 ;
  wire \PC[4]_i_21_n_0 ;
  wire \PC[4]_i_22_n_0 ;
  wire \PC[4]_i_23_n_0 ;
  wire \PC[4]_i_2_n_0 ;
  wire \PC[4]_i_3_n_0 ;
  wire \PC[4]_i_4_n_0 ;
  wire \PC[4]_i_5_n_0 ;
  wire \PC[8]_i_10_n_0 ;
  wire \PC[8]_i_11_n_0 ;
  wire \PC[8]_i_12_n_0 ;
  wire \PC[8]_i_13_n_0 ;
  wire \PC[8]_i_14_n_0 ;
  wire \PC[8]_i_15_n_0 ;
  wire \PC[8]_i_16_n_0 ;
  wire \PC[8]_i_17_n_0 ;
  wire \PC[8]_i_19_n_0 ;
  wire \PC[8]_i_20_n_0 ;
  wire \PC[8]_i_21_n_0 ;
  wire \PC[8]_i_22_n_0 ;
  wire \PC[8]_i_6_n_0 ;
  wire \PC[8]_i_7_n_0 ;
  wire \PC[8]_i_8_n_0 ;
  wire \PC[8]_i_9_n_0 ;
  wire \PC_reg[0]_i_29_n_0 ;
  wire \PC_reg[0]_i_29_n_1 ;
  wire \PC_reg[0]_i_29_n_2 ;
  wire \PC_reg[0]_i_29_n_3 ;
  wire \PC_reg[0]_i_35_n_0 ;
  wire \PC_reg[12]_i_8_n_1 ;
  wire \PC_reg[12]_i_8_n_2 ;
  wire \PC_reg[12]_i_8_n_3 ;
  wire \PC_reg[4]_i_12_n_0 ;
  wire \PC_reg[4]_i_12_n_1 ;
  wire \PC_reg[4]_i_12_n_2 ;
  wire \PC_reg[4]_i_12_n_3 ;
  wire \PC_reg[8]_i_18_n_0 ;
  wire \PC_reg[8]_i_18_n_1 ;
  wire \PC_reg[8]_i_18_n_2 ;
  wire \PC_reg[8]_i_18_n_3 ;
  wire \PC_reg_n_0_[0] ;
  wire \PC_reg_n_0_[1] ;
  wire \PC_reg_n_0_[2] ;
  wire \PC_reg_n_0_[3] ;
  wire \PC_reg_n_0_[4] ;
  wire \PC_reg_n_0_[5] ;
  wire \PC_reg_n_0_[6] ;
  wire \PC_reg_n_0_[7] ;
  wire [2:2]Pre_XY_F_M;
  wire \Pre_XY_F_M[0]_i_1_n_0 ;
  wire \Pre_XY_F_M[0]_i_2_n_0 ;
  wire \Pre_XY_F_M[1]_i_1_n_0 ;
  wire \Pre_XY_F_M[1]_i_2_n_0 ;
  wire \Pre_XY_F_M[1]_i_3_n_0 ;
  wire \Pre_XY_F_M[1]_i_4_n_0 ;
  wire \Pre_XY_F_M[2]_i_1_n_0 ;
  wire \Pre_XY_F_M_reg_n_0_[0] ;
  wire \Pre_XY_F_M_reg_n_0_[1] ;
  wire \Pre_XY_F_M_reg_n_0_[2] ;
  wire [1:0]Prefix;
  wire PreserveC;
  wire PreserveC_r;
  wire PreserveC_r_i_2_n_0;
  wire PreserveC_r_i_3_n_0;
  wire PreserveC_r_i_4_n_0;
  wire PreserveC_r_i_5_n_0;
  wire [7:0]Q;
  wire Read_To_Acc;
  wire [4:0]Read_To_Reg_r;
  wire \Read_To_Reg_r[0]_i_11_n_0 ;
  wire \Read_To_Reg_r[0]_i_12_n_0 ;
  wire \Read_To_Reg_r[0]_i_13_n_0 ;
  wire \Read_To_Reg_r[0]_i_14_n_0 ;
  wire \Read_To_Reg_r[0]_i_15_n_0 ;
  wire \Read_To_Reg_r[0]_i_1_n_0 ;
  wire \Read_To_Reg_r[0]_i_3_n_0 ;
  wire \Read_To_Reg_r[0]_i_4_n_0 ;
  wire \Read_To_Reg_r[0]_i_5_n_0 ;
  wire \Read_To_Reg_r[0]_i_6_n_0 ;
  wire \Read_To_Reg_r[0]_i_7_n_0 ;
  wire \Read_To_Reg_r[0]_i_9_n_0 ;
  wire \Read_To_Reg_r[1]_i_10_n_0 ;
  wire \Read_To_Reg_r[1]_i_12_n_0 ;
  wire \Read_To_Reg_r[1]_i_13_n_0 ;
  wire \Read_To_Reg_r[1]_i_14_n_0 ;
  wire \Read_To_Reg_r[1]_i_15_n_0 ;
  wire \Read_To_Reg_r[1]_i_16_n_0 ;
  wire \Read_To_Reg_r[1]_i_17_n_0 ;
  wire \Read_To_Reg_r[1]_i_1_n_0 ;
  wire \Read_To_Reg_r[1]_i_3_n_0 ;
  wire \Read_To_Reg_r[1]_i_4_n_0 ;
  wire \Read_To_Reg_r[1]_i_6_n_0 ;
  wire \Read_To_Reg_r[1]_i_7_n_0 ;
  wire \Read_To_Reg_r[1]_i_8_n_0 ;
  wire \Read_To_Reg_r[1]_i_9_n_0 ;
  wire \Read_To_Reg_r[2]_i_10_n_0 ;
  wire \Read_To_Reg_r[2]_i_11_n_0 ;
  wire \Read_To_Reg_r[2]_i_12_n_0 ;
  wire \Read_To_Reg_r[2]_i_13_n_0 ;
  wire \Read_To_Reg_r[2]_i_14_n_0 ;
  wire \Read_To_Reg_r[2]_i_15_n_0 ;
  wire \Read_To_Reg_r[2]_i_16_n_0 ;
  wire \Read_To_Reg_r[2]_i_17_n_0 ;
  wire \Read_To_Reg_r[2]_i_1_n_0 ;
  wire \Read_To_Reg_r[2]_i_3_n_0 ;
  wire \Read_To_Reg_r[2]_i_4_n_0 ;
  wire \Read_To_Reg_r[2]_i_6_n_0 ;
  wire \Read_To_Reg_r[2]_i_7_n_0 ;
  wire \Read_To_Reg_r[2]_i_8_n_0 ;
  wire \Read_To_Reg_r[2]_i_9_n_0 ;
  wire \Read_To_Reg_r[3]_i_10_n_0 ;
  wire \Read_To_Reg_r[3]_i_11_n_0 ;
  wire \Read_To_Reg_r[3]_i_12_n_0 ;
  wire \Read_To_Reg_r[3]_i_13_n_0 ;
  wire \Read_To_Reg_r[3]_i_1_n_0 ;
  wire \Read_To_Reg_r[3]_i_4_n_0 ;
  wire \Read_To_Reg_r[3]_i_5_n_0 ;
  wire \Read_To_Reg_r[3]_i_6_n_0 ;
  wire \Read_To_Reg_r[3]_i_7_n_0 ;
  wire \Read_To_Reg_r[3]_i_8_n_0 ;
  wire \Read_To_Reg_r[3]_i_9_n_0 ;
  wire \Read_To_Reg_r[4]_i_10_n_0 ;
  wire \Read_To_Reg_r[4]_i_11_n_0 ;
  wire \Read_To_Reg_r[4]_i_12_n_0 ;
  wire \Read_To_Reg_r[4]_i_13_n_0 ;
  wire \Read_To_Reg_r[4]_i_14_n_0 ;
  wire \Read_To_Reg_r[4]_i_15_n_0 ;
  wire \Read_To_Reg_r[4]_i_1_n_0 ;
  wire \Read_To_Reg_r[4]_i_2_n_0 ;
  wire \Read_To_Reg_r[4]_i_3_n_0 ;
  wire \Read_To_Reg_r[4]_i_4_n_0 ;
  wire \Read_To_Reg_r[4]_i_5_n_0 ;
  wire \Read_To_Reg_r[4]_i_6_n_0 ;
  wire \Read_To_Reg_r[4]_i_8_n_0 ;
  wire \Read_To_Reg_r[4]_i_9_n_0 ;
  wire \Read_To_Reg_r_reg[0]_i_8_n_0 ;
  wire \Read_To_Reg_r_reg[1]_i_11_n_0 ;
  wire \Read_To_Reg_r_reg[1]_i_5_n_0 ;
  wire \Read_To_Reg_r_reg[2]_i_5_n_0 ;
  wire \Read_To_Reg_r_reg[4]_i_7_n_0 ;
  wire [2:0]RegAddrA_r;
  wire \RegAddrA_r[0]_i_1_n_0 ;
  wire \RegAddrA_r[1]_i_1_n_0 ;
  wire \RegAddrA_r[2]_i_1_n_0 ;
  wire \RegAddrA_r[2]_i_2_n_0 ;
  wire [2:0]RegAddrB_r;
  wire \RegAddrB_r[0]_i_1_n_0 ;
  wire \RegAddrB_r[0]_i_2_n_0 ;
  wire \RegAddrB_r[1]_i_1_n_0 ;
  wire \RegAddrB_r[2]_i_10_n_0 ;
  wire \RegAddrB_r[2]_i_11_n_0 ;
  wire \RegAddrB_r[2]_i_12_n_0 ;
  wire \RegAddrB_r[2]_i_13_n_0 ;
  wire \RegAddrB_r[2]_i_14_n_0 ;
  wire \RegAddrB_r[2]_i_16_n_0 ;
  wire \RegAddrB_r[2]_i_18_n_0 ;
  wire \RegAddrB_r[2]_i_19_n_0 ;
  wire \RegAddrB_r[2]_i_1_n_0 ;
  wire \RegAddrB_r[2]_i_21_n_0 ;
  wire \RegAddrB_r[2]_i_22_n_0 ;
  wire \RegAddrB_r[2]_i_24_n_0 ;
  wire \RegAddrB_r[2]_i_25_n_0 ;
  wire \RegAddrB_r[2]_i_26_n_0 ;
  wire \RegAddrB_r[2]_i_27_n_0 ;
  wire \RegAddrB_r[2]_i_28_n_0 ;
  wire \RegAddrB_r[2]_i_29_n_0 ;
  wire \RegAddrB_r[2]_i_30_n_0 ;
  wire \RegAddrB_r[2]_i_31_n_0 ;
  wire \RegAddrB_r[2]_i_32_n_0 ;
  wire \RegAddrB_r[2]_i_33_n_0 ;
  wire \RegAddrB_r[2]_i_34_n_0 ;
  wire \RegAddrB_r[2]_i_35_n_0 ;
  wire \RegAddrB_r[2]_i_36_n_0 ;
  wire \RegAddrB_r[2]_i_37_n_0 ;
  wire \RegAddrB_r[2]_i_38_n_0 ;
  wire \RegAddrB_r[2]_i_39_n_0 ;
  wire \RegAddrB_r[2]_i_40_n_0 ;
  wire \RegAddrB_r[2]_i_4_n_0 ;
  wire \RegAddrB_r[2]_i_5_n_0 ;
  wire \RegAddrB_r[2]_i_6_n_0 ;
  wire \RegAddrB_r[2]_i_7_n_0 ;
  wire \RegAddrB_r[2]_i_8_n_0 ;
  wire \RegAddrB_r[2]_i_9_n_0 ;
  wire \RegAddrB_r_reg[2]_i_15_n_0 ;
  wire \RegAddrB_r_reg[2]_i_17_n_0 ;
  wire \RegAddrB_r_reg[2]_i_20_n_0 ;
  wire \RegAddrB_r_reg[2]_i_23_n_0 ;
  wire \RegAddrC[0]_i_10_n_0 ;
  wire \RegAddrC[0]_i_11_n_0 ;
  wire \RegAddrC[0]_i_12_n_0 ;
  wire \RegAddrC[0]_i_13_n_0 ;
  wire \RegAddrC[0]_i_14_n_0 ;
  wire \RegAddrC[0]_i_15_n_0 ;
  wire \RegAddrC[0]_i_16_n_0 ;
  wire \RegAddrC[0]_i_17_n_0 ;
  wire \RegAddrC[0]_i_18_n_0 ;
  wire \RegAddrC[0]_i_19_n_0 ;
  wire \RegAddrC[0]_i_1_n_0 ;
  wire \RegAddrC[0]_i_20_n_0 ;
  wire \RegAddrC[0]_i_21_n_0 ;
  wire \RegAddrC[0]_i_22_n_0 ;
  wire \RegAddrC[0]_i_23_n_0 ;
  wire \RegAddrC[0]_i_24_n_0 ;
  wire \RegAddrC[0]_i_25_n_0 ;
  wire \RegAddrC[0]_i_26_n_0 ;
  wire \RegAddrC[0]_i_27_n_0 ;
  wire \RegAddrC[0]_i_28_n_0 ;
  wire \RegAddrC[0]_i_29_n_0 ;
  wire \RegAddrC[0]_i_3_n_0 ;
  wire \RegAddrC[0]_i_5_n_0 ;
  wire \RegAddrC[0]_i_6_n_0 ;
  wire \RegAddrC[0]_i_7_n_0 ;
  wire \RegAddrC[0]_i_8_n_0 ;
  wire \RegAddrC[0]_i_9_n_0 ;
  wire \RegAddrC[1]_i_10_n_0 ;
  wire \RegAddrC[1]_i_12_n_0 ;
  wire \RegAddrC[1]_i_13_n_0 ;
  wire \RegAddrC[1]_i_14_n_0 ;
  wire \RegAddrC[1]_i_15_n_0 ;
  wire \RegAddrC[1]_i_16_n_0 ;
  wire \RegAddrC[1]_i_17_n_0 ;
  wire \RegAddrC[1]_i_1_n_0 ;
  wire \RegAddrC[1]_i_3_n_0 ;
  wire \RegAddrC[1]_i_4_n_0 ;
  wire \RegAddrC[1]_i_5_n_0 ;
  wire \RegAddrC[1]_i_6_n_0 ;
  wire \RegAddrC[1]_i_7_n_0 ;
  wire \RegAddrC[1]_i_8_n_0 ;
  wire \RegAddrC[1]_i_9_n_0 ;
  wire \RegAddrC[2]_i_1_n_0 ;
  wire \RegAddrC[2]_i_3_n_0 ;
  wire \RegAddrC_reg[0]_i_4_n_0 ;
  wire \RegAddrC_reg[1]_i_11_n_0 ;
  wire [15:0]RegBusA;
  wire [15:0]RegBusA_r;
  wire RstP;
  wire [15:0]SP16;
  wire [15:15]SP16_B;
  wire \SP[15]_i_1_n_0 ;
  wire \SP[15]_i_3_n_0 ;
  wire \SP[15]_i_4_n_0 ;
  wire \SP[15]_i_7_n_0 ;
  wire \SP[15]_i_8_n_0 ;
  wire \SP[7]_i_1_n_0 ;
  wire \SP[7]_i_3_n_0 ;
  wire \SP_reg_n_0_[0] ;
  wire \SP_reg_n_0_[1] ;
  wire \SP_reg_n_0_[2] ;
  wire \SP_reg_n_0_[3] ;
  wire \SP_reg_n_0_[4] ;
  wire \SP_reg_n_0_[5] ;
  wire \SP_reg_n_0_[6] ;
  wire \SP_reg_n_0_[7] ;
  wire Save_ALU_r;
  wire Save_ALU_r_i_10_n_0;
  wire Save_ALU_r_i_11_n_0;
  wire Save_ALU_r_i_12_n_0;
  wire Save_ALU_r_i_13_n_0;
  wire Save_ALU_r_i_14_n_0;
  wire Save_ALU_r_i_15_n_0;
  wire Save_ALU_r_i_2_n_0;
  wire Save_ALU_r_i_3_n_0;
  wire Save_ALU_r_i_5_n_0;
  wire Save_ALU_r_i_6_n_0;
  wire Save_ALU_r_i_7_n_0;
  wire Save_ALU_r_i_8_n_0;
  wire Save_ALU_r_i_9_n_0;
  wire Save_ALU_r_reg_i_4_n_0;
  wire Save_ALU_r_reg_n_0;
  wire SetEI;
  wire [2:0]Set_Addr_To;
  wire [3:0]Set_BusA_To;
  wire [3:0]Set_BusB_To;
  wire \TmpAddr[0]_i_1_n_0 ;
  wire \TmpAddr[10]_i_1_n_0 ;
  wire \TmpAddr[11]_i_1_n_0 ;
  wire \TmpAddr[12]_i_1_n_0 ;
  wire \TmpAddr[13]_i_1_n_0 ;
  wire \TmpAddr[14]_i_1_n_0 ;
  wire \TmpAddr[15]_i_10_n_0 ;
  wire \TmpAddr[15]_i_11_n_0 ;
  wire \TmpAddr[15]_i_12_n_0 ;
  wire \TmpAddr[15]_i_1_n_0 ;
  wire \TmpAddr[15]_i_2_n_0 ;
  wire \TmpAddr[15]_i_4_n_0 ;
  wire \TmpAddr[15]_i_5_n_0 ;
  wire \TmpAddr[15]_i_6_n_0 ;
  wire \TmpAddr[15]_i_8_n_0 ;
  wire \TmpAddr[15]_i_9_n_0 ;
  wire \TmpAddr[1]_i_1_n_0 ;
  wire \TmpAddr[2]_i_1_n_0 ;
  wire \TmpAddr[3]_i_1_n_0 ;
  wire \TmpAddr[3]_i_2_n_0 ;
  wire \TmpAddr[4]_i_1_n_0 ;
  wire \TmpAddr[4]_i_2_n_0 ;
  wire \TmpAddr[5]_i_1_n_0 ;
  wire \TmpAddr[5]_i_2_n_0 ;
  wire \TmpAddr[6]_i_1_n_0 ;
  wire \TmpAddr[7]_i_10_n_0 ;
  wire \TmpAddr[7]_i_1_n_0 ;
  wire \TmpAddr[7]_i_2_n_0 ;
  wire \TmpAddr[7]_i_3_n_0 ;
  wire \TmpAddr[7]_i_4_n_0 ;
  wire \TmpAddr[7]_i_5_n_0 ;
  wire \TmpAddr[7]_i_6_n_0 ;
  wire \TmpAddr[7]_i_7_n_0 ;
  wire \TmpAddr[7]_i_8_n_0 ;
  wire \TmpAddr[7]_i_9_n_0 ;
  wire \TmpAddr[8]_i_1_n_0 ;
  wire \TmpAddr[9]_i_1_n_0 ;
  wire \TmpAddr_reg_n_0_[10] ;
  wire \TmpAddr_reg_n_0_[11] ;
  wire \TmpAddr_reg_n_0_[12] ;
  wire \TmpAddr_reg_n_0_[13] ;
  wire \TmpAddr_reg_n_0_[14] ;
  wire \TmpAddr_reg_n_0_[15] ;
  wire \TmpAddr_reg_n_0_[8] ;
  wire \TmpAddr_reg_n_0_[9] ;
  wire [0:0]WEA;
  wire XY_Ind_i_1_n_0;
  wire XY_Ind_i_2_n_0;
  wire XY_Ind_reg_n_0;
  wire \XY_State[0]_i_1_n_0 ;
  wire \XY_State[1]_i_1_n_0 ;
  wire \XY_State_reg_n_0_[0] ;
  wire \XY_State_reg_n_0_[1] ;
  wire Z16_r;
  wire Z16_r0;
  wire [1:0]addra;
  wire [2:0]addrb;
  wire \bgm_port[3]_i_3_n_0 ;
  wire \bgm_port[3]_i_4_n_0 ;
  wire \bgm_port[3]_i_5_n_0 ;
  wire \bgm_port[3]_i_6_n_0 ;
  wire [8:7]\cpu_bus[addr] ;
  wire cpu_busack;
  wire cpu_clk_rise;
  wire cpu_m1;
  wire cpu_nmi;
  wire cpu_wait;
  wire crash_out;
  wire \cref[1]_i_2_n_0 ;
  wire \cref[1]_i_3_n_0 ;
  wire \cref_reg[0] ;
  wire \cref_reg[1] ;
  wire [7:0]data0;
  wire [7:0]data4;
  wire [7:0]data7;
  wire [1:0]debug_ahi;
  wire [15:0]\debug_ahi[7] ;
  wire [0:0]debug_cpu_sig;
  wire \debug_dslave[0]_INST_0_i_2_n_0 ;
  wire \debug_dslave[1]_INST_0_i_2_n_0 ;
  wire \debug_dslave[2]_INST_0_i_2_n_0 ;
  wire \debug_dslave[3]_INST_0_i_2_n_0 ;
  wire \debug_dslave[4]_INST_0_i_2_n_0 ;
  wire \debug_dslave[6]_INST_0_i_2_n_0 ;
  wire \debug_dslave[7]_INST_0_i_3_n_0 ;
  wire [3:0]debug_enables;
  wire \debug_enables[1]_INST_0_i_1_n_0 ;
  wire \debug_enables[1]_INST_0_i_2_n_0 ;
  wire \debug_enables[4]_INST_0_i_1_n_0 ;
  wire \debug_enables[6]_INST_0_i_1_n_0 ;
  wire \debug_enables[7]_INST_0_i_1_n_0 ;
  wire \debug_enables[7]_INST_0_i_2_n_0 ;
  wire \debug_enables[7]_INST_0_i_3_n_0 ;
  wire \di_reg[7]_i_10_n_0 ;
  wire \di_reg[7]_i_11_n_0 ;
  wire \di_reg[7]_i_12_n_0 ;
  wire \di_reg[7]_i_13_n_0 ;
  wire \di_reg[7]_i_14_n_0 ;
  wire \di_reg[7]_i_15_n_0 ;
  wire \di_reg[7]_i_16_n_0 ;
  wire \di_reg[7]_i_17_n_0 ;
  wire \di_reg[7]_i_18_n_0 ;
  wire \di_reg[7]_i_19_n_0 ;
  wire \di_reg[7]_i_21_n_0 ;
  wire \di_reg[7]_i_22_n_0 ;
  wire \di_reg[7]_i_23_n_0 ;
  wire \di_reg[7]_i_24_n_0 ;
  wire \di_reg[7]_i_25_n_0 ;
  wire \di_reg[7]_i_26_n_0 ;
  wire \di_reg[7]_i_27_n_0 ;
  wire \di_reg[7]_i_28_n_0 ;
  wire \di_reg[7]_i_29_n_0 ;
  wire \di_reg[7]_i_30_n_0 ;
  wire \di_reg[7]_i_31_n_0 ;
  wire \di_reg[7]_i_4_n_0 ;
  wire \di_reg[7]_i_5_n_0 ;
  wire \di_reg[7]_i_6_n_0 ;
  wire \di_reg[7]_i_7_n_0 ;
  wire \di_reg[7]_i_8_n_0 ;
  wire \di_reg[7]_i_9_n_0 ;
  wire \di_reg_reg[0] ;
  wire \di_reg_reg[1] ;
  wire \di_reg_reg[2] ;
  wire \di_reg_reg[3] ;
  wire \di_reg_reg[4] ;
  wire \di_reg_reg[5] ;
  wire \di_reg_reg[6] ;
  wire \di_reg_reg[7] ;
  wire [6:0]\di_reg_reg[7]_0 ;
  wire [7:0]\di_reg_reg[7]_1 ;
  wire \di_reg_reg[7]_i_20_n_0 ;
  wire \dma_addr_reg[0][15] ;
  wire \dma_addr_reg[0][4] ;
  wire \dma_addr_reg[0][5] ;
  wire \dma_addr_reg[1][15] ;
  wire \dma_addr_reg[2][8] ;
  wire \dma_cnt_reg[0][4] ;
  wire \dma_cnt_reg[0][5] ;
  wire \dma_master_bus[rdn] ;
  wire \dma_master_bus[wrn] ;
  wire \dma_mode_reg[0][1] ;
  wire [0:0]\dma_mode_reg[0]_0 ;
  wire [7:0]dout;
  wire \dout[0]_i_1_n_0 ;
  wire \dout[0]_i_2_n_0 ;
  wire \dout[1]_i_1_n_0 ;
  wire \dout[1]_i_2_n_0 ;
  wire \dout[2]_i_1_n_0 ;
  wire \dout[2]_i_2_n_0 ;
  wire \dout[3]_i_1_n_0 ;
  wire \dout[3]_i_2_n_0 ;
  wire \dout[4]_i_1_n_0 ;
  wire \dout[4]_i_2_n_0 ;
  wire \dout[5]_i_1_n_0 ;
  wire \dout[5]_i_2_n_0 ;
  wire \dout[6]_i_1_n_0 ;
  wire \dout[6]_i_2_n_0 ;
  wire \dout[7]_i_1_n_0 ;
  wire \dout[7]_i_2_n_0 ;
  wire \dout[7]_i_3_n_0 ;
  wire \dout[7]_i_4_n_0 ;
  wire \dout[7]_i_7_n_0 ;
  wire \dout[7]_i_8_n_0 ;
  wire first_last__0;
  wire first_last_i_2_n_0;
  wire first_last_reg;
  wire first_last_reg_0;
  wire first_last_reg_1;
  wire first_last_reg_10;
  wire first_last_reg_2;
  wire first_last_reg_3;
  wire first_last_reg_4;
  wire first_last_reg_5;
  wire first_last_reg_6;
  wire first_last_reg_7;
  wire first_last_reg_8;
  wire [1:0]first_last_reg_9;
  wire [3:3]\i_alu/BitMask ;
  wire \i_alu/Carry_In ;
  wire [8:5]\i_alu/DAA_Q ;
  wire [8:1]\i_alu/DAA_Q0 ;
  wire [7:7]\i_alu/DAA_Q0_in ;
  wire \i_alu/DAA_Q11_out ;
  wire \i_alu/DAA_Q13_out ;
  wire [1:1]\i_alu/DAA_Q__0 ;
  wire [7:1]\i_alu/DAA_Q__1 ;
  wire [2:0]\i_alu/F_Out5_out ;
  wire [7:0]\i_alu/Q_t ;
  wire \i_alu/p_0_in ;
  wire \i_alu/p_10_in ;
  wire \i_alu/p_3_in ;
  wire \i_alu/p_5_in ;
  wire \i_alu/p_9_in ;
  wire i_reg_n_113;
  wire i_reg_n_114;
  wire i_reg_n_115;
  wire i_reg_n_116;
  wire i_reg_n_117;
  wire i_reg_n_118;
  wire i_reg_n_119;
  wire i_reg_n_120;
  wire i_reg_n_121;
  wire i_reg_n_122;
  wire i_reg_n_123;
  wire i_reg_n_124;
  wire i_reg_n_125;
  wire i_reg_n_126;
  wire i_reg_n_127;
  wire i_reg_n_128;
  wire i_reg_n_145;
  wire i_reg_n_146;
  wire i_reg_n_147;
  wire i_reg_n_148;
  wire i_reg_n_149;
  wire i_reg_n_150;
  wire i_reg_n_151;
  wire i_reg_n_152;
  wire i_reg_n_153;
  wire i_reg_n_154;
  wire i_reg_n_155;
  wire i_reg_n_156;
  wire i_reg_n_157;
  wire i_reg_n_158;
  wire i_reg_n_159;
  wire i_reg_n_160;
  wire i_reg_n_18;
  wire i_reg_n_19;
  wire i_reg_n_20;
  wire i_reg_n_21;
  wire i_reg_n_22;
  wire i_reg_n_23;
  wire i_reg_n_24;
  wire i_reg_n_25;
  wire i_reg_n_26;
  wire i_reg_n_27;
  wire i_reg_n_28;
  wire i_reg_n_29;
  wire i_reg_n_30;
  wire i_reg_n_41;
  wire i_reg_n_43;
  wire i_reg_n_44;
  wire i_reg_n_51;
  wire i_reg_n_52;
  wire i_reg_n_53;
  wire i_reg_n_55;
  wire i_reg_n_56;
  wire i_reg_n_57;
  wire i_reg_n_58;
  wire i_reg_n_59;
  wire i_reg_n_60;
  wire i_reg_n_61;
  wire i_reg_n_62;
  wire i_reg_n_63;
  wire i_reg_n_64;
  wire i_reg_n_65;
  wire i_reg_n_66;
  wire i_reg_n_67;
  wire i_reg_n_68;
  wire i_reg_n_69;
  wire i_reg_n_70;
  wire i_reg_n_71;
  wire i_reg_n_72;
  wire i_reg_n_73;
  wire i_reg_n_74;
  wire i_reg_n_75;
  wire i_reg_n_76;
  wire i_reg_n_77;
  wire i_reg_n_78;
  wire i_reg_n_79;
  wire i_reg_n_80;
  wire i_reg_n_81;
  wire i_reg_n_82;
  wire i_reg_n_83;
  wire i_reg_n_84;
  wire i_reg_n_85;
  wire i_reg_n_86;
  wire i_reg_n_87;
  wire i_reg_n_88;
  wire i_reg_n_89;
  wire i_reg_n_90;
  wire i_reg_n_91;
  wire i_reg_n_92;
  wire i_reg_n_93;
  wire i_reg_n_94;
  wire i_reg_n_95;
  wire i_reg_n_96;
  wire in_valid;
  wire \io_bus[dslave][7]_i_3_n_0 ;
  wire \io_bus[dslave][7]_i_4_n_0 ;
  wire [4:0]\io_bus_reg[dslave][4] ;
  wire [4:0]\io_bus_reg[dslave][4]_0 ;
  wire [3:0]\io_bus_reg[dslave][7] ;
  wire iorq;
  wire iorq_n_inv_i_5_n_0;
  wire iorq_n_inv_i_6_n_0;
  wire iorq_n_inv_i_7_n_0;
  wire iorq_n_inv_i_8_n_0;
  wire iorq_n_inv_i_9_n_0;
  wire jump_out;
  wire m1_n_i_1_n_0;
  wire \m_obus_reg[addr][0] ;
  wire \m_obus_reg[addr][10] ;
  wire \m_obus_reg[addr][11] ;
  wire \m_obus_reg[addr][11]_0 ;
  wire \m_obus_reg[addr][1] ;
  wire [0:0]\m_obus_reg[addr][1]_0 ;
  wire \m_obus_reg[addr][2] ;
  wire [0:0]\m_obus_reg[addr][2]_0 ;
  wire \m_obus_reg[addr][3] ;
  wire \m_obus_reg[addr][5] ;
  wire \m_obus_reg[addr][6] ;
  wire \m_obus_reg[addr][7] ;
  wire \m_obus_reg[addr][7]_0 ;
  wire [6:0]\m_obus_reg[addr][7]_1 ;
  wire \m_obus_reg[addr][8] ;
  wire \m_obus_reg[addr][8]_0 ;
  wire \m_obus_reg[addr][9] ;
  wire \m_obus_reg[rdn] ;
  wire \m_obus_reg[wrn] ;
  wire [7:0]\master_out[dmaster] ;
  wire mcycle;
  wire \mcycle[0]_i_1_n_0 ;
  wire \mcycle[0]_rep_i_1_n_0 ;
  wire \mcycle[1]_i_1_n_0 ;
  wire \mcycle[1]_i_2_n_0 ;
  wire \mcycle[1]_rep_i_1_n_0 ;
  wire \mcycle[2]_i_1_n_0 ;
  wire \mcycle[2]_i_2_n_0 ;
  wire \mcycle[3]_i_1_n_0 ;
  wire \mcycle[4]_i_1_n_0 ;
  wire \mcycle[4]_i_2_n_0 ;
  wire \mcycle[5]_i_1_n_0 ;
  wire \mcycle[6]_i_10_n_0 ;
  wire \mcycle[6]_i_11_n_0 ;
  wire \mcycle[6]_i_12_n_0 ;
  wire \mcycle[6]_i_13_n_0 ;
  wire \mcycle[6]_i_14_n_0 ;
  wire \mcycle[6]_i_15_n_0 ;
  wire \mcycle[6]_i_16_n_0 ;
  wire \mcycle[6]_i_17_n_0 ;
  wire \mcycle[6]_i_18_n_0 ;
  wire \mcycle[6]_i_19_n_0 ;
  wire \mcycle[6]_i_1_n_0 ;
  wire \mcycle[6]_i_20_n_0 ;
  wire \mcycle[6]_i_21_n_0 ;
  wire \mcycle[6]_i_23_n_0 ;
  wire \mcycle[6]_i_2_n_0 ;
  wire \mcycle[6]_i_3_n_0 ;
  wire \mcycle[6]_i_4_n_0 ;
  wire \mcycle[6]_i_5_n_0 ;
  wire \mcycle[6]_i_6_n_0 ;
  wire \mcycle[6]_i_8_n_0 ;
  wire \mcycle[6]_i_9_n_0 ;
  wire \mcycle_reg[0]_0 ;
  wire \mcycle_reg[0]_rep_0 ;
  wire \mcycle_reg[0]_rep_n_0 ;
  wire \mcycle_reg[1]_rep_n_0 ;
  wire \mcycle_reg_n_0_[1] ;
  wire \mcycle_reg_n_0_[2] ;
  wire \mcycle_reg_n_0_[3] ;
  wire \mcycle_reg_n_0_[4] ;
  wire \mcycle_reg_n_0_[5] ;
  wire \mcycle_reg_n_0_[6] ;
  wire [2:0]mcycles;
  wire \mcycles[0]_i_2_n_0 ;
  wire \mcycles[0]_i_3_n_0 ;
  wire \mcycles[0]_i_4_n_0 ;
  wire \mcycles[0]_i_5_n_0 ;
  wire \mcycles[0]_i_6_n_0 ;
  wire \mcycles[0]_i_7_n_0 ;
  wire \mcycles[0]_i_8_n_0 ;
  wire \mcycles[0]_i_9_n_0 ;
  wire \mcycles[1]_i_10_n_0 ;
  wire \mcycles[1]_i_11_n_0 ;
  wire \mcycles[1]_i_13_n_0 ;
  wire \mcycles[1]_i_15_n_0 ;
  wire \mcycles[1]_i_16_n_0 ;
  wire \mcycles[1]_i_2_n_0 ;
  wire \mcycles[1]_i_3_n_0 ;
  wire \mcycles[1]_i_4_n_0 ;
  wire \mcycles[1]_i_5_n_0 ;
  wire \mcycles[1]_i_6_n_0 ;
  wire \mcycles[1]_i_7_n_0 ;
  wire \mcycles[1]_i_8_n_0 ;
  wire \mcycles[1]_i_9_n_0 ;
  wire \mcycles[2]_i_2_n_0 ;
  wire \mcycles[2]_i_3_n_0 ;
  wire \mcycles[2]_i_4_n_0 ;
  wire \mcycles[2]_i_6_n_0 ;
  wire \mcycles[2]_i_7_n_0 ;
  wire \mcycles[2]_i_8_n_0 ;
  wire [2:0]mcycles_d;
  wire \mcycles_reg[1]_i_12_n_0 ;
  wire \mcycles_reg[2]_i_5_n_0 ;
  wire [7:0]mem_reg;
  wire [8:0]mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire [7:0]mem_reg_3;
  wire mem_reg_i_12_n_0;
  wire mreq_n_inv_i_2_n_0;
  wire nmi_mask_i_3_n_0;
  wire no_read;
  wire [7:0]\oport_bus[dslave] ;
  wire out_busy;
  wire out_valid_reg;
  wire outreg;
  wire p_0_in0;
  wire [7:7]p_2_in;
  wire p_3_in108_in;
  wire [1:1]p_5_in;
  wire [0:0]r;
  wire r_Tx_Active_reg;
  wire rd_n10_out;
  wire rdn_d;
  wire rdn_d_reg;
  wire rst_n;
  wire rst_n_0;
  wire \s_obus[dslave][0]_i_3_n_0 ;
  wire \s_obus[dslave][0]_i_4_n_0 ;
  wire \s_obus[dslave][0]_i_5_n_0 ;
  wire \s_obus[dslave][0]_i_6_n_0 ;
  wire \s_obus[dslave][1]_i_3_n_0 ;
  wire \s_obus[dslave][1]_i_4_n_0 ;
  wire \s_obus[dslave][1]_i_5_n_0 ;
  wire \s_obus[dslave][1]_i_6_n_0 ;
  wire \s_obus[dslave][2]_i_2_n_0 ;
  wire \s_obus[dslave][2]_i_4_n_0 ;
  wire \s_obus[dslave][2]_i_5_n_0 ;
  wire \s_obus[dslave][3]_i_10_n_0 ;
  wire \s_obus[dslave][3]_i_2_n_0 ;
  wire \s_obus[dslave][3]_i_4_n_0 ;
  wire \s_obus[dslave][3]_i_5_n_0 ;
  wire \s_obus[dslave][3]_i_6_n_0 ;
  wire \s_obus[dslave][5]_i_9_n_0 ;
  wire \s_obus[dslave][6]_i_2_n_0 ;
  wire \s_obus[dslave][6]_i_4_n_0 ;
  wire \s_obus[dslave][6]_i_5_n_0 ;
  wire \s_obus[dslave][7]_i_10_n_0 ;
  wire \s_obus[dslave][7]_i_4_n_0 ;
  wire \s_obus[dslave][7]_i_6_n_0 ;
  wire \s_obus[dslave][7]_i_7_n_0 ;
  wire \s_obus[dslave][7]_i_9_n_0 ;
  wire \s_obus_reg[dslave][0] ;
  wire \s_obus_reg[dslave][0]_0 ;
  wire \s_obus_reg[dslave][1] ;
  wire \s_obus_reg[dslave][1]_0 ;
  wire \s_obus_reg[dslave][2] ;
  wire \s_obus_reg[dslave][2]_0 ;
  wire \s_obus_reg[dslave][2]_1 ;
  wire \s_obus_reg[dslave][3] ;
  wire \s_obus_reg[dslave][3]_0 ;
  wire [7:0]\s_obus_reg[dslave][3]_1 ;
  wire [9:0]\s_obus_reg[dslave][3]_2 ;
  wire [13:0]\s_obus_reg[dslave][5] ;
  wire \s_obus_reg[dslave][6] ;
  wire [15:0]\s_obus_reg[dslave][7] ;
  wire [10:0]\s_obus_reg[dslave][7]_0 ;
  wire \s_obus_reg[dslave][7]_1 ;
  wire [15:0]\s_obus_reg[dslave][7]_2 ;
  wire [2:0]sfx_port;
  wire \sfx_port[0]_i_2_n_0 ;
  wire \sfx_port_reg[0] ;
  wire \sfx_port_reg[1] ;
  wire \sfx_port_reg[2] ;
  wire \sfx_port_reg[3] ;
  wire \sfx_port_reg[4] ;
  wire \sfx_port_reg[5] ;
  wire \sfx_port_reg[5]_0 ;
  wire \slave_shared_master_bus[rdn] ;
  wire tileram_ena;
  wire [2:1]tstate;
  wire \tstate[0]_i_1_n_0 ;
  wire \tstate[1]_i_1_n_0 ;
  wire \tstate[2]_i_1_n_0 ;
  wire \tstate[3]_i_1_n_0 ;
  wire \tstate[4]_i_1_n_0 ;
  wire \tstate[5]_i_1_n_0 ;
  wire \tstate[6]_i_11_n_0 ;
  wire \tstate[6]_i_12_n_0 ;
  wire \tstate[6]_i_13_n_0 ;
  wire \tstate[6]_i_14_n_0 ;
  wire \tstate[6]_i_15_n_0 ;
  wire \tstate[6]_i_16_n_0 ;
  wire \tstate[6]_i_17_n_0 ;
  wire \tstate[6]_i_18_n_0 ;
  wire \tstate[6]_i_19_n_0 ;
  wire \tstate[6]_i_20_n_0 ;
  wire \tstate[6]_i_21_n_0 ;
  wire \tstate[6]_i_22_n_0 ;
  wire \tstate[6]_i_23_n_0 ;
  wire \tstate[6]_i_24_n_0 ;
  wire \tstate[6]_i_25_n_0 ;
  wire \tstate[6]_i_26_n_0 ;
  wire \tstate[6]_i_27_n_0 ;
  wire \tstate[6]_i_28_n_0 ;
  wire \tstate[6]_i_29_n_0 ;
  wire \tstate[6]_i_2_n_0 ;
  wire \tstate[6]_i_30_n_0 ;
  wire \tstate[6]_i_31_n_0 ;
  wire \tstate[6]_i_32_n_0 ;
  wire \tstate[6]_i_33_n_0 ;
  wire \tstate[6]_i_34_n_0 ;
  wire \tstate[6]_i_35_n_0 ;
  wire \tstate[6]_i_36_n_0 ;
  wire \tstate[6]_i_37_n_0 ;
  wire \tstate[6]_i_38_n_0 ;
  wire \tstate[6]_i_39_n_0 ;
  wire \tstate[6]_i_3_n_0 ;
  wire \tstate[6]_i_40_n_0 ;
  wire \tstate[6]_i_41_n_0 ;
  wire \tstate[6]_i_42_n_0 ;
  wire \tstate[6]_i_43_n_0 ;
  wire \tstate[6]_i_44_n_0 ;
  wire \tstate[6]_i_45_n_0 ;
  wire \tstate[6]_i_46_n_0 ;
  wire \tstate[6]_i_47_n_0 ;
  wire \tstate[6]_i_48_n_0 ;
  wire \tstate[6]_i_49_n_0 ;
  wire \tstate[6]_i_4_n_0 ;
  wire \tstate[6]_i_50_n_0 ;
  wire \tstate[6]_i_51_n_0 ;
  wire \tstate[6]_i_53_n_0 ;
  wire \tstate[6]_i_54_n_0 ;
  wire \tstate[6]_i_55_n_0 ;
  wire \tstate[6]_i_56_n_0 ;
  wire \tstate[6]_i_57_n_0 ;
  wire \tstate[6]_i_58_n_0 ;
  wire \tstate[6]_i_59_n_0 ;
  wire \tstate[6]_i_5_n_0 ;
  wire \tstate[6]_i_60_n_0 ;
  wire \tstate[6]_i_6_n_0 ;
  wire \tstate[6]_i_7_n_0 ;
  wire tstate_0;
  wire \tstate_reg[1]_0 ;
  wire [0:0]\tstate_reg[2]_0 ;
  wire \tstate_reg[2]_1 ;
  wire \tstate_reg[6]_i_52_n_0 ;
  wire \tstate_reg_n_0_[0] ;
  wire \tstate_reg_n_0_[3] ;
  wire \tstate_reg_n_0_[4] ;
  wire \tstate_reg_n_0_[5] ;
  wire \tstate_reg_n_0_[6] ;
  wire [2:0]tstates;
  wire walk_out;
  wire wr_n1;
  wire [0:0]wr_n_reg;
  wire wr_n_reg_0;
  wire write;
  wire wrn_d;
  wire wrn_d_reg;
  wire [2:2]\NLW_ACC_reg[6]_i_13_CO_UNCONNECTED ;
  wire [3:3]\NLW_ACC_reg[6]_i_13_O_UNCONNECTED ;
  wire [3:3]\NLW_ACC_reg[6]_i_15_CO_UNCONNECTED ;
  wire [3:3]\NLW_ACC_reg[7]_i_22_CO_UNCONNECTED ;
  wire [3:2]\NLW_A_reg[15]_i_15_CO_UNCONNECTED ;
  wire [3:3]\NLW_A_reg[15]_i_15_O_UNCONNECTED ;
  wire [3:3]\NLW_PC_reg[12]_i_8_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[0]_i_1 
       (.I0(i_reg_n_78),
        .I1(\ACC[7]_i_4_n_0 ),
        .I2(\ACC[0]_i_3_n_0 ),
        .O(\ACC[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7340734040407373)) 
    \ACC[0]_i_3 
       (.I0(\I[7]_i_4_n_0 ),
        .I1(\ACC[7]_i_5_n_0 ),
        .I2(\I_reg_n_0_[0] ),
        .I3(\Ap_reg_n_0_[0] ),
        .I4(\ACC_reg_n_0_[0] ),
        .I5(ExchangeAF),
        .O(\ACC[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[1]_i_1 
       (.I0(i_reg_n_77),
        .I1(\ACC[7]_i_4_n_0 ),
        .I2(\ACC[1]_i_3_n_0 ),
        .O(\ACC[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7340734040407373)) 
    \ACC[1]_i_3 
       (.I0(\I[7]_i_4_n_0 ),
        .I1(\ACC[7]_i_5_n_0 ),
        .I2(\I_reg_n_0_[1] ),
        .I3(\Ap_reg_n_0_[1] ),
        .I4(\ACC_reg_n_0_[1] ),
        .I5(ExchangeAF),
        .O(\ACC[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[2]_i_1 
       (.I0(i_reg_n_76),
        .I1(\ACC[7]_i_4_n_0 ),
        .I2(\ACC[2]_i_3_n_0 ),
        .O(\ACC[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7340734040407373)) 
    \ACC[2]_i_3 
       (.I0(\I[7]_i_4_n_0 ),
        .I1(\ACC[7]_i_5_n_0 ),
        .I2(\I_reg_n_0_[2] ),
        .I3(\Ap_reg_n_0_[2] ),
        .I4(\ACC_reg_n_0_[2] ),
        .I5(ExchangeAF),
        .O(\ACC[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[3]_i_1 
       (.I0(i_reg_n_75),
        .I1(\ACC[7]_i_4_n_0 ),
        .I2(\ACC[3]_i_3_n_0 ),
        .O(\ACC[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7340734040407373)) 
    \ACC[3]_i_3 
       (.I0(\I[7]_i_4_n_0 ),
        .I1(\ACC[7]_i_5_n_0 ),
        .I2(\I_reg_n_0_[3] ),
        .I3(\Ap_reg_n_0_[3] ),
        .I4(\ACC_reg_n_0_[3] ),
        .I5(ExchangeAF),
        .O(\ACC[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[4]_i_1 
       (.I0(i_reg_n_74),
        .I1(\ACC[7]_i_4_n_0 ),
        .I2(\ACC[4]_i_3_n_0 ),
        .O(\ACC[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7340734040407373)) 
    \ACC[4]_i_3 
       (.I0(\I[7]_i_4_n_0 ),
        .I1(\ACC[7]_i_5_n_0 ),
        .I2(\I_reg_n_0_[4] ),
        .I3(\Ap_reg_n_0_[4] ),
        .I4(\ACC_reg_n_0_[4] ),
        .I5(ExchangeAF),
        .O(\ACC[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[5]_i_1 
       (.I0(i_reg_n_72),
        .I1(\ACC[7]_i_4_n_0 ),
        .I2(\ACC[5]_i_3_n_0 ),
        .O(\ACC[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7340734040407373)) 
    \ACC[5]_i_3 
       (.I0(\I[7]_i_4_n_0 ),
        .I1(\ACC[7]_i_5_n_0 ),
        .I2(\I_reg_n_0_[5] ),
        .I3(\Ap_reg_n_0_[5] ),
        .I4(\ACC_reg_n_0_[5] ),
        .I5(ExchangeAF),
        .O(\ACC[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[6]_i_1 
       (.I0(i_reg_n_71),
        .I1(\ACC[7]_i_4_n_0 ),
        .I2(\ACC[6]_i_3_n_0 ),
        .O(\ACC[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ACC[6]_i_16 
       (.I0(\BusA_reg_n_0_[6] ),
        .O(\ACC[6]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ACC[6]_i_17 
       (.I0(\BusA_reg_n_0_[4] ),
        .I1(\BusA_reg_n_0_[5] ),
        .O(\ACC[6]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ACC[6]_i_18 
       (.I0(\BusA_reg_n_0_[7] ),
        .O(\ACC[6]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ACC[6]_i_19 
       (.I0(\BusA_reg_n_0_[6] ),
        .I1(\BusA_reg_n_0_[7] ),
        .O(\ACC[6]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ACC[6]_i_20 
       (.I0(\BusA_reg_n_0_[5] ),
        .I1(\BusA_reg_n_0_[6] ),
        .O(\ACC[6]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ACC[6]_i_21 
       (.I0(\BusA_reg_n_0_[4] ),
        .I1(\BusA_reg_n_0_[5] ),
        .O(\ACC[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h7340734040407373)) 
    \ACC[6]_i_3 
       (.I0(\I[7]_i_4_n_0 ),
        .I1(\ACC[7]_i_5_n_0 ),
        .I2(\I_reg_n_0_[6] ),
        .I3(\Ap_reg_n_0_[6] ),
        .I4(\ACC_reg_n_0_[6] ),
        .I5(ExchangeAF),
        .O(\ACC[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5554555455555554)) 
    \ACC[7]_i_1 
       (.I0(BusAck_reg_0),
        .I1(\ACC[7]_i_3_n_0 ),
        .I2(\ACC[7]_i_4_n_0 ),
        .I3(\ACC[7]_i_5_n_0 ),
        .I4(ExchangeAF),
        .I5(\IR[7]_i_3_n_0 ),
        .O(\ACC[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ACC[7]_i_12 
       (.I0(\IR_reg_n_0_[4] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[5] ),
        .O(\ACC[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[7]_i_2 
       (.I0(i_reg_n_70),
        .I1(\ACC[7]_i_4_n_0 ),
        .I2(\ACC[7]_i_7_n_0 ),
        .O(\ACC[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1115)) 
    \ACC[7]_i_26 
       (.I0(\F_reg_n_0_[4] ),
        .I1(\BusA_reg_n_0_[3] ),
        .I2(\BusA_reg_n_0_[2] ),
        .I3(\BusA_reg_n_0_[1] ),
        .O(\ACC[7]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ACC[7]_i_27 
       (.I0(\BusA_reg_n_0_[6] ),
        .I1(\BusA_reg_n_0_[7] ),
        .O(\ACC[7]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ACC[7]_i_28 
       (.I0(\BusA_reg_n_0_[5] ),
        .I1(\BusA_reg_n_0_[6] ),
        .O(\ACC[7]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ACC[7]_i_29 
       (.I0(\BusA_reg_n_0_[4] ),
        .I1(\BusA_reg_n_0_[5] ),
        .O(\ACC[7]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h00000400)) 
    \ACC[7]_i_3 
       (.I0(\ISet_reg_n_0_[1] ),
        .I1(\ACC[7]_i_8_n_0 ),
        .I2(\ISet_reg_n_0_[0] ),
        .I3(\tstate[6]_i_4_n_0 ),
        .I4(\IR[7]_i_3_n_0 ),
        .O(\ACC[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1115EEEA)) 
    \ACC[7]_i_30 
       (.I0(\F_reg_n_0_[4] ),
        .I1(\BusA_reg_n_0_[3] ),
        .I2(\BusA_reg_n_0_[2] ),
        .I3(\BusA_reg_n_0_[1] ),
        .I4(\BusA_reg_n_0_[4] ),
        .O(\ACC[7]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \ACC[7]_i_4 
       (.I0(Read_To_Reg_r[0]),
        .I1(i_reg_n_18),
        .I2(Read_To_Reg_r[3]),
        .I3(Read_To_Reg_r[1]),
        .I4(Read_To_Reg_r[2]),
        .O(\ACC[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h70000000)) 
    \ACC[7]_i_5 
       (.I0(\I[7]_i_5_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\I[7]_i_2_n_0 ),
        .I3(\ISet_reg_n_0_[1] ),
        .I4(\tstate_reg_n_0_[3] ),
        .O(\ACC[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0F3AAAAC0F3)) 
    \ACC[7]_i_7 
       (.I0(p_2_in),
        .I1(ExchangeAF),
        .I2(\Ap_reg_n_0_[7] ),
        .I3(\ACC_reg_n_0_[7] ),
        .I4(\ACC[7]_i_5_n_0 ),
        .I5(\I[7]_i_4_n_0 ),
        .O(\ACC[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \ACC[7]_i_8 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\ACC[7]_i_12_n_0 ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(\ACC[7]_i_8_n_0 ));
  FDPE \ACC_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(\ACC[7]_i_1_n_0 ),
        .D(\ACC[0]_i_1_n_0 ),
        .PRE(rst_n_0),
        .Q(\ACC_reg_n_0_[0] ));
  FDPE \ACC_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(\ACC[7]_i_1_n_0 ),
        .D(\ACC[1]_i_1_n_0 ),
        .PRE(rst_n_0),
        .Q(\ACC_reg_n_0_[1] ));
  FDPE \ACC_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(\ACC[7]_i_1_n_0 ),
        .D(\ACC[2]_i_1_n_0 ),
        .PRE(rst_n_0),
        .Q(\ACC_reg_n_0_[2] ));
  FDPE \ACC_reg[3] 
       (.C(mem_reg_0[1]),
        .CE(\ACC[7]_i_1_n_0 ),
        .D(\ACC[3]_i_1_n_0 ),
        .PRE(rst_n_0),
        .Q(\ACC_reg_n_0_[3] ));
  FDPE \ACC_reg[4] 
       (.C(mem_reg_0[1]),
        .CE(\ACC[7]_i_1_n_0 ),
        .D(\ACC[4]_i_1_n_0 ),
        .PRE(rst_n_0),
        .Q(\ACC_reg_n_0_[4] ));
  FDPE \ACC_reg[5] 
       (.C(mem_reg_0[1]),
        .CE(\ACC[7]_i_1_n_0 ),
        .D(\ACC[5]_i_1_n_0 ),
        .PRE(rst_n_0),
        .Q(\ACC_reg_n_0_[5] ));
  FDPE \ACC_reg[6] 
       (.C(mem_reg_0[1]),
        .CE(\ACC[7]_i_1_n_0 ),
        .D(\ACC[6]_i_1_n_0 ),
        .PRE(rst_n_0),
        .Q(\ACC_reg_n_0_[6] ));
  CARRY4 \ACC_reg[6]_i_13 
       (.CI(i_reg_n_65),
        .CO({\i_alu/DAA_Q0 [8],\NLW_ACC_reg[6]_i_13_CO_UNCONNECTED [2],\ACC_reg[6]_i_13_n_2 ,\ACC_reg[6]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\BusA_reg_n_0_[6] ,\BusA_reg_n_0_[4] }),
        .O({\NLW_ACC_reg[6]_i_13_O_UNCONNECTED [3],\i_alu/DAA_Q0 [7:5]}),
        .S({1'b1,\BusA_reg_n_0_[7] ,\ACC[6]_i_16_n_0 ,\ACC[6]_i_17_n_0 }));
  CARRY4 \ACC_reg[6]_i_15 
       (.CI(i_reg_n_64),
        .CO({\NLW_ACC_reg[6]_i_15_CO_UNCONNECTED [3],\ACC_reg[6]_i_15_n_1 ,\ACC_reg[6]_i_15_n_2 ,\ACC_reg[6]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\BusA_reg_n_0_[6] ,\BusA_reg_n_0_[5] ,\BusA_reg_n_0_[4] }),
        .O(\i_alu/DAA_Q ),
        .S({\ACC[6]_i_18_n_0 ,\ACC[6]_i_19_n_0 ,\ACC[6]_i_20_n_0 ,\ACC[6]_i_21_n_0 }));
  FDPE \ACC_reg[7] 
       (.C(mem_reg_0[1]),
        .CE(\ACC[7]_i_1_n_0 ),
        .D(\ACC[7]_i_2_n_0 ),
        .PRE(rst_n_0),
        .Q(\ACC_reg_n_0_[7] ));
  CARRY4 \ACC_reg[7]_i_22 
       (.CI(i_reg_n_66),
        .CO({\NLW_ACC_reg[7]_i_22_CO_UNCONNECTED [3],\ACC_reg[7]_i_22_n_1 ,\ACC_reg[7]_i_22_n_2 ,\ACC_reg[7]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\BusA_reg_n_0_[5] ,\BusA_reg_n_0_[4] ,\ACC[7]_i_26_n_0 }),
        .O(\i_alu/DAA_Q__1 [7:4]),
        .S({\ACC[7]_i_27_n_0 ,\ACC[7]_i_28_n_0 ,\ACC[7]_i_29_n_0 ,\ACC[7]_i_30_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ALU_Op_r[0]_i_1 
       (.I0(\ALU_Op_r_reg[0]_i_2_n_0 ),
        .I1(Save_ALU_r_i_5_n_0),
        .O(\ALU_Op_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ALU_Op_r[0]_i_10 
       (.I0(\ALU_Op_r[0]_i_14_n_0 ),
        .I1(\mcycle_reg_n_0_[6] ),
        .I2(\ALU_Op_r[0]_i_13_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\ALU_Op_r[0]_i_12_n_0 ),
        .O(\ALU_Op_r[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBAAA8AAAFFFF0000)) 
    \ALU_Op_r[0]_i_11 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[0] ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[3] ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAFFFFFFF4000)) 
    \ALU_Op_r[0]_i_12 
       (.I0(\IR_reg_n_0_[0] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[3] ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h50000000BFFF0000)) 
    \ALU_Op_r[0]_i_13 
       (.I0(\IR_reg_n_0_[0] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[3] ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h75554555FFFF0000)) 
    \ALU_Op_r[0]_i_14 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[0] ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[3] ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \ALU_Op_r[0]_i_3 
       (.I0(\ALU_Op_r_reg[0]_i_5_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\ALU_Op_r[0]_i_6_n_0 ),
        .O(\ALU_Op_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCBBBB03008888)) 
    \ALU_Op_r[0]_i_4 
       (.I0(\ALU_Op_r[0]_i_7_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\ALU_Op_r[0]_i_8_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\IR_reg_n_0_[3] ),
        .O(\ALU_Op_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB0B3F3F300000000)) 
    \ALU_Op_r[0]_i_6 
       (.I0(\IR_reg_n_0_[5] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg_n_0_[0] ),
        .I5(\IR_reg_n_0_[3] ),
        .O(\ALU_Op_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDDD11100000)) 
    \ALU_Op_r[0]_i_7 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg_n_0_[0] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[3] ),
        .O(\ALU_Op_r[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5EFF5FFF04000000)) 
    \ALU_Op_r[0]_i_8 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[0] ),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[3] ),
        .O(\ALU_Op_r[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ALU_Op_r[0]_i_9 
       (.I0(\ALU_Op_r[0]_i_11_n_0 ),
        .I1(\mcycle_reg_n_0_[6] ),
        .I2(\ALU_Op_r[0]_i_12_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\ALU_Op_r[0]_i_13_n_0 ),
        .O(\ALU_Op_r[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ALU_Op_r[1]_i_1 
       (.I0(\ALU_Op_r[1]_i_2_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\ALU_Op_r[1]_i_3_n_0 ),
        .I3(\ISet_reg_n_0_[1] ),
        .I4(\ALU_Op_r[1]_i_4_n_0 ),
        .I5(Save_ALU_r_i_5_n_0),
        .O(\ALU_Op_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \ALU_Op_r[1]_i_10 
       (.I0(\ALU_Op_r[1]_i_13_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\ALU_Op_r[1]_i_14_n_0 ),
        .O(\ALU_Op_r[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFA400A000)) 
    \ALU_Op_r[1]_i_11 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[4] ),
        .O(\ALU_Op_r[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h0B000000)) 
    \ALU_Op_r[1]_i_12 
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\IR_reg_n_0_[5] ),
        .O(\ALU_Op_r[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \ALU_Op_r[1]_i_13 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\IR_reg_n_0_[4] ),
        .O(\ALU_Op_r[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFBFFFFF05040000)) 
    \ALU_Op_r[1]_i_14 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[4] ),
        .O(\ALU_Op_r[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    \ALU_Op_r[1]_i_2 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[7] ),
        .I3(\ALU_Op_r[1]_i_5_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\ALU_Op_r[1]_i_6_n_0 ),
        .O(\ALU_Op_r[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ALU_Op_r[1]_i_3 
       (.I0(\ALU_Op_r[1]_i_7_n_0 ),
        .I1(\mcycle_reg_n_0_[6] ),
        .I2(\ALU_Op_r[1]_i_8_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\ALU_Op_r[1]_i_9_n_0 ),
        .O(\ALU_Op_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCBBBB03008888)) 
    \ALU_Op_r[1]_i_4 
       (.I0(\ALU_Op_r[1]_i_10_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\ALU_Op_r[1]_i_11_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\IR_reg_n_0_[4] ),
        .O(\ALU_Op_r[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h8F8FCFC0)) 
    \ALU_Op_r[1]_i_5 
       (.I0(\IR_reg_n_0_[5] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\ALU_Op_r[1]_i_12_n_0 ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFBFFFFF00000000)) 
    \ALU_Op_r[1]_i_6 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\IR_reg_n_0_[4] ),
        .O(\ALU_Op_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBAAA8AAAFFFF0000)) 
    \ALU_Op_r[1]_i_7 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[4] ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAFFFFFFF4000)) 
    \ALU_Op_r[1]_i_8 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[4] ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h50000000BFFF0000)) 
    \ALU_Op_r[1]_i_9 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[4] ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ALU_Op_r[2]_i_1 
       (.I0(\ALU_Op_r_reg[2]_i_2_n_0 ),
        .I1(Save_ALU_r_i_5_n_0),
        .O(\ALU_Op_r[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4000FF00)) 
    \ALU_Op_r[2]_i_10 
       (.I0(\IR_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFBFFFFF00000000)) 
    \ALU_Op_r[2]_i_11 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[0] ),
        .I5(\IR_reg_n_0_[5] ),
        .O(\ALU_Op_r[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAA00000000)) 
    \ALU_Op_r[2]_i_12 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\IR_reg_n_0_[4] ),
        .I5(\IR_reg_n_0_[5] ),
        .O(\ALU_Op_r[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \ALU_Op_r[2]_i_3 
       (.I0(\ALU_Op_r_reg[2]_i_5_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\ALU_Op_r_reg[2]_i_6_n_0 ),
        .O(\ALU_Op_r[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    \ALU_Op_r[2]_i_4 
       (.I0(\ALU_Op_r[2]_i_7_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\ALU_Op_r[2]_i_8_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\IR_reg_n_0_[5] ),
        .O(\ALU_Op_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFDDDD00000000)) 
    \ALU_Op_r[2]_i_7 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg_n_0_[0] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[5] ),
        .O(\ALU_Op_r[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBFEBBFF00000000)) 
    \ALU_Op_r[2]_i_8 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[0] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[5] ),
        .O(\ALU_Op_r[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h50000000BFFF0000)) 
    \ALU_Op_r[2]_i_9 
       (.I0(\IR_reg_n_0_[0] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[5] ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ALU_Op_r[3]_i_1 
       (.I0(\ALU_Op_r[3]_i_2_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\ALU_Op_r[3]_i_3_n_0 ),
        .I3(\ISet_reg_n_0_[1] ),
        .I4(\ALU_Op_r[3]_i_4_n_0 ),
        .I5(Save_ALU_r_i_5_n_0),
        .O(\ALU_Op_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \ALU_Op_r[3]_i_2 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\ALU_Op_r[3]_i_5_n_0 ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(\ALU_Op_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFFFFF10000000)) 
    \ALU_Op_r[3]_i_3 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \ALU_Op_r[3]_i_4 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\ALU_Op_r[3]_i_6_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[6] ),
        .O(\ALU_Op_r[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \ALU_Op_r[3]_i_5 
       (.I0(\IR_reg_n_0_[4] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[5] ),
        .O(\ALU_Op_r[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \ALU_Op_r[3]_i_6 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\ALU_Op_r[3]_i_6_n_0 ));
  FDCE \ALU_Op_r_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .CLR(rst_n_0),
        .D(\ALU_Op_r[0]_i_1_n_0 ),
        .Q(ALU_Op_r[0]));
  MUXF7 \ALU_Op_r_reg[0]_i_2 
       (.I0(\ALU_Op_r[0]_i_3_n_0 ),
        .I1(\ALU_Op_r[0]_i_4_n_0 ),
        .O(\ALU_Op_r_reg[0]_i_2_n_0 ),
        .S(\ISet_reg_n_0_[1] ));
  MUXF7 \ALU_Op_r_reg[0]_i_5 
       (.I0(\ALU_Op_r[0]_i_9_n_0 ),
        .I1(\ALU_Op_r[0]_i_10_n_0 ),
        .O(\ALU_Op_r_reg[0]_i_5_n_0 ),
        .S(\IR_reg_n_0_[6] ));
  FDCE \ALU_Op_r_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .CLR(rst_n_0),
        .D(\ALU_Op_r[1]_i_1_n_0 ),
        .Q(ALU_Op_r[1]));
  FDCE \ALU_Op_r_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .CLR(rst_n_0),
        .D(\ALU_Op_r[2]_i_1_n_0 ),
        .Q(ALU_Op_r[2]));
  MUXF7 \ALU_Op_r_reg[2]_i_2 
       (.I0(\ALU_Op_r[2]_i_3_n_0 ),
        .I1(\ALU_Op_r[2]_i_4_n_0 ),
        .O(\ALU_Op_r_reg[2]_i_2_n_0 ),
        .S(\ISet_reg_n_0_[1] ));
  MUXF7 \ALU_Op_r_reg[2]_i_5 
       (.I0(\ALU_Op_r[2]_i_9_n_0 ),
        .I1(\ALU_Op_r[2]_i_10_n_0 ),
        .O(\ALU_Op_r_reg[2]_i_5_n_0 ),
        .S(\mcycle_reg_n_0_[6] ));
  MUXF7 \ALU_Op_r_reg[2]_i_6 
       (.I0(\ALU_Op_r[2]_i_11_n_0 ),
        .I1(\ALU_Op_r[2]_i_12_n_0 ),
        .O(\ALU_Op_r_reg[2]_i_6_n_0 ),
        .S(\IR_reg_n_0_[2] ));
  FDCE \ALU_Op_r_reg[3] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .CLR(rst_n_0),
        .D(\ALU_Op_r[3]_i_1_n_0 ),
        .Q(ALU_Op_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \A[0]_i_5 
       (.I0(Inc_WZ),
        .I1(data0[0]),
        .I2(\A[6]_i_5_n_0 ),
        .O(\A[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[10]_i_4 
       (.I0(Q[2]),
        .I1(Inc_WZ),
        .I2(A0[10]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[11]_i_4 
       (.I0(Q[3]),
        .I1(Inc_WZ),
        .I2(A0[11]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[12]_i_4 
       (.I0(Q[4]),
        .I1(Inc_WZ),
        .I2(A0[12]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[13]_i_4 
       (.I0(Q[5]),
        .I1(Inc_WZ),
        .I2(A0[13]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[14]_i_5 
       (.I0(Q[6]),
        .I1(Inc_WZ),
        .I2(A0[14]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222222A)) 
    \A[15]_i_1 
       (.I0(\tstate[6]_i_4_n_0 ),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(tstate[1]),
        .I4(tstate[2]),
        .I5(BusAck_reg_0),
        .O(BTR_r));
  LUT2 #(
    .INIT(4'hE)) 
    \A[15]_i_10 
       (.I0(\A[15]_i_12_n_0 ),
        .I1(\A[15]_i_11_n_0 ),
        .O(\A[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \A[15]_i_11 
       (.I0(JumpXY),
        .I1(Jump),
        .O(\A[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \A[15]_i_12 
       (.I0(RstP),
        .I1(Call),
        .O(\A[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h4000400040FF4000)) 
    \A[15]_i_14 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\A[15]_i_18_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\ISet_reg_n_0_[1] ),
        .I4(\A[15]_i_19_n_0 ),
        .I5(\ISet_reg_n_0_[0] ),
        .O(Inc_WZ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \A[15]_i_16 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\A_reg[15]_i_20_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\ISet_reg_n_0_[0] ),
        .O(\A[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \A[15]_i_17 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\A[15]_i_21_n_0 ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(\A[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \A[15]_i_18 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\mcycle_reg_n_0_[3] ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[0] ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\A[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \A[15]_i_19 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\A[15]_i_22_n_0 ),
        .I3(\IR_reg_n_0_[0] ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(\A[15]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \A[15]_i_21 
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .O(\A[15]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \A[15]_i_22 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\mcycle_reg_n_0_[3] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .O(\A[15]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h00000B00)) 
    \A[15]_i_23 
       (.I0(\TmpAddr[15]_i_12_n_0 ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .O(\A[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h400040004F004000)) 
    \A[15]_i_24 
       (.I0(\IR_reg_n_0_[5] ),
        .I1(\A[15]_i_25_n_0 ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(i_reg_n_25),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\A[15]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \A[15]_i_25 
       (.I0(\IR_reg_n_0_[3] ),
        .I1(\IR_reg_n_0_[4] ),
        .O(\A[15]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hF8FF)) 
    \A[15]_i_4 
       (.I0(NMICycle_reg_n_0),
        .I1(\mcycle[6]_i_8_n_0 ),
        .I2(\A[15]_i_11_n_0 ),
        .I3(\A[15]_i_12_n_0 ),
        .O(\A[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \A[15]_i_6 
       (.I0(Set_Addr_To[0]),
        .I1(Set_Addr_To[1]),
        .O(\A[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[15]_i_8 
       (.I0(Q[7]),
        .I1(Inc_WZ),
        .I2(A0[15]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[1]_i_3 
       (.I0(A0[1]),
        .I1(Inc_WZ),
        .I2(data0[1]),
        .O(\A[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[2]_i_4 
       (.I0(A0[2]),
        .I1(Inc_WZ),
        .I2(data0[2]),
        .O(\A[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[3]_i_4 
       (.I0(data0[3]),
        .I1(Inc_WZ),
        .I2(A0[3]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[4]_i_4 
       (.I0(data0[4]),
        .I1(Inc_WZ),
        .I2(A0[4]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[5]_i_4 
       (.I0(A0[5]),
        .I1(Inc_WZ),
        .I2(data0[5]),
        .O(\A[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[6]_i_4 
       (.I0(A0[6]),
        .I1(Inc_WZ),
        .I2(data0[6]),
        .O(\A[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \A[6]_i_5 
       (.I0(Set_Addr_To[1]),
        .I1(Set_Addr_To[0]),
        .I2(Set_Addr_To[2]),
        .O(\A[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[7]_i_4 
       (.I0(data0[7]),
        .I1(Inc_WZ),
        .I2(A0[7]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[8]_i_4 
       (.I0(Q[0]),
        .I1(Inc_WZ),
        .I2(A0[8]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[9]_i_5 
       (.I0(Q[1]),
        .I1(Inc_WZ),
        .I2(A0[9]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[9]_i_5_n_0 ));
  FDCE \A_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(BTR_r),
        .CLR(rst_n_0),
        .D(i_reg_n_96),
        .Q(\A_reg[15]_0 [0]));
  FDCE \A_reg[10] 
       (.C(mem_reg_0[1]),
        .CE(BTR_r),
        .CLR(rst_n_0),
        .D(i_reg_n_86),
        .Q(\A_reg[15]_0 [8]));
  FDCE \A_reg[11] 
       (.C(mem_reg_0[1]),
        .CE(BTR_r),
        .CLR(rst_n_0),
        .D(i_reg_n_85),
        .Q(\A_reg[15]_0 [9]));
  FDCE \A_reg[12] 
       (.C(mem_reg_0[1]),
        .CE(BTR_r),
        .CLR(rst_n_0),
        .D(i_reg_n_84),
        .Q(\A_reg[15]_0 [10]));
  CARRY4 \A_reg[12]_i_7 
       (.CI(\A_reg[8]_i_7_n_0 ),
        .CO({\A_reg[12]_i_7_n_0 ,\A_reg[12]_i_7_n_1 ,\A_reg[12]_i_7_n_2 ,\A_reg[12]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A0[12:9]),
        .S({\TmpAddr_reg_n_0_[12] ,\TmpAddr_reg_n_0_[11] ,\TmpAddr_reg_n_0_[10] ,\TmpAddr_reg_n_0_[9] }));
  FDCE \A_reg[13] 
       (.C(mem_reg_0[1]),
        .CE(BTR_r),
        .CLR(rst_n_0),
        .D(i_reg_n_83),
        .Q(\A_reg[15]_0 [11]));
  FDCE \A_reg[14] 
       (.C(mem_reg_0[1]),
        .CE(BTR_r),
        .CLR(rst_n_0),
        .D(i_reg_n_82),
        .Q(\A_reg[15]_0 [12]));
  FDCE \A_reg[15] 
       (.C(mem_reg_0[1]),
        .CE(BTR_r),
        .CLR(rst_n_0),
        .D(i_reg_n_81),
        .Q(\A_reg[15]_0 [13]));
  CARRY4 \A_reg[15]_i_15 
       (.CI(\A_reg[12]_i_7_n_0 ),
        .CO({\NLW_A_reg[15]_i_15_CO_UNCONNECTED [3:2],\A_reg[15]_i_15_n_2 ,\A_reg[15]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_A_reg[15]_i_15_O_UNCONNECTED [3],A0[15:13]}),
        .S({1'b0,\TmpAddr_reg_n_0_[15] ,\TmpAddr_reg_n_0_[14] ,\TmpAddr_reg_n_0_[13] }));
  MUXF7 \A_reg[15]_i_20 
       (.I0(\A[15]_i_23_n_0 ),
        .I1(\A[15]_i_24_n_0 ),
        .O(\A_reg[15]_i_20_n_0 ),
        .S(\IR_reg_n_0_[1] ));
  MUXF7 \A_reg[15]_i_9 
       (.I0(\A[15]_i_16_n_0 ),
        .I1(\A[15]_i_17_n_0 ),
        .O(Jump),
        .S(\ISet_reg_n_0_[1] ));
  FDCE \A_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(BTR_r),
        .CLR(rst_n_0),
        .D(i_reg_n_95),
        .Q(\A_reg[15]_0 [1]));
  FDCE \A_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(BTR_r),
        .CLR(rst_n_0),
        .D(i_reg_n_94),
        .Q(\A_reg[15]_0 [2]));
  FDCE \A_reg[3] 
       (.C(mem_reg_0[1]),
        .CE(BTR_r),
        .CLR(rst_n_0),
        .D(i_reg_n_93),
        .Q(\A_reg[15]_0 [3]));
  FDCE \A_reg[4] 
       (.C(mem_reg_0[1]),
        .CE(BTR_r),
        .CLR(rst_n_0),
        .D(i_reg_n_92),
        .Q(\A_reg[15]_0 [4]));
  CARRY4 \A_reg[4]_i_7 
       (.CI(1'b0),
        .CO({\A_reg[4]_i_7_n_0 ,\A_reg[4]_i_7_n_1 ,\A_reg[4]_i_7_n_2 ,\A_reg[4]_i_7_n_3 }),
        .CYINIT(data0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A0[4:1]),
        .S(data0[4:1]));
  FDCE \A_reg[5] 
       (.C(mem_reg_0[1]),
        .CE(BTR_r),
        .CLR(rst_n_0),
        .D(i_reg_n_91),
        .Q(\A_reg[15]_0 [5]));
  FDCE \A_reg[6] 
       (.C(mem_reg_0[1]),
        .CE(BTR_r),
        .CLR(rst_n_0),
        .D(i_reg_n_90),
        .Q(\A_reg[15]_0 [6]));
  FDCE \A_reg[7] 
       (.C(mem_reg_0[1]),
        .CE(BTR_r),
        .CLR(rst_n_0),
        .D(i_reg_n_89),
        .Q(\cpu_bus[addr] [7]));
  FDCE \A_reg[8] 
       (.C(mem_reg_0[1]),
        .CE(BTR_r),
        .CLR(rst_n_0),
        .D(i_reg_n_88),
        .Q(\cpu_bus[addr] [8]));
  CARRY4 \A_reg[8]_i_7 
       (.CI(\A_reg[4]_i_7_n_0 ),
        .CO({\A_reg[8]_i_7_n_0 ,\A_reg[8]_i_7_n_1 ,\A_reg[8]_i_7_n_2 ,\A_reg[8]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A0[8:5]),
        .S({\TmpAddr_reg_n_0_[8] ,data0[7:5]}));
  FDCE \A_reg[9] 
       (.C(mem_reg_0[1]),
        .CE(BTR_r),
        .CLR(rst_n_0),
        .D(i_reg_n_87),
        .Q(\A_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000100)) 
    Alternate_i_1
       (.I0(BusAck_reg_0),
        .I1(\IR[7]_i_3_n_0 ),
        .I2(\ISet_reg_n_0_[0] ),
        .I3(Alternate_i_2_n_0),
        .I4(\ISet_reg_n_0_[1] ),
        .I5(Alternate_reg_n_0),
        .O(Alternate_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    Alternate_i_2
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(Alternate_i_3_n_0),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(Alternate_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h08)) 
    Alternate_i_3
       (.I0(\IR_reg_n_0_[4] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[5] ),
        .O(Alternate_i_3_n_0));
  FDCE Alternate_reg
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(Alternate_i_1_n_0),
        .Q(Alternate_reg_n_0));
  LUT6 #(
    .INIT(64'h000000002222222A)) 
    \Ap[7]_i_1 
       (.I0(ExchangeAF),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(tstate[1]),
        .I4(tstate[2]),
        .I5(BusAck_reg_0),
        .O(Ap));
  LUT5 #(
    .INIT(32'h00000010)) 
    \Ap[7]_i_2 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\Ap[7]_i_3_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(ExchangeAF));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \Ap[7]_i_3 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\Ap[7]_i_3_n_0 ));
  FDPE \Ap_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(Ap),
        .D(\ACC_reg_n_0_[0] ),
        .PRE(rst_n_0),
        .Q(\Ap_reg_n_0_[0] ));
  FDPE \Ap_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(Ap),
        .D(\ACC_reg_n_0_[1] ),
        .PRE(rst_n_0),
        .Q(\Ap_reg_n_0_[1] ));
  FDPE \Ap_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(Ap),
        .D(\ACC_reg_n_0_[2] ),
        .PRE(rst_n_0),
        .Q(\Ap_reg_n_0_[2] ));
  FDPE \Ap_reg[3] 
       (.C(mem_reg_0[1]),
        .CE(Ap),
        .D(\ACC_reg_n_0_[3] ),
        .PRE(rst_n_0),
        .Q(\Ap_reg_n_0_[3] ));
  FDPE \Ap_reg[4] 
       (.C(mem_reg_0[1]),
        .CE(Ap),
        .D(\ACC_reg_n_0_[4] ),
        .PRE(rst_n_0),
        .Q(\Ap_reg_n_0_[4] ));
  FDPE \Ap_reg[5] 
       (.C(mem_reg_0[1]),
        .CE(Ap),
        .D(\ACC_reg_n_0_[5] ),
        .PRE(rst_n_0),
        .Q(\Ap_reg_n_0_[5] ));
  FDPE \Ap_reg[6] 
       (.C(mem_reg_0[1]),
        .CE(Ap),
        .D(\ACC_reg_n_0_[6] ),
        .PRE(rst_n_0),
        .Q(\Ap_reg_n_0_[6] ));
  FDPE \Ap_reg[7] 
       (.C(mem_reg_0[1]),
        .CE(Ap),
        .D(\ACC_reg_n_0_[7] ),
        .PRE(rst_n_0),
        .Q(\Ap_reg_n_0_[7] ));
  LUT5 #(
    .INIT(32'h00000010)) 
    Arith16_r_i_1
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(Arith16_r_i_2_n_0),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(Arith16));
  LUT6 #(
    .INIT(64'h0000000050400000)) 
    Arith16_r_i_2
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(Arith16_r_i_2_n_0));
  FDCE Arith16_r_reg
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .CLR(rst_n_0),
        .D(Arith16),
        .Q(Arith16_r));
  LUT5 #(
    .INIT(32'h000088F8)) 
    Auto_Wait_t1_i_1
       (.I0(NMICycle_reg_n_0),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .I2(iorq),
        .I3(Auto_Wait_t2),
        .I4(\tstate[6]_i_4_n_0 ),
        .O(Auto_Wait_t1));
  FDCE Auto_Wait_t1_reg
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(Auto_Wait_t1),
        .Q(Auto_Wait_t1_reg_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    Auto_Wait_t2_i_1
       (.I0(Auto_Wait_t1_reg_n_0),
        .I1(\tstate[6]_i_4_n_0 ),
        .O(Auto_Wait_t20));
  FDCE Auto_Wait_t2_reg
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(Auto_Wait_t20),
        .Q(Auto_Wait_t2));
  LUT5 #(
    .INIT(32'h0DFF0D00)) 
    BTR_r_i_1
       (.I0(BTR_r_i_2_n_0),
        .I1(I_BT),
        .I2(No_BTR),
        .I3(BTR_r),
        .I4(BTR_r_reg_n_0),
        .O(BTR_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0FFFDFFF)) 
    BTR_r_i_2
       (.I0(\F[2]_i_10_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\ISet_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(BTR_r_i_4_n_0),
        .I5(\IR_reg_n_0_[6] ),
        .O(BTR_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    BTR_r_i_3
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(i_reg_n_22),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\ISet_reg_n_0_[1] ),
        .O(I_BT));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    BTR_r_i_4
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(BTR_r_i_4_n_0));
  FDCE BTR_r_reg
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(BTR_r_i_1_n_0),
        .Q(BTR_r_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    \BusA[7]_i_2 
       (.I0(Set_BusA_To[0]),
        .I1(Set_BusA_To[1]),
        .I2(Set_BusA_To[2]),
        .O(\BusA[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \BusA[7]_i_3 
       (.I0(Set_BusA_To[1]),
        .I1(Set_BusA_To[2]),
        .O(\BusA[7]_i_3_n_0 ));
  FDRE \BusA_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(BusA[0]),
        .Q(\BusA_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \BusA_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(BusA[1]),
        .Q(\BusA_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \BusA_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(BusA[2]),
        .Q(\BusA_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \BusA_reg[3] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(BusA[3]),
        .Q(\BusA_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \BusA_reg[4] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(BusA[4]),
        .Q(\BusA_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \BusA_reg[5] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(BusA[5]),
        .Q(\BusA_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \BusA_reg[6] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(BusA[6]),
        .Q(\BusA_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \BusA_reg[7] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(BusA[7]),
        .Q(\BusA_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    BusAck_i_1
       (.I0(BusAck_reg_0),
        .I1(BusReq_s),
        .I2(\mcycle[6]_i_3_n_0 ),
        .O(BusAck_i_1_n_0));
  (* ORIG_CELL_NAME = "BusAck_reg" *) 
  FDCE BusAck_reg
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(BusAck_i_1_n_0),
        .Q(BusAck_reg_0));
  (* ORIG_CELL_NAME = "BusAck_reg" *) 
  FDCE BusAck_reg_rep
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(BusAck_rep_i_1_n_0),
        .Q(BusAck_reg_rep_0));
  LUT3 #(
    .INIT(8'h8C)) 
    BusAck_rep_i_1
       (.I0(BusAck_reg_0),
        .I1(BusReq_s),
        .I2(\mcycle[6]_i_3_n_0 ),
        .O(BusAck_rep_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000FFAC0FAC)) 
    \BusB[0]_i_2 
       (.I0(data4[0]),
        .I1(\SP_reg_n_0_[0] ),
        .I2(Set_BusB_To[0]),
        .I3(Set_BusB_To[1]),
        .I4(\F_reg_n_0_[0] ),
        .I5(Set_BusB_To[2]),
        .O(\BusB[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \BusB[0]_i_3 
       (.I0(data7[0]),
        .I1(Set_BusB_To[0]),
        .I2(\PC_reg_n_0_[0] ),
        .I3(Set_BusB_To[2]),
        .I4(Set_BusB_To[1]),
        .O(\BusB[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8FF7000)) 
    \BusB[0]_i_4 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[0]),
        .I2(Q[0]),
        .I3(Set_BusB_To[2]),
        .I4(\ACC_reg_n_0_[0] ),
        .O(\BusB[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \BusB[1]_i_2 
       (.I0(\SP_reg_n_0_[1] ),
        .I1(Set_BusB_To[0]),
        .I2(data4[1]),
        .I3(Set_BusB_To[1]),
        .I4(\F_reg_n_0_[1] ),
        .I5(Set_BusB_To[2]),
        .O(\BusB[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \BusB[1]_i_3 
       (.I0(data7[1]),
        .I1(Set_BusB_To[0]),
        .I2(\PC_reg_n_0_[1] ),
        .I3(Set_BusB_To[2]),
        .I4(Set_BusB_To[1]),
        .O(\BusB[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8FF7000)) 
    \BusB[1]_i_4 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[0]),
        .I2(Q[1]),
        .I3(Set_BusB_To[2]),
        .I4(\ACC_reg_n_0_[1] ),
        .O(\BusB[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \BusB[2]_i_2 
       (.I0(\SP_reg_n_0_[2] ),
        .I1(Set_BusB_To[0]),
        .I2(data4[2]),
        .I3(Set_BusB_To[1]),
        .I4(\F_reg_n_0_[2] ),
        .I5(Set_BusB_To[2]),
        .O(\BusB[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \BusB[2]_i_3 
       (.I0(data7[2]),
        .I1(Set_BusB_To[0]),
        .I2(\PC_reg_n_0_[2] ),
        .I3(Set_BusB_To[2]),
        .I4(Set_BusB_To[1]),
        .O(\BusB[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8FF7000)) 
    \BusB[2]_i_4 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[0]),
        .I2(Q[2]),
        .I3(Set_BusB_To[2]),
        .I4(\ACC_reg_n_0_[2] ),
        .O(\BusB[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \BusB[3]_i_2 
       (.I0(\SP_reg_n_0_[3] ),
        .I1(Set_BusB_To[0]),
        .I2(data4[3]),
        .I3(Set_BusB_To[1]),
        .I4(\F_reg_n_0_[3] ),
        .I5(Set_BusB_To[2]),
        .O(\BusB[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \BusB[3]_i_3 
       (.I0(data7[3]),
        .I1(Set_BusB_To[0]),
        .I2(\PC_reg_n_0_[3] ),
        .I3(Set_BusB_To[2]),
        .I4(Set_BusB_To[1]),
        .O(\BusB[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8FF7000)) 
    \BusB[3]_i_4 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[0]),
        .I2(Q[3]),
        .I3(Set_BusB_To[2]),
        .I4(\ACC_reg_n_0_[3] ),
        .O(\BusB[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \BusB[4]_i_2 
       (.I0(\SP_reg_n_0_[4] ),
        .I1(Set_BusB_To[0]),
        .I2(data4[4]),
        .I3(Set_BusB_To[1]),
        .I4(\F_reg_n_0_[4] ),
        .I5(Set_BusB_To[2]),
        .O(\BusB[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \BusB[4]_i_3 
       (.I0(data7[4]),
        .I1(Set_BusB_To[0]),
        .I2(\PC_reg_n_0_[4] ),
        .I3(Set_BusB_To[2]),
        .I4(Set_BusB_To[1]),
        .O(\BusB[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8FF7000)) 
    \BusB[4]_i_4 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[0]),
        .I2(Q[4]),
        .I3(Set_BusB_To[2]),
        .I4(\ACC_reg_n_0_[4] ),
        .O(\BusB[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \BusB[5]_i_2 
       (.I0(\SP_reg_n_0_[5] ),
        .I1(Set_BusB_To[0]),
        .I2(data4[5]),
        .I3(Set_BusB_To[1]),
        .I4(\F_reg_n_0_[5] ),
        .I5(Set_BusB_To[2]),
        .O(\BusB[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \BusB[5]_i_3 
       (.I0(data7[5]),
        .I1(Set_BusB_To[0]),
        .I2(\PC_reg_n_0_[5] ),
        .I3(Set_BusB_To[2]),
        .I4(Set_BusB_To[1]),
        .O(\BusB[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8FF7000)) 
    \BusB[5]_i_4 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[0]),
        .I2(Q[5]),
        .I3(Set_BusB_To[2]),
        .I4(\ACC_reg_n_0_[5] ),
        .O(\BusB[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \BusB[6]_i_2 
       (.I0(\SP_reg_n_0_[6] ),
        .I1(Set_BusB_To[0]),
        .I2(data4[6]),
        .I3(Set_BusB_To[1]),
        .I4(\F_reg_n_0_[6] ),
        .I5(Set_BusB_To[2]),
        .O(\BusB[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \BusB[6]_i_3 
       (.I0(data7[6]),
        .I1(Set_BusB_To[0]),
        .I2(\PC_reg_n_0_[6] ),
        .I3(Set_BusB_To[2]),
        .I4(Set_BusB_To[1]),
        .O(\BusB[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8FF7000)) 
    \BusB[6]_i_4 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[0]),
        .I2(Q[6]),
        .I3(Set_BusB_To[2]),
        .I4(\ACC_reg_n_0_[6] ),
        .O(\BusB[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004F40)) 
    \BusB[7]_i_10 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\BusB[7]_i_15_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\Read_To_Reg_r[4]_i_9_n_0 ),
        .I4(\mcycle_reg_n_0_[6] ),
        .O(\BusB[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF00EF45FF00EA40)) 
    \BusB[7]_i_11 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\BusB[7]_i_16_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\mcycle_reg_n_0_[6] ),
        .I5(\BusB[7]_i_17_n_0 ),
        .O(\BusB[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFF002020)) 
    \BusB[7]_i_12 
       (.I0(\BusB[7]_i_18_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\mcycle_reg_n_0_[6] ),
        .O(\BusB[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AEFFAE00)) 
    \BusB[7]_i_13 
       (.I0(\Read_To_Reg_r[4]_i_12_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\BusB_reg[7]_i_19_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\BusB[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hCCE200E200000000)) 
    \BusB[7]_i_14 
       (.I0(i_reg_n_24),
        .I1(\IR_reg_n_0_[0] ),
        .I2(\BusB[7]_i_21_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\BusB[7]_i_22_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\BusB[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF800080)) 
    \BusB[7]_i_15 
       (.I0(\IR_reg_n_0_[0] ),
        .I1(\mcycles[1]_i_10_n_0 ),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\BusB[7]_i_23_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\BusB[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \BusB[7]_i_16 
       (.I0(\BusB[7]_i_24_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\BusB[7]_i_25_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\BusB[7]_i_26_n_0 ),
        .O(\BusB[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \BusB[7]_i_17 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\BusB[7]_i_27_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\BusB[7]_i_28_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\BusB[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h454040404A4A4A4A)) 
    \BusB[7]_i_18 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\BusB[7]_i_29_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\BusB[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \BusB[7]_i_2 
       (.I0(\SP_reg_n_0_[7] ),
        .I1(Set_BusB_To[0]),
        .I2(data4[7]),
        .I3(Set_BusB_To[1]),
        .I4(\F_reg_n_0_[7] ),
        .I5(Set_BusB_To[2]),
        .O(\BusB[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F20202F202020)) 
    \BusB[7]_i_21 
       (.I0(\mcycles[1]_i_10_n_0 ),
        .I1(mcycle),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\TmpAddr[15]_i_12_n_0 ),
        .I5(\mcycle_reg_n_0_[3] ),
        .O(\BusB[7]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \BusB[7]_i_22 
       (.I0(mcycle),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .O(\BusB[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00C00FCF00800F80)) 
    \BusB[7]_i_23 
       (.I0(\mcycle_reg_n_0_[3] ),
        .I1(\mcycles[1]_i_10_n_0 ),
        .I2(\IR_reg_n_0_[0] ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\BusB[7]_i_32_n_0 ),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\BusB[7]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \BusB[7]_i_24 
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\BusB[7]_i_33_n_0 ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\BusB[7]_i_34_n_0 ),
        .O(\BusB[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000A2000000000)) 
    \BusB[7]_i_25 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\IR_reg_n_0_[3] ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\BusB[7]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \BusB[7]_i_26 
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .O(\BusB[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \BusB[7]_i_27 
       (.I0(\BusB[7]_i_35_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\Read_To_Reg_r[3]_i_13_n_0 ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\BusB[7]_i_36_n_0 ),
        .O(\BusB[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002023202)) 
    \BusB[7]_i_28 
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\BusB[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B888B8B8B8)) 
    \BusB[7]_i_29 
       (.I0(\BusB[7]_i_37_n_0 ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\IR_reg_n_0_[5] ),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\BusB[7]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \BusB[7]_i_3 
       (.I0(data7[7]),
        .I1(Set_BusB_To[0]),
        .I2(\PC_reg_n_0_[7] ),
        .I3(Set_BusB_To[2]),
        .I4(Set_BusB_To[1]),
        .O(\BusB[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0033003000020000)) 
    \BusB[7]_i_30 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(NMICycle_reg_n_0),
        .I5(mcycle),
        .O(\BusB[7]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hC0008000)) 
    \BusB[7]_i_31 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\mcycle_reg_n_0_[2] ),
        .O(\BusB[7]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \BusB[7]_i_32 
       (.I0(\IR_reg_n_0_[4] ),
        .I1(\IR_reg_n_0_[5] ),
        .O(\BusB[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0004F0000004AAAA)) 
    \BusB[7]_i_33 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\IR_reg_n_0_[3] ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\BusB[7]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BusB[7]_i_34 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(i_reg_n_25),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .O(\BusB[7]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \BusB[7]_i_35 
       (.I0(\IR_reg_n_0_[4] ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[3] ),
        .O(\BusB[7]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \BusB[7]_i_36 
       (.I0(NMICycle_reg_n_0),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\BusB[7]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0000000003332000)) 
    \BusB[7]_i_37 
       (.I0(\mcycle_reg_n_0_[3] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\BusB[7]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hF8FF7000)) 
    \BusB[7]_i_5 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[0]),
        .I2(Q[7]),
        .I3(Set_BusB_To[2]),
        .I4(\ACC_reg_n_0_[7] ),
        .O(\BusB[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BusB[7]_i_6 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[2]),
        .O(\BusB[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000050040004)) 
    \BusB[7]_i_9 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\BusB[7]_i_13_n_0 ),
        .I2(\IR_reg_n_0_[7] ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\BusB[7]_i_14_n_0 ),
        .I5(\ISet_reg_n_0_[0] ),
        .O(\BusB[7]_i_9_n_0 ));
  FDRE \BusB_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(BusB[0]),
        .Q(\BusB_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \BusB_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(BusB[1]),
        .Q(\BusB_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \BusB_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(BusB[2]),
        .Q(\BusB_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \BusB_reg[3] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(BusB[3]),
        .Q(\BusB_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \BusB_reg[4] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(BusB[4]),
        .Q(\BusB_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \BusB_reg[5] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(BusB[5]),
        .Q(\BusB_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \BusB_reg[6] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(BusB[6]),
        .Q(\BusB_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \BusB_reg[7] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(BusB[7]),
        .Q(\BusB_reg_n_0_[7] ),
        .R(1'b0));
  MUXF7 \BusB_reg[7]_i_19 
       (.I0(\BusB[7]_i_30_n_0 ),
        .I1(\BusB[7]_i_31_n_0 ),
        .O(\BusB_reg[7]_i_19_n_0 ),
        .S(\IR_reg_n_0_[0] ));
  MUXF7 \BusB_reg[7]_i_4 
       (.I0(\BusB[7]_i_9_n_0 ),
        .I1(\BusB[7]_i_10_n_0 ),
        .O(Set_BusB_To[3]),
        .S(\ISet_reg_n_0_[1] ));
  MUXF7 \BusB_reg[7]_i_8 
       (.I0(\BusB[7]_i_11_n_0 ),
        .I1(\BusB[7]_i_12_n_0 ),
        .O(Set_BusB_To[0]),
        .S(\ISet_reg_n_0_[1] ));
  FDCE BusReq_s_reg
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(debug_cpu_sig),
        .Q(BusReq_s));
  LUT6 #(
    .INIT(64'hEFEFEFEE20202022)) 
    \F[0]_i_1 
       (.I0(\F[0]_i_2_n_0 ),
        .I1(BusAck_reg_0),
        .I2(\F[0]_i_3_n_0 ),
        .I3(Save_ALU_r_i_5_n_0),
        .I4(\F[0]_i_4_n_0 ),
        .I5(\F_reg_n_0_[0] ),
        .O(\F[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF23FF00FC20)) 
    \F[0]_i_10 
       (.I0(\i_alu/p_3_in ),
        .I1(ALU_Op_r[1]),
        .I2(ALU_Op_r[2]),
        .I3(\F_reg_n_0_[0] ),
        .I4(ALU_Op_r[0]),
        .I5(\i_alu/F_Out5_out [0]),
        .O(\F[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \F[0]_i_11 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\IR_reg_n_0_[1] ),
        .O(\F[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hA888FFFFA8880000)) 
    \F[0]_i_12 
       (.I0(\i_alu/DAA_Q13_out ),
        .I1(\i_alu/DAA_Q__1 [7]),
        .I2(\i_alu/DAA_Q__1 [5]),
        .I3(\i_alu/DAA_Q__1 [6]),
        .I4(\F_reg_n_0_[1] ),
        .I5(\F[0]_i_14_n_0 ),
        .O(\i_alu/p_3_in ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \F[0]_i_13 
       (.I0(\IR_reg_n_0_[3] ),
        .I1(\BusA_reg_n_0_[0] ),
        .I2(\BusA_reg_n_0_[7] ),
        .O(\i_alu/F_Out5_out [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8880)) 
    \F[0]_i_14 
       (.I0(\i_alu/DAA_Q0 [8]),
        .I1(\i_alu/DAA_Q [7]),
        .I2(\i_alu/DAA_Q [6]),
        .I3(\i_alu/DAA_Q [5]),
        .I4(\i_alu/DAA_Q [8]),
        .I5(\F_reg_n_0_[0] ),
        .O(\F[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    \F[0]_i_2 
       (.I0(i_reg_n_78),
        .I1(\F[6]_i_2_n_0 ),
        .I2(\F_reg[0]_i_5_n_0 ),
        .I3(PreserveC_r),
        .I4(\F[5]_i_4_n_0 ),
        .I5(\F[0]_i_6_n_0 ),
        .O(\F[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABABFFAB)) 
    \F[0]_i_3 
       (.I0(\F[6]_i_2_n_0 ),
        .I1(PreserveC_r),
        .I2(\F[5]_i_4_n_0 ),
        .I3(ExchangeAF),
        .I4(\IR[7]_i_3_n_0 ),
        .O(\F[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555455)) 
    \F[0]_i_4 
       (.I0(I_SCF),
        .I1(\ISet_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\F[0]_i_8_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\ISet_reg_n_0_[0] ),
        .O(\F[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF0DD)) 
    \F[0]_i_6 
       (.I0(\F_reg_n_0_[0] ),
        .I1(I_SCF),
        .I2(Fp[0]),
        .I3(ExchangeAF),
        .O(\F[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \F[0]_i_7 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\F[0]_i_11_n_0 ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\ISet_reg_n_0_[1] ),
        .O(I_SCF));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \F[0]_i_8 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\F[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h05058F008F008A8A)) 
    \F[0]_i_9 
       (.I0(ALU_Op_r[1]),
        .I1(ALU_Op_r[0]),
        .I2(ALU_Op_r[2]),
        .I3(\BusB_reg_n_0_[7] ),
        .I4(\i_alu/Carry_In ),
        .I5(\BusA_reg_n_0_[7] ),
        .O(\F[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEFEE22222022)) 
    \F[1]_i_1 
       (.I0(\F[1]_i_2_n_0 ),
        .I1(BusAck_reg_0),
        .I2(\F[5]_i_3_n_0 ),
        .I3(\F[4]_i_3_n_0 ),
        .I4(\F[7]_i_4_n_0 ),
        .I5(\F_reg_n_0_[1] ),
        .O(\F[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AA3FAA00AA00)) 
    \F[1]_i_2 
       (.I0(i_reg_n_77),
        .I1(\tstate[6]_i_4_n_0 ),
        .I2(I_INRC),
        .I3(\F[6]_i_2_n_0 ),
        .I4(\F[5]_i_6_n_0 ),
        .I5(\F[1]_i_3_n_0 ),
        .O(\F[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140FFFF51400000)) 
    \F[1]_i_3 
       (.I0(\ACC[7]_i_5_n_0 ),
        .I1(ExchangeAF),
        .I2(Fp[1]),
        .I3(\F[0]_i_4_n_0 ),
        .I4(\F[5]_i_4_n_0 ),
        .I5(\F[1]_i_4_n_0 ),
        .O(\F[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hBB0B0080)) 
    \F[1]_i_4 
       (.I0(\F_reg_n_0_[1] ),
        .I1(ALU_Op_r[3]),
        .I2(ALU_Op_r[2]),
        .I3(ALU_Op_r[0]),
        .I4(ALU_Op_r[1]),
        .O(\F[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A88FFFF8A880000)) 
    \F[2]_i_1 
       (.I0(\F[2]_i_2_n_0 ),
        .I1(\F[2]_i_3_n_0 ),
        .I2(\F[2]_i_4_n_0 ),
        .I3(\F[2]_i_5_n_0 ),
        .I4(\F[2]_i_6_n_0 ),
        .I5(\F_reg_n_0_[2] ),
        .O(\F[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \F[2]_i_10 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\F[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \F[2]_i_11 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(\F[2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \F[2]_i_12 
       (.I0(\F_reg_n_0_[2] ),
        .I1(Arith16_r),
        .I2(\F[2]_i_14_n_0 ),
        .I3(\F[2]_i_15_n_0 ),
        .O(\F[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \F[2]_i_13 
       (.I0(\F[2]_i_16_n_0 ),
        .I1(\F_reg_n_0_[2] ),
        .I2(IncDecZ_i_11_n_0),
        .I3(\F[2]_i_17_n_0 ),
        .I4(\F[2]_i_18_n_0 ),
        .I5(\i_alu/F_Out5_out [2]),
        .O(\F[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h4020000042244224)) 
    \F[2]_i_14 
       (.I0(\BusA_reg_n_0_[7] ),
        .I1(\i_alu/Carry_In ),
        .I2(ALU_Op_r[1]),
        .I3(\BusB_reg_n_0_[7] ),
        .I4(ALU_Op_r[0]),
        .I5(ALU_Op_r[2]),
        .O(\F[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000069969669)) 
    \F[2]_i_15 
       (.I0(\F[2]_i_20_n_0 ),
        .I1(\i_alu/Q_t [6]),
        .I2(\i_alu/Q_t [7]),
        .I3(\i_alu/Q_t [4]),
        .I4(\i_alu/Q_t [5]),
        .I5(\F[2]_i_21_n_0 ),
        .O(\F[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8F3B8C0B8C0B8F3)) 
    \F[2]_i_16 
       (.I0(\F_reg_n_0_[2] ),
        .I1(ALU_Op_r[1]),
        .I2(\F[2]_i_22_n_0 ),
        .I3(ALU_Op_r[0]),
        .I4(\i_alu/p_3_in ),
        .I5(\F[2]_i_23_n_0 ),
        .O(\F[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000011101110111)) 
    \F[2]_i_17 
       (.I0(\F[2]_i_24_n_0 ),
        .I1(\F[2]_i_25_n_0 ),
        .I2(\i_alu/BitMask ),
        .I3(\BusB_reg_n_0_[3] ),
        .I4(i_reg_n_62),
        .I5(\BusB_reg_n_0_[2] ),
        .O(\F[2]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \F[2]_i_18 
       (.I0(ALU_Op_r[2]),
        .I1(ALU_Op_r[0]),
        .I2(ALU_Op_r[1]),
        .O(\F[2]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h999F9990)) 
    \F[2]_i_19 
       (.I0(\F[2]_i_27_n_0 ),
        .I1(\F[2]_i_28_n_0 ),
        .I2(\ISet_reg_n_0_[0] ),
        .I3(\ISet_reg_n_0_[1] ),
        .I4(\F_reg_n_0_[2] ),
        .O(\i_alu/F_Out5_out [2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \F[2]_i_2 
       (.I0(i_reg_n_76),
        .I1(\F[6]_i_2_n_0 ),
        .O(\F[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \F[2]_i_20 
       (.I0(\i_alu/Q_t [2]),
        .I1(\i_alu/Q_t [3]),
        .I2(\i_alu/Q_t [0]),
        .I3(\i_alu/Q_t [1]),
        .O(\F[2]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB3)) 
    \F[2]_i_21 
       (.I0(ALU_Op_r[1]),
        .I1(ALU_Op_r[2]),
        .I2(ALU_Op_r[0]),
        .O(\F[2]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \F[2]_i_22 
       (.I0(\BusA_reg_n_0_[5] ),
        .I1(\BusA_reg_n_0_[4] ),
        .I2(\BusA_reg_n_0_[7] ),
        .I3(\BusA_reg_n_0_[6] ),
        .I4(\F[2]_i_29_n_0 ),
        .O(\F[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \F[2]_i_23 
       (.I0(\i_alu/p_10_in ),
        .I1(i_reg_n_58),
        .I2(\F[2]_i_30_n_0 ),
        .I3(\F[2]_i_31_n_0 ),
        .I4(\i_alu/p_9_in ),
        .I5(i_reg_n_57),
        .O(\F[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0008000)) 
    \F[2]_i_24 
       (.I0(\BusB_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\BusB_reg_n_0_[6] ),
        .I5(\F[2]_i_32_n_0 ),
        .O(\F[2]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h00230020)) 
    \F[2]_i_25 
       (.I0(\BusB_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\BusB_reg_n_0_[0] ),
        .O(\F[2]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \F[2]_i_26 
       (.I0(\IR_reg_n_0_[3] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[5] ),
        .O(\i_alu/BitMask ));
  LUT6 #(
    .INIT(64'h693C69C396C3963C)) 
    \F[2]_i_27 
       (.I0(\BusA_reg_n_0_[7] ),
        .I1(i_reg_n_53),
        .I2(\BusA_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\BusA_reg_n_0_[3] ),
        .I5(i_reg_n_51),
        .O(\F[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h69965AA56996A55A)) 
    \F[2]_i_28 
       (.I0(i_reg_n_63),
        .I1(\BusA_reg_n_0_[4] ),
        .I2(i_reg_n_61),
        .I3(\BusA_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[3] ),
        .I5(\BusA_reg_n_0_[0] ),
        .O(\F[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h47B8B847B84747B8)) 
    \F[2]_i_29 
       (.I0(\BusB_reg_n_0_[6] ),
        .I1(ALU_Op_r[0]),
        .I2(\BusB_reg_n_0_[2] ),
        .I3(i_reg_n_41),
        .I4(i_reg_n_59),
        .I5(i_reg_n_44),
        .O(\F[2]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \F[2]_i_3 
       (.I0(\F[6]_i_2_n_0 ),
        .I1(\F[2]_i_5_n_0 ),
        .I2(IncDecZ_reg_n_0),
        .O(\F[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC5A335A335ACC5A)) 
    \F[2]_i_30 
       (.I0(i_reg_n_55),
        .I1(\i_alu/DAA_Q0_in ),
        .I2(IncDecZ_i_24_n_0),
        .I3(\F_reg_n_0_[1] ),
        .I4(\i_alu/DAA_Q__1 [6]),
        .I5(i_reg_n_56),
        .O(\F[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \F[2]_i_31 
       (.I0(\i_alu/DAA_Q__0 ),
        .I1(\i_alu/DAA_Q11_out ),
        .I2(\i_alu/DAA_Q0 [1]),
        .I3(\F_reg_n_0_[1] ),
        .I4(\i_alu/DAA_Q__1 [1]),
        .I5(i_reg_n_60),
        .O(\F[2]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h00B00080)) 
    \F[2]_i_32 
       (.I0(\BusB_reg_n_0_[5] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\BusB_reg_n_0_[4] ),
        .O(\F[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hBF808080BF80BFBF)) 
    \F[2]_i_4 
       (.I0(\F[2]_i_7_n_0 ),
        .I1(I_INRC),
        .I2(\tstate[6]_i_4_n_0 ),
        .I3(\F[2]_i_8_n_0 ),
        .I4(\F[5]_i_4_n_0 ),
        .I5(\F_reg[2]_i_9_n_0 ),
        .O(\F[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFFFFFFF)) 
    \F[2]_i_5 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\F[2]_i_10_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\ISet_reg_n_0_[1] ),
        .I5(I_BT),
        .O(\F[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF8FFFFF)) 
    \F[2]_i_6 
       (.I0(I_INRC),
        .I1(\tstate[6]_i_4_n_0 ),
        .I2(\F[4]_i_3_n_0 ),
        .I3(\F[6]_i_2_n_0 ),
        .I4(\F[2]_i_5_n_0 ),
        .I5(BusAck_reg_0),
        .O(\F[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \F[2]_i_7 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\F[2]_i_11_n_0 ),
        .O(\F[2]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \F[2]_i_8 
       (.I0(p_5_in),
        .I1(\ACC[7]_i_5_n_0 ),
        .I2(Fp[2]),
        .O(\F[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEFEE22222022)) 
    \F[3]_i_1 
       (.I0(\F[3]_i_2_n_0 ),
        .I1(BusAck_reg_0),
        .I2(\F[5]_i_3_n_0 ),
        .I3(\F[5]_i_4_n_0 ),
        .I4(\F[5]_i_5_n_0 ),
        .I5(\F_reg_n_0_[3] ),
        .O(\F[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \F[3]_i_2 
       (.I0(i_reg_n_75),
        .I1(\F[6]_i_2_n_0 ),
        .I2(ALU_Q[3]),
        .I3(\F[5]_i_6_n_0 ),
        .I4(\F[3]_i_3_n_0 ),
        .O(\F[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \F[3]_i_3 
       (.I0(Fp[3]),
        .I1(ExchangeAF),
        .I2(\ACC_reg_n_0_[3] ),
        .I3(\F[0]_i_4_n_0 ),
        .I4(\F[5]_i_4_n_0 ),
        .I5(\F[3]_i_4_n_0 ),
        .O(\F[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \F[3]_i_4 
       (.I0(\F_reg[3]_i_5_n_0 ),
        .I1(ALU_Op_r[3]),
        .I2(\BusB_reg_n_0_[3] ),
        .I3(\F[5]_i_11_n_0 ),
        .I4(\i_alu/Q_t [3]),
        .O(\F[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF00FFFFBF000000)) 
    \F[3]_i_6 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\BusB_reg_n_0_[3] ),
        .I4(\F[2]_i_18_n_0 ),
        .I5(i_reg_n_43),
        .O(\F[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFAACF00A0AAC0)) 
    \F[3]_i_7 
       (.I0(i_reg_n_41),
        .I1(\i_alu/p_9_in ),
        .I2(ALU_Op_r[2]),
        .I3(ALU_Op_r[0]),
        .I4(ALU_Op_r[1]),
        .I5(\F_reg_n_0_[3] ),
        .O(\F[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEFEE22222022)) 
    \F[4]_i_1 
       (.I0(\F[4]_i_2_n_0 ),
        .I1(BusAck_reg_0),
        .I2(\F[5]_i_3_n_0 ),
        .I3(\F[4]_i_3_n_0 ),
        .I4(\F[7]_i_4_n_0 ),
        .I5(\F_reg_n_0_[4] ),
        .O(\F[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AA3FAA00AA00)) 
    \F[4]_i_2 
       (.I0(i_reg_n_74),
        .I1(\tstate[6]_i_4_n_0 ),
        .I2(I_INRC),
        .I3(\F[6]_i_2_n_0 ),
        .I4(\F[5]_i_6_n_0 ),
        .I5(\F_reg[4]_i_4_n_0 ),
        .O(\F[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2202)) 
    \F[4]_i_3 
       (.I0(\F[5]_i_4_n_0 ),
        .I1(\ACC[7]_i_5_n_0 ),
        .I2(ExchangeAF),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\F[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888B8B8BB88BB8B8)) 
    \F[4]_i_5 
       (.I0(\F[4]_i_7_n_0 ),
        .I1(ALU_Op_r[3]),
        .I2(ALU_Op_r[1]),
        .I3(ALU_Op_r[0]),
        .I4(ALU_Op_r[2]),
        .I5(\i_alu/p_0_in ),
        .O(\F[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF400F4)) 
    \F[4]_i_6 
       (.I0(I_SCF),
        .I1(\F_reg_n_0_[0] ),
        .I2(\F[0]_i_4_n_0 ),
        .I3(ExchangeAF),
        .I4(Fp[4]),
        .I5(\ACC[7]_i_5_n_0 ),
        .O(\F[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hCACF0AC0)) 
    \F[4]_i_7 
       (.I0(\F[4]_i_8_n_0 ),
        .I1(\F_reg_n_0_[4] ),
        .I2(ALU_Op_r[1]),
        .I3(ALU_Op_r[2]),
        .I4(ALU_Op_r[0]),
        .O(\F[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000222CCC0)) 
    \F[4]_i_8 
       (.I0(\F_reg_n_0_[4] ),
        .I1(\BusA_reg_n_0_[3] ),
        .I2(\BusA_reg_n_0_[2] ),
        .I3(\BusA_reg_n_0_[1] ),
        .I4(\F_reg_n_0_[1] ),
        .I5(ALU_Op_r[0]),
        .O(\F[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEFEE22222022)) 
    \F[5]_i_1 
       (.I0(\F[5]_i_2_n_0 ),
        .I1(BusAck_reg_0),
        .I2(\F[5]_i_3_n_0 ),
        .I3(\F[5]_i_4_n_0 ),
        .I4(\F[5]_i_5_n_0 ),
        .I5(\F_reg_n_0_[5] ),
        .O(\F[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \F[5]_i_11 
       (.I0(ALU_Op_r[1]),
        .I1(ALU_Op_r[0]),
        .I2(ALU_Op_r[2]),
        .O(\F[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBF00FFFFBF000000)) 
    \F[5]_i_12 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\BusB_reg_n_0_[5] ),
        .I4(\F[2]_i_18_n_0 ),
        .I5(i_reg_n_51),
        .O(\F[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFAACF00A0AAC0)) 
    \F[5]_i_13 
       (.I0(\BusA_reg_n_0_[5] ),
        .I1(\i_alu/p_10_in ),
        .I2(ALU_Op_r[2]),
        .I3(ALU_Op_r[0]),
        .I4(ALU_Op_r[1]),
        .I5(\F_reg_n_0_[5] ),
        .O(\F[5]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \F[5]_i_2 
       (.I0(i_reg_n_72),
        .I1(\F[6]_i_2_n_0 ),
        .I2(ALU_Q[1]),
        .I3(\F[5]_i_6_n_0 ),
        .I4(\F[5]_i_7_n_0 ),
        .O(\F[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFEFFEEEEEEEE)) 
    \F[5]_i_3 
       (.I0(\F[5]_i_6_n_0 ),
        .I1(\F[6]_i_2_n_0 ),
        .I2(I_CPL),
        .I3(\F[0]_i_4_n_0 ),
        .I4(\IR[7]_i_3_n_0 ),
        .I5(\tstate[6]_i_4_n_0 ),
        .O(\F[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB0BBBBBB)) 
    \F[5]_i_4 
       (.I0(\mcycle[6]_i_9_n_0 ),
        .I1(Save_ALU_r_reg_n_0),
        .I2(ALU_Op_r[2]),
        .I3(ALU_Op_r[0]),
        .I4(ALU_Op_r[3]),
        .I5(ALU_Op_r[1]),
        .O(\F[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \F[5]_i_5 
       (.I0(ExchangeAF),
        .I1(tstate[2]),
        .I2(tstate[1]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\F[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \F[5]_i_6 
       (.I0(I_BT),
        .I1(tstate[1]),
        .O(\F[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \F[5]_i_7 
       (.I0(Fp[5]),
        .I1(ExchangeAF),
        .I2(\ACC_reg_n_0_[5] ),
        .I3(\F[0]_i_4_n_0 ),
        .I4(\F[5]_i_4_n_0 ),
        .I5(\F[5]_i_9_n_0 ),
        .O(\F[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \F[5]_i_8 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(i_reg_n_23),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\ISet_reg_n_0_[1] ),
        .O(I_CPL));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \F[5]_i_9 
       (.I0(\F_reg[5]_i_10_n_0 ),
        .I1(ALU_Op_r[3]),
        .I2(\BusB_reg_n_0_[5] ),
        .I3(\F[5]_i_11_n_0 ),
        .I4(\i_alu/Q_t [5]),
        .O(\F[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \F[6]_i_1 
       (.I0(i_reg_n_71),
        .I1(\F[6]_i_2_n_0 ),
        .I2(\F[6]_i_3_n_0 ),
        .I3(\F[7]_i_5_n_0 ),
        .I4(\F_reg_n_0_[6] ),
        .O(\F[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \F[6]_i_2 
       (.I0(Read_To_Reg_r[0]),
        .I1(i_reg_n_18),
        .I2(Read_To_Reg_r[2]),
        .I3(Read_To_Reg_r[3]),
        .I4(Read_To_Reg_r[1]),
        .O(\F[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80808080BFBFBF80)) 
    \F[6]_i_3 
       (.I0(\F[6]_i_4_n_0 ),
        .I1(I_INRC),
        .I2(\tstate[6]_i_4_n_0 ),
        .I3(\F[5]_i_4_n_0 ),
        .I4(IncDecZ_i_3_n_0),
        .I5(\F[6]_i_6_n_0 ),
        .O(\F[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \F[6]_i_4 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\F[6]_i_7_n_0 ),
        .O(\F[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \F[6]_i_5 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\F[7]_i_6_n_0 ),
        .I2(\ISet_reg_n_0_[1] ),
        .O(I_INRC));
  LUT5 #(
    .INIT(32'hE0EF0000)) 
    \F[6]_i_6 
       (.I0(\F[6]_i_8_n_0 ),
        .I1(p_2_in),
        .I2(\ACC[7]_i_5_n_0 ),
        .I3(Fp[6]),
        .I4(\F[5]_i_4_n_0 ),
        .O(\F[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \F[6]_i_7 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(\F[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \F[6]_i_8 
       (.I0(\I_reg_n_0_[2] ),
        .I1(\I_reg_n_0_[1] ),
        .I2(\I_reg_n_0_[3] ),
        .I3(\F[6]_i_9_n_0 ),
        .O(\F[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \F[6]_i_9 
       (.I0(\I_reg_n_0_[5] ),
        .I1(\I_reg_n_0_[6] ),
        .I2(\I_reg_n_0_[0] ),
        .I3(\I_reg_n_0_[4] ),
        .O(\F[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA888FFFFA8880000)) 
    \F[7]_i_1 
       (.I0(\F[7]_i_2_n_0 ),
        .I1(\F[7]_i_3_n_0 ),
        .I2(Q[7]),
        .I3(\F[7]_i_4_n_0 ),
        .I4(\F[7]_i_5_n_0 ),
        .I5(\F_reg_n_0_[7] ),
        .O(\F[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    \F[7]_i_11 
       (.I0(\i_alu/p_5_in ),
        .I1(\F[2]_i_18_n_0 ),
        .I2(i_reg_n_53),
        .I3(\ISet_reg_n_0_[0] ),
        .I4(\ISet_reg_n_0_[1] ),
        .I5(\F_reg_n_0_[7] ),
        .O(\F[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFAACF00A0AAC0)) 
    \F[7]_i_12 
       (.I0(\BusA_reg_n_0_[7] ),
        .I1(i_reg_n_52),
        .I2(ALU_Op_r[2]),
        .I3(ALU_Op_r[0]),
        .I4(ALU_Op_r[1]),
        .I5(\F_reg_n_0_[7] ),
        .O(\F[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \F[7]_i_13 
       (.I0(\BusB_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[4] ),
        .O(\i_alu/p_5_in ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \F[7]_i_2 
       (.I0(i_reg_n_70),
        .I1(\F[6]_i_2_n_0 ),
        .O(\F[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFAAAAAAAA)) 
    \F[7]_i_3 
       (.I0(\F[6]_i_2_n_0 ),
        .I1(\ISet_reg_n_0_[1] ),
        .I2(\F[7]_i_6_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\tstate[6]_i_4_n_0 ),
        .I5(\F[7]_i_7_n_0 ),
        .O(\F[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \F[7]_i_4 
       (.I0(\ISet_reg_n_0_[1] ),
        .I1(\F[7]_i_6_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\tstate[6]_i_4_n_0 ),
        .O(\F[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5545454545454545)) 
    \F[7]_i_5 
       (.I0(BusAck_reg_rep_0),
        .I1(\F[6]_i_2_n_0 ),
        .I2(\F[4]_i_3_n_0 ),
        .I3(\tstate[6]_i_4_n_0 ),
        .I4(\F[7]_i_8_n_0 ),
        .I5(\ISet_reg_n_0_[1] ),
        .O(\F[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \F[7]_i_6 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\F[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \F[7]_i_7 
       (.I0(\F[7]_i_9_n_0 ),
        .I1(p_2_in),
        .I2(\ACC[7]_i_5_n_0 ),
        .I3(Fp[7]),
        .I4(\F[5]_i_4_n_0 ),
        .O(\F[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \F[7]_i_8 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(iorq_n_inv_i_8_n_0),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(\F[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \F[7]_i_9 
       (.I0(\F_reg[7]_i_10_n_0 ),
        .I1(ALU_Op_r[3]),
        .I2(\F_reg_n_0_[7] ),
        .I3(Arith16_r),
        .I4(\i_alu/Q_t [7]),
        .O(\F[7]_i_9_n_0 ));
  FDPE \F_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .D(\F[0]_i_1_n_0 ),
        .PRE(rst_n_0),
        .Q(\F_reg_n_0_[0] ));
  MUXF7 \F_reg[0]_i_5 
       (.I0(\F[0]_i_9_n_0 ),
        .I1(\F[0]_i_10_n_0 ),
        .O(\F_reg[0]_i_5_n_0 ),
        .S(ALU_Op_r[3]));
  FDPE \F_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .D(\F[1]_i_1_n_0 ),
        .PRE(rst_n_0),
        .Q(\F_reg_n_0_[1] ));
  FDPE \F_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .D(\F[2]_i_1_n_0 ),
        .PRE(rst_n_0),
        .Q(\F_reg_n_0_[2] ));
  MUXF7 \F_reg[2]_i_9 
       (.I0(\F[2]_i_12_n_0 ),
        .I1(\F[2]_i_13_n_0 ),
        .O(\F_reg[2]_i_9_n_0 ),
        .S(ALU_Op_r[3]));
  FDPE \F_reg[3] 
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .D(\F[3]_i_1_n_0 ),
        .PRE(rst_n_0),
        .Q(\F_reg_n_0_[3] ));
  MUXF7 \F_reg[3]_i_5 
       (.I0(\F[3]_i_6_n_0 ),
        .I1(\F[3]_i_7_n_0 ),
        .O(\F_reg[3]_i_5_n_0 ),
        .S(IncDecZ_i_11_n_0));
  FDPE \F_reg[4] 
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .D(\F[4]_i_1_n_0 ),
        .PRE(rst_n_0),
        .Q(\F_reg_n_0_[4] ));
  MUXF7 \F_reg[4]_i_4 
       (.I0(\F[4]_i_5_n_0 ),
        .I1(\F[4]_i_6_n_0 ),
        .O(\F_reg[4]_i_4_n_0 ),
        .S(\F[5]_i_4_n_0 ));
  FDPE \F_reg[5] 
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .D(\F[5]_i_1_n_0 ),
        .PRE(rst_n_0),
        .Q(\F_reg_n_0_[5] ));
  MUXF7 \F_reg[5]_i_10 
       (.I0(\F[5]_i_12_n_0 ),
        .I1(\F[5]_i_13_n_0 ),
        .O(\F_reg[5]_i_10_n_0 ),
        .S(IncDecZ_i_11_n_0));
  FDPE \F_reg[6] 
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .D(\F[6]_i_1_n_0 ),
        .PRE(rst_n_0),
        .Q(\F_reg_n_0_[6] ));
  FDPE \F_reg[7] 
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .D(\F[7]_i_1_n_0 ),
        .PRE(rst_n_0),
        .Q(\F_reg_n_0_[7] ));
  MUXF7 \F_reg[7]_i_10 
       (.I0(\F[7]_i_11_n_0 ),
        .I1(\F[7]_i_12_n_0 ),
        .O(\F_reg[7]_i_10_n_0 ),
        .S(IncDecZ_i_11_n_0));
  FDPE \Fp_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(Ap),
        .D(\F_reg_n_0_[0] ),
        .PRE(rst_n_0),
        .Q(Fp[0]));
  FDPE \Fp_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(Ap),
        .D(\F_reg_n_0_[1] ),
        .PRE(rst_n_0),
        .Q(Fp[1]));
  FDPE \Fp_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(Ap),
        .D(\F_reg_n_0_[2] ),
        .PRE(rst_n_0),
        .Q(Fp[2]));
  FDPE \Fp_reg[3] 
       (.C(mem_reg_0[1]),
        .CE(Ap),
        .D(\F_reg_n_0_[3] ),
        .PRE(rst_n_0),
        .Q(Fp[3]));
  FDPE \Fp_reg[4] 
       (.C(mem_reg_0[1]),
        .CE(Ap),
        .D(\F_reg_n_0_[4] ),
        .PRE(rst_n_0),
        .Q(Fp[4]));
  FDPE \Fp_reg[5] 
       (.C(mem_reg_0[1]),
        .CE(Ap),
        .D(\F_reg_n_0_[5] ),
        .PRE(rst_n_0),
        .Q(Fp[5]));
  FDPE \Fp_reg[6] 
       (.C(mem_reg_0[1]),
        .CE(Ap),
        .D(\F_reg_n_0_[6] ),
        .PRE(rst_n_0),
        .Q(Fp[6]));
  FDPE \Fp_reg[7] 
       (.C(mem_reg_0[1]),
        .CE(Ap),
        .D(\F_reg_n_0_[7] ),
        .PRE(rst_n_0),
        .Q(Fp[7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    Halt_FF_i_1
       (.I0(NMICycle_reg_n_0),
        .I1(Halt_FF),
        .I2(Halt_FF_reg_n_0),
        .O(Halt_FF_i_1_n_0));
  LUT6 #(
    .INIT(64'h2A002A2A00000000)) 
    Halt_FF_i_2
       (.I0(\tstate[6]_i_4_n_0 ),
        .I1(BusReq_s),
        .I2(BusAck_reg_rep_0),
        .I3(cpu_wait),
        .I4(tstate[2]),
        .I5(Halt),
        .O(Halt_FF));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    Halt_FF_i_3
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(Halt_FF_i_4_n_0),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\ISet_reg_n_0_[1] ),
        .O(Halt));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    Halt_FF_i_4
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycles[1]_i_10_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[7] ),
        .O(Halt_FF_i_4_n_0));
  FDCE Halt_FF_reg
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(Halt_FF_i_1_n_0),
        .Q(Halt_FF_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[0]_i_1 
       (.I0(mem_reg[0]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[0]_rep_i_1 
       (.I0(mem_reg[0]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[0]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[0]_rep_i_1__0 
       (.I0(mem_reg[0]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[0]_rep_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[1]_i_1 
       (.I0(mem_reg[1]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[2]_i_1 
       (.I0(mem_reg[2]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[3]_i_1 
       (.I0(mem_reg[3]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[4]_i_1 
       (.I0(mem_reg[4]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[5]_i_1 
       (.I0(mem_reg[5]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[6]_i_1 
       (.I0(mem_reg[6]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF080000)) 
    \IR[7]_i_1 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\ISet_reg_n_0_[1] ),
        .I3(\IR[7]_i_3_n_0 ),
        .I4(\IR[7]_i_4_n_0 ),
        .I5(BusAck_reg_0),
        .O(IR));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[7]_i_2 
       (.I0(mem_reg[7]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \IR[7]_i_3 
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\tstate_reg_n_0_[3] ),
        .I2(tstate[1]),
        .I3(tstate[2]),
        .O(\IR[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IR[7]_i_4 
       (.I0(cpu_wait),
        .I1(tstate[2]),
        .O(\IR[7]_i_4_n_0 ));
  (* ORIG_CELL_NAME = "IR_reg[0]" *) 
  FDCE \IR_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(IR),
        .CLR(rst_n_0),
        .D(\IR[0]_i_1_n_0 ),
        .Q(\IR_reg_n_0_[0] ));
  (* ORIG_CELL_NAME = "IR_reg[0]" *) 
  FDCE \IR_reg[0]_rep 
       (.C(mem_reg_0[1]),
        .CE(IR),
        .CLR(rst_n_0),
        .D(\IR[0]_rep_i_1_n_0 ),
        .Q(\IR_reg[0]_rep_n_0 ));
  (* ORIG_CELL_NAME = "IR_reg[0]" *) 
  FDCE \IR_reg[0]_rep__0 
       (.C(mem_reg_0[1]),
        .CE(IR),
        .CLR(rst_n_0),
        .D(\IR[0]_rep_i_1__0_n_0 ),
        .Q(\IR_reg[0]_rep__0_n_0 ));
  FDCE \IR_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(IR),
        .CLR(rst_n_0),
        .D(\IR[1]_i_1_n_0 ),
        .Q(\IR_reg_n_0_[1] ));
  FDCE \IR_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(IR),
        .CLR(rst_n_0),
        .D(\IR[2]_i_1_n_0 ),
        .Q(\IR_reg_n_0_[2] ));
  FDCE \IR_reg[3] 
       (.C(mem_reg_0[1]),
        .CE(IR),
        .CLR(rst_n_0),
        .D(\IR[3]_i_1_n_0 ),
        .Q(\IR_reg_n_0_[3] ));
  FDCE \IR_reg[4] 
       (.C(mem_reg_0[1]),
        .CE(IR),
        .CLR(rst_n_0),
        .D(\IR[4]_i_1_n_0 ),
        .Q(\IR_reg_n_0_[4] ));
  FDCE \IR_reg[5] 
       (.C(mem_reg_0[1]),
        .CE(IR),
        .CLR(rst_n_0),
        .D(\IR[5]_i_1_n_0 ),
        .Q(\IR_reg_n_0_[5] ));
  FDCE \IR_reg[6] 
       (.C(mem_reg_0[1]),
        .CE(IR),
        .CLR(rst_n_0),
        .D(\IR[6]_i_1_n_0 ),
        .Q(\IR_reg_n_0_[6] ));
  FDCE \IR_reg[7] 
       (.C(mem_reg_0[1]),
        .CE(IR),
        .CLR(rst_n_0),
        .D(\IR[7]_i_2_n_0 ),
        .Q(\IR_reg_n_0_[7] ));
  LUT5 #(
    .INIT(32'h70FF7000)) 
    \ISet[0]_i_1 
       (.I0(Prefix[1]),
        .I1(\IR[7]_i_3_n_0 ),
        .I2(Prefix[0]),
        .I3(ISet),
        .I4(\ISet_reg_n_0_[0] ),
        .O(\ISet[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    \ISet[1]_i_1 
       (.I0(Prefix[1]),
        .I1(\IR[7]_i_3_n_0 ),
        .I2(Prefix[0]),
        .I3(ISet),
        .I4(\ISet_reg_n_0_[1] ),
        .O(\ISet[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \ISet[1]_i_2 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\ISet[1]_i_5_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(Prefix[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \ISet[1]_i_3 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\ISet[1]_i_6_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(Prefix[0]));
  LUT6 #(
    .INIT(64'h00F000F000F200F0)) 
    \ISet[1]_i_4 
       (.I0(Prefix[0]),
        .I1(Prefix[1]),
        .I2(XY_Ind_i_2_n_0),
        .I3(BusAck_reg_0),
        .I4(\mcycle_reg_n_0_[5] ),
        .I5(\IR[7]_i_3_n_0 ),
        .O(ISet));
  LUT6 #(
    .INIT(64'h5040000000000000)) 
    \ISet[1]_i_5 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\ISet[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000040080008000)) 
    \ISet[1]_i_6 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\IR_reg_n_0_[5] ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\ISet[1]_i_6_n_0 ));
  FDCE \ISet_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\ISet[0]_i_1_n_0 ),
        .Q(\ISet_reg_n_0_[0] ));
  FDCE \ISet_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\ISet[1]_i_1_n_0 ),
        .Q(\ISet_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \I[7]_i_1 
       (.I0(\I[7]_i_2_n_0 ),
        .I1(\ISet_reg_n_0_[1] ),
        .I2(BusAck_reg_0),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\I[7]_i_3_n_0 ),
        .I5(\I[7]_i_4_n_0 ),
        .O(I));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \I[7]_i_2 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(\I[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \I[7]_i_3 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\I[7]_i_5_n_0 ),
        .I2(\ISet_reg_n_0_[1] ),
        .O(\I[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \I[7]_i_4 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\I[7]_i_6_n_0 ),
        .I2(\ISet_reg_n_0_[1] ),
        .O(\I[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \I[7]_i_5 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\I[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \I[7]_i_6 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\I[7]_i_6_n_0 ));
  FDCE \I_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(I),
        .CLR(rst_n_0),
        .D(\ACC_reg_n_0_[0] ),
        .Q(\I_reg_n_0_[0] ));
  FDCE \I_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(I),
        .CLR(rst_n_0),
        .D(\ACC_reg_n_0_[1] ),
        .Q(\I_reg_n_0_[1] ));
  FDCE \I_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(I),
        .CLR(rst_n_0),
        .D(\ACC_reg_n_0_[2] ),
        .Q(\I_reg_n_0_[2] ));
  FDCE \I_reg[3] 
       (.C(mem_reg_0[1]),
        .CE(I),
        .CLR(rst_n_0),
        .D(\ACC_reg_n_0_[3] ),
        .Q(\I_reg_n_0_[3] ));
  FDCE \I_reg[4] 
       (.C(mem_reg_0[1]),
        .CE(I),
        .CLR(rst_n_0),
        .D(\ACC_reg_n_0_[4] ),
        .Q(\I_reg_n_0_[4] ));
  FDCE \I_reg[5] 
       (.C(mem_reg_0[1]),
        .CE(I),
        .CLR(rst_n_0),
        .D(\ACC_reg_n_0_[5] ),
        .Q(\I_reg_n_0_[5] ));
  FDCE \I_reg[6] 
       (.C(mem_reg_0[1]),
        .CE(I),
        .CLR(rst_n_0),
        .D(\ACC_reg_n_0_[6] ),
        .Q(\I_reg_n_0_[6] ));
  FDCE \I_reg[7] 
       (.C(mem_reg_0[1]),
        .CE(I),
        .CLR(rst_n_0),
        .D(\ACC_reg_n_0_[7] ),
        .Q(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    IncDecZ_i_10
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\tstate_reg_n_0_[3] ),
        .O(IncDecZ_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    IncDecZ_i_11
       (.I0(ALU_Op_r[1]),
        .I1(ALU_Op_r[2]),
        .O(IncDecZ_i_11_n_0));
  LUT6 #(
    .INIT(64'h888BBBBB888B8888)) 
    IncDecZ_i_12
       (.I0(\F[2]_i_17_n_0 ),
        .I1(\F[2]_i_18_n_0 ),
        .I2(IncDecZ_i_16_n_0),
        .I3(IncDecZ_i_17_n_0),
        .I4(IncDecZ_i_18_n_0),
        .I5(\F_reg_n_0_[6] ),
        .O(IncDecZ_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFAFAACF00A0AAC0)) 
    IncDecZ_i_13
       (.I0(IncDecZ_i_19_n_0),
        .I1(IncDecZ_i_20_n_0),
        .I2(ALU_Op_r[2]),
        .I3(ALU_Op_r[0]),
        .I4(ALU_Op_r[1]),
        .I5(\F_reg_n_0_[6] ),
        .O(IncDecZ_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    IncDecZ_i_14
       (.I0(\i_alu/Q_t [3]),
        .I1(\i_alu/Q_t [4]),
        .I2(\i_alu/Q_t [1]),
        .I3(\i_alu/Q_t [2]),
        .O(IncDecZ_i_14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFA)) 
    IncDecZ_i_16
       (.I0(i_reg_n_53),
        .I1(\BusA_reg_n_0_[7] ),
        .I2(\BusA_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\BusA_reg_n_0_[3] ),
        .I5(i_reg_n_51),
        .O(IncDecZ_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFA)) 
    IncDecZ_i_17
       (.I0(i_reg_n_63),
        .I1(\BusA_reg_n_0_[4] ),
        .I2(i_reg_n_61),
        .I3(\BusA_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[3] ),
        .I5(\BusA_reg_n_0_[0] ),
        .O(IncDecZ_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'hE)) 
    IncDecZ_i_18
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\ISet_reg_n_0_[1] ),
        .O(IncDecZ_i_18_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    IncDecZ_i_19
       (.I0(\BusA_reg_n_0_[5] ),
        .I1(\BusA_reg_n_0_[4] ),
        .I2(\BusA_reg_n_0_[6] ),
        .I3(\BusA_reg_n_0_[7] ),
        .I4(IncDecZ_i_21_n_0),
        .O(IncDecZ_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h40)) 
    IncDecZ_i_2
       (.I0(BusAck_reg_0),
        .I1(Save_ALU_r_reg_n_0),
        .I2(\mcycle[6]_i_9_n_0 ),
        .O(IncDecZ_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    IncDecZ_i_20
       (.I0(\i_alu/p_10_in ),
        .I1(i_reg_n_58),
        .I2(IncDecZ_i_22_n_0),
        .I3(IncDecZ_i_23_n_0),
        .I4(\i_alu/p_9_in ),
        .I5(i_reg_n_57),
        .O(IncDecZ_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFB8)) 
    IncDecZ_i_21
       (.I0(\BusB_reg_n_0_[6] ),
        .I1(ALU_Op_r[0]),
        .I2(\BusB_reg_n_0_[2] ),
        .I3(i_reg_n_41),
        .I4(i_reg_n_59),
        .I5(i_reg_n_44),
        .O(IncDecZ_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFAA3C3CFFAA)) 
    IncDecZ_i_22
       (.I0(IncDecZ_i_24_n_0),
        .I1(\i_alu/DAA_Q__1 [6]),
        .I2(i_reg_n_56),
        .I3(i_reg_n_55),
        .I4(\F_reg_n_0_[1] ),
        .I5(\i_alu/DAA_Q0_in ),
        .O(IncDecZ_i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    IncDecZ_i_23
       (.I0(\i_alu/DAA_Q__0 ),
        .I1(\i_alu/DAA_Q11_out ),
        .I2(\i_alu/DAA_Q0 [1]),
        .I3(\F_reg_n_0_[1] ),
        .I4(\i_alu/DAA_Q__1 [1]),
        .I5(i_reg_n_60),
        .O(IncDecZ_i_23_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAB8B0)) 
    IncDecZ_i_24
       (.I0(\i_alu/DAA_Q0 [6]),
        .I1(\i_alu/DAA_Q [7]),
        .I2(\i_alu/DAA_Q [6]),
        .I3(\i_alu/DAA_Q [5]),
        .I4(\i_alu/DAA_Q [8]),
        .I5(\F_reg_n_0_[0] ),
        .O(IncDecZ_i_24_n_0));
  LUT4 #(
    .INIT(16'h8F70)) 
    IncDecZ_i_25
       (.I0(\i_alu/DAA_Q__1 [5]),
        .I1(\i_alu/DAA_Q__1 [6]),
        .I2(\i_alu/DAA_Q13_out ),
        .I3(\i_alu/DAA_Q__1 [7]),
        .O(\i_alu/DAA_Q0_in ));
  LUT4 #(
    .INIT(16'h11EA)) 
    IncDecZ_i_26
       (.I0(\F_reg_n_0_[4] ),
        .I1(\BusA_reg_n_0_[3] ),
        .I2(\BusA_reg_n_0_[2] ),
        .I3(\BusA_reg_n_0_[1] ),
        .O(\i_alu/DAA_Q__0 ));
  LUT6 #(
    .INIT(64'hBBBB888BB8B88888)) 
    IncDecZ_i_3
       (.I0(IncDecZ_reg_i_6_n_0),
        .I1(ALU_Op_r[3]),
        .I2(Arith16_r),
        .I3(Z16_r),
        .I4(\F_reg_n_0_[6] ),
        .I5(IncDecZ_i_7_n_0),
        .O(IncDecZ_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000E00)) 
    IncDecZ_i_5
       (.I0(IncDecZ_i_10_n_0),
        .I1(tstate[2]),
        .I2(i_reg_n_20),
        .I3(p_3_in108_in),
        .I4(BusAck_reg_0),
        .I5(i_reg_n_19),
        .O(IncDecZ22_out));
  LUT5 #(
    .INIT(32'h00000001)) 
    IncDecZ_i_7
       (.I0(\i_alu/Q_t [6]),
        .I1(\i_alu/Q_t [5]),
        .I2(\i_alu/Q_t [7]),
        .I3(\i_alu/Q_t [0]),
        .I4(IncDecZ_i_14_n_0),
        .O(IncDecZ_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    IncDecZ_i_8
       (.I0(i_reg_n_69),
        .I1(i_reg_n_73),
        .I2(i_reg_n_79),
        .I3(i_reg_n_80),
        .O(IncDecZ_i_8_n_0));
  FDRE IncDecZ_reg
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .D(i_reg_n_68),
        .Q(IncDecZ_reg_n_0),
        .R(1'b0));
  MUXF7 IncDecZ_reg_i_6
       (.I0(IncDecZ_i_12_n_0),
        .I1(IncDecZ_i_13_n_0),
        .O(IncDecZ_reg_i_6_n_0),
        .S(IncDecZ_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0F08)) 
    IntE_FF2_i_1
       (.I0(SetEI),
        .I1(tstate[2]),
        .I2(IntE_FF2_i_3_n_0),
        .I3(p_5_in),
        .O(IntE_FF2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    IntE_FF2_i_2
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(IntE_FF2_i_4_n_0),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\ISet_reg_n_0_[1] ),
        .O(SetEI));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    IntE_FF2_i_3
       (.I0(\tstate_reg_n_0_[3] ),
        .I1(\ISet_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(IntE_FF2_i_5_n_0),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\ISet_reg_n_0_[0] ),
        .O(IntE_FF2_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    IntE_FF2_i_4
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\IR_reg_n_0_[1] ),
        .O(IntE_FF2_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    IntE_FF2_i_5
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(IntE_FF2_i_5_n_0));
  FDCE IntE_FF2_reg
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(IntE_FF2_i_1_n_0),
        .Q(p_5_in));
  LUT6 #(
    .INIT(64'hFFFF02FF00000200)) 
    NMICycle_i_1
       (.I0(NMI_s_reg_n_0),
        .I1(Prefix[1]),
        .I2(Prefix[0]),
        .I3(NMICycle_i_2_n_0),
        .I4(mreq_n_inv_i_2_n_0),
        .I5(NMICycle_reg_n_0),
        .O(NMICycle_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000400)) 
    NMICycle_i_2
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\mcycle[6]_i_5_n_0 ),
        .I2(\mcycle[6]_i_4_n_0 ),
        .I3(\tstate[6]_i_4_n_0 ),
        .I4(BusReq_s),
        .O(NMICycle_i_2_n_0));
  FDCE NMICycle_reg
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(NMICycle_i_1_n_0),
        .Q(NMICycle_reg_n_0));
  LUT4 #(
    .INIT(16'h5510)) 
    NMI_s_i_1
       (.I0(NMICycle_reg_n_0),
        .I1(cpu_nmi),
        .I2(Oldnmi_n),
        .I3(NMI_s_reg_n_0),
        .O(NMI_s_i_1_n_0));
  FDCE NMI_s_reg
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(NMI_s_i_1_n_0),
        .Q(NMI_s_reg_n_0));
  LUT6 #(
    .INIT(64'h222F222FFFFF333F)) 
    No_BTR_i_1
       (.I0(I_BT),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\F_reg_n_0_[2] ),
        .I3(\F[2]_i_5_n_0 ),
        .I4(\F_reg_n_0_[6] ),
        .I5(BTR_r_i_2_n_0),
        .O(No_BTR0));
  FDCE No_BTR_reg
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(No_BTR0),
        .Q(No_BTR));
  FDCE Oldnmi_n_reg
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(cpu_nmi),
        .Q(Oldnmi_n));
  LUT6 #(
    .INIT(64'hFFFF007500750075)) 
    \PC[0]_i_1 
       (.I0(\PC[0]_i_3_n_0 ),
        .I1(\IR[7]_i_3_n_0 ),
        .I2(\PC[0]_i_4_n_0 ),
        .I3(BusAck_reg_0),
        .I4(\A[15]_i_4_n_0 ),
        .I5(BTR_r),
        .O(PC));
  LUT2 #(
    .INIT(4'h2)) 
    \PC[0]_i_13 
       (.I0(\PC[0]_i_25_n_0 ),
        .I1(\ISet_reg_n_0_[1] ),
        .O(Call));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \PC[0]_i_14 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\PC[0]_i_26_n_0 ),
        .I2(\ISet_reg_n_0_[1] ),
        .O(JumpE));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \PC[0]_i_15 
       (.I0(\PC[0]_i_27_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(Halt_FF_i_4_n_0),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[1] ),
        .I5(\PC[0]_i_28_n_0 ),
        .O(\PC[0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC[0]_i_17 
       (.I0(Q[2]),
        .I1(JumpE),
        .I2(BTR_r_reg_n_0),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \PC[0]_i_19 
       (.I0(NMICycle_reg_n_0),
        .I1(\mcycle[6]_i_8_n_0 ),
        .I2(\A[15]_i_12_n_0 ),
        .I3(\A[15]_i_11_n_0 ),
        .O(\PC[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[0]_i_20 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[2]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[0]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PC[0]_i_21 
       (.I0(Q[1]),
        .I1(JumpE),
        .I2(BTR_r_reg_n_0),
        .O(B[1]));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[0]_i_23 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[1]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \PC[0]_i_25 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\PC[0]_i_33_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\ISet_reg_n_0_[0] ),
        .O(\PC[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \PC[0]_i_26 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\PC[0]_i_34_n_0 ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(\PC[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044400000)) 
    \PC[0]_i_27 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\PC[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \PC[0]_i_28 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\PC_reg[0]_i_35_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\PC[0]_i_36_n_0 ),
        .O(\PC[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \PC[0]_i_3 
       (.I0(Call),
        .I1(Halt),
        .I2(Jump),
        .I3(NMICycle_reg_n_0),
        .I4(Halt_FF_reg_n_0),
        .I5(XY_Ind_i_2_n_0),
        .O(\PC[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \PC[0]_i_30 
       (.I0(NMICycle_reg_n_0),
        .I1(\mcycle[6]_i_8_n_0 ),
        .I2(\A[15]_i_12_n_0 ),
        .O(\PC[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B00)) 
    \PC[0]_i_33 
       (.I0(\TmpAddr[15]_i_12_n_0 ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\mcycle_reg_n_0_[4] ),
        .I4(\mcycle_reg_n_0_[3] ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\PC[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA8A00)) 
    \PC[0]_i_34 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\IR_reg_n_0_[5] ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\PC[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBF088F0)) 
    \PC[0]_i_36 
       (.I0(\PC[0]_i_43_n_0 ),
        .I1(\mcycle_reg_n_0_[6] ),
        .I2(\PC[0]_i_44_n_0 ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(Save_ALU_r_i_6_n_0),
        .I5(\IR_reg_n_0_[7] ),
        .O(\PC[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \PC[0]_i_37 
       (.I0(\PC_reg_n_0_[3] ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(Q[3]),
        .O(\PC[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \PC[0]_i_38 
       (.I0(\PC_reg_n_0_[2] ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(Q[2]),
        .O(\PC[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \PC[0]_i_39 
       (.I0(\PC_reg_n_0_[1] ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(Q[1]),
        .O(\PC[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \PC[0]_i_4 
       (.I0(tstate[2]),
        .I1(cpu_wait),
        .I2(JumpE),
        .I3(BTR_r_reg_n_0),
        .I4(\PC[0]_i_15_n_0 ),
        .I5(\mcycle_reg_n_0_[5] ),
        .O(\PC[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6A65)) 
    \PC[0]_i_40 
       (.I0(\PC_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(JumpE),
        .I3(BTR_r_reg_n_0),
        .O(\PC[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hEEAE4E0E00000000)) 
    \PC[0]_i_41 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\TmpAddr[7]_i_10_n_0 ),
        .I4(\mcycles[1]_i_13_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\PC[0]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h4F4F4500)) 
    \PC[0]_i_42 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\TmpAddr[15]_i_12_n_0 ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .O(\PC[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h5555004000000000)) 
    \PC[0]_i_43 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\PC[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h00C8FFFF00C80000)) 
    \PC[0]_i_44 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\PC[0]_i_45_n_0 ),
        .O(\PC[0]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h3F302020)) 
    \PC[0]_i_45 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\PC[0]_i_46_n_0 ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .O(\PC[0]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    \PC[0]_i_46 
       (.I0(\IR_reg_n_0_[3] ),
        .I1(mcycle),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[5] ),
        .O(\PC[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \PC[0]_i_5 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(Q[3]),
        .O(\PC[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \PC[0]_i_6 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(Q[2]),
        .O(\PC[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \PC[0]_i_7 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(Q[1]),
        .O(\PC[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h808A)) 
    \PC[0]_i_8 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(JumpE),
        .I3(BTR_r_reg_n_0),
        .O(\PC[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[12]_i_10 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[14]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[12]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \PC[12]_i_11 
       (.I0(data7[6]),
        .I1(tstate[2]),
        .I2(tstate[1]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\PC[12]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC[12]_i_12 
       (.I0(\I_reg_n_0_[5] ),
        .I1(\A[15]_i_4_n_0 ),
        .O(\PC[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[12]_i_13 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[13]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[12]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \PC[12]_i_14 
       (.I0(data7[5]),
        .I1(tstate[2]),
        .I2(tstate[1]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\PC[12]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC[12]_i_15 
       (.I0(\I_reg_n_0_[4] ),
        .I1(\A[15]_i_4_n_0 ),
        .O(\PC[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[12]_i_16 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[12]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[12]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \PC[12]_i_17 
       (.I0(data7[4]),
        .I1(tstate[2]),
        .I2(tstate[1]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\PC[12]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[12]_i_18 
       (.I0(data7[7]),
        .I1(B[15]),
        .O(\PC[12]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[12]_i_19 
       (.I0(data7[6]),
        .I1(B[15]),
        .O(\PC[12]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[12]_i_20 
       (.I0(data7[5]),
        .I1(B[15]),
        .O(\PC[12]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[12]_i_21 
       (.I0(data7[4]),
        .I1(B[15]),
        .O(\PC[12]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[12]_i_6 
       (.I0(data7[7]),
        .I1(B[15]),
        .O(\PC[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC[12]_i_7 
       (.I0(p_2_in),
        .I1(\A[15]_i_4_n_0 ),
        .O(\PC[12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC[12]_i_9 
       (.I0(\I_reg_n_0_[6] ),
        .I1(\A[15]_i_4_n_0 ),
        .O(\PC[12]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC[4]_i_10 
       (.I0(Q[7]),
        .I1(JumpE),
        .I2(BTR_r_reg_n_0),
        .O(B[15]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC[4]_i_13 
       (.I0(Q[6]),
        .I1(JumpE),
        .I2(BTR_r_reg_n_0),
        .O(B[6]));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[4]_i_15 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[6]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[4]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC[4]_i_16 
       (.I0(Q[5]),
        .I1(JumpE),
        .I2(BTR_r_reg_n_0),
        .O(B[5]));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[4]_i_18 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[5]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[4]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \PC[4]_i_2 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(B[15]),
        .O(\PC[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[4]_i_20 
       (.I0(\PC_reg_n_0_[7] ),
        .I1(B[15]),
        .O(\PC[4]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \PC[4]_i_21 
       (.I0(\PC_reg_n_0_[6] ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(Q[6]),
        .O(\PC[4]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \PC[4]_i_22 
       (.I0(\PC_reg_n_0_[5] ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(Q[5]),
        .O(\PC[4]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \PC[4]_i_23 
       (.I0(\PC_reg_n_0_[4] ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(Q[4]),
        .O(\PC[4]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \PC[4]_i_3 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(Q[6]),
        .O(\PC[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \PC[4]_i_4 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(Q[5]),
        .O(\PC[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \PC[4]_i_5 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(Q[4]),
        .O(\PC[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[8]_i_10 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[10]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[8]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \PC[8]_i_11 
       (.I0(data7[2]),
        .I1(tstate[2]),
        .I2(tstate[1]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\PC[8]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC[8]_i_12 
       (.I0(\I_reg_n_0_[1] ),
        .I1(\A[15]_i_4_n_0 ),
        .O(\PC[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[8]_i_13 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[9]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[8]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \PC[8]_i_14 
       (.I0(data7[1]),
        .I1(tstate[2]),
        .I2(tstate[1]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\PC[8]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC[8]_i_15 
       (.I0(\I_reg_n_0_[0] ),
        .I1(\A[15]_i_4_n_0 ),
        .O(\PC[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[8]_i_16 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[8]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[8]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \PC[8]_i_17 
       (.I0(data7[0]),
        .I1(tstate[2]),
        .I2(tstate[1]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\PC[8]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[8]_i_19 
       (.I0(data7[3]),
        .I1(B[15]),
        .O(\PC[8]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[8]_i_20 
       (.I0(data7[2]),
        .I1(B[15]),
        .O(\PC[8]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[8]_i_21 
       (.I0(data7[1]),
        .I1(B[15]),
        .O(\PC[8]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[8]_i_22 
       (.I0(data7[0]),
        .I1(B[15]),
        .O(\PC[8]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC[8]_i_6 
       (.I0(\I_reg_n_0_[3] ),
        .I1(\A[15]_i_4_n_0 ),
        .O(\PC[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[8]_i_7 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[11]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \PC[8]_i_8 
       (.I0(data7[3]),
        .I1(tstate[2]),
        .I2(tstate[1]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\PC[8]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC[8]_i_9 
       (.I0(\I_reg_n_0_[2] ),
        .I1(\A[15]_i_4_n_0 ),
        .O(\PC[8]_i_9_n_0 ));
  FDCE \PC_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(PC),
        .CLR(rst_n_0),
        .D(i_reg_n_148),
        .Q(\PC_reg_n_0_[0] ));
  CARRY4 \PC_reg[0]_i_29 
       (.CI(1'b0),
        .CO({\PC_reg[0]_i_29_n_0 ,\PC_reg[0]_i_29_n_1 ,\PC_reg[0]_i_29_n_2 ,\PC_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\PC_reg_n_0_[3] ,\PC_reg_n_0_[2] ,\PC_reg_n_0_[1] ,\PC_reg_n_0_[0] }),
        .O(PC16[3:0]),
        .S({\PC[0]_i_37_n_0 ,\PC[0]_i_38_n_0 ,\PC[0]_i_39_n_0 ,\PC[0]_i_40_n_0 }));
  MUXF7 \PC_reg[0]_i_35 
       (.I0(\PC[0]_i_41_n_0 ),
        .I1(\PC[0]_i_42_n_0 ),
        .O(\PC_reg[0]_i_35_n_0 ),
        .S(\IR_reg_n_0_[2] ));
  FDCE \PC_reg[10] 
       (.C(mem_reg_0[1]),
        .CE(PC),
        .CLR(rst_n_0),
        .D(i_reg_n_154),
        .Q(data7[2]));
  FDCE \PC_reg[11] 
       (.C(mem_reg_0[1]),
        .CE(PC),
        .CLR(rst_n_0),
        .D(i_reg_n_153),
        .Q(data7[3]));
  FDCE \PC_reg[12] 
       (.C(mem_reg_0[1]),
        .CE(PC),
        .CLR(rst_n_0),
        .D(i_reg_n_160),
        .Q(data7[4]));
  CARRY4 \PC_reg[12]_i_8 
       (.CI(\PC_reg[8]_i_18_n_0 ),
        .CO({\NLW_PC_reg[12]_i_8_CO_UNCONNECTED [3],\PC_reg[12]_i_8_n_1 ,\PC_reg[12]_i_8_n_2 ,\PC_reg[12]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,data7[6:4]}),
        .O(PC16[15:12]),
        .S({\PC[12]_i_18_n_0 ,\PC[12]_i_19_n_0 ,\PC[12]_i_20_n_0 ,\PC[12]_i_21_n_0 }));
  FDCE \PC_reg[13] 
       (.C(mem_reg_0[1]),
        .CE(PC),
        .CLR(rst_n_0),
        .D(i_reg_n_159),
        .Q(data7[5]));
  FDCE \PC_reg[14] 
       (.C(mem_reg_0[1]),
        .CE(PC),
        .CLR(rst_n_0),
        .D(i_reg_n_158),
        .Q(data7[6]));
  FDCE \PC_reg[15] 
       (.C(mem_reg_0[1]),
        .CE(PC),
        .CLR(rst_n_0),
        .D(i_reg_n_157),
        .Q(data7[7]));
  FDCE \PC_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(PC),
        .CLR(rst_n_0),
        .D(i_reg_n_147),
        .Q(\PC_reg_n_0_[1] ));
  FDCE \PC_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(PC),
        .CLR(rst_n_0),
        .D(i_reg_n_146),
        .Q(\PC_reg_n_0_[2] ));
  FDCE \PC_reg[3] 
       (.C(mem_reg_0[1]),
        .CE(PC),
        .CLR(rst_n_0),
        .D(i_reg_n_145),
        .Q(\PC_reg_n_0_[3] ));
  FDCE \PC_reg[4] 
       (.C(mem_reg_0[1]),
        .CE(PC),
        .CLR(rst_n_0),
        .D(i_reg_n_152),
        .Q(\PC_reg_n_0_[4] ));
  CARRY4 \PC_reg[4]_i_12 
       (.CI(\PC_reg[0]_i_29_n_0 ),
        .CO({\PC_reg[4]_i_12_n_0 ,\PC_reg[4]_i_12_n_1 ,\PC_reg[4]_i_12_n_2 ,\PC_reg[4]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\PC_reg_n_0_[7] ,\PC_reg_n_0_[6] ,\PC_reg_n_0_[5] ,\PC_reg_n_0_[4] }),
        .O(PC16[7:4]),
        .S({\PC[4]_i_20_n_0 ,\PC[4]_i_21_n_0 ,\PC[4]_i_22_n_0 ,\PC[4]_i_23_n_0 }));
  FDCE \PC_reg[5] 
       (.C(mem_reg_0[1]),
        .CE(PC),
        .CLR(rst_n_0),
        .D(i_reg_n_151),
        .Q(\PC_reg_n_0_[5] ));
  FDCE \PC_reg[6] 
       (.C(mem_reg_0[1]),
        .CE(PC),
        .CLR(rst_n_0),
        .D(i_reg_n_150),
        .Q(\PC_reg_n_0_[6] ));
  FDCE \PC_reg[7] 
       (.C(mem_reg_0[1]),
        .CE(PC),
        .CLR(rst_n_0),
        .D(i_reg_n_149),
        .Q(\PC_reg_n_0_[7] ));
  FDCE \PC_reg[8] 
       (.C(mem_reg_0[1]),
        .CE(PC),
        .CLR(rst_n_0),
        .D(i_reg_n_156),
        .Q(data7[0]));
  CARRY4 \PC_reg[8]_i_18 
       (.CI(\PC_reg[4]_i_12_n_0 ),
        .CO({\PC_reg[8]_i_18_n_0 ,\PC_reg[8]_i_18_n_1 ,\PC_reg[8]_i_18_n_2 ,\PC_reg[8]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI(data7[3:0]),
        .O(PC16[11:8]),
        .S({\PC[8]_i_19_n_0 ,\PC[8]_i_20_n_0 ,\PC[8]_i_21_n_0 ,\PC[8]_i_22_n_0 }));
  FDCE \PC_reg[9] 
       (.C(mem_reg_0[1]),
        .CE(PC),
        .CLR(rst_n_0),
        .D(i_reg_n_155),
        .Q(data7[1]));
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \Pre_XY_F_M[0]_i_1 
       (.I0(\Pre_XY_F_M[0]_i_2_n_0 ),
        .I1(\Pre_XY_F_M[1]_i_2_n_0 ),
        .I2(\mcycle[6]_i_3_n_0 ),
        .I3(BusReq_s),
        .I4(\mcycle[6]_i_4_n_0 ),
        .I5(\Pre_XY_F_M_reg_n_0_[0] ),
        .O(\Pre_XY_F_M[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5555FFFF1011)) 
    \Pre_XY_F_M[0]_i_2 
       (.I0(\mcycle_reg_n_0_[5] ),
        .I1(\mcycle_reg_n_0_[3] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\mcycle_reg_n_0_[6] ),
        .I5(\mcycle_reg_n_0_[4] ),
        .O(\Pre_XY_F_M[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF000E0000)) 
    \Pre_XY_F_M[1]_i_1 
       (.I0(\Pre_XY_F_M[1]_i_2_n_0 ),
        .I1(\Pre_XY_F_M[1]_i_3_n_0 ),
        .I2(\mcycle[6]_i_3_n_0 ),
        .I3(BusReq_s),
        .I4(\mcycle[6]_i_4_n_0 ),
        .I5(\Pre_XY_F_M_reg_n_0_[1] ),
        .O(\Pre_XY_F_M[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \Pre_XY_F_M[1]_i_2 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\Pre_XY_F_M[1]_i_4_n_0 ),
        .O(\Pre_XY_F_M[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFFE)) 
    \Pre_XY_F_M[1]_i_3 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\mcycle_reg_n_0_[5] ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\mcycle_reg_n_0_[4] ),
        .I5(\mcycle_reg_n_0_[3] ),
        .O(\Pre_XY_F_M[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Pre_XY_F_M[1]_i_4 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[2] ),
        .O(\Pre_XY_F_M[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \Pre_XY_F_M[2]_i_1 
       (.I0(Pre_XY_F_M),
        .I1(\mcycle[6]_i_3_n_0 ),
        .I2(BusReq_s),
        .I3(\mcycle[6]_i_4_n_0 ),
        .I4(\Pre_XY_F_M_reg_n_0_[2] ),
        .O(\Pre_XY_F_M[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \Pre_XY_F_M[2]_i_2 
       (.I0(\mcycle_reg_n_0_[4] ),
        .I1(\mcycle_reg_n_0_[3] ),
        .I2(\mcycle_reg_n_0_[5] ),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\Pre_XY_F_M[1]_i_2_n_0 ),
        .O(Pre_XY_F_M));
  FDCE \Pre_XY_F_M_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\Pre_XY_F_M[0]_i_1_n_0 ),
        .Q(\Pre_XY_F_M_reg_n_0_[0] ));
  FDCE \Pre_XY_F_M_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\Pre_XY_F_M[1]_i_1_n_0 ),
        .Q(\Pre_XY_F_M_reg_n_0_[1] ));
  FDCE \Pre_XY_F_M_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\Pre_XY_F_M[2]_i_1_n_0 ),
        .Q(\Pre_XY_F_M_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    PreserveC_r_i_2
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(PreserveC_r_i_4_n_0),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\ISet_reg_n_0_[0] ),
        .O(PreserveC_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    PreserveC_r_i_3
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(PreserveC_r_i_5_n_0),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(PreserveC_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hFF4FFFFF)) 
    PreserveC_r_i_4
       (.I0(mcycle),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\IR_reg_n_0_[5] ),
        .O(PreserveC_r_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h40)) 
    PreserveC_r_i_5
       (.I0(mcycle),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .O(PreserveC_r_i_5_n_0));
  FDCE PreserveC_r_reg
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .CLR(rst_n_0),
        .D(PreserveC),
        .Q(PreserveC_r));
  MUXF7 PreserveC_r_reg_i_1
       (.I0(PreserveC_r_i_2_n_0),
        .I1(PreserveC_r_i_3_n_0),
        .O(PreserveC),
        .S(\ISet_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \Read_To_Reg_r[0]_i_1 
       (.I0(\tstate[6]_i_4_n_0 ),
        .I1(Read_To_Acc),
        .I2(Set_BusA_To[0]),
        .O(\Read_To_Reg_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0302020202020202)) 
    \Read_To_Reg_r[0]_i_11 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(mcycle),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\IR_reg_n_0_[5] ),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\Read_To_Reg_r[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h3330003088888888)) 
    \Read_To_Reg_r[0]_i_12 
       (.I0(\Read_To_Reg_r[0]_i_14_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\Read_To_Reg_r[0]_i_15_n_0 ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\Read_To_Reg_r[4]_i_12_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3F30FFFF70700000)) 
    \Read_To_Reg_r[0]_i_13 
       (.I0(\IR_reg_n_0_[4] ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[3] ),
        .O(\Read_To_Reg_r[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \Read_To_Reg_r[0]_i_14 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\mcycle_reg_n_0_[3] ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\Read_To_Reg_r[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \Read_To_Reg_r[0]_i_15 
       (.I0(\IR_reg_n_0_[5] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\mcycle_reg_n_0_[2] ),
        .O(\Read_To_Reg_r[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Read_To_Reg_r[0]_i_2 
       (.I0(\Read_To_Reg_r[0]_i_3_n_0 ),
        .I1(\ISet_reg_n_0_[1] ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\ISet_reg_n_0_[0] ),
        .I4(\Read_To_Reg_r[0]_i_4_n_0 ),
        .O(Set_BusA_To[0]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \Read_To_Reg_r[0]_i_3 
       (.I0(\Read_To_Reg_r[0]_i_5_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\ALU_Op_r[3]_i_6_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\Read_To_Reg_r[2]_i_6_n_0 ),
        .O(\Read_To_Reg_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \Read_To_Reg_r[0]_i_4 
       (.I0(\Read_To_Reg_r[0]_i_6_n_0 ),
        .I1(\Read_To_Reg_r[0]_i_7_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(Save_ALU_r_i_7_n_0),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\Read_To_Reg_r_reg[0]_i_8_n_0 ),
        .O(\Read_To_Reg_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h08080808C0C0F0C0)) 
    \Read_To_Reg_r[0]_i_5 
       (.I0(\Read_To_Reg_r[0]_i_9_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4055400088008800)) 
    \Read_To_Reg_r[0]_i_6 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(i_reg_n_27),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\Read_To_Reg_r[0]_i_11_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \Read_To_Reg_r[0]_i_7 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[3] ),
        .O(\Read_To_Reg_r[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000006A002A00)) 
    \Read_To_Reg_r[0]_i_9 
       (.I0(\mcycle_reg_n_0_[3] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[4] ),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\Read_To_Reg_r[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \Read_To_Reg_r[1]_i_1 
       (.I0(\tstate[6]_i_4_n_0 ),
        .I1(Set_BusA_To[1]),
        .I2(Read_To_Acc),
        .O(\Read_To_Reg_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020202044004000)) 
    \Read_To_Reg_r[1]_i_10 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\Read_To_Reg_r[1]_i_15_n_0 ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\Read_To_Reg_r[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0030002000000000)) 
    \Read_To_Reg_r[1]_i_12 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000C00080)) 
    \Read_To_Reg_r[1]_i_13 
       (.I0(\mcycle_reg_n_0_[3] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\mcycle_reg_n_0_[4] ),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\Read_To_Reg_r[1]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \Read_To_Reg_r[1]_i_14 
       (.I0(\IR_reg_n_0_[3] ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[4] ),
        .O(\Read_To_Reg_r[1]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \Read_To_Reg_r[1]_i_15 
       (.I0(\IR_reg_n_0_[3] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hF4FF0000)) 
    \Read_To_Reg_r[1]_i_16 
       (.I0(mcycle),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\IR_reg_n_0_[4] ),
        .O(\Read_To_Reg_r[1]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h4E2E0A2A)) 
    \Read_To_Reg_r[1]_i_17 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .O(\Read_To_Reg_r[1]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Read_To_Reg_r[1]_i_3 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\Read_To_Reg_r_reg[1]_i_5_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\Read_To_Reg_r[1]_i_6_n_0 ),
        .O(\Read_To_Reg_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \Read_To_Reg_r[1]_i_4 
       (.I0(\Read_To_Reg_r[1]_i_7_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\Read_To_Reg_r[1]_i_8_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\Read_To_Reg_r[2]_i_6_n_0 ),
        .O(\Read_To_Reg_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \Read_To_Reg_r[1]_i_6 
       (.I0(Save_ALU_r_i_7_n_0),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\Read_To_Reg_r_reg[1]_i_11_n_0 ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\Read_To_Reg_r[1]_i_12_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\Read_To_Reg_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0808080800003000)) 
    \Read_To_Reg_r[1]_i_7 
       (.I0(\Read_To_Reg_r[1]_i_13_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\Read_To_Reg_r[1]_i_14_n_0 ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h100000000000FFFF)) 
    \Read_To_Reg_r[1]_i_8 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\Read_To_Reg_r[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \Read_To_Reg_r[1]_i_9 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\Read_To_Reg_r[1]_i_14_n_0 ),
        .O(\Read_To_Reg_r[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \Read_To_Reg_r[2]_i_1 
       (.I0(\tstate[6]_i_4_n_0 ),
        .I1(Set_BusA_To[2]),
        .I2(Read_To_Acc),
        .O(\Read_To_Reg_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008088)) 
    \Read_To_Reg_r[2]_i_10 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF00FFC800)) 
    \Read_To_Reg_r[2]_i_11 
       (.I0(\mcycle_reg_n_0_[4] ),
        .I1(\ACC[7]_i_12_n_0 ),
        .I2(\mcycle_reg_n_0_[3] ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\Read_To_Reg_r[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000070000000400)) 
    \Read_To_Reg_r[2]_i_12 
       (.I0(\IR_reg_n_0_[4] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(mcycle),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\IR_reg_n_0_[3] ),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\Read_To_Reg_r[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Read_To_Reg_r[2]_i_13 
       (.I0(\IR_reg_n_0_[4] ),
        .I1(\IR_reg_n_0_[3] ),
        .O(\Read_To_Reg_r[2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h626E222A)) 
    \Read_To_Reg_r[2]_i_14 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .O(\Read_To_Reg_r[2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hFF4F0000)) 
    \Read_To_Reg_r[2]_i_15 
       (.I0(mcycle),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\IR_reg_n_0_[5] ),
        .O(\Read_To_Reg_r[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005040)) 
    \Read_To_Reg_r[2]_i_16 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[3] ),
        .I2(\ACC[7]_i_12_n_0 ),
        .I3(\mcycle_reg_n_0_[4] ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFF30AA2000000000)) 
    \Read_To_Reg_r[2]_i_17 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[2]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Read_To_Reg_r[2]_i_2 
       (.I0(\Read_To_Reg_r[2]_i_3_n_0 ),
        .I1(\ISet_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\ISet_reg_n_0_[0] ),
        .I4(\Read_To_Reg_r[2]_i_4_n_0 ),
        .O(Set_BusA_To[2]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \Read_To_Reg_r[2]_i_3 
       (.I0(\Read_To_Reg_r_reg[2]_i_5_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\ALU_Op_r[3]_i_6_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\Read_To_Reg_r[2]_i_6_n_0 ),
        .O(\Read_To_Reg_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \Read_To_Reg_r[2]_i_4 
       (.I0(\Read_To_Reg_r[2]_i_7_n_0 ),
        .I1(\Read_To_Reg_r[2]_i_8_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(Save_ALU_r_i_7_n_0),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\Read_To_Reg_r[2]_i_9_n_0 ),
        .O(\Read_To_Reg_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \Read_To_Reg_r[2]_i_6 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\Read_To_Reg_r[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h30333000B800B800)) 
    \Read_To_Reg_r[2]_i_7 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\Read_To_Reg_r[4]_i_10_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\Read_To_Reg_r[2]_i_12_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000EFFF00000000)) 
    \Read_To_Reg_r[2]_i_8 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\Read_To_Reg_r[2]_i_13_n_0 ),
        .I5(\IR_reg_n_0_[5] ),
        .O(\Read_To_Reg_r[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \Read_To_Reg_r[2]_i_9 
       (.I0(\Read_To_Reg_r[2]_i_14_n_0 ),
        .I1(\Read_To_Reg_r[2]_i_15_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\Read_To_Reg_r[2]_i_16_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\Read_To_Reg_r[2]_i_17_n_0 ),
        .O(\Read_To_Reg_r[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Read_To_Reg_r[3]_i_1 
       (.I0(\tstate[6]_i_4_n_0 ),
        .I1(Set_BusA_To[3]),
        .I2(Read_To_Acc),
        .O(\Read_To_Reg_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000504000000000)) 
    \Read_To_Reg_r[3]_i_10 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[3] ),
        .I2(\Read_To_Reg_r[3]_i_13_n_0 ),
        .I3(\mcycle_reg_n_0_[4] ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \Read_To_Reg_r[3]_i_11 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\Read_To_Reg_r[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080F08000)) 
    \Read_To_Reg_r[3]_i_12 
       (.I0(\mcycle_reg_n_0_[3] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\Read_To_Reg_r[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \Read_To_Reg_r[3]_i_13 
       (.I0(\IR_reg_n_0_[4] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[5] ),
        .O(\Read_To_Reg_r[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \Read_To_Reg_r[3]_i_3 
       (.I0(\Read_To_Reg_r[3]_i_6_n_0 ),
        .I1(\ISet_reg_n_0_[1] ),
        .I2(\Read_To_Reg_r[3]_i_7_n_0 ),
        .I3(\ISet_reg_n_0_[0] ),
        .O(Read_To_Acc));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \Read_To_Reg_r[3]_i_4 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\Read_To_Reg_r[3]_i_8_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\Read_To_Reg_r[3]_i_9_n_0 ),
        .I4(\ISet_reg_n_0_[0] ),
        .O(\Read_To_Reg_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0500101000000000)) 
    \Read_To_Reg_r[3]_i_5 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\Read_To_Reg_r[3]_i_10_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(\Read_To_Reg_r[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \Read_To_Reg_r[3]_i_6 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[6] ),
        .O(\Read_To_Reg_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0808000003000000)) 
    \Read_To_Reg_r[3]_i_7 
       (.I0(\Read_To_Reg_r[3]_i_11_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\Read_To_Reg_r[3]_i_12_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\Read_To_Reg_r[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000050400000)) 
    \Read_To_Reg_r[3]_i_8 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\mcycles[1]_i_10_n_0 ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\Read_To_Reg_r[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \Read_To_Reg_r[3]_i_9 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\mcycles[1]_i_10_n_0 ),
        .I3(mcycle),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\Read_To_Reg_r[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Read_To_Reg_r[4]_i_1 
       (.I0(\tstate[6]_i_4_n_0 ),
        .I1(\Read_To_Reg_r[4]_i_2_n_0 ),
        .O(\Read_To_Reg_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3030100000000000)) 
    \Read_To_Reg_r[4]_i_10 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(mcycle),
        .I2(i_reg_n_28),
        .I3(\mcycle_reg_n_0_[3] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h03020000)) 
    \Read_To_Reg_r[4]_i_11 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(mcycle),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \Read_To_Reg_r[4]_i_12 
       (.I0(\IR_reg_n_0_[4] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[5] ),
        .O(\Read_To_Reg_r[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \Read_To_Reg_r[4]_i_13 
       (.I0(\Read_To_Reg_r[2]_i_16_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(Save_ALU_r_i_15_n_0),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(i_reg_n_62),
        .I5(mcycle),
        .O(\Read_To_Reg_r[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBFBF8F8F808F8080)) 
    \Read_To_Reg_r[4]_i_14 
       (.I0(\ALU_Op_r[3]_i_5_n_0 ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(mcycle),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\Read_To_Reg_r[4]_i_12_n_0 ),
        .O(\Read_To_Reg_r[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF00FFC800)) 
    \Read_To_Reg_r[4]_i_15 
       (.I0(\mcycle_reg_n_0_[4] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\mcycle_reg_n_0_[3] ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\Read_To_Reg_r[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000015155550151)) 
    \Read_To_Reg_r[4]_i_2 
       (.I0(Read_To_Acc),
        .I1(\Read_To_Reg_r[4]_i_3_n_0 ),
        .I2(\ISet_reg_n_0_[0] ),
        .I3(Save_ALU_r_i_3_n_0),
        .I4(\ISet_reg_n_0_[1] ),
        .I5(\Read_To_Reg_r[4]_i_4_n_0 ),
        .O(\Read_To_Reg_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \Read_To_Reg_r[4]_i_3 
       (.I0(\Read_To_Reg_r[4]_i_5_n_0 ),
        .I1(\Read_To_Reg_r[4]_i_6_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(Save_ALU_r_i_7_n_0),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\Read_To_Reg_r_reg[4]_i_7_n_0 ),
        .O(\Read_To_Reg_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \Read_To_Reg_r[4]_i_4 
       (.I0(\Read_To_Reg_r[4]_i_8_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\ALU_Op_r[3]_i_6_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\Read_To_Reg_r[4]_i_9_n_0 ),
        .O(\Read_To_Reg_r[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F400F0F4F400000)) 
    \Read_To_Reg_r[4]_i_5 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\Read_To_Reg_r[4]_i_10_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\Read_To_Reg_r[4]_i_11_n_0 ),
        .O(\Read_To_Reg_r[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \Read_To_Reg_r[4]_i_6 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\Read_To_Reg_r[4]_i_12_n_0 ),
        .O(\Read_To_Reg_r[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \Read_To_Reg_r[4]_i_8 
       (.I0(\Read_To_Reg_r[4]_i_15_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\Read_To_Reg_r[4]_i_12_n_0 ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \Read_To_Reg_r[4]_i_9 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[7] ),
        .O(\Read_To_Reg_r[4]_i_9_n_0 ));
  FDCE \Read_To_Reg_r_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .CLR(rst_n_0),
        .D(\Read_To_Reg_r[0]_i_1_n_0 ),
        .Q(Read_To_Reg_r[0]));
  MUXF7 \Read_To_Reg_r_reg[0]_i_8 
       (.I0(\Read_To_Reg_r[0]_i_12_n_0 ),
        .I1(\Read_To_Reg_r[0]_i_13_n_0 ),
        .O(\Read_To_Reg_r_reg[0]_i_8_n_0 ),
        .S(\IR_reg_n_0_[2] ));
  FDCE \Read_To_Reg_r_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .CLR(rst_n_0),
        .D(\Read_To_Reg_r[1]_i_1_n_0 ),
        .Q(Read_To_Reg_r[1]));
  MUXF7 \Read_To_Reg_r_reg[1]_i_11 
       (.I0(\Read_To_Reg_r[1]_i_16_n_0 ),
        .I1(\Read_To_Reg_r[1]_i_17_n_0 ),
        .O(\Read_To_Reg_r_reg[1]_i_11_n_0 ),
        .S(\IR_reg_n_0_[1] ));
  MUXF7 \Read_To_Reg_r_reg[1]_i_2 
       (.I0(\Read_To_Reg_r[1]_i_3_n_0 ),
        .I1(\Read_To_Reg_r[1]_i_4_n_0 ),
        .O(Set_BusA_To[1]),
        .S(\ISet_reg_n_0_[1] ));
  MUXF7 \Read_To_Reg_r_reg[1]_i_5 
       (.I0(\Read_To_Reg_r[1]_i_9_n_0 ),
        .I1(\Read_To_Reg_r[1]_i_10_n_0 ),
        .O(\Read_To_Reg_r_reg[1]_i_5_n_0 ),
        .S(\IR_reg_n_0_[7] ));
  FDCE \Read_To_Reg_r_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .CLR(rst_n_0),
        .D(\Read_To_Reg_r[2]_i_1_n_0 ),
        .Q(Read_To_Reg_r[2]));
  MUXF7 \Read_To_Reg_r_reg[2]_i_5 
       (.I0(\Read_To_Reg_r[2]_i_10_n_0 ),
        .I1(\Read_To_Reg_r[2]_i_11_n_0 ),
        .O(\Read_To_Reg_r_reg[2]_i_5_n_0 ),
        .S(\IR_reg_n_0_[1] ));
  FDCE \Read_To_Reg_r_reg[3] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .CLR(rst_n_0),
        .D(\Read_To_Reg_r[3]_i_1_n_0 ),
        .Q(Read_To_Reg_r[3]));
  MUXF7 \Read_To_Reg_r_reg[3]_i_2 
       (.I0(\Read_To_Reg_r[3]_i_4_n_0 ),
        .I1(\Read_To_Reg_r[3]_i_5_n_0 ),
        .O(Set_BusA_To[3]),
        .S(\ISet_reg_n_0_[1] ));
  FDCE \Read_To_Reg_r_reg[4] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .CLR(rst_n_0),
        .D(\Read_To_Reg_r[4]_i_1_n_0 ),
        .Q(Read_To_Reg_r[4]));
  MUXF7 \Read_To_Reg_r_reg[4]_i_7 
       (.I0(\Read_To_Reg_r[4]_i_13_n_0 ),
        .I1(\Read_To_Reg_r[4]_i_14_n_0 ),
        .O(\Read_To_Reg_r_reg[4]_i_7_n_0 ),
        .S(\IR_reg_n_0_[2] ));
  LUT4 #(
    .INIT(16'hF3E2)) 
    \RegAddrA_r[0]_i_1 
       (.I0(\RegAddrA_r[2]_i_2_n_0 ),
        .I1(BusAck_reg_0),
        .I2(RegAddrA_r[0]),
        .I3(Set_BusA_To[1]),
        .O(\RegAddrA_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hAFAC)) 
    \RegAddrA_r[1]_i_1 
       (.I0(RegAddrA_r[1]),
        .I1(Set_BusA_To[2]),
        .I2(BusAck_reg_0),
        .I3(\RegAddrA_r[2]_i_2_n_0 ),
        .O(\RegAddrA_r[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \RegAddrA_r[2]_i_1 
       (.I0(\XY_State_reg_n_0_[1] ),
        .I1(\RegAddrA_r[2]_i_2_n_0 ),
        .I2(Alternate_reg_n_0),
        .O(\RegAddrA_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h00000E00)) 
    \RegAddrA_r[2]_i_2 
       (.I0(\XY_State_reg_n_0_[1] ),
        .I1(\XY_State_reg_n_0_[0] ),
        .I2(XY_Ind_reg_n_0),
        .I3(Set_BusA_To[2]),
        .I4(Set_BusA_To[1]),
        .O(\RegAddrA_r[2]_i_2_n_0 ));
  FDRE \RegAddrA_r_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .D(\RegAddrA_r[0]_i_1_n_0 ),
        .Q(RegAddrA_r[0]),
        .R(1'b0));
  FDRE \RegAddrA_r_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .D(\RegAddrA_r[1]_i_1_n_0 ),
        .Q(RegAddrA_r[1]),
        .R(1'b0));
  FDRE \RegAddrA_r_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(\RegAddrA_r[2]_i_1_n_0 ),
        .Q(RegAddrA_r[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0AAF0EE)) 
    \RegAddrB_r[0]_i_1 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[2]),
        .I2(RegAddrB_r[0]),
        .I3(BusAck_reg_0),
        .I4(\RegAddrB_r[0]_i_2_n_0 ),
        .I5(XY_Ind_reg_n_0),
        .O(\RegAddrB_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \RegAddrB_r[0]_i_2 
       (.I0(\XY_State_reg_n_0_[1] ),
        .I1(\XY_State_reg_n_0_[0] ),
        .O(\RegAddrB_r[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \RegAddrB_r[1]_i_1 
       (.I0(Set_BusB_To[2]),
        .I1(RegAddrB_r[1]),
        .I2(BusAck_reg_0),
        .O(\RegAddrB_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00004040)) 
    \RegAddrB_r[2]_i_1 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[2]),
        .I2(\XY_State_reg_n_0_[1] ),
        .I3(\XY_State_reg_n_0_[0] ),
        .I4(XY_Ind_reg_n_0),
        .I5(Alternate_reg_n_0),
        .O(\RegAddrB_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \RegAddrB_r[2]_i_10 
       (.I0(\Read_To_Reg_r[1]_i_8_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\RegAddrB_r[2]_i_18_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\RegAddrB_r[2]_i_19_n_0 ),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\RegAddrB_r[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4500400000000000)) 
    \RegAddrB_r[2]_i_11 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\RegAddrB_r[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B888B888888888)) 
    \RegAddrB_r[2]_i_12 
       (.I0(\RegAddrB_r_reg[2]_i_20_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\RegAddrB_r[2]_i_16_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\RegAddrB_r[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8883333B8880000)) 
    \RegAddrB_r[2]_i_13 
       (.I0(\RegAddrB_r[2]_i_21_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\RegAddrB_r[2]_i_22_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\RegAddrB_r_reg[2]_i_23_n_0 ),
        .O(\RegAddrB_r[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \RegAddrB_r[2]_i_14 
       (.I0(\Read_To_Reg_r[1]_i_8_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\RegAddrB_r[2]_i_24_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(Save_ALU_r_i_14_n_0),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\RegAddrB_r[2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \RegAddrB_r[2]_i_16 
       (.I0(\IR_reg_n_0_[5] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(mcycle),
        .O(\RegAddrB_r[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0FCF00C00F800080)) 
    \RegAddrB_r[2]_i_18 
       (.I0(\mcycle_reg_n_0_[3] ),
        .I1(i_reg_n_62),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\RegAddrB_r[2]_i_29_n_0 ),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\RegAddrB_r[2]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \RegAddrB_r[2]_i_19 
       (.I0(\IR_reg_n_0_[4] ),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .O(\RegAddrB_r[2]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hAEFF)) 
    \RegAddrB_r[2]_i_21 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(mcycle),
        .I3(\IR_reg_n_0_[1] ),
        .O(\RegAddrB_r[2]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \RegAddrB_r[2]_i_22 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .O(\RegAddrB_r[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00C00FCF00800F80)) 
    \RegAddrB_r[2]_i_24 
       (.I0(\mcycle_reg_n_0_[3] ),
        .I1(i_reg_n_28),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\mcycles[0]_i_8_n_0 ),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\RegAddrB_r[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \RegAddrB_r[2]_i_25 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\RegAddrB_r[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00500040AAAA0000)) 
    \RegAddrB_r[2]_i_26 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(mcycle),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\RegAddrB_r[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \RegAddrB_r[2]_i_27 
       (.I0(\RegAddrB_r[2]_i_34_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\RegAddrB_r[2]_i_35_n_0 ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(i_reg_n_62),
        .I5(mcycle),
        .O(\RegAddrB_r[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h4700333333333333)) 
    \RegAddrB_r[2]_i_28 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(mcycle),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\Read_To_Reg_r[2]_i_13_n_0 ),
        .I5(\IR_reg_n_0_[5] ),
        .O(\RegAddrB_r[2]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RegAddrB_r[2]_i_29 
       (.I0(\IR_reg_n_0_[4] ),
        .I1(\IR_reg_n_0_[5] ),
        .O(\RegAddrB_r[2]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \RegAddrB_r[2]_i_30 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\RegAddrB_r[2]_i_36_n_0 ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\RegAddrB_r[2]_i_37_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .O(\RegAddrB_r[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0CFCFEFE0C0C0)) 
    \RegAddrB_r[2]_i_31 
       (.I0(mcycle),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\RegAddrB_r[2]_i_38_n_0 ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(i_reg_n_24),
        .O(\RegAddrB_r[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAF8FA080AF80A080)) 
    \RegAddrB_r[2]_i_32 
       (.I0(\ACC[7]_i_12_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(i_reg_n_30),
        .I5(mcycle),
        .O(\RegAddrB_r[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00000000222222E2)) 
    \RegAddrB_r[2]_i_33 
       (.I0(\RegAddrB_r[2]_i_39_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(mcycle),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\IR_reg_n_0_[5] ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\RegAddrB_r[2]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h000040FF00004000)) 
    \RegAddrB_r[2]_i_34 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\IR_reg_n_0_[3] ),
        .I5(mcycle),
        .O(\RegAddrB_r[2]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h30002000)) 
    \RegAddrB_r[2]_i_35 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\mcycle_reg_n_0_[2] ),
        .O(\RegAddrB_r[2]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0034)) 
    \RegAddrB_r[2]_i_36 
       (.I0(mcycle),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[3] ),
        .O(\RegAddrB_r[2]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \RegAddrB_r[2]_i_37 
       (.I0(\mcycle_reg_n_0_[3] ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(mcycle),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\RegAddrB_r[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h0B00FFFF0B000000)) 
    \RegAddrB_r[2]_i_38 
       (.I0(mcycle),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\RegAddrB_r[2]_i_40_n_0 ),
        .O(\RegAddrB_r[2]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0000BAFF0000BA00)) 
    \RegAddrB_r[2]_i_39 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\mcycle_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\IR_reg_n_0_[3] ),
        .I5(mcycle),
        .O(\RegAddrB_r[2]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFF00EF45FF00EA40)) 
    \RegAddrB_r[2]_i_4 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\RegAddrB_r[2]_i_8_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\mcycle_reg_n_0_[6] ),
        .I5(\RegAddrB_r[2]_i_9_n_0 ),
        .O(\RegAddrB_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00FF320000003200)) 
    \RegAddrB_r[2]_i_40 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\mcycle_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\IR_reg_n_0_[5] ),
        .I5(mcycle),
        .O(\RegAddrB_r[2]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFF002F2FFF002020)) 
    \RegAddrB_r[2]_i_5 
       (.I0(\RegAddrB_r[2]_i_10_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\mcycle_reg_n_0_[6] ),
        .I5(\RegAddrB_r[2]_i_11_n_0 ),
        .O(\RegAddrB_r[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF00EF45FF00EA40)) 
    \RegAddrB_r[2]_i_6 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\RegAddrB_r[2]_i_12_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\mcycle_reg_n_0_[6] ),
        .I5(\RegAddrB_r[2]_i_13_n_0 ),
        .O(\RegAddrB_r[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF003F000F808F808)) 
    \RegAddrB_r[2]_i_7 
       (.I0(\RegAddrB_r[2]_i_14_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\mcycle_reg_n_0_[6] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(PreserveC_r_i_5_n_0),
        .I5(\IR_reg_n_0_[7] ),
        .O(\RegAddrB_r[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB888888888888)) 
    \RegAddrB_r[2]_i_8 
       (.I0(\RegAddrB_r_reg[2]_i_15_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\RegAddrB_r[2]_i_16_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\RegAddrB_r[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEF00FFFFEF000000)) 
    \RegAddrB_r[2]_i_9 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(iorq_n_inv_i_8_n_0),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\RegAddrB_r_reg[2]_i_17_n_0 ),
        .O(\RegAddrB_r[2]_i_9_n_0 ));
  FDRE \RegAddrB_r_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .D(\RegAddrB_r[0]_i_1_n_0 ),
        .Q(RegAddrB_r[0]),
        .R(1'b0));
  FDRE \RegAddrB_r_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .D(\RegAddrB_r[1]_i_1_n_0 ),
        .Q(RegAddrB_r[1]),
        .R(1'b0));
  FDRE \RegAddrB_r_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(\RegAddrB_r[2]_i_1_n_0 ),
        .Q(RegAddrB_r[2]),
        .R(1'b0));
  MUXF7 \RegAddrB_r_reg[2]_i_15 
       (.I0(\RegAddrB_r[2]_i_25_n_0 ),
        .I1(\RegAddrB_r[2]_i_26_n_0 ),
        .O(\RegAddrB_r_reg[2]_i_15_n_0 ),
        .S(\IR_reg_n_0_[2] ));
  MUXF7 \RegAddrB_r_reg[2]_i_17 
       (.I0(\RegAddrB_r[2]_i_27_n_0 ),
        .I1(\RegAddrB_r[2]_i_28_n_0 ),
        .O(\RegAddrB_r_reg[2]_i_17_n_0 ),
        .S(\IR_reg_n_0_[2] ));
  MUXF7 \RegAddrB_r_reg[2]_i_2 
       (.I0(\RegAddrB_r[2]_i_4_n_0 ),
        .I1(\RegAddrB_r[2]_i_5_n_0 ),
        .O(Set_BusB_To[1]),
        .S(\ISet_reg_n_0_[1] ));
  MUXF7 \RegAddrB_r_reg[2]_i_20 
       (.I0(\RegAddrB_r[2]_i_30_n_0 ),
        .I1(\RegAddrB_r[2]_i_31_n_0 ),
        .O(\RegAddrB_r_reg[2]_i_20_n_0 ),
        .S(\IR_reg_n_0_[2] ));
  MUXF7 \RegAddrB_r_reg[2]_i_23 
       (.I0(\RegAddrB_r[2]_i_32_n_0 ),
        .I1(\RegAddrB_r[2]_i_33_n_0 ),
        .O(\RegAddrB_r_reg[2]_i_23_n_0 ),
        .S(\IR_reg_n_0_[1] ));
  MUXF7 \RegAddrB_r_reg[2]_i_3 
       (.I0(\RegAddrB_r[2]_i_6_n_0 ),
        .I1(\RegAddrB_r[2]_i_7_n_0 ),
        .O(Set_BusB_To[2]),
        .S(\ISet_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hFEFEFEFFFEFEFEF0)) 
    \RegAddrC[0]_i_1 
       (.I0(\XY_State_reg_n_0_[0] ),
        .I1(\XY_State_reg_n_0_[1] ),
        .I2(\mcycle_reg_n_0_[5] ),
        .I3(LDSPHL),
        .I4(JumpXY),
        .I5(Set_Addr_To[0]),
        .O(\RegAddrC[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000EFEA)) 
    \RegAddrC[0]_i_10 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\RegAddrC[0]_i_23_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\RegAddrC[0]_i_24_n_0 ),
        .I4(\mcycle_reg_n_0_[6] ),
        .O(\RegAddrC[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF00EFEFFF004040)) 
    \RegAddrC[0]_i_11 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\RegAddrC[0]_i_20_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\mcycles[0]_i_5_n_0 ),
        .I4(\mcycle_reg_n_0_[6] ),
        .I5(\RegAddrC[0]_i_25_n_0 ),
        .O(\RegAddrC[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \RegAddrC[0]_i_12 
       (.I0(\RegAddrC[0]_i_18_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\RegAddrC[0]_i_26_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\RegAddrC[0]_i_20_n_0 ),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\RegAddrC[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RegAddrC[0]_i_13 
       (.I0(\mcycles[0]_i_5_n_0 ),
        .I1(\mcycle_reg_n_0_[6] ),
        .I2(\RegAddrC[0]_i_25_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\RegAddrC[0]_i_20_n_0 ),
        .O(\RegAddrC[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hFF73FFFF)) 
    \RegAddrC[0]_i_14 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\mcycles[1]_i_10_n_0 ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .O(\RegAddrC[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFD0FFFFFFFFFF)) 
    \RegAddrC[0]_i_15 
       (.I0(\BusB[7]_i_22_n_0 ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\IR_reg_n_0_[7] ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\RegAddrC[0]_i_27_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\RegAddrC[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h40BFBFBFFFFFFFFF)) 
    \RegAddrC[0]_i_16 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\Read_To_Reg_r[2]_i_13_n_0 ),
        .I5(mcycle),
        .O(\RegAddrC[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FFFFFF)) 
    \RegAddrC[0]_i_17 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\RegAddrC[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEFEAFFFF)) 
    \RegAddrC[0]_i_18 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\RegAddrC[0]_i_28_n_0 ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\RegAddrC[0]_i_29_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .O(\RegAddrC[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF3FFF7FF)) 
    \RegAddrC[0]_i_19 
       (.I0(mcycle),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\RegAddrC[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \RegAddrC[0]_i_2 
       (.I0(\RegAddrC[0]_i_3_n_0 ),
        .I1(\mcycle_reg_n_0_[5] ),
        .I2(\RegAddrC_reg[0]_i_4_n_0 ),
        .I3(\ISet_reg_n_0_[1] ),
        .I4(\RegAddrC[0]_i_5_n_0 ),
        .O(Set_Addr_To[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \RegAddrC[0]_i_20 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(mcycle),
        .I3(\IR_reg_n_0_[2] ),
        .O(\RegAddrC[0]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \RegAddrC[0]_i_21 
       (.I0(\IR_reg_n_0_[5] ),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .O(\RegAddrC[0]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h37)) 
    \RegAddrC[0]_i_22 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .O(\RegAddrC[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFF5FFF7FFFFFFFFF)) 
    \RegAddrC[0]_i_23 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\RegAddrC[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hABFF0000ABFFFFFF)) 
    \RegAddrC[0]_i_24 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[3] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\RegAddrC[0]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFF57FFFF)) 
    \RegAddrC[0]_i_25 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(mcycle),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .O(\RegAddrC[0]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hFF8CFF8F)) 
    \RegAddrC[0]_i_26 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\Read_To_Reg_r[4]_i_12_n_0 ),
        .I4(mcycle),
        .O(\RegAddrC[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF30007555)) 
    \RegAddrC[0]_i_27 
       (.I0(mcycle),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\RegAddrC[0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h7FF07FFF)) 
    \RegAddrC[0]_i_28 
       (.I0(\IR_reg_n_0_[3] ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(mcycle),
        .O(\RegAddrC[0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h5F105F1F)) 
    \RegAddrC[0]_i_29 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\mcycle_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(mcycle),
        .O(\RegAddrC[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RegAddrC[0]_i_3 
       (.I0(\RegAddrC[0]_i_6_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\RegAddrC[0]_i_7_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\RegAddrC[0]_i_8_n_0 ),
        .O(\RegAddrC[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RegAddrC[0]_i_5 
       (.I0(\RegAddrC[0]_i_11_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\RegAddrC[0]_i_7_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\RegAddrC[0]_i_12_n_0 ),
        .O(\RegAddrC[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RegAddrC[0]_i_6 
       (.I0(\RegAddrC[0]_i_13_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\RegAddrC[0]_i_14_n_0 ),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\RegAddrC[0]_i_15_n_0 ),
        .O(\RegAddrC[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \RegAddrC[0]_i_7 
       (.I0(\RegAddrC[0]_i_16_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\RegAddrC[0]_i_17_n_0 ),
        .I3(\mcycle_reg_n_0_[6] ),
        .O(\RegAddrC[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \RegAddrC[0]_i_8 
       (.I0(\RegAddrC[0]_i_18_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\RegAddrC[0]_i_19_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\RegAddrC[0]_i_20_n_0 ),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\RegAddrC[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFD5D)) 
    \RegAddrC[0]_i_9 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\RegAddrC[0]_i_21_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\RegAddrC[0]_i_22_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\RegAddrC[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RegAddrC[1]_i_1 
       (.I0(Set_Addr_To[1]),
        .I1(LDSPHL),
        .I2(JumpXY),
        .I3(\mcycle_reg_n_0_[5] ),
        .O(\RegAddrC[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBB8B888B)) 
    \RegAddrC[1]_i_10 
       (.I0(\RegAddrC[1]_i_12_n_0 ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycle_reg_n_0_[3] ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\mcycles_reg[1]_i_12_n_0 ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\RegAddrC[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFAFB5040FAFB5051)) 
    \RegAddrC[1]_i_12 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\RegAddrC[1]_i_15_n_0 ),
        .I3(\mcycle_reg_n_0_[3] ),
        .I4(\IR_reg_n_0_[3] ),
        .I5(mcycle),
        .O(\RegAddrC[1]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBB888F8F)) 
    \RegAddrC[1]_i_13 
       (.I0(\RegAddrC[1]_i_16_n_0 ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\mcycles_reg[1]_i_12_n_0 ),
        .I4(mcycle),
        .O(\RegAddrC[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hEE2EE22EFFFFFFFF)) 
    \RegAddrC[1]_i_14 
       (.I0(\RegAddrC[1]_i_17_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\IR_reg_n_0_[3] ),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\RegAddrC[1]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hDDD1)) 
    \RegAddrC[1]_i_15 
       (.I0(mcycle),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[5] ),
        .O(\RegAddrC[1]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \RegAddrC[1]_i_16 
       (.I0(\IR_reg_n_0_[5] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[4] ),
        .O(\RegAddrC[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0FFFFFFF1F)) 
    \RegAddrC[1]_i_17 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\mcycle_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\IR_reg_n_0_[3] ),
        .I5(mcycle),
        .O(\RegAddrC[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAFFE)) 
    \RegAddrC[1]_i_3 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\RegAddrC[1]_i_5_n_0 ),
        .I2(\IR_reg_n_0_[7] ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\RegAddrC[1]_i_6_n_0 ),
        .I5(\ISet_reg_n_0_[0] ),
        .O(\RegAddrC[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBB8B)) 
    \RegAddrC[1]_i_4 
       (.I0(\RegAddrC[1]_i_7_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[7] ),
        .I3(\RegAddrC[1]_i_8_n_0 ),
        .I4(\mcycle_reg_n_0_[6] ),
        .O(\RegAddrC[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAEFEFE)) 
    \RegAddrC[1]_i_5 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\RegAddrC[1]_i_9_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(mcycle),
        .I5(\IR_reg_n_0_[2] ),
        .O(\RegAddrC[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7F70FFFF7F700000)) 
    \RegAddrC[1]_i_6 
       (.I0(\BusB[7]_i_22_n_0 ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\RegAddrC[1]_i_10_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\RegAddrC_reg[1]_i_11_n_0 ),
        .O(\RegAddrC[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCDDDFDFD)) 
    \RegAddrC[1]_i_7 
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\RegAddrC[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB7BFFBFF)) 
    \RegAddrC[1]_i_8 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\RegAddrC[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF3FFFFFFF7)) 
    \RegAddrC[1]_i_9 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(NMICycle_reg_n_0),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\IR_reg_n_0_[5] ),
        .I5(mcycle),
        .O(\RegAddrC[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FF55FE00FE00)) 
    \RegAddrC[2]_i_1 
       (.I0(\mcycle_reg_n_0_[5] ),
        .I1(LDSPHL),
        .I2(JumpXY),
        .I3(\XY_State_reg_n_0_[1] ),
        .I4(\XY_State_reg_n_0_[0] ),
        .I5(Alternate_reg_n_0),
        .O(\RegAddrC[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \RegAddrC[2]_i_2 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\RegAddrC[2]_i_3_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(JumpXY));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \RegAddrC[2]_i_3 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\RegAddrC[2]_i_3_n_0 ));
  FDRE \RegAddrC_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(\RegAddrC[0]_i_1_n_0 ),
        .Q(AddrC[0]),
        .R(1'b0));
  MUXF7 \RegAddrC_reg[0]_i_4 
       (.I0(\RegAddrC[0]_i_9_n_0 ),
        .I1(\RegAddrC[0]_i_10_n_0 ),
        .O(\RegAddrC_reg[0]_i_4_n_0 ),
        .S(\IR_reg_n_0_[6] ));
  FDRE \RegAddrC_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(\RegAddrC[1]_i_1_n_0 ),
        .Q(AddrC[1]),
        .R(1'b0));
  MUXF7 \RegAddrC_reg[1]_i_11 
       (.I0(\RegAddrC[1]_i_13_n_0 ),
        .I1(\RegAddrC[1]_i_14_n_0 ),
        .O(\RegAddrC_reg[1]_i_11_n_0 ),
        .S(\IR_reg_n_0_[1] ));
  MUXF7 \RegAddrC_reg[1]_i_2 
       (.I0(\RegAddrC[1]_i_3_n_0 ),
        .I1(\RegAddrC[1]_i_4_n_0 ),
        .O(Set_Addr_To[1]),
        .S(\ISet_reg_n_0_[1] ));
  FDRE \RegAddrC_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(\RegAddrC[2]_i_1_n_0 ),
        .Q(AddrC[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \RegBusA_r[15]_i_1 
       (.I0(BusAck_reg_0),
        .O(cpu_busack));
  FDRE \RegBusA_r_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(RegBusA[0]),
        .Q(RegBusA_r[0]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[10] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(RegBusA[10]),
        .Q(RegBusA_r[10]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[11] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(RegBusA[11]),
        .Q(RegBusA_r[11]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[12] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(RegBusA[12]),
        .Q(RegBusA_r[12]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[13] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(RegBusA[13]),
        .Q(RegBusA_r[13]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[14] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(RegBusA[14]),
        .Q(RegBusA_r[14]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[15] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(RegBusA[15]),
        .Q(RegBusA_r[15]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(RegBusA[1]),
        .Q(RegBusA_r[1]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(RegBusA[2]),
        .Q(RegBusA_r[2]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[3] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(RegBusA[3]),
        .Q(RegBusA_r[3]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[4] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(RegBusA[4]),
        .Q(RegBusA_r[4]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[5] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(RegBusA[5]),
        .Q(RegBusA_r[5]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[6] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(RegBusA[6]),
        .Q(RegBusA_r[6]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[7] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(RegBusA[7]),
        .Q(RegBusA_r[7]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[8] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(RegBusA[8]),
        .Q(RegBusA_r[8]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[9] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .D(RegBusA[9]),
        .Q(RegBusA_r[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h45)) 
    \SP[15]_i_1 
       (.I0(BusAck_reg_0),
        .I1(\SP[15]_i_3_n_0 ),
        .I2(\SP[15]_i_4_n_0 ),
        .O(\SP[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \SP[15]_i_3 
       (.I0(Read_To_Reg_r[0]),
        .I1(i_reg_n_18),
        .I2(Read_To_Reg_r[2]),
        .I3(Read_To_Reg_r[3]),
        .I4(Read_To_Reg_r[1]),
        .O(\SP[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hABBBBBBB)) 
    \SP[15]_i_4 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(LDSPHL),
        .I2(i_reg_n_67),
        .I3(p_3_in108_in),
        .I4(\SP[15]_i_7_n_0 ),
        .O(\SP[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \SP[15]_i_5 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\SP[15]_i_8_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(LDSPHL));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \SP[15]_i_7 
       (.I0(tstate[2]),
        .I1(cpu_wait),
        .I2(\tstate_reg_n_0_[4] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .O(\SP[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \SP[15]_i_8 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\SP[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \SP[15]_i_9 
       (.I0(p_0_in0),
        .I1(Q[7]),
        .I2(\tstate_reg_n_0_[3] ),
        .O(SP16_B));
  LUT3 #(
    .INIT(8'h45)) 
    \SP[7]_i_1 
       (.I0(BusAck_reg_0),
        .I1(\SP[7]_i_3_n_0 ),
        .I2(\SP[15]_i_4_n_0 ),
        .O(\SP[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000400)) 
    \SP[7]_i_3 
       (.I0(Read_To_Reg_r[2]),
        .I1(Read_To_Reg_r[3]),
        .I2(Read_To_Reg_r[1]),
        .I3(i_reg_n_18),
        .I4(Read_To_Reg_r[0]),
        .O(\SP[7]_i_3_n_0 ));
  FDPE \SP_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(\SP[7]_i_1_n_0 ),
        .D(i_reg_n_128),
        .PRE(rst_n_0),
        .Q(\SP_reg_n_0_[0] ));
  FDPE \SP_reg[10] 
       (.C(mem_reg_0[1]),
        .CE(\SP[15]_i_1_n_0 ),
        .D(i_reg_n_118),
        .PRE(rst_n_0),
        .Q(data4[2]));
  FDPE \SP_reg[11] 
       (.C(mem_reg_0[1]),
        .CE(\SP[15]_i_1_n_0 ),
        .D(i_reg_n_117),
        .PRE(rst_n_0),
        .Q(data4[3]));
  FDPE \SP_reg[12] 
       (.C(mem_reg_0[1]),
        .CE(\SP[15]_i_1_n_0 ),
        .D(i_reg_n_116),
        .PRE(rst_n_0),
        .Q(data4[4]));
  FDPE \SP_reg[13] 
       (.C(mem_reg_0[1]),
        .CE(\SP[15]_i_1_n_0 ),
        .D(i_reg_n_115),
        .PRE(rst_n_0),
        .Q(data4[5]));
  FDPE \SP_reg[14] 
       (.C(mem_reg_0[1]),
        .CE(\SP[15]_i_1_n_0 ),
        .D(i_reg_n_114),
        .PRE(rst_n_0),
        .Q(data4[6]));
  FDPE \SP_reg[15] 
       (.C(mem_reg_0[1]),
        .CE(\SP[15]_i_1_n_0 ),
        .D(i_reg_n_113),
        .PRE(rst_n_0),
        .Q(data4[7]));
  FDPE \SP_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(\SP[7]_i_1_n_0 ),
        .D(i_reg_n_127),
        .PRE(rst_n_0),
        .Q(\SP_reg_n_0_[1] ));
  FDPE \SP_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(\SP[7]_i_1_n_0 ),
        .D(i_reg_n_126),
        .PRE(rst_n_0),
        .Q(\SP_reg_n_0_[2] ));
  FDPE \SP_reg[3] 
       (.C(mem_reg_0[1]),
        .CE(\SP[7]_i_1_n_0 ),
        .D(i_reg_n_125),
        .PRE(rst_n_0),
        .Q(\SP_reg_n_0_[3] ));
  FDPE \SP_reg[4] 
       (.C(mem_reg_0[1]),
        .CE(\SP[7]_i_1_n_0 ),
        .D(i_reg_n_124),
        .PRE(rst_n_0),
        .Q(\SP_reg_n_0_[4] ));
  FDPE \SP_reg[5] 
       (.C(mem_reg_0[1]),
        .CE(\SP[7]_i_1_n_0 ),
        .D(i_reg_n_123),
        .PRE(rst_n_0),
        .Q(\SP_reg_n_0_[5] ));
  FDPE \SP_reg[6] 
       (.C(mem_reg_0[1]),
        .CE(\SP[7]_i_1_n_0 ),
        .D(i_reg_n_122),
        .PRE(rst_n_0),
        .Q(\SP_reg_n_0_[6] ));
  FDPE \SP_reg[7] 
       (.C(mem_reg_0[1]),
        .CE(\SP[7]_i_1_n_0 ),
        .D(i_reg_n_121),
        .PRE(rst_n_0),
        .Q(\SP_reg_n_0_[7] ));
  FDPE \SP_reg[8] 
       (.C(mem_reg_0[1]),
        .CE(\SP[15]_i_1_n_0 ),
        .D(i_reg_n_120),
        .PRE(rst_n_0),
        .Q(data4[0]));
  FDPE \SP_reg[9] 
       (.C(mem_reg_0[1]),
        .CE(\SP[15]_i_1_n_0 ),
        .D(i_reg_n_119),
        .PRE(rst_n_0),
        .Q(data4[1]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    Save_ALU_r_i_1
       (.I0(Save_ALU_r_i_2_n_0),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(Save_ALU_r_i_3_n_0),
        .I3(\ISet_reg_n_0_[1] ),
        .I4(Save_ALU_r_reg_i_4_n_0),
        .I5(Save_ALU_r_i_5_n_0),
        .O(Save_ALU_r));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hAFFF4000)) 
    Save_ALU_r_i_10
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(Save_ALU_r_i_10_n_0));
  LUT6 #(
    .INIT(64'h4540404000000000)) 
    Save_ALU_r_i_11
       (.I0(\IR_reg_n_0_[2] ),
        .I1(Save_ALU_r_i_14_n_0),
        .I2(\IR_reg_n_0_[1] ),
        .I3(PreserveC_r_i_5_n_0),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[7] ),
        .O(Save_ALU_r_i_11_n_0));
  LUT6 #(
    .INIT(64'h00000000FF080008)) 
    Save_ALU_r_i_12
       (.I0(\IR_reg_n_0_[1] ),
        .I1(Save_ALU_r_i_15_n_0),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\Read_To_Reg_r[1]_i_8_n_0 ),
        .I5(\IR_reg_n_0_[7] ),
        .O(Save_ALU_r_i_12_n_0));
  LUT6 #(
    .INIT(64'hC8FFC800C800C800)) 
    Save_ALU_r_i_13
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(i_reg_n_62),
        .I5(mcycle),
        .O(Save_ALU_r_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Save_ALU_r_i_14
       (.I0(mcycle),
        .I1(\IR_reg_n_0_[5] ),
        .O(Save_ALU_r_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hE)) 
    Save_ALU_r_i_15
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .O(Save_ALU_r_i_15_n_0));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    Save_ALU_r_i_2
       (.I0(\IR_reg_n_0_[2] ),
        .I1(Save_ALU_r_i_6_n_0),
        .I2(\IR_reg_n_0_[6] ),
        .I3(Save_ALU_r_i_7_n_0),
        .I4(\IR_reg_n_0_[7] ),
        .I5(Save_ALU_r_i_8_n_0),
        .O(Save_ALU_r_i_2_n_0));
  LUT5 #(
    .INIT(32'hB0BBB000)) 
    Save_ALU_r_i_3
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(Save_ALU_r_i_9_n_0),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(Save_ALU_r_i_10_n_0),
        .O(Save_ALU_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hFE00FFFF)) 
    Save_ALU_r_i_5
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(\tstate[6]_i_4_n_0 ),
        .O(Save_ALU_r_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h40)) 
    Save_ALU_r_i_6
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .O(Save_ALU_r_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFF75FFFF)) 
    Save_ALU_r_i_7
       (.I0(\IR_reg_n_0_[1] ),
        .I1(mcycle),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .O(Save_ALU_r_i_7_n_0));
  LUT6 #(
    .INIT(64'h88008800F0FFF000)) 
    Save_ALU_r_i_8
       (.I0(\ALU_Op_r[3]_i_5_n_0 ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(PreserveC_r_i_4_n_0),
        .I3(\IR_reg_n_0_[2] ),
        .I4(Save_ALU_r_i_13_n_0),
        .I5(\IR_reg_n_0_[1] ),
        .O(Save_ALU_r_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hBF00)) 
    Save_ALU_r_i_9
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .O(Save_ALU_r_i_9_n_0));
  FDCE Save_ALU_r_reg
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .CLR(rst_n_0),
        .D(Save_ALU_r),
        .Q(Save_ALU_r_reg_n_0));
  MUXF7 Save_ALU_r_reg_i_4
       (.I0(Save_ALU_r_i_11_n_0),
        .I1(Save_ALU_r_i_12_n_0),
        .O(Save_ALU_r_reg_i_4_n_0),
        .S(\IR_reg_n_0_[6] ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \TmpAddr[0]_i_1 
       (.I0(Q[0]),
        .I1(\TmpAddr[7]_i_3_n_0 ),
        .I2(mem_reg[0]),
        .I3(\IR[7]_i_3_n_0 ),
        .I4(SP16[0]),
        .I5(\TmpAddr[7]_i_4_n_0 ),
        .O(\TmpAddr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8008800)) 
    \TmpAddr[10]_i_1 
       (.I0(Q[2]),
        .I1(LDW),
        .I2(SP16[10]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[5] ),
        .O(\TmpAddr[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8008800)) 
    \TmpAddr[11]_i_1 
       (.I0(Q[3]),
        .I1(LDW),
        .I2(SP16[11]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[5] ),
        .O(\TmpAddr[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8008800)) 
    \TmpAddr[12]_i_1 
       (.I0(Q[4]),
        .I1(LDW),
        .I2(SP16[12]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[5] ),
        .O(\TmpAddr[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8008800)) 
    \TmpAddr[13]_i_1 
       (.I0(Q[5]),
        .I1(LDW),
        .I2(SP16[13]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[5] ),
        .O(\TmpAddr[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hB8008800)) 
    \TmpAddr[14]_i_1 
       (.I0(Q[6]),
        .I1(LDW),
        .I2(SP16[14]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[5] ),
        .O(\TmpAddr[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4055)) 
    \TmpAddr[15]_i_1 
       (.I0(BusAck_reg_rep_0),
        .I1(\tstate_reg_n_0_[3] ),
        .I2(LDW),
        .I3(\TmpAddr[15]_i_4_n_0 ),
        .O(\TmpAddr[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \TmpAddr[15]_i_10 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .O(\TmpAddr[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \TmpAddr[15]_i_11 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\TmpAddr[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \TmpAddr[15]_i_12 
       (.I0(\IR_reg_n_0_[4] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[5] ),
        .O(\TmpAddr[15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB8008800)) 
    \TmpAddr[15]_i_2 
       (.I0(Q[7]),
        .I1(LDW),
        .I2(SP16[15]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[5] ),
        .O(\TmpAddr[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFBFBFBFBF)) 
    \TmpAddr[15]_i_4 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(\mcycle_reg_n_0_[5] ),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(RstP),
        .I4(tstate[2]),
        .I5(cpu_wait),
        .O(\TmpAddr[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA040004)) 
    \TmpAddr[15]_i_5 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\TmpAddr[15]_i_8_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\TmpAddr[15]_i_9_n_0 ),
        .I5(\ISet_reg_n_0_[0] ),
        .O(\TmpAddr[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \TmpAddr[15]_i_6 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\TmpAddr[15]_i_10_n_0 ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(\TmpAddr[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \TmpAddr[15]_i_7 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\TmpAddr[15]_i_11_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(RstP));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \TmpAddr[15]_i_8 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\TmpAddr[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000450000000000)) 
    \TmpAddr[15]_i_9 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\TmpAddr[15]_i_12_n_0 ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\TmpAddr[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \TmpAddr[1]_i_1 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(SP16[1]),
        .I2(\TmpAddr[7]_i_4_n_0 ),
        .I3(mem_reg[1]),
        .I4(\TmpAddr[7]_i_3_n_0 ),
        .I5(Q[1]),
        .O(\TmpAddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \TmpAddr[2]_i_1 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(SP16[2]),
        .I2(\TmpAddr[7]_i_4_n_0 ),
        .I3(mem_reg[2]),
        .I4(\TmpAddr[7]_i_3_n_0 ),
        .I5(Q[2]),
        .O(\TmpAddr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \TmpAddr[3]_i_1 
       (.I0(\TmpAddr[3]_i_2_n_0 ),
        .I1(\IR[7]_i_3_n_0 ),
        .I2(mem_reg[3]),
        .I3(\TmpAddr[7]_i_3_n_0 ),
        .I4(Q[3]),
        .O(\TmpAddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \TmpAddr[3]_i_2 
       (.I0(SP16[3]),
        .I1(\mcycle_reg_n_0_[5] ),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[3] ),
        .O(\TmpAddr[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \TmpAddr[4]_i_1 
       (.I0(\TmpAddr[4]_i_2_n_0 ),
        .I1(\IR[7]_i_3_n_0 ),
        .I2(mem_reg[4]),
        .I3(\TmpAddr[7]_i_3_n_0 ),
        .I4(Q[4]),
        .O(\TmpAddr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \TmpAddr[4]_i_2 
       (.I0(SP16[4]),
        .I1(\mcycle_reg_n_0_[5] ),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[4] ),
        .O(\TmpAddr[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \TmpAddr[5]_i_1 
       (.I0(\TmpAddr[5]_i_2_n_0 ),
        .I1(\IR[7]_i_3_n_0 ),
        .I2(mem_reg[5]),
        .I3(\TmpAddr[7]_i_3_n_0 ),
        .I4(Q[5]),
        .O(\TmpAddr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \TmpAddr[5]_i_2 
       (.I0(SP16[5]),
        .I1(\mcycle_reg_n_0_[5] ),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[5] ),
        .O(\TmpAddr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \TmpAddr[6]_i_1 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(SP16[6]),
        .I2(\TmpAddr[7]_i_4_n_0 ),
        .I3(mem_reg[6]),
        .I4(\TmpAddr[7]_i_3_n_0 ),
        .I5(Q[6]),
        .O(\TmpAddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555540055555555)) 
    \TmpAddr[7]_i_1 
       (.I0(BusAck_reg_rep_0),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(XY_Ind_i_2_n_0),
        .I4(\TmpAddr[7]_i_3_n_0 ),
        .I5(\TmpAddr[15]_i_4_n_0 ),
        .O(\TmpAddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \TmpAddr[7]_i_10 
       (.I0(\IR_reg_n_0_[4] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[5] ),
        .O(\TmpAddr[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \TmpAddr[7]_i_2 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(SP16[7]),
        .I2(\TmpAddr[7]_i_4_n_0 ),
        .I3(mem_reg[7]),
        .I4(\TmpAddr[7]_i_3_n_0 ),
        .I5(Q[7]),
        .O(\TmpAddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA20002000200020)) 
    \TmpAddr[7]_i_3 
       (.I0(\tstate_reg_n_0_[3] ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\TmpAddr[7]_i_5_n_0 ),
        .I3(\ISet_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\TmpAddr[7]_i_6_n_0 ),
        .O(\TmpAddr[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TmpAddr[7]_i_4 
       (.I0(\mcycle_reg_n_0_[5] ),
        .I1(\tstate_reg_n_0_[3] ),
        .O(\TmpAddr[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \TmpAddr[7]_i_5 
       (.I0(\TmpAddr[7]_i_7_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\TmpAddr[7]_i_8_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\TmpAddr[7]_i_9_n_0 ),
        .O(\TmpAddr[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000804080)) 
    \TmpAddr[7]_i_6 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\TmpAddr[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88CC0000B8FF0000)) 
    \TmpAddr[7]_i_7 
       (.I0(\TmpAddr[7]_i_10_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\TmpAddr[15]_i_12_n_0 ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\TmpAddr[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022222A22)) 
    \TmpAddr[7]_i_8 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\IR_reg_n_0_[5] ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\TmpAddr[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \TmpAddr[7]_i_9 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\TmpAddr[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF0800080)) 
    \TmpAddr[8]_i_1 
       (.I0(SP16[8]),
        .I1(\mcycle_reg_n_0_[5] ),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(LDW),
        .I4(Q[0]),
        .O(\TmpAddr[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8008800)) 
    \TmpAddr[9]_i_1 
       (.I0(Q[1]),
        .I1(LDW),
        .I2(SP16[9]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[5] ),
        .O(\TmpAddr[9]_i_1_n_0 ));
  FDCE \TmpAddr_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(\TmpAddr[7]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\TmpAddr[0]_i_1_n_0 ),
        .Q(data0[0]));
  FDCE \TmpAddr_reg[10] 
       (.C(mem_reg_0[1]),
        .CE(\TmpAddr[15]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\TmpAddr[10]_i_1_n_0 ),
        .Q(\TmpAddr_reg_n_0_[10] ));
  FDCE \TmpAddr_reg[11] 
       (.C(mem_reg_0[1]),
        .CE(\TmpAddr[15]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\TmpAddr[11]_i_1_n_0 ),
        .Q(\TmpAddr_reg_n_0_[11] ));
  FDCE \TmpAddr_reg[12] 
       (.C(mem_reg_0[1]),
        .CE(\TmpAddr[15]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\TmpAddr[12]_i_1_n_0 ),
        .Q(\TmpAddr_reg_n_0_[12] ));
  FDCE \TmpAddr_reg[13] 
       (.C(mem_reg_0[1]),
        .CE(\TmpAddr[15]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\TmpAddr[13]_i_1_n_0 ),
        .Q(\TmpAddr_reg_n_0_[13] ));
  FDCE \TmpAddr_reg[14] 
       (.C(mem_reg_0[1]),
        .CE(\TmpAddr[15]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\TmpAddr[14]_i_1_n_0 ),
        .Q(\TmpAddr_reg_n_0_[14] ));
  FDCE \TmpAddr_reg[15] 
       (.C(mem_reg_0[1]),
        .CE(\TmpAddr[15]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\TmpAddr[15]_i_2_n_0 ),
        .Q(\TmpAddr_reg_n_0_[15] ));
  MUXF7 \TmpAddr_reg[15]_i_3 
       (.I0(\TmpAddr[15]_i_5_n_0 ),
        .I1(\TmpAddr[15]_i_6_n_0 ),
        .O(LDW),
        .S(\ISet_reg_n_0_[1] ));
  FDCE \TmpAddr_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(\TmpAddr[7]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\TmpAddr[1]_i_1_n_0 ),
        .Q(data0[1]));
  FDCE \TmpAddr_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(\TmpAddr[7]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\TmpAddr[2]_i_1_n_0 ),
        .Q(data0[2]));
  FDCE \TmpAddr_reg[3] 
       (.C(mem_reg_0[1]),
        .CE(\TmpAddr[7]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\TmpAddr[3]_i_1_n_0 ),
        .Q(data0[3]));
  FDCE \TmpAddr_reg[4] 
       (.C(mem_reg_0[1]),
        .CE(\TmpAddr[7]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\TmpAddr[4]_i_1_n_0 ),
        .Q(data0[4]));
  FDCE \TmpAddr_reg[5] 
       (.C(mem_reg_0[1]),
        .CE(\TmpAddr[7]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\TmpAddr[5]_i_1_n_0 ),
        .Q(data0[5]));
  FDCE \TmpAddr_reg[6] 
       (.C(mem_reg_0[1]),
        .CE(\TmpAddr[7]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\TmpAddr[6]_i_1_n_0 ),
        .Q(data0[6]));
  FDCE \TmpAddr_reg[7] 
       (.C(mem_reg_0[1]),
        .CE(\TmpAddr[7]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\TmpAddr[7]_i_2_n_0 ),
        .Q(data0[7]));
  FDCE \TmpAddr_reg[8] 
       (.C(mem_reg_0[1]),
        .CE(\TmpAddr[15]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\TmpAddr[8]_i_1_n_0 ),
        .Q(\TmpAddr_reg_n_0_[8] ));
  FDCE \TmpAddr_reg[9] 
       (.C(mem_reg_0[1]),
        .CE(\TmpAddr[15]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\TmpAddr[9]_i_1_n_0 ),
        .Q(\TmpAddr_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hFBFBFFFB00005500)) 
    XY_Ind_i_1
       (.I0(BusAck_reg_0),
        .I1(XY_Ind_i_2_n_0),
        .I2(Prefix[0]),
        .I3(\mcycle_reg_n_0_[5] ),
        .I4(\IR[7]_i_3_n_0 ),
        .I5(XY_Ind_reg_n_0),
        .O(XY_Ind_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h80)) 
    XY_Ind_i_2
       (.I0(tstate[2]),
        .I1(cpu_wait),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .O(XY_Ind_i_2_n_0));
  FDCE XY_Ind_reg
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(XY_Ind_i_1_n_0),
        .Q(XY_Ind_reg_n_0));
  LUT6 #(
    .INIT(64'hDFFFCFCF10000000)) 
    \XY_State[0]_i_1 
       (.I0(\IR_reg_n_0_[5] ),
        .I1(BusAck_reg_0),
        .I2(XY_Ind_i_2_n_0),
        .I3(Prefix[1]),
        .I4(Prefix[0]),
        .I5(\XY_State_reg_n_0_[0] ),
        .O(\XY_State[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFCFCF20000000)) 
    \XY_State[1]_i_1 
       (.I0(\IR_reg_n_0_[5] ),
        .I1(BusAck_reg_0),
        .I2(XY_Ind_i_2_n_0),
        .I3(Prefix[1]),
        .I4(Prefix[0]),
        .I5(\XY_State_reg_n_0_[1] ),
        .O(\XY_State[1]_i_1_n_0 ));
  FDCE \XY_State_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\XY_State[0]_i_1_n_0 ),
        .Q(\XY_State_reg_n_0_[0] ));
  FDCE \XY_State_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(\XY_State[1]_i_1_n_0 ),
        .Q(\XY_State_reg_n_0_[1] ));
  LUT5 #(
    .INIT(32'h00080000)) 
    Z16_r_i_1
       (.I0(\ALU_Op_r_reg[0]_i_2_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\ISet_reg_n_0_[0] ),
        .I3(\ALU_Op_r_reg[2]_i_2_n_0 ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(Z16_r0));
  FDCE Z16_r_reg
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .CLR(rst_n_0),
        .D(Z16_r0),
        .Q(Z16_r));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \bgm_port[3]_i_1 
       (.I0(\bgm_port[3]_i_3_n_0 ),
        .I1(\m_obus_reg[addr][1] ),
        .I2(\m_obus_reg[addr][2] ),
        .I3(\m_obus_reg[addr][0] ),
        .I4(\bgm_port[3]_i_4_n_0 ),
        .I5(\bgm_port[3]_i_5_n_0 ),
        .O(\m_obus_reg[addr][1]_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \bgm_port[3]_i_3 
       (.I0(addrb[0]),
        .I1(\m_obus_reg[addr][3] ),
        .I2(\m_obus_reg[addr][6] ),
        .I3(\m_obus_reg[addr][5] ),
        .I4(\m_obus_reg[wrn] ),
        .I5(BusAck_reg_3),
        .O(\bgm_port[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00053035)) 
    \bgm_port[3]_i_4 
       (.I0(\cpu_bus[addr] [8]),
        .I1(\debug_ahi[7] [8]),
        .I2(BusAck_reg_rep_0),
        .I3(\cpu_bus[addr] [7]),
        .I4(\debug_ahi[7] [7]),
        .O(\bgm_port[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \bgm_port[3]_i_5 
       (.I0(debug_ahi[0]),
        .I1(\m_obus_reg[addr][10] ),
        .I2(\m_obus_reg[addr][9] ),
        .I3(\m_obus_reg[addr][11] ),
        .I4(addrb[1]),
        .I5(\bgm_port[3]_i_6_n_0 ),
        .O(\bgm_port[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h000AC0CA)) 
    \bgm_port[3]_i_6 
       (.I0(\A_reg[15]_0 [11]),
        .I1(\debug_ahi[7] [13]),
        .I2(BusAck_reg_0),
        .I3(\A_reg[15]_0 [13]),
        .I4(\debug_ahi[7] [15]),
        .O(\bgm_port[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \cref[0]_i_1 
       (.I0(\master_out[dmaster] [0]),
        .I1(\cref[1]_i_2_n_0 ),
        .I2(\m_obus_reg[addr][1] ),
        .I3(\m_obus_reg[addr][0] ),
        .I4(\cref[1]_i_3_n_0 ),
        .I5(addra[0]),
        .O(\cref_reg[0] ));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \cref[1]_i_1 
       (.I0(\master_out[dmaster] [0]),
        .I1(\cref[1]_i_2_n_0 ),
        .I2(\m_obus_reg[addr][0] ),
        .I3(\m_obus_reg[addr][1] ),
        .I4(\cref[1]_i_3_n_0 ),
        .I5(addra[1]),
        .O(\cref_reg[1] ));
  LUT5 #(
    .INIT(32'hCAC00A00)) 
    \cref[1]_i_2 
       (.I0(\A_reg[15]_0 [2]),
        .I1(\debug_ahi[7] [2]),
        .I2(BusAck_reg_0),
        .I3(\cpu_bus[addr] [7]),
        .I4(\debug_ahi[7] [7]),
        .O(\cref[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h88A00000)) 
    \cref[1]_i_3 
       (.I0(\bgm_port[3]_i_5_n_0 ),
        .I1(\debug_ahi[7] [8]),
        .I2(\cpu_bus[addr] [8]),
        .I3(BusAck_reg_0),
        .I4(\bgm_port[3]_i_3_n_0 ),
        .O(\cref[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_ahi[0]_INST_0 
       (.I0(\debug_ahi[7] [8]),
        .I1(\cpu_bus[addr] [8]),
        .I2(BusAck_reg_0),
        .O(\m_obus_reg[addr][8]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_ahi[1]_INST_0 
       (.I0(\debug_ahi[7] [9]),
        .I1(\A_reg[15]_0 [7]),
        .I2(BusAck_reg_0),
        .O(\m_obus_reg[addr][9] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_ahi[2]_INST_0 
       (.I0(\debug_ahi[7] [10]),
        .I1(\A_reg[15]_0 [8]),
        .I2(BusAck_reg_0),
        .O(\m_obus_reg[addr][10] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_ahi[3]_INST_0 
       (.I0(\debug_ahi[7] [11]),
        .I1(\A_reg[15]_0 [9]),
        .I2(BusAck_reg_0),
        .O(\m_obus_reg[addr][11] ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_ahi[4]_INST_0 
       (.I0(\debug_ahi[7] [12]),
        .I1(\A_reg[15]_0 [10]),
        .I2(BusAck_reg_0),
        .O(addrb[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_ahi[5]_INST_0 
       (.I0(\debug_ahi[7] [13]),
        .I1(\A_reg[15]_0 [11]),
        .I2(BusAck_reg_0),
        .O(addrb[2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_ahi[6]_INST_0 
       (.I0(\debug_ahi[7] [14]),
        .I1(\A_reg[15]_0 [12]),
        .I2(BusAck_reg_0),
        .O(debug_ahi[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_ahi[7]_INST_0 
       (.I0(\debug_ahi[7] [15]),
        .I1(\A_reg[15]_0 [13]),
        .I2(BusAck_reg_0),
        .O(debug_ahi[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_alo[0]_INST_0 
       (.I0(\debug_ahi[7] [0]),
        .I1(\A_reg[15]_0 [0]),
        .I2(BusAck_reg_0),
        .O(\m_obus_reg[addr][0] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_alo[1]_INST_0 
       (.I0(\debug_ahi[7] [1]),
        .I1(\A_reg[15]_0 [1]),
        .I2(BusAck_reg_0),
        .O(\m_obus_reg[addr][1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_alo[2]_INST_0 
       (.I0(\debug_ahi[7] [2]),
        .I1(\A_reg[15]_0 [2]),
        .I2(BusAck_reg_0),
        .O(\m_obus_reg[addr][2] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_alo[3]_INST_0 
       (.I0(\debug_ahi[7] [3]),
        .I1(\A_reg[15]_0 [3]),
        .I2(BusAck_reg_0),
        .O(\m_obus_reg[addr][3] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_alo[4]_INST_0 
       (.I0(\debug_ahi[7] [4]),
        .I1(\A_reg[15]_0 [4]),
        .I2(BusAck_reg_0),
        .O(addrb[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_alo[5]_INST_0 
       (.I0(\debug_ahi[7] [5]),
        .I1(\A_reg[15]_0 [5]),
        .I2(BusAck_reg_0),
        .O(\m_obus_reg[addr][5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_alo[6]_INST_0 
       (.I0(\debug_ahi[7] [6]),
        .I1(\A_reg[15]_0 [6]),
        .I2(BusAck_reg_0),
        .O(\m_obus_reg[addr][6] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_alo[7]_INST_0 
       (.I0(\debug_ahi[7] [7]),
        .I1(\cpu_bus[addr] [7]),
        .I2(BusAck_reg_0),
        .O(\m_obus_reg[addr][7] ));
  LUT6 #(
    .INIT(64'hFFB80000FFB8FFB8)) 
    \debug_cpu_sig[5]_INST_0_i_1 
       (.I0(\dma_master_bus[rdn] ),
        .I1(BusAck_reg_0),
        .I2(rdn_d_reg),
        .I3(in_valid),
        .I4(\m_obus_reg[wrn] ),
        .I5(out_busy),
        .O(\m_obus_reg[rdn] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_dmaster[0]_INST_0 
       (.I0(mem_reg_3[0]),
        .I1(dout[0]),
        .I2(BusAck_reg_rep_0),
        .O(\master_out[dmaster] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_dmaster[1]_INST_0 
       (.I0(mem_reg_3[1]),
        .I1(dout[1]),
        .I2(BusAck_reg_rep_0),
        .O(\master_out[dmaster] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_dmaster[2]_INST_0 
       (.I0(mem_reg_3[2]),
        .I1(dout[2]),
        .I2(BusAck_reg_rep_0),
        .O(\master_out[dmaster] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_dmaster[3]_INST_0 
       (.I0(mem_reg_3[3]),
        .I1(dout[3]),
        .I2(BusAck_reg_rep_0),
        .O(\master_out[dmaster] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_dmaster[4]_INST_0 
       (.I0(mem_reg_3[4]),
        .I1(dout[4]),
        .I2(BusAck_reg_rep_0),
        .O(\master_out[dmaster] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_dmaster[5]_INST_0 
       (.I0(mem_reg_3[5]),
        .I1(dout[5]),
        .I2(BusAck_reg_rep_0),
        .O(\master_out[dmaster] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_dmaster[6]_INST_0 
       (.I0(mem_reg_3[6]),
        .I1(dout[6]),
        .I2(BusAck_reg_rep_0),
        .O(\master_out[dmaster] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \debug_dmaster[7]_INST_0 
       (.I0(mem_reg_3[7]),
        .I1(dout[7]),
        .I2(BusAck_reg_rep_0),
        .O(\master_out[dmaster] [7]));
  MUXF7 \debug_dslave[0]_INST_0 
       (.I0(\di_reg_reg[0] ),
        .I1(\debug_dslave[0]_INST_0_i_2_n_0 ),
        .O(mem_reg[0]),
        .S(BusAck_reg_4));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \debug_dslave[0]_INST_0_i_2 
       (.I0(\oport_bus[dslave] [0]),
        .I1(BusAck_reg_1),
        .I2(\di_reg_reg[7]_0 [0]),
        .I3(\m_obus_reg[addr][11]_0 ),
        .I4(\di_reg_reg[7]_1 [0]),
        .O(\debug_dslave[0]_INST_0_i_2_n_0 ));
  MUXF7 \debug_dslave[1]_INST_0 
       (.I0(\di_reg_reg[1] ),
        .I1(\debug_dslave[1]_INST_0_i_2_n_0 ),
        .O(mem_reg[1]),
        .S(BusAck_reg_4));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \debug_dslave[1]_INST_0_i_2 
       (.I0(\oport_bus[dslave] [1]),
        .I1(BusAck_reg_1),
        .I2(\di_reg_reg[7]_0 [1]),
        .I3(\m_obus_reg[addr][11]_0 ),
        .I4(\di_reg_reg[7]_1 [1]),
        .O(\debug_dslave[1]_INST_0_i_2_n_0 ));
  MUXF7 \debug_dslave[2]_INST_0 
       (.I0(\di_reg_reg[2] ),
        .I1(\debug_dslave[2]_INST_0_i_2_n_0 ),
        .O(mem_reg[2]),
        .S(BusAck_reg_4));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \debug_dslave[2]_INST_0_i_2 
       (.I0(\oport_bus[dslave] [2]),
        .I1(BusAck_reg_1),
        .I2(\di_reg_reg[7]_0 [2]),
        .I3(\m_obus_reg[addr][11]_0 ),
        .I4(\di_reg_reg[7]_1 [2]),
        .O(\debug_dslave[2]_INST_0_i_2_n_0 ));
  MUXF7 \debug_dslave[3]_INST_0 
       (.I0(\di_reg_reg[3] ),
        .I1(\debug_dslave[3]_INST_0_i_2_n_0 ),
        .O(mem_reg[3]),
        .S(BusAck_reg_4));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \debug_dslave[3]_INST_0_i_2 
       (.I0(\oport_bus[dslave] [3]),
        .I1(BusAck_reg_1),
        .I2(\di_reg_reg[7]_0 [3]),
        .I3(\m_obus_reg[addr][11]_0 ),
        .I4(\di_reg_reg[7]_1 [3]),
        .O(\debug_dslave[3]_INST_0_i_2_n_0 ));
  MUXF7 \debug_dslave[4]_INST_0 
       (.I0(\di_reg_reg[4] ),
        .I1(\debug_dslave[4]_INST_0_i_2_n_0 ),
        .O(mem_reg[4]),
        .S(BusAck_reg_4));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \debug_dslave[4]_INST_0_i_2 
       (.I0(\oport_bus[dslave] [4]),
        .I1(BusAck_reg_1),
        .I2(\di_reg_reg[7]_0 [4]),
        .I3(\m_obus_reg[addr][11]_0 ),
        .I4(\di_reg_reg[7]_1 [4]),
        .O(\debug_dslave[4]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \debug_dslave[5]_INST_0 
       (.I0(\oport_bus[dslave] [5]),
        .I1(BusAck_reg_1),
        .I2(\di_reg_reg[7]_1 [5]),
        .I3(\m_obus_reg[addr][11]_0 ),
        .I4(BusAck_reg_4),
        .I5(\di_reg_reg[5] ),
        .O(mem_reg[5]));
  LUT5 #(
    .INIT(32'hF0F1F0F0)) 
    \debug_dslave[5]_INST_0_i_1 
       (.I0(BusAck_reg_2),
        .I1(BusAck_reg_3),
        .I2(\m_obus_reg[addr][8] ),
        .I3(\m_obus_reg[addr][11] ),
        .I4(\debug_enables[6]_INST_0_i_1_n_0 ),
        .O(BusAck_reg_1));
  LUT6 #(
    .INIT(64'h0000FFFF000000F4)) 
    \debug_dslave[5]_INST_0_i_2 
       (.I0(debug_enables[2]),
        .I1(debug_enables[1]),
        .I2(debug_enables[3]),
        .I3(BusAck_reg_2),
        .I4(\m_obus_reg[addr][8] ),
        .I5(BusAck_reg_3),
        .O(\m_obus_reg[addr][11]_0 ));
  MUXF7 \debug_dslave[6]_INST_0 
       (.I0(\di_reg_reg[6] ),
        .I1(\debug_dslave[6]_INST_0_i_2_n_0 ),
        .O(mem_reg[6]),
        .S(BusAck_reg_4));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \debug_dslave[6]_INST_0_i_2 
       (.I0(\oport_bus[dslave] [6]),
        .I1(BusAck_reg_1),
        .I2(\di_reg_reg[7]_0 [5]),
        .I3(\m_obus_reg[addr][11]_0 ),
        .I4(\di_reg_reg[7]_1 [6]),
        .O(\debug_dslave[6]_INST_0_i_2_n_0 ));
  MUXF7 \debug_dslave[7]_INST_0 
       (.I0(\di_reg_reg[7] ),
        .I1(\debug_dslave[7]_INST_0_i_3_n_0 ),
        .O(mem_reg[7]),
        .S(BusAck_reg_4));
  LUT3 #(
    .INIT(8'hFE)) 
    \debug_dslave[7]_INST_0_i_1 
       (.I0(BusAck_reg_2),
        .I1(BusAck_reg_3),
        .I2(\m_obus_reg[addr][8] ),
        .O(BusAck_reg_4));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \debug_dslave[7]_INST_0_i_3 
       (.I0(\oport_bus[dslave] [7]),
        .I1(BusAck_reg_1),
        .I2(\di_reg_reg[7]_0 [6]),
        .I3(\m_obus_reg[addr][11]_0 ),
        .I4(\di_reg_reg[7]_1 [7]),
        .O(\debug_dslave[7]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000003050005030)) 
    \debug_enables[0]_INST_0 
       (.I0(\debug_ahi[7] [15]),
        .I1(\A_reg[15]_0 [13]),
        .I2(cpu_wait),
        .I3(BusAck_reg_0),
        .I4(\A_reg[15]_0 [12]),
        .I5(\debug_ahi[7] [14]),
        .O(debug_enables[0]));
  LUT6 #(
    .INIT(64'h0053535300000000)) 
    \debug_enables[1]_INST_0 
       (.I0(\debug_ahi[7] [12]),
        .I1(\A_reg[15]_0 [10]),
        .I2(BusAck_reg_0),
        .I3(\m_obus_reg[addr][10] ),
        .I4(\m_obus_reg[addr][11] ),
        .I5(\debug_enables[1]_INST_0_i_1_n_0 ),
        .O(debug_enables[1]));
  LUT6 #(
    .INIT(64'hAC0CA00000000000)) 
    \debug_enables[1]_INST_0_i_1 
       (.I0(\debug_ahi[7] [14]),
        .I1(\A_reg[15]_0 [12]),
        .I2(BusAck_reg_0),
        .I3(\debug_ahi[7] [13]),
        .I4(\A_reg[15]_0 [11]),
        .I5(\debug_enables[1]_INST_0_i_2_n_0 ),
        .O(\debug_enables[1]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h028A)) 
    \debug_enables[1]_INST_0_i_2 
       (.I0(cpu_wait),
        .I1(BusAck_reg_0),
        .I2(\A_reg[15]_0 [13]),
        .I3(\debug_ahi[7] [15]),
        .O(\debug_enables[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0050035300000000)) 
    \debug_enables[2]_INST_0 
       (.I0(\debug_ahi[7] [11]),
        .I1(\A_reg[15]_0 [9]),
        .I2(BusAck_reg_rep_0),
        .I3(\debug_ahi[7] [10]),
        .I4(\A_reg[15]_0 [8]),
        .I5(\debug_enables[6]_INST_0_i_1_n_0 ),
        .O(debug_enables[2]));
  LUT6 #(
    .INIT(64'h5303500000000000)) 
    \debug_enables[3]_INST_0 
       (.I0(\debug_ahi[7] [11]),
        .I1(\A_reg[15]_0 [9]),
        .I2(BusAck_reg_rep_0),
        .I3(\debug_ahi[7] [10]),
        .I4(\A_reg[15]_0 [8]),
        .I5(\debug_enables[6]_INST_0_i_1_n_0 ),
        .O(debug_enables[3]));
  LUT6 #(
    .INIT(64'h0000028A00000000)) 
    \debug_enables[4]_INST_0 
       (.I0(\debug_enables[6]_INST_0_i_1_n_0 ),
        .I1(BusAck_reg_0),
        .I2(\A_reg[15]_0 [4]),
        .I3(\debug_ahi[7] [4]),
        .I4(\m_obus_reg[addr][5] ),
        .I5(\debug_enables[4]_INST_0_i_1_n_0 ),
        .O(BusAck_reg_2));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \debug_enables[4]_INST_0_i_1 
       (.I0(\m_obus_reg[addr][8]_0 ),
        .I1(\m_obus_reg[addr][9] ),
        .I2(\m_obus_reg[addr][6] ),
        .I3(\m_obus_reg[addr][7] ),
        .I4(\m_obus_reg[addr][10] ),
        .I5(\m_obus_reg[addr][11] ),
        .O(\debug_enables[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5410000000000000)) 
    \debug_enables[6]_INST_0 
       (.I0(\m_obus_reg[addr][9] ),
        .I1(BusAck_reg_0),
        .I2(\A_reg[15]_0 [8]),
        .I3(\debug_ahi[7] [10]),
        .I4(\m_obus_reg[addr][11] ),
        .I5(\debug_enables[6]_INST_0_i_1_n_0 ),
        .O(BusAck_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \debug_enables[6]_INST_0_i_1 
       (.I0(\debug_enables[1]_INST_0_i_1_n_0 ),
        .I1(BusAck_reg_0),
        .I2(\A_reg[15]_0 [10]),
        .I3(\debug_ahi[7] [12]),
        .O(\debug_enables[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \debug_enables[7]_INST_0 
       (.I0(\debug_enables[7]_INST_0_i_1_n_0 ),
        .I1(\m_obus_reg[addr][8]_0 ),
        .I2(\m_obus_reg[addr][9] ),
        .I3(\debug_enables[7]_INST_0_i_2_n_0 ),
        .I4(\m_obus_reg[addr][7] ),
        .I5(\m_obus_reg[addr][6] ),
        .O(\m_obus_reg[addr][8] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \debug_enables[7]_INST_0_i_1 
       (.I0(\debug_enables[7]_INST_0_i_3_n_0 ),
        .I1(\m_obus_reg[addr][1] ),
        .I2(\m_obus_reg[addr][0] ),
        .I3(\m_obus_reg[addr][3] ),
        .I4(\m_obus_reg[addr][2] ),
        .I5(\debug_enables[6]_INST_0_i_1_n_0 ),
        .O(\debug_enables[7]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00053035)) 
    \debug_enables[7]_INST_0_i_2 
       (.I0(\A_reg[15]_0 [4]),
        .I1(\debug_ahi[7] [4]),
        .I2(BusAck_reg_0),
        .I3(\A_reg[15]_0 [5]),
        .I4(\debug_ahi[7] [5]),
        .O(\debug_enables[7]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h353FF5FF)) 
    \debug_enables[7]_INST_0_i_3 
       (.I0(\A_reg[15]_0 [8]),
        .I1(\debug_ahi[7] [10]),
        .I2(BusAck_reg_0),
        .I3(\A_reg[15]_0 [9]),
        .I4(\debug_ahi[7] [11]),
        .O(\debug_enables[7]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \di_reg[7]_i_1 
       (.I0(tstate[2]),
        .I1(no_read),
        .I2(cpu_wait),
        .I3(write),
        .O(\tstate_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h8383030000000000)) 
    \di_reg[7]_i_10 
       (.I0(\ACC[7]_i_12_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\di_reg[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \di_reg[7]_i_11 
       (.I0(\di_reg[7]_i_9_n_0 ),
        .I1(\mcycle_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\di_reg[7]_i_17_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .O(\di_reg[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \di_reg[7]_i_12 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(mcycle),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\di_reg[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \di_reg[7]_i_13 
       (.I0(\di_reg[7]_i_18_n_0 ),
        .I1(\di_reg[7]_i_19_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\di_reg_reg[7]_i_20_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .O(\di_reg[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB833B80030003000)) 
    \di_reg[7]_i_14 
       (.I0(\A[15]_i_22_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\di_reg[7]_i_21_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(iorq_n_inv_i_8_n_0),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\di_reg[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0200000003000000)) 
    \di_reg[7]_i_15 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(mcycle),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\di_reg[7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \di_reg[7]_i_16 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .O(\di_reg[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000000004F004000)) 
    \di_reg[7]_i_17 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\di_reg[7]_i_22_n_0 ),
        .I4(\mcycle_reg_n_0_[3] ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\di_reg[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0A0A0C0C0C0C0)) 
    \di_reg[7]_i_18 
       (.I0(i_reg_n_21),
        .I1(\di_reg[7]_i_23_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\di_reg[7]_i_24_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\di_reg[7]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hBF000000)) 
    \di_reg[7]_i_19 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\mcycles[1]_i_10_n_0 ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .O(\di_reg[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000111000000000)) 
    \di_reg[7]_i_21 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\mcycle_reg_n_0_[3] ),
        .I3(\mcycle_reg_n_0_[4] ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\di_reg[7]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \di_reg[7]_i_22 
       (.I0(\IR_reg_n_0_[5] ),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .O(\di_reg[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h888888888B8B8B88)) 
    \di_reg[7]_i_23 
       (.I0(\di_reg[7]_i_27_n_0 ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\mcycle_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[4] ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\di_reg[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF080008)) 
    \di_reg[7]_i_24 
       (.I0(\mcycle_reg_n_0_[4] ),
        .I1(i_reg_n_27),
        .I2(\mcycle_reg_n_0_[3] ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\RegAddrB_r[2]_i_36_n_0 ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\di_reg[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B888)) 
    \di_reg[7]_i_25 
       (.I0(\di_reg[7]_i_28_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\di_reg[7]_i_29_n_0 ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\di_reg[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h4000400040007000)) 
    \di_reg[7]_i_26 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\mcycles[1]_i_10_n_0 ),
        .I4(mcycle),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\di_reg[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h3737323237323232)) 
    \di_reg[7]_i_27 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\di_reg[7]_i_30_n_0 ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\mcycle_reg_n_0_[4] ),
        .I4(\TmpAddr[15]_i_12_n_0 ),
        .I5(\mcycle_reg_n_0_[3] ),
        .O(\di_reg[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0007FFFF00070000)) 
    \di_reg[7]_i_28 
       (.I0(\IR_reg_n_0_[4] ),
        .I1(mcycle),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\di_reg[7]_i_31_n_0 ),
        .O(\di_reg[7]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \di_reg[7]_i_29 
       (.I0(NMICycle_reg_n_0),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(mcycle),
        .O(\di_reg[7]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \di_reg[7]_i_30 
       (.I0(\IR_reg_n_0_[3] ),
        .I1(mcycle),
        .O(\di_reg[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008080C08)) 
    \di_reg[7]_i_31 
       (.I0(\mcycle_reg_n_0_[3] ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\mcycle_reg_n_0_[4] ),
        .I4(\IR_reg_n_0_[4] ),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\di_reg[7]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h0000CCE2)) 
    \di_reg[7]_i_4 
       (.I0(\di_reg[7]_i_8_n_0 ),
        .I1(\mcycle_reg_n_0_[6] ),
        .I2(\di_reg[7]_i_9_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[0] ),
        .O(\di_reg[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \di_reg[7]_i_5 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\di_reg[7]_i_10_n_0 ),
        .I2(\mcycle_reg_n_0_[6] ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\di_reg[7]_i_11_n_0 ),
        .O(\di_reg[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    \di_reg[7]_i_6 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\di_reg[7]_i_12_n_0 ),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[0] ),
        .I5(\di_reg[7]_i_13_n_0 ),
        .O(\di_reg[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h03008888)) 
    \di_reg[7]_i_7 
       (.I0(\di_reg[7]_i_14_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\di_reg[7]_i_15_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .O(\di_reg[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \di_reg[7]_i_8 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\PC[0]_i_34_n_0 ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\di_reg[7]_i_16_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\di_reg[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \di_reg[7]_i_9 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\Read_To_Reg_r[4]_i_12_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[7] ),
        .O(\di_reg[7]_i_9_n_0 ));
  MUXF7 \di_reg_reg[7]_i_2 
       (.I0(\di_reg[7]_i_4_n_0 ),
        .I1(\di_reg[7]_i_5_n_0 ),
        .O(no_read),
        .S(\ISet_reg_n_0_[1] ));
  MUXF7 \di_reg_reg[7]_i_20 
       (.I0(\di_reg[7]_i_25_n_0 ),
        .I1(\di_reg[7]_i_26_n_0 ),
        .O(\di_reg_reg[7]_i_20_n_0 ),
        .S(\IR_reg_n_0_[2] ));
  MUXF7 \di_reg_reg[7]_i_3 
       (.I0(\di_reg[7]_i_6_n_0 ),
        .I1(\di_reg[7]_i_7_n_0 ),
        .O(write),
        .S(\ISet_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h0000000808000808)) 
    \dma_addr[0][15]_i_4 
       (.I0(\dma_addr_reg[0][15] ),
        .I1(first_last__0),
        .I2(\m_obus_reg[addr][0] ),
        .I3(BusAck_reg_rep_0),
        .I4(\A_reg[15]_0 [3]),
        .I5(\debug_ahi[7] [3]),
        .O(first_last_reg_2));
  LUT6 #(
    .INIT(64'h0000000202000202)) 
    \dma_addr[0][7]_i_3 
       (.I0(\dma_addr_reg[0][15] ),
        .I1(first_last__0),
        .I2(\m_obus_reg[addr][0] ),
        .I3(BusAck_reg_rep_0),
        .I4(\A_reg[15]_0 [3]),
        .I5(\debug_ahi[7] [3]),
        .O(first_last_reg_1));
  LUT6 #(
    .INIT(64'h0000000808000808)) 
    \dma_addr[1][15]_i_3 
       (.I0(\dma_addr_reg[1][15] ),
        .I1(first_last__0),
        .I2(\m_obus_reg[addr][0] ),
        .I3(BusAck_reg_0),
        .I4(\A_reg[15]_0 [3]),
        .I5(\debug_ahi[7] [3]),
        .O(first_last_reg_8));
  LUT6 #(
    .INIT(64'h0000000202000202)) 
    \dma_addr[1][7]_i_3 
       (.I0(\dma_addr_reg[1][15] ),
        .I1(first_last__0),
        .I2(\m_obus_reg[addr][0] ),
        .I3(BusAck_reg_0),
        .I4(\A_reg[15]_0 [3]),
        .I5(\debug_ahi[7] [3]),
        .O(first_last_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dma_addr[2][15]_i_1 
       (.I0(first_last_reg_3),
        .I1(\dma_addr_reg[2][8] ),
        .O(first_last_reg_9[1]));
  LUT6 #(
    .INIT(64'h0000000808000808)) 
    \dma_addr[2][15]_i_3 
       (.I0(\sfx_port_reg[5]_0 ),
        .I1(first_last__0),
        .I2(\m_obus_reg[addr][0] ),
        .I3(BusAck_reg_rep_0),
        .I4(\A_reg[15]_0 [3]),
        .I5(\debug_ahi[7] [3]),
        .O(first_last_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dma_addr[2][7]_i_1 
       (.I0(first_last_reg_6),
        .I1(\dma_addr_reg[2][8] ),
        .O(first_last_reg_9[0]));
  LUT6 #(
    .INIT(64'h0000000202000202)) 
    \dma_addr[2][7]_i_3 
       (.I0(\sfx_port_reg[5]_0 ),
        .I1(first_last__0),
        .I2(\m_obus_reg[addr][0] ),
        .I3(BusAck_reg_rep_0),
        .I4(\A_reg[15]_0 [3]),
        .I5(\debug_ahi[7] [3]),
        .O(first_last_reg_6));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \dma_mode[0][1]_i_1 
       (.I0(\master_out[dmaster] [7]),
        .I1(first_last__0),
        .I2(\dma_mode_reg[0][1] ),
        .I3(\m_obus_reg[addr][2] ),
        .I4(\m_obus_reg[addr][1] ),
        .I5(\dma_mode_reg[0]_0 ),
        .O(first_last_reg_0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \dma_mode[1][1]_i_1 
       (.I0(\master_out[dmaster] [7]),
        .I1(first_last__0),
        .I2(\dma_mode_reg[0][1] ),
        .I3(\m_obus_reg[addr][2] ),
        .I4(\m_obus_reg[addr][1] ),
        .I5(r),
        .O(first_last_reg));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[0]_i_1 
       (.I0(i_reg_n_78),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\dout[0]_i_2_n_0 ),
        .O(\dout[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dout[0]_i_2 
       (.I0(\BusB_reg_n_0_[4] ),
        .I1(I_RRD),
        .I2(\BusA_reg_n_0_[0] ),
        .I3(I_RLD),
        .I4(\BusB_reg_n_0_[0] ),
        .O(\dout[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[1]_i_1 
       (.I0(i_reg_n_77),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\dout[1]_i_2_n_0 ),
        .O(\dout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dout[1]_i_2 
       (.I0(\BusB_reg_n_0_[5] ),
        .I1(I_RRD),
        .I2(\BusA_reg_n_0_[1] ),
        .I3(I_RLD),
        .I4(\BusB_reg_n_0_[1] ),
        .O(\dout[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[2]_i_1 
       (.I0(i_reg_n_76),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\dout[2]_i_2_n_0 ),
        .O(\dout[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dout[2]_i_2 
       (.I0(\BusB_reg_n_0_[6] ),
        .I1(I_RRD),
        .I2(\BusA_reg_n_0_[2] ),
        .I3(I_RLD),
        .I4(\BusB_reg_n_0_[2] ),
        .O(\dout[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[3]_i_1 
       (.I0(i_reg_n_75),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\dout[3]_i_2_n_0 ),
        .O(\dout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dout[3]_i_2 
       (.I0(\BusB_reg_n_0_[7] ),
        .I1(I_RRD),
        .I2(\BusA_reg_n_0_[3] ),
        .I3(I_RLD),
        .I4(\BusB_reg_n_0_[3] ),
        .O(\dout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[4]_i_1 
       (.I0(i_reg_n_74),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\dout[4]_i_2_n_0 ),
        .O(\dout[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dout[4]_i_2 
       (.I0(\BusA_reg_n_0_[0] ),
        .I1(I_RRD),
        .I2(\BusB_reg_n_0_[0] ),
        .I3(I_RLD),
        .I4(\BusB_reg_n_0_[4] ),
        .O(\dout[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[5]_i_1 
       (.I0(i_reg_n_72),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\dout[5]_i_2_n_0 ),
        .O(\dout[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dout[5]_i_2 
       (.I0(\BusA_reg_n_0_[1] ),
        .I1(I_RRD),
        .I2(\BusB_reg_n_0_[1] ),
        .I3(I_RLD),
        .I4(\BusB_reg_n_0_[5] ),
        .O(\dout[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[6]_i_1 
       (.I0(i_reg_n_71),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\dout[6]_i_2_n_0 ),
        .O(\dout[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dout[6]_i_2 
       (.I0(\BusA_reg_n_0_[2] ),
        .I1(I_RRD),
        .I2(\BusB_reg_n_0_[2] ),
        .I3(I_RLD),
        .I4(\BusB_reg_n_0_[6] ),
        .O(\dout[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4454)) 
    \dout[7]_i_1 
       (.I0(BusAck_reg_0),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(tstate[1]),
        .I3(Auto_Wait_t1_reg_n_0),
        .O(\dout[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[7]_i_2 
       (.I0(i_reg_n_70),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\dout[7]_i_4_n_0 ),
        .O(\dout[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \dout[7]_i_3 
       (.I0(Read_To_Reg_r[3]),
        .I1(Read_To_Reg_r[1]),
        .I2(Read_To_Reg_r[2]),
        .I3(i_reg_n_18),
        .I4(Read_To_Reg_r[0]),
        .O(\dout[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dout[7]_i_4 
       (.I0(\BusA_reg_n_0_[3] ),
        .I1(I_RRD),
        .I2(\BusB_reg_n_0_[3] ),
        .I3(I_RLD),
        .I4(\BusB_reg_n_0_[7] ),
        .O(\dout[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \dout[7]_i_5 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\dout[7]_i_7_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(I_RRD));
  LUT5 #(
    .INIT(32'h00800000)) 
    \dout[7]_i_6 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\dout[7]_i_8_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(I_RLD));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \dout[7]_i_7 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(i_reg_n_28),
        .I3(\mcycle_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\dout[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \dout[7]_i_8 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\ACC[7]_i_12_n_0 ),
        .I3(\mcycle_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\dout[7]_i_8_n_0 ));
  FDCE \dout_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(\dout[7]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\dout[0]_i_1_n_0 ),
        .Q(dout[0]));
  FDCE \dout_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(\dout[7]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\dout[1]_i_1_n_0 ),
        .Q(dout[1]));
  FDCE \dout_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(\dout[7]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\dout[2]_i_1_n_0 ),
        .Q(dout[2]));
  FDCE \dout_reg[3] 
       (.C(mem_reg_0[1]),
        .CE(\dout[7]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\dout[3]_i_1_n_0 ),
        .Q(dout[3]));
  FDCE \dout_reg[4] 
       (.C(mem_reg_0[1]),
        .CE(\dout[7]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\dout[4]_i_1_n_0 ),
        .Q(dout[4]));
  FDCE \dout_reg[5] 
       (.C(mem_reg_0[1]),
        .CE(\dout[7]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\dout[5]_i_1_n_0 ),
        .Q(dout[5]));
  FDCE \dout_reg[6] 
       (.C(mem_reg_0[1]),
        .CE(\dout[7]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\dout[6]_i_1_n_0 ),
        .Q(dout[6]));
  FDCE \dout_reg[7] 
       (.C(mem_reg_0[1]),
        .CE(\dout[7]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\dout[7]_i_2_n_0 ),
        .Q(dout[7]));
  LUT6 #(
    .INIT(64'h0888888848888888)) 
    first_last_i_1
       (.I0(first_last__0),
        .I1(rst_n),
        .I2(first_last_i_2_n_0),
        .I3(cpu_clk_rise),
        .I4(BusAck_reg_2),
        .I5(\m_obus_reg[addr][3] ),
        .O(first_last_reg_10));
  LUT6 #(
    .INIT(64'h22222222F2FFF222)) 
    first_last_i_2
       (.I0(\m_obus_reg[wrn] ),
        .I1(wrn_d),
        .I2(\dma_master_bus[rdn] ),
        .I3(BusAck_reg_rep_0),
        .I4(rdn_d_reg),
        .I5(rdn_d),
        .O(first_last_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \htiming[0]_i_1 
       (.I0(rst_n),
        .O(rst_n_0));
  dkong_dkong_system_wrapper_0_0_tv80_reg i_reg
       (.\ACC[3]_i_2_0 ({\IR_reg_n_0_[7] ,\IR_reg_n_0_[6] ,\IR_reg_n_0_[5] ,\IR_reg_n_0_[4] ,\IR_reg_n_0_[3] ,\IR_reg_n_0_[2] ,\IR_reg_n_0_[1] }),
        .\ACC[3]_i_2_1 (\ISet_reg_n_0_[1] ),
        .\ACC[3]_i_2_2 (\ISet_reg_n_0_[0] ),
        .\ACC[7]_i_21_0 (\F_reg_n_0_[0] ),
        .\ACC[7]_i_9_0 (ALU_Op_r),
        .\ACC_reg[3]_i_13_0 (\F_reg_n_0_[4] ),
        .ALU_Q({ALU_Q[3],ALU_Q[1]}),
        .\A_reg[0] (\A[15]_i_12_n_0 ),
        .\A_reg[0]_0 (\A[15]_i_11_n_0 ),
        .\A_reg[0]_1 (\A[0]_i_5_n_0 ),
        .\A_reg[10] (\A[10]_i_4_n_0 ),
        .\A_reg[11] (\A[11]_i_4_n_0 ),
        .\A_reg[12] (\A[12]_i_4_n_0 ),
        .\A_reg[13] (\A[13]_i_4_n_0 ),
        .\A_reg[14] (\A[14]_i_5_n_0 ),
        .\A_reg[15] ({\TmpAddr_reg_n_0_[15] ,\TmpAddr_reg_n_0_[14] ,\TmpAddr_reg_n_0_[13] ,\TmpAddr_reg_n_0_[12] ,\TmpAddr_reg_n_0_[11] ,\TmpAddr_reg_n_0_[10] ,\TmpAddr_reg_n_0_[9] ,\TmpAddr_reg_n_0_[8] ,data0}),
        .\A_reg[15]_0 (\A[15]_i_4_n_0 ),
        .\A_reg[15]_1 (\A[15]_i_6_n_0 ),
        .\A_reg[15]_2 (\A[15]_i_8_n_0 ),
        .\A_reg[15]_3 (\A[15]_i_10_n_0 ),
        .\A_reg[1] (\XY_State_reg_n_0_[0] ),
        .\A_reg[1]_0 (\A[1]_i_3_n_0 ),
        .\A_reg[1]_1 (\PC_reg_n_0_[1] ),
        .\A_reg[2] (\A[2]_i_4_n_0 ),
        .\A_reg[2]_0 (\PC_reg_n_0_[2] ),
        .\A_reg[3] (\mcycle[6]_i_4_n_0 ),
        .\A_reg[3]_0 (\RegAddrB_r[0]_i_2_n_0 ),
        .\A_reg[3]_1 (\A[3]_i_4_n_0 ),
        .\A_reg[4] (\A[4]_i_4_n_0 ),
        .\A_reg[5] (\A[5]_i_4_n_0 ),
        .\A_reg[5]_0 (\PC_reg_n_0_[5] ),
        .\A_reg[6] (\A[6]_i_5_n_0 ),
        .\A_reg[6]_0 (\A[6]_i_4_n_0 ),
        .\A_reg[6]_1 (\PC_reg_n_0_[6] ),
        .\A_reg[7] (\A[7]_i_4_n_0 ),
        .\A_reg[8] (\A[8]_i_4_n_0 ),
        .\A_reg[9] (\A[9]_i_5_n_0 ),
        .Auto_Wait_t1_reg(i_reg_n_18),
        .B({B[6:5],B[2:1]}),
        .BTR_r_reg({i_reg_n_145,i_reg_n_146,i_reg_n_147,i_reg_n_148}),
        .\BusA_reg[0] (\BusA[7]_i_3_n_0 ),
        .\BusA_reg[0]_0 (\BusA[7]_i_2_n_0 ),
        .\BusA_reg[2] (\i_alu/DAA_Q0 [1]),
        .\BusA_reg[2]_0 (i_reg_n_65),
        .\BusA_reg[3] (i_reg_n_63),
        .\BusA_reg[3]_0 (i_reg_n_66),
        .\BusA_reg[4] (i_reg_n_43),
        .\BusA_reg[6] (i_reg_n_51),
        .\BusA_reg[7] (i_reg_n_56),
        .\BusA_reg[7]_0 (Q),
        .\BusA_reg[7]_1 ({\ACC_reg_n_0_[7] ,\ACC_reg_n_0_[6] ,\ACC_reg_n_0_[5] ,\ACC_reg_n_0_[4] ,\ACC_reg_n_0_[3] ,\ACC_reg_n_0_[2] ,\ACC_reg_n_0_[1] ,\ACC_reg_n_0_[0] }),
        .\BusA_reg[7]_2 ({data4,\SP_reg_n_0_[7] ,\SP_reg_n_0_[6] ,\SP_reg_n_0_[5] ,\SP_reg_n_0_[4] ,\SP_reg_n_0_[3] ,\SP_reg_n_0_[2] ,\SP_reg_n_0_[1] ,\SP_reg_n_0_[0] }),
        .\BusB_reg[0] (i_reg_n_78),
        .\BusB_reg[0]_0 (\BusB[0]_i_2_n_0 ),
        .\BusB_reg[0]_1 (\BusB[0]_i_3_n_0 ),
        .\BusB_reg[0]_2 (\BusB[0]_i_4_n_0 ),
        .\BusB_reg[0]_3 (\BusB[7]_i_6_n_0 ),
        .\BusB_reg[1] (i_reg_n_77),
        .\BusB_reg[1]_0 (\BusB[1]_i_2_n_0 ),
        .\BusB_reg[1]_1 (\BusB[1]_i_3_n_0 ),
        .\BusB_reg[1]_2 (\BusB[1]_i_4_n_0 ),
        .\BusB_reg[2] (i_reg_n_76),
        .\BusB_reg[2]_0 (\BusB[2]_i_2_n_0 ),
        .\BusB_reg[2]_1 (\BusB[2]_i_3_n_0 ),
        .\BusB_reg[2]_2 (\BusB[2]_i_4_n_0 ),
        .\BusB_reg[3] (i_reg_n_75),
        .\BusB_reg[3]_0 (\BusB[3]_i_2_n_0 ),
        .\BusB_reg[3]_1 (\BusB[3]_i_3_n_0 ),
        .\BusB_reg[3]_2 (\BusB[3]_i_4_n_0 ),
        .\BusB_reg[4] (i_reg_n_59),
        .\BusB_reg[4]_0 (i_reg_n_74),
        .\BusB_reg[4]_1 (\BusB[4]_i_2_n_0 ),
        .\BusB_reg[4]_2 (\BusB[4]_i_3_n_0 ),
        .\BusB_reg[4]_3 (\BusB[4]_i_4_n_0 ),
        .\BusB_reg[5] (i_reg_n_44),
        .\BusB_reg[5]_0 (i_reg_n_72),
        .\BusB_reg[5]_1 (\BusB[5]_i_2_n_0 ),
        .\BusB_reg[5]_2 (\BusB[5]_i_3_n_0 ),
        .\BusB_reg[5]_3 (\BusB[5]_i_4_n_0 ),
        .\BusB_reg[6] (i_reg_n_71),
        .\BusB_reg[6]_0 (\BusB[6]_i_2_n_0 ),
        .\BusB_reg[6]_1 (\BusB[6]_i_3_n_0 ),
        .\BusB_reg[6]_2 (\BusB[6]_i_4_n_0 ),
        .\BusB_reg[7] (i_reg_n_41),
        .\BusB_reg[7]_0 (i_reg_n_70),
        .\BusB_reg[7]_1 ({i_reg_n_113,i_reg_n_114,i_reg_n_115,i_reg_n_116,i_reg_n_117,i_reg_n_118,i_reg_n_119,i_reg_n_120,i_reg_n_121,i_reg_n_122,i_reg_n_123,i_reg_n_124,i_reg_n_125,i_reg_n_126,i_reg_n_127,i_reg_n_128}),
        .\BusB_reg[7]_2 (\BusB[7]_i_2_n_0 ),
        .\BusB_reg[7]_3 (\BusB[7]_i_3_n_0 ),
        .\BusB_reg[7]_4 (\BusB[7]_i_5_n_0 ),
        .CO(i_reg_n_64),
        .Carry_In(\i_alu/Carry_In ),
        .D(RegBusA),
        .DAA_Q11_out(\i_alu/DAA_Q11_out ),
        .DAA_Q13_out(\i_alu/DAA_Q13_out ),
        .DI(SP16_B),
        .\F[2]_i_31 (\F_reg_n_0_[1] ),
        .\F[2]_i_31_0 (\i_alu/DAA_Q ),
        .\F[5]_i_8 (\IR_reg[0]_rep_n_0 ),
        .\F[7]_i_11 ({\BusA_reg_n_0_[7] ,\BusA_reg_n_0_[6] ,\BusA_reg_n_0_[5] ,\BusA_reg_n_0_[4] ,\BusA_reg_n_0_[3] ,\BusA_reg_n_0_[2] ,\BusA_reg_n_0_[1] ,\BusA_reg_n_0_[0] }),
        .\F[7]_i_12 (\i_alu/DAA_Q__1 [7:4]),
        .\F_reg[0] (i_reg_n_55),
        .\F_reg[1] (i_reg_n_52),
        .\F_reg[1]_0 (i_reg_n_57),
        .\F_reg[1]_1 (i_reg_n_58),
        .\F_reg[1]_2 (i_reg_n_60),
        .\F_reg[7] (i_reg_n_25),
        .\IR_reg[0]_rep (i_reg_n_23),
        .\IR_reg[3] (i_reg_n_29),
        .\IR_reg[3]_0 (i_reg_n_62),
        .\IR_reg[4] (i_reg_n_28),
        .\IR_reg[4]_0 (i_reg_n_53),
        .\IR_reg[5] (i_reg_n_26),
        .\IR_reg[5]_0 (i_reg_n_27),
        .\IR_reg[5]_1 (i_reg_n_30),
        .\IR_reg[5]_2 (i_reg_n_61),
        .\ISet_reg[1] (i_reg_n_19),
        .\ISet_reg[1]_0 (i_reg_n_20),
        .\ISet_reg[1]_1 (i_reg_n_67),
        .IncDecZ22_out(IncDecZ22_out),
        .IncDecZ_i_22(\i_alu/DAA_Q0 [7:5]),
        .IncDecZ_reg(i_reg_n_68),
        .IncDecZ_reg_0(IncDecZ_reg_n_0),
        .IncDecZ_reg_1(IncDecZ_i_2_n_0),
        .IncDecZ_reg_2(IncDecZ_i_3_n_0),
        .IncDecZ_reg_3(IncDecZ_i_8_n_0),
        .Jump(Jump),
        .JumpE(JumpE),
        .JumpXY(JumpXY),
        .LDSPHL(LDSPHL),
        .O(\i_alu/DAA_Q__1 [1]),
        .PC16({PC16[15],PC16[7],PC16[4:3],PC16[0]}),
        .\PC[0]_i_12_0 (\PC[0]_i_30_n_0 ),
        .\PC_reg[11] (\PC[8]_i_6_n_0 ),
        .\PC_reg[11]_0 (\PC[8]_i_7_n_0 ),
        .\PC_reg[11]_1 (\PC[8]_i_8_n_0 ),
        .\PC_reg[11]_10 (\PC[8]_i_17_n_0 ),
        .\PC_reg[11]_2 (\PC[8]_i_9_n_0 ),
        .\PC_reg[11]_3 (\PC[8]_i_10_n_0 ),
        .\PC_reg[11]_4 (\PC[8]_i_11_n_0 ),
        .\PC_reg[11]_5 (\PC[8]_i_12_n_0 ),
        .\PC_reg[11]_6 (\PC[8]_i_13_n_0 ),
        .\PC_reg[11]_7 (\PC[8]_i_14_n_0 ),
        .\PC_reg[11]_8 (\PC[8]_i_15_n_0 ),
        .\PC_reg[11]_9 (\PC[8]_i_16_n_0 ),
        .\PC_reg[15] (\PC[0]_i_4_n_0 ),
        .\PC_reg[15]_0 (\PC[12]_i_6_n_0 ),
        .\PC_reg[15]_1 (\IR[7]_i_3_n_0 ),
        .\PC_reg[15]_10 (\PC[12]_i_16_n_0 ),
        .\PC_reg[15]_11 (\PC[12]_i_17_n_0 ),
        .\PC_reg[15]_2 (\PC[12]_i_7_n_0 ),
        .\PC_reg[15]_3 (\PC[12]_i_9_n_0 ),
        .\PC_reg[15]_4 (\PC[12]_i_10_n_0 ),
        .\PC_reg[15]_5 (\PC[12]_i_11_n_0 ),
        .\PC_reg[15]_6 (\PC[12]_i_12_n_0 ),
        .\PC_reg[15]_7 (\PC[12]_i_13_n_0 ),
        .\PC_reg[15]_8 (\PC[12]_i_14_n_0 ),
        .\PC_reg[15]_9 (\PC[12]_i_15_n_0 ),
        .\PC_reg[3] (\PC_reg_n_0_[0] ),
        .\PC_reg[3]_0 (\PC_reg_n_0_[3] ),
        .\PC_reg[3]_1 ({\PC[0]_i_5_n_0 ,\PC[0]_i_6_n_0 ,\PC[0]_i_7_n_0 ,\PC[0]_i_8_n_0 }),
        .\PC_reg[3]_2 (\PC[0]_i_19_n_0 ),
        .\PC_reg[3]_3 (\PC[0]_i_23_n_0 ),
        .\PC_reg[3]_4 (\PC[0]_i_20_n_0 ),
        .\PC_reg[7] (\PC_reg_n_0_[4] ),
        .\PC_reg[7]_0 (\PC_reg_n_0_[7] ),
        .\PC_reg[7]_1 (\PC[4]_i_2_n_0 ),
        .\PC_reg[7]_2 ({\PC[4]_i_3_n_0 ,\PC[4]_i_4_n_0 ,\PC[4]_i_5_n_0 }),
        .\PC_reg[7]_3 (BTR_r_reg_n_0),
        .\PC_reg[7]_4 (\PC[4]_i_18_n_0 ),
        .\PC_reg[7]_5 (\PC[4]_i_15_n_0 ),
        .Q(AddrC),
        .Q_t(\i_alu/Q_t ),
        .RegAddrA_r(RegAddrA_r),
        .RegAddrB_r(RegAddrB_r),
        .\RegAddrB_r[2]_i_32 (NMICycle_reg_n_0),
        .\RegBusA_r_reg[15] (mem_reg_0[1]),
        .\RegBusA_r_reg[15]_0 (BusAck_reg_0),
        .\RegBusA_r_reg[15]_1 (RegBusA_r),
        .\RegBusA_r_reg[1] (\XY_State_reg_n_0_[1] ),
        .\RegBusA_r_reg[1]_0 (Alternate_reg_n_0),
        .RegsH_reg_0_7_0_1_i_1_0(\mcycle_reg[0]_rep_n_0 ),
        .RegsH_reg_0_7_0_1_i_41_0(\IR_reg[0]_rep__0_n_0 ),
        .RegsH_reg_0_7_0_1_i_41_1(\mcycle_reg[1]_rep_n_0 ),
        .RegsH_reg_0_7_0_1_i_8_0({\tstate_reg_n_0_[4] ,\tstate_reg_n_0_[3] ,tstate}),
        .SP16(SP16),
        .\SP[15]_i_20_0 ({\mcycle_reg_n_0_[4] ,\mcycle_reg_n_0_[3] ,\mcycle_reg_n_0_[2] ,mcycle}),
        .\SP_reg[11] (\SP[15]_i_3_n_0 ),
        .\SP_reg[15] (BusA),
        .\SP_reg[15]_0 ({\BusB_reg_n_0_[7] ,\BusB_reg_n_0_[6] ,\BusB_reg_n_0_[5] ,\BusB_reg_n_0_[4] ,\BusB_reg_n_0_[3] ,\BusB_reg_n_0_[2] ,\BusB_reg_n_0_[1] ,\BusB_reg_n_0_[0] }),
        .\SP_reg[3] (Save_ALU_r_reg_n_0),
        .\SP_reg[3]_0 (\SP[7]_i_3_n_0 ),
        .\SP_reg[7] (BusB),
        .Set_Addr_To(Set_Addr_To),
        .Set_BusA_To(Set_BusA_To),
        .Set_BusB_To({Set_BusB_To[3],Set_BusB_To[0]}),
        .cpu_wait(cpu_wait),
        .data7(data7),
        .\di_reg_reg[7] ({i_reg_n_81,i_reg_n_82,i_reg_n_83,i_reg_n_84,i_reg_n_85,i_reg_n_86,i_reg_n_87,i_reg_n_88,i_reg_n_89,i_reg_n_90,i_reg_n_91,i_reg_n_92,i_reg_n_93,i_reg_n_94,i_reg_n_95,i_reg_n_96}),
        .\dout[7]_i_3 (Read_To_Reg_r),
        .\dout[7]_i_3_0 (Auto_Wait_t1_reg_n_0),
        .\htiming_reg[1] (i_reg_n_69),
        .\htiming_reg[1]_0 (i_reg_n_73),
        .\htiming_reg[1]_1 (i_reg_n_79),
        .\htiming_reg[1]_2 (i_reg_n_80),
        .\mcycle_reg[0] (i_reg_n_21),
        .\mcycle_reg[1]_rep (i_reg_n_22),
        .\mcycle_reg[3] (i_reg_n_24),
        .\mcycles[1]_i_8 (\F_reg_n_0_[7] ),
        .\mcycles[1]_i_8_0 (\F_reg_n_0_[2] ),
        .\mcycles[2]_i_9_0 (\F_reg_n_0_[6] ),
        .p_0_in(\i_alu/p_0_in ),
        .p_0_in0(p_0_in0),
        .p_10_in(\i_alu/p_10_in ),
        .p_3_in108_in(p_3_in108_in),
        .p_9_in(\i_alu/p_9_in ),
        .\tstate_reg[2] ({i_reg_n_149,i_reg_n_150,i_reg_n_151,i_reg_n_152}),
        .\tstate_reg[2]_0 ({i_reg_n_153,i_reg_n_154,i_reg_n_155,i_reg_n_156}),
        .\tstate_reg[2]_1 ({i_reg_n_157,i_reg_n_158,i_reg_n_159,i_reg_n_160}));
  LUT6 #(
    .INIT(64'h000AA0AA000CC0CC)) 
    \io_bus[dslave][0]_i_1 
       (.I0(\io_bus_reg[dslave][4] [0]),
        .I1(\io_bus_reg[dslave][4]_0 [0]),
        .I2(BusAck_reg_rep_0),
        .I3(\cpu_bus[addr] [8]),
        .I4(\debug_ahi[7] [8]),
        .I5(\m_obus_reg[addr][7] ),
        .O(\m_obus_reg[addr][7]_1 [0]));
  LUT6 #(
    .INIT(64'h000AA0AA000CC0CC)) 
    \io_bus[dslave][1]_i_1 
       (.I0(\io_bus_reg[dslave][4] [1]),
        .I1(\io_bus_reg[dslave][4]_0 [1]),
        .I2(BusAck_reg_rep_0),
        .I3(\cpu_bus[addr] [8]),
        .I4(\debug_ahi[7] [8]),
        .I5(\m_obus_reg[addr][7] ),
        .O(\m_obus_reg[addr][7]_1 [1]));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \io_bus[dslave][2]_i_1 
       (.I0(\io_bus_reg[dslave][4]_0 [2]),
        .I1(\io_bus_reg[dslave][7] [0]),
        .I2(\io_bus_reg[dslave][4] [2]),
        .I3(\m_obus_reg[addr][7] ),
        .I4(\m_obus_reg[addr][8]_0 ),
        .O(\m_obus_reg[addr][7]_1 [2]));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \io_bus[dslave][3]_i_1 
       (.I0(\io_bus_reg[dslave][4]_0 [3]),
        .I1(\io_bus_reg[dslave][7] [1]),
        .I2(\io_bus_reg[dslave][4] [3]),
        .I3(\m_obus_reg[addr][7] ),
        .I4(\m_obus_reg[addr][8]_0 ),
        .O(\m_obus_reg[addr][7]_1 [3]));
  LUT6 #(
    .INIT(64'h000AA0AA000CC0CC)) 
    \io_bus[dslave][4]_i_1 
       (.I0(\io_bus_reg[dslave][4] [4]),
        .I1(\io_bus_reg[dslave][4]_0 [4]),
        .I2(BusAck_reg_0),
        .I3(\cpu_bus[addr] [8]),
        .I4(\debug_ahi[7] [8]),
        .I5(\m_obus_reg[addr][7] ),
        .O(\m_obus_reg[addr][7]_1 [4]));
  LUT6 #(
    .INIT(64'h5303500000000000)) 
    \io_bus[dslave][6]_i_1 
       (.I0(\debug_ahi[7] [7]),
        .I1(\cpu_bus[addr] [7]),
        .I2(BusAck_reg_0),
        .I3(\debug_ahi[7] [8]),
        .I4(\cpu_bus[addr] [8]),
        .I5(\io_bus_reg[dslave][7] [2]),
        .O(\m_obus_reg[addr][7]_1 [5]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \io_bus[dslave][7]_i_1 
       (.I0(\io_bus[dslave][7]_i_3_n_0 ),
        .I1(\slave_shared_master_bus[rdn] ),
        .I2(BusAck_reg_3),
        .I3(\io_bus[dslave][7]_i_4_n_0 ),
        .I4(\bgm_port[3]_i_5_n_0 ),
        .O(\m_obus_reg[addr][2]_0 ));
  LUT6 #(
    .INIT(64'h5303500000000000)) 
    \io_bus[dslave][7]_i_2 
       (.I0(\debug_ahi[7] [7]),
        .I1(\cpu_bus[addr] [7]),
        .I2(BusAck_reg_0),
        .I3(\debug_ahi[7] [8]),
        .I4(\cpu_bus[addr] [8]),
        .I5(\io_bus_reg[dslave][7] [3]),
        .O(\m_obus_reg[addr][7]_1 [6]));
  LUT6 #(
    .INIT(64'h0000000511001105)) 
    \io_bus[dslave][7]_i_3 
       (.I0(\m_obus_reg[addr][0] ),
        .I1(\debug_ahi[7] [2]),
        .I2(\A_reg[15]_0 [2]),
        .I3(BusAck_reg_0),
        .I4(\A_reg[15]_0 [1]),
        .I5(\debug_ahi[7] [1]),
        .O(\io_bus[dslave][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001105)) 
    \io_bus[dslave][7]_i_4 
       (.I0(\m_obus_reg[addr][5] ),
        .I1(\debug_ahi[7] [6]),
        .I2(\A_reg[15]_0 [6]),
        .I3(BusAck_reg_0),
        .I4(\m_obus_reg[addr][3] ),
        .I5(addrb[0]),
        .O(\io_bus[dslave][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    iorq_n_inv_i_1
       (.I0(mcycle),
        .I1(iorq),
        .I2(rd_n10_out),
        .I3(wr_n1),
        .O(\mcycle_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h000000F2)) 
    iorq_n_inv_i_3
       (.I0(tstate[2]),
        .I1(cpu_wait),
        .I2(tstate[1]),
        .I3(no_read),
        .I4(write),
        .O(rd_n10_out));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    iorq_n_inv_i_4
       (.I0(tstate[2]),
        .I1(cpu_wait),
        .I2(tstate[1]),
        .I3(write),
        .O(wr_n1));
  LUT5 #(
    .INIT(32'h00002000)) 
    iorq_n_inv_i_5
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(iorq_n_inv_i_7_n_0),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\ISet_reg_n_0_[0] ),
        .O(iorq_n_inv_i_5_n_0));
  LUT6 #(
    .INIT(64'h000F000000200020)) 
    iorq_n_inv_i_6
       (.I0(iorq_n_inv_i_8_n_0),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(iorq_n_inv_i_9_n_0),
        .I5(\IR_reg_n_0_[7] ),
        .O(iorq_n_inv_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    iorq_n_inv_i_7
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(iorq_n_inv_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h2)) 
    iorq_n_inv_i_8
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(mcycle),
        .O(iorq_n_inv_i_8_n_0));
  LUT6 #(
    .INIT(64'h0408000800000000)) 
    iorq_n_inv_i_9
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(mcycle),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[1] ),
        .O(iorq_n_inv_i_9_n_0));
  MUXF7 iorq_n_reg_inv_i_2
       (.I0(iorq_n_inv_i_5_n_0),
        .I1(iorq_n_inv_i_6_n_0),
        .O(iorq),
        .S(\ISet_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h0500555500004000)) 
    m1_n_i_1
       (.I0(\tstate_reg_n_0_[0] ),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .I2(cpu_wait),
        .I3(tstate[2]),
        .I4(NMICycle_i_2_n_0),
        .I5(cpu_m1),
        .O(m1_n_i_1_n_0));
  FDPE m1_n_reg
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .D(m1_n_i_1_n_0),
        .PRE(rst_n_0),
        .Q(cpu_m1));
  LUT6 #(
    .INIT(64'h0505051500000010)) 
    \mcycle[0]_i_1 
       (.I0(\mcycle[6]_i_4_n_0 ),
        .I1(\Pre_XY_F_M_reg_n_0_[1] ),
        .I2(\mcycle_reg_n_0_[6] ),
        .I3(\Pre_XY_F_M_reg_n_0_[2] ),
        .I4(\Pre_XY_F_M_reg_n_0_[0] ),
        .I5(\mcycle[6]_i_5_n_0 ),
        .O(\mcycle[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0505051500000010)) 
    \mcycle[0]_rep_i_1 
       (.I0(\mcycle[6]_i_4_n_0 ),
        .I1(\Pre_XY_F_M_reg_n_0_[1] ),
        .I2(\mcycle_reg_n_0_[6] ),
        .I3(\Pre_XY_F_M_reg_n_0_[2] ),
        .I4(\Pre_XY_F_M_reg_n_0_[0] ),
        .I5(\mcycle[6]_i_5_n_0 ),
        .O(\mcycle[0]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mcycle[1]_i_1 
       (.I0(\mcycle[6]_i_4_n_0 ),
        .I1(\mcycle[1]_i_2_n_0 ),
        .O(\mcycle[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFD00FDFFFDFF)) 
    \mcycle[1]_i_2 
       (.I0(\Pre_XY_F_M_reg_n_0_[0] ),
        .I1(\Pre_XY_F_M_reg_n_0_[1] ),
        .I2(\Pre_XY_F_M_reg_n_0_[2] ),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\mcycle[6]_i_5_n_0 ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\mcycle[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mcycle[1]_rep_i_1 
       (.I0(\mcycle[6]_i_4_n_0 ),
        .I1(\mcycle[1]_i_2_n_0 ),
        .O(\mcycle[1]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h010001000B0A0100)) 
    \mcycle[2]_i_1 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\mcycle[6]_i_5_n_0 ),
        .I2(\mcycle[6]_i_4_n_0 ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\Pre_XY_F_M_reg_n_0_[1] ),
        .I5(\mcycle[2]_i_2_n_0 ),
        .O(\mcycle[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mcycle[2]_i_2 
       (.I0(\Pre_XY_F_M_reg_n_0_[0] ),
        .I1(\Pre_XY_F_M_reg_n_0_[2] ),
        .O(\mcycle[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0B0101010A000000)) 
    \mcycle[3]_i_1 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\mcycle[6]_i_5_n_0 ),
        .I2(\mcycle[6]_i_4_n_0 ),
        .I3(\Pre_XY_F_M_reg_n_0_[1] ),
        .I4(\Pre_XY_F_M_reg_n_0_[0] ),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\mcycle[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mcycle[4]_i_1 
       (.I0(\mcycle[6]_i_4_n_0 ),
        .I1(\mcycle[4]_i_2_n_0 ),
        .O(\mcycle[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFEF00EFFFEFFF)) 
    \mcycle[4]_i_2 
       (.I0(\Pre_XY_F_M_reg_n_0_[1] ),
        .I1(\Pre_XY_F_M_reg_n_0_[0] ),
        .I2(\Pre_XY_F_M_reg_n_0_[2] ),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\mcycle[6]_i_5_n_0 ),
        .I5(\mcycle_reg_n_0_[3] ),
        .O(\mcycle[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA101010)) 
    \mcycle[5]_i_1 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\mcycle[6]_i_5_n_0 ),
        .I2(\mcycle_reg_n_0_[4] ),
        .I3(\Pre_XY_F_M_reg_n_0_[2] ),
        .I4(\Pre_XY_F_M_reg_n_0_[0] ),
        .I5(\mcycle[6]_i_4_n_0 ),
        .O(\mcycle[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mcycle[6]_i_1 
       (.I0(BusReq_s),
        .I1(\mcycle[6]_i_3_n_0 ),
        .O(\mcycle[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \mcycle[6]_i_10 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[2] ),
        .O(\mcycle[6]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mcycle[6]_i_11 
       (.I0(\RegAddrC[0]_i_6_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\mcycle[6]_i_17_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\mcycle[6]_i_18_n_0 ),
        .O(\mcycle[6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h8888BB8B)) 
    \mcycle[6]_i_12 
       (.I0(\mcycle[6]_i_19_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[7] ),
        .I3(\mcycle[6]_i_20_n_0 ),
        .I4(\mcycle_reg_n_0_[6] ),
        .O(\mcycle[6]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mcycle[6]_i_13 
       (.I0(\RegAddrC[0]_i_11_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\mcycle[6]_i_17_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\mcycle[6]_i_21_n_0 ),
        .O(\mcycle[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mcycle[6]_i_14 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\mcycle_reg_n_0_[5] ),
        .I2(mcycles[1]),
        .I3(\mcycle_reg_n_0_[4] ),
        .I4(mcycles[0]),
        .I5(\mcycle_reg_n_0_[3] ),
        .O(\mcycle[6]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFFEA002A)) 
    \mcycle[6]_i_15 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(mcycles[0]),
        .I2(mcycles[1]),
        .I3(mcycles[2]),
        .I4(\mcycle_reg_n_0_[2] ),
        .O(\mcycle[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005040)) 
    \mcycle[6]_i_16 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .I2(i_reg_n_62),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\mcycle[6]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \mcycle[6]_i_17 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\RegAddrC[0]_i_16_n_0 ),
        .I2(\mcycle_reg_n_0_[6] ),
        .O(\mcycle[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \mcycle[6]_i_18 
       (.I0(\mcycle[6]_i_23_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\RegAddrC[0]_i_19_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\RegAddrC[0]_i_20_n_0 ),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\mcycle[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEAEFEF)) 
    \mcycle[6]_i_19 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\RegAddrC[0]_i_23_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\mcycle[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4454001000100010)) 
    \mcycle[6]_i_2 
       (.I0(\mcycle[6]_i_4_n_0 ),
        .I1(\mcycle_reg_n_0_[6] ),
        .I2(\mcycle_reg_n_0_[5] ),
        .I3(\mcycle[6]_i_5_n_0 ),
        .I4(\Pre_XY_F_M_reg_n_0_[1] ),
        .I5(\Pre_XY_F_M_reg_n_0_[2] ),
        .O(\mcycle[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF37377737)) 
    \mcycle[6]_i_20 
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\mcycle[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \mcycle[6]_i_21 
       (.I0(\mcycle[6]_i_23_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\RegAddrC[0]_i_26_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\RegAddrC[0]_i_20_n_0 ),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\mcycle[6]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \mcycle[6]_i_23 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(mcycle),
        .I3(\IR_reg_n_0_[1] ),
        .O(\mcycle[6]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \mcycle[6]_i_3 
       (.I0(cpu_wait),
        .I1(tstate[2]),
        .I2(\tstate[6]_i_4_n_0 ),
        .O(\mcycle[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0010001000101111)) 
    \mcycle[6]_i_4 
       (.I0(\RegAddrB_r[0]_i_2_n_0 ),
        .I1(XY_Ind_reg_n_0),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\mcycle[6]_i_6_n_0 ),
        .I4(Set_Addr_To[2]),
        .I5(\A[15]_i_6_n_0 ),
        .O(\mcycle[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    \mcycle[6]_i_5 
       (.I0(\mcycle[6]_i_8_n_0 ),
        .I1(\mcycle[6]_i_9_n_0 ),
        .I2(IncDecZ_reg_n_0),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(No_BTR),
        .O(\mcycle[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BFFFFFFF)) 
    \mcycle[6]_i_6 
       (.I0(\mcycle[6]_i_10_n_0 ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\Pre_XY_F_M[1]_i_2_n_0 ),
        .O(\mcycle[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \mcycle[6]_i_7 
       (.I0(\mcycle[6]_i_11_n_0 ),
        .I1(\mcycle_reg_n_0_[5] ),
        .I2(\mcycle[6]_i_12_n_0 ),
        .I3(\ISet_reg_n_0_[1] ),
        .I4(\mcycle[6]_i_13_n_0 ),
        .O(Set_Addr_To[2]));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \mcycle[6]_i_8 
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\mcycle[6]_i_14_n_0 ),
        .I2(mcycles[2]),
        .I3(mcycles[1]),
        .I4(\mcycle[6]_i_15_n_0 ),
        .O(\mcycle[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \mcycle[6]_i_9 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\mcycle[6]_i_16_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(\mcycle[6]_i_9_n_0 ));
  (* ORIG_CELL_NAME = "mcycle_reg[0]" *) 
  FDPE \mcycle_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(\mcycle[6]_i_1_n_0 ),
        .D(\mcycle[0]_i_1_n_0 ),
        .PRE(rst_n_0),
        .Q(mcycle));
  (* ORIG_CELL_NAME = "mcycle_reg[0]" *) 
  FDPE \mcycle_reg[0]_rep 
       (.C(mem_reg_0[1]),
        .CE(\mcycle[6]_i_1_n_0 ),
        .D(\mcycle[0]_rep_i_1_n_0 ),
        .PRE(rst_n_0),
        .Q(\mcycle_reg[0]_rep_n_0 ));
  (* ORIG_CELL_NAME = "mcycle_reg[1]" *) 
  FDCE \mcycle_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(\mcycle[6]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mcycle[1]_i_1_n_0 ),
        .Q(\mcycle_reg_n_0_[1] ));
  (* ORIG_CELL_NAME = "mcycle_reg[1]" *) 
  FDCE \mcycle_reg[1]_rep 
       (.C(mem_reg_0[1]),
        .CE(\mcycle[6]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mcycle[1]_rep_i_1_n_0 ),
        .Q(\mcycle_reg[1]_rep_n_0 ));
  FDCE \mcycle_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(\mcycle[6]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mcycle[2]_i_1_n_0 ),
        .Q(\mcycle_reg_n_0_[2] ));
  FDCE \mcycle_reg[3] 
       (.C(mem_reg_0[1]),
        .CE(\mcycle[6]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mcycle[3]_i_1_n_0 ),
        .Q(\mcycle_reg_n_0_[3] ));
  FDCE \mcycle_reg[4] 
       (.C(mem_reg_0[1]),
        .CE(\mcycle[6]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mcycle[4]_i_1_n_0 ),
        .Q(\mcycle_reg_n_0_[4] ));
  FDCE \mcycle_reg[5] 
       (.C(mem_reg_0[1]),
        .CE(\mcycle[6]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mcycle[5]_i_1_n_0 ),
        .Q(\mcycle_reg_n_0_[5] ));
  FDCE \mcycle_reg[6] 
       (.C(mem_reg_0[1]),
        .CE(\mcycle[6]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mcycle[6]_i_2_n_0 ),
        .Q(\mcycle_reg_n_0_[6] ));
  LUT6 #(
    .INIT(64'hFFAAEF4FFFAAEA4A)) 
    \mcycles[0]_i_2 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\mcycles[0]_i_4_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\mcycles[0]_i_5_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\mcycles[0]_i_6_n_0 ),
        .O(\mcycles[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBB8BBBBB)) 
    \mcycles[0]_i_3 
       (.I0(\mcycles[0]_i_7_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[7] ),
        .O(\mcycles[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFBF40BFBFBFBFBF)) 
    \mcycles[0]_i_4 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\IR_reg_n_0_[3] ),
        .I5(\IR_reg_n_0_[5] ),
        .O(\mcycles[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \mcycles[0]_i_5 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .O(\mcycles[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8BFF8BCC)) 
    \mcycles[0]_i_6 
       (.I0(\mcycles[1]_i_10_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\mcycles[0]_i_8_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\mcycles[0]_i_9_n_0 ),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\mcycles[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEE6EEEEE)) 
    \mcycles[0]_i_7 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\mcycles[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mcycles[0]_i_8 
       (.I0(\IR_reg_n_0_[4] ),
        .I1(\IR_reg_n_0_[5] ),
        .O(\mcycles[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFD5D57F7FFFFFFFF)) 
    \mcycles[0]_i_9 
       (.I0(\IR_reg_n_0_[5] ),
        .I1(\F_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\F_reg_n_0_[0] ),
        .I4(\IR_reg_n_0_[3] ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\mcycles[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mcycles[1]_i_10 
       (.I0(\IR_reg_n_0_[3] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[5] ),
        .O(\mcycles[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \mcycles[1]_i_11 
       (.I0(\IR_reg_n_0_[3] ),
        .I1(NMICycle_reg_n_0),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[5] ),
        .O(\mcycles[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \mcycles[1]_i_13 
       (.I0(\IR_reg_n_0_[3] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[5] ),
        .O(\mcycles[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mcycles[1]_i_15 
       (.I0(\F_reg_n_0_[6] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\F_reg_n_0_[0] ),
        .I3(\IR_reg_n_0_[3] ),
        .O(\mcycles[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \mcycles[1]_i_16 
       (.I0(\F_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\F_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[3] ),
        .O(\mcycles[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hEF40EF45EF40EA40)) 
    \mcycles[1]_i_2 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\mcycles[1]_i_4_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\mcycles[1]_i_5_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\mcycles[1]_i_6_n_0 ),
        .O(\mcycles[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h01510000)) 
    \mcycles[1]_i_3 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[6] ),
        .O(\mcycles[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mcycles[1]_i_4 
       (.I0(\mcycles[1]_i_7_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\mcycles[1]_i_8_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\mcycles[1]_i_9_n_0 ),
        .O(\mcycles[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mcycles[1]_i_5 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .O(\mcycles[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00BB00BBCFBBCF88)) 
    \mcycles[1]_i_6 
       (.I0(\mcycles[1]_i_10_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\mcycles[1]_i_11_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\mcycles[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0040FF40)) 
    \mcycles[1]_i_7 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\mcycles_reg[1]_i_12_n_0 ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\IR_reg_n_0_[3] ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\mcycles[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8CCB8FFB8FF)) 
    \mcycles[1]_i_8 
       (.I0(\mcycles[1]_i_13_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(i_reg_n_26),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(i_reg_n_25),
        .I5(mcycle),
        .O(\mcycles[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h40BF404040404040)) 
    \mcycles[1]_i_9 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\IR_reg_n_0_[4] ),
        .I5(\IR_reg_n_0_[5] ),
        .O(\mcycles[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000E222)) 
    \mcycles[2]_i_2 
       (.I0(\mcycles[2]_i_4_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[7] ),
        .I3(\mcycles_reg[2]_i_5_n_0 ),
        .I4(\ISet_reg_n_0_[0] ),
        .O(\mcycles[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mcycles[2]_i_3 
       (.I0(\mcycles[2]_i_6_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\IR_reg_n_0_[7] ),
        .O(\mcycles[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \mcycles[2]_i_4 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[7] ),
        .O(\mcycles[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008880808)) 
    \mcycles[2]_i_6 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\IR_reg_n_0_[5] ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\mcycles[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \mcycles[2]_i_7 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\IR_reg_n_0_[1] ),
        .O(\mcycles[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEF00EF)) 
    \mcycles[2]_i_8 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(i_reg_n_25),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\TmpAddr[15]_i_12_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\mcycles[2]_i_8_n_0 ));
  FDCE \mcycles_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .CLR(rst_n_0),
        .D(mcycles_d[0]),
        .Q(mcycles[0]));
  MUXF7 \mcycles_reg[0]_i_1 
       (.I0(\mcycles[0]_i_2_n_0 ),
        .I1(\mcycles[0]_i_3_n_0 ),
        .O(mcycles_d[0]),
        .S(\ISet_reg_n_0_[1] ));
  FDCE \mcycles_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .CLR(rst_n_0),
        .D(mcycles_d[1]),
        .Q(mcycles[1]));
  MUXF7 \mcycles_reg[1]_i_1 
       (.I0(\mcycles[1]_i_2_n_0 ),
        .I1(\mcycles[1]_i_3_n_0 ),
        .O(mcycles_d[1]),
        .S(\ISet_reg_n_0_[1] ));
  MUXF7 \mcycles_reg[1]_i_12 
       (.I0(\mcycles[1]_i_15_n_0 ),
        .I1(\mcycles[1]_i_16_n_0 ),
        .O(\mcycles_reg[1]_i_12_n_0 ),
        .S(\IR_reg_n_0_[5] ));
  FDCE \mcycles_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(cpu_busack),
        .CLR(rst_n_0),
        .D(mcycles_d[2]),
        .Q(mcycles[2]));
  MUXF7 \mcycles_reg[2]_i_1 
       (.I0(\mcycles[2]_i_2_n_0 ),
        .I1(\mcycles[2]_i_3_n_0 ),
        .O(mcycles_d[2]),
        .S(\ISet_reg_n_0_[1] ));
  MUXF7 \mcycles_reg[2]_i_5 
       (.I0(\mcycles[2]_i_7_n_0 ),
        .I1(\mcycles[2]_i_8_n_0 ),
        .O(\mcycles_reg[2]_i_5_n_0 ),
        .S(\IR_reg_n_0_[2] ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_1
       (.I0(\debug_ahi[7] [9]),
        .I1(\A_reg[15]_0 [7]),
        .I2(BusAck_reg_0),
        .I3(mem_reg_i_12_n_0),
        .I4(mem_reg_1),
        .O(ADDRARDADDR[9]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_10
       (.I0(\debug_ahi[7] [0]),
        .I1(\A_reg[15]_0 [0]),
        .I2(BusAck_reg_0),
        .I3(mem_reg_i_12_n_0),
        .I4(mem_reg_0[0]),
        .O(ADDRARDADDR[0]));
  LUT4 #(
    .INIT(16'h02A2)) 
    mem_reg_i_11
       (.I0(debug_enables[2]),
        .I1(wrn_d_reg),
        .I2(BusAck_reg_0),
        .I3(\dma_master_bus[wrn] ),
        .O(wr_n_reg));
  LUT6 #(
    .INIT(64'h202AA0AA2A2AAAAA)) 
    mem_reg_i_12
       (.I0(debug_enables[2]),
        .I1(\dma_master_bus[wrn] ),
        .I2(BusAck_reg_0),
        .I3(wrn_d_reg),
        .I4(\dma_master_bus[rdn] ),
        .I5(rdn_d_reg),
        .O(mem_reg_i_12_n_0));
  LUT6 #(
    .INIT(64'hBABFFAFFBFBFFFFF)) 
    mem_reg_i_1__0
       (.I0(mem_reg_2),
        .I1(\dma_master_bus[wrn] ),
        .I2(BusAck_reg_0),
        .I3(wrn_d_reg),
        .I4(\dma_master_bus[rdn] ),
        .I5(rdn_d_reg),
        .O(tileram_ena));
  LUT3 #(
    .INIT(8'h1D)) 
    mem_reg_i_1__2
       (.I0(wrn_d_reg),
        .I1(BusAck_reg_0),
        .I2(\dma_master_bus[wrn] ),
        .O(wr_n_reg_0));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_2
       (.I0(\debug_ahi[7] [8]),
        .I1(\cpu_bus[addr] [8]),
        .I2(BusAck_reg_0),
        .I3(mem_reg_i_12_n_0),
        .I4(mem_reg_0[8]),
        .O(ADDRARDADDR[8]));
  LUT4 #(
    .INIT(16'h02A2)) 
    mem_reg_i_2__2
       (.I0(debug_enables[1]),
        .I1(rdn_d_reg),
        .I2(BusAck_reg_0),
        .I3(\dma_master_bus[rdn] ),
        .O(outreg));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_3
       (.I0(\debug_ahi[7] [7]),
        .I1(\cpu_bus[addr] [7]),
        .I2(BusAck_reg_0),
        .I3(mem_reg_i_12_n_0),
        .I4(mem_reg_0[7]),
        .O(ADDRARDADDR[7]));
  LUT4 #(
    .INIT(16'h02A2)) 
    mem_reg_i_4
       (.I0(debug_enables[3]),
        .I1(wrn_d_reg),
        .I2(BusAck_reg_0),
        .I3(\dma_master_bus[wrn] ),
        .O(WEA));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_4__0
       (.I0(\debug_ahi[7] [6]),
        .I1(\A_reg[15]_0 [6]),
        .I2(BusAck_reg_0),
        .I3(mem_reg_i_12_n_0),
        .I4(mem_reg_0[6]),
        .O(ADDRARDADDR[6]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_5
       (.I0(\debug_ahi[7] [5]),
        .I1(\A_reg[15]_0 [5]),
        .I2(BusAck_reg_0),
        .I3(mem_reg_i_12_n_0),
        .I4(mem_reg_0[5]),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_6
       (.I0(\debug_ahi[7] [4]),
        .I1(\A_reg[15]_0 [4]),
        .I2(BusAck_reg_0),
        .I3(mem_reg_i_12_n_0),
        .I4(mem_reg_0[4]),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_7
       (.I0(\debug_ahi[7] [3]),
        .I1(\A_reg[15]_0 [3]),
        .I2(BusAck_reg_0),
        .I3(mem_reg_i_12_n_0),
        .I4(mem_reg_0[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_8
       (.I0(\debug_ahi[7] [2]),
        .I1(\A_reg[15]_0 [2]),
        .I2(BusAck_reg_0),
        .I3(mem_reg_i_12_n_0),
        .I4(mem_reg_0[2]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_9
       (.I0(\debug_ahi[7] [1]),
        .I1(\A_reg[15]_0 [1]),
        .I2(BusAck_reg_0),
        .I3(mem_reg_i_12_n_0),
        .I4(mem_reg_0[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hE0E0EFEFE0E0EFE0)) 
    mreq_n_inv_i_1
       (.I0(mreq_n_inv_i_2_n_0),
        .I1(tstate[1]),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(wr_n1),
        .I4(iorq),
        .I5(rd_n10_out),
        .O(\tstate_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mreq_n_inv_i_2
       (.I0(tstate[2]),
        .I1(cpu_wait),
        .O(mreq_n_inv_i_2_n_0));
  LUT5 #(
    .INIT(32'hAC000000)) 
    nmi_mask_i_2
       (.I0(\debug_ahi[7] [7]),
        .I1(\cpu_bus[addr] [7]),
        .I2(BusAck_reg_0),
        .I3(\bgm_port[3]_i_5_n_0 ),
        .I4(nmi_mask_i_3_n_0),
        .O(\m_obus_reg[addr][7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hA820)) 
    nmi_mask_i_3
       (.I0(\bgm_port[3]_i_3_n_0 ),
        .I1(BusAck_reg_0),
        .I2(\cpu_bus[addr] [8]),
        .I3(\debug_ahi[7] [8]),
        .O(nmi_mask_i_3_n_0));
  LUT6 #(
    .INIT(64'h0002220200000000)) 
    \out_data[7]_i_1 
       (.I0(\m_obus_reg[addr][8] ),
        .I1(out_busy),
        .I2(wrn_d_reg),
        .I3(BusAck_reg_0),
        .I4(\dma_master_bus[wrn] ),
        .I5(rst_n),
        .O(E));
  LUT5 #(
    .INIT(32'h00000200)) 
    out_valid_i_1
       (.I0(\m_obus_reg[addr][8] ),
        .I1(out_busy),
        .I2(\m_obus_reg[wrn] ),
        .I3(rst_n),
        .I4(out_valid_reg),
        .O(r_Tx_Active_reg));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h0D000DFF)) 
    rd_n_i_1
       (.I0(tstate[2]),
        .I1(cpu_wait),
        .I2(tstate[1]),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(rd_n10_out),
        .O(\tstate_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    rdn_d_i_1
       (.I0(\dma_master_bus[rdn] ),
        .I1(BusAck_reg_0),
        .I2(rdn_d_reg),
        .O(\slave_shared_master_bus[rdn] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_obus[dslave][0]_i_1 
       (.I0(\s_obus_reg[dslave][0] ),
        .I1(\s_obus[dslave][0]_i_3_n_0 ),
        .I2(\s_obus[dslave][0]_i_4_n_0 ),
        .I3(\s_obus[dslave][0]_i_5_n_0 ),
        .I4(\s_obus[dslave][0]_i_6_n_0 ),
        .I5(\s_obus_reg[dslave][0]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][0]_i_3 
       (.I0(first_last_reg_3),
        .I1(\s_obus_reg[dslave][7]_0 [6]),
        .I2(first_last_reg_4),
        .I3(\s_obus_reg[dslave][3]_1 [5]),
        .I4(\s_obus_reg[dslave][3]_1 [0]),
        .I5(first_last_reg_5),
        .O(\s_obus[dslave][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][0]_i_4 
       (.I0(\s_obus[dslave][3]_i_10_n_0 ),
        .I1(\s_obus_reg[dslave][3]_2 [6]),
        .I2(\s_obus[dslave][7]_i_10_n_0 ),
        .I3(\s_obus_reg[dslave][3]_2 [0]),
        .I4(\s_obus_reg[dslave][7]_0 [0]),
        .I5(first_last_reg_6),
        .O(\s_obus[dslave][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][0]_i_5 
       (.I0(\s_obus[dslave][7]_i_9_n_0 ),
        .I1(\s_obus_reg[dslave][5] [0]),
        .I2(first_last_reg_7),
        .I3(\s_obus_reg[dslave][7]_2 [0]),
        .I4(\s_obus_reg[dslave][7]_2 [8]),
        .I5(first_last_reg_8),
        .O(\s_obus[dslave][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][0]_i_6 
       (.I0(first_last_reg_1),
        .I1(\s_obus_reg[dslave][7] [0]),
        .I2(first_last_reg_2),
        .I3(\s_obus_reg[dslave][7] [8]),
        .I4(\s_obus_reg[dslave][5] [8]),
        .I5(\s_obus[dslave][5]_i_9_n_0 ),
        .O(\s_obus[dslave][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_obus[dslave][1]_i_1 
       (.I0(\s_obus_reg[dslave][1] ),
        .I1(\s_obus[dslave][1]_i_3_n_0 ),
        .I2(\s_obus[dslave][1]_i_4_n_0 ),
        .I3(\s_obus[dslave][1]_i_5_n_0 ),
        .I4(\s_obus[dslave][1]_i_6_n_0 ),
        .I5(\s_obus_reg[dslave][1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][1]_i_3 
       (.I0(first_last_reg_3),
        .I1(\s_obus_reg[dslave][7]_0 [7]),
        .I2(first_last_reg_4),
        .I3(\s_obus_reg[dslave][3]_1 [6]),
        .I4(\s_obus_reg[dslave][3]_1 [1]),
        .I5(first_last_reg_5),
        .O(\s_obus[dslave][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][1]_i_4 
       (.I0(\s_obus[dslave][3]_i_10_n_0 ),
        .I1(\s_obus_reg[dslave][3]_2 [7]),
        .I2(\s_obus[dslave][7]_i_10_n_0 ),
        .I3(\s_obus_reg[dslave][3]_2 [1]),
        .I4(\s_obus_reg[dslave][7]_0 [1]),
        .I5(first_last_reg_6),
        .O(\s_obus[dslave][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][1]_i_5 
       (.I0(\s_obus[dslave][7]_i_9_n_0 ),
        .I1(\s_obus_reg[dslave][5] [1]),
        .I2(first_last_reg_7),
        .I3(\s_obus_reg[dslave][7]_2 [1]),
        .I4(\s_obus_reg[dslave][7]_2 [9]),
        .I5(first_last_reg_8),
        .O(\s_obus[dslave][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][1]_i_6 
       (.I0(first_last_reg_1),
        .I1(\s_obus_reg[dslave][7] [1]),
        .I2(first_last_reg_2),
        .I3(\s_obus_reg[dslave][7] [9]),
        .I4(\s_obus_reg[dslave][5] [9]),
        .I5(\s_obus[dslave][5]_i_9_n_0 ),
        .O(\s_obus[dslave][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_obus[dslave][2]_i_1 
       (.I0(\s_obus[dslave][2]_i_2_n_0 ),
        .I1(\s_obus_reg[dslave][2] ),
        .I2(\s_obus[dslave][2]_i_4_n_0 ),
        .I3(\s_obus[dslave][2]_i_5_n_0 ),
        .I4(\s_obus_reg[dslave][2]_0 ),
        .I5(\s_obus_reg[dslave][2]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][2]_i_2 
       (.I0(first_last_reg_1),
        .I1(\s_obus_reg[dslave][7] [2]),
        .I2(first_last_reg_2),
        .I3(\s_obus_reg[dslave][7] [10]),
        .I4(\s_obus_reg[dslave][5] [10]),
        .I5(\s_obus[dslave][5]_i_9_n_0 ),
        .O(\s_obus[dslave][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][2]_i_4 
       (.I0(\s_obus[dslave][3]_i_10_n_0 ),
        .I1(\s_obus_reg[dslave][3]_2 [8]),
        .I2(\s_obus[dslave][7]_i_10_n_0 ),
        .I3(\s_obus_reg[dslave][3]_2 [2]),
        .I4(\s_obus_reg[dslave][7]_0 [2]),
        .I5(first_last_reg_6),
        .O(\s_obus[dslave][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][2]_i_5 
       (.I0(\s_obus[dslave][7]_i_9_n_0 ),
        .I1(\s_obus_reg[dslave][5] [2]),
        .I2(first_last_reg_7),
        .I3(\s_obus_reg[dslave][7]_2 [2]),
        .I4(\s_obus_reg[dslave][7]_2 [10]),
        .I5(first_last_reg_8),
        .O(\s_obus[dslave][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_obus[dslave][3]_i_1 
       (.I0(\s_obus[dslave][3]_i_2_n_0 ),
        .I1(\s_obus_reg[dslave][3] ),
        .I2(\s_obus[dslave][3]_i_4_n_0 ),
        .I3(\s_obus[dslave][3]_i_5_n_0 ),
        .I4(\s_obus[dslave][3]_i_6_n_0 ),
        .I5(\s_obus_reg[dslave][3]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0008808800000000)) 
    \s_obus[dslave][3]_i_10 
       (.I0(first_last__0),
        .I1(\m_obus_reg[addr][0] ),
        .I2(BusAck_reg_0),
        .I3(\A_reg[15]_0 [3]),
        .I4(\debug_ahi[7] [3]),
        .I5(\dma_addr_reg[1][15] ),
        .O(\s_obus[dslave][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0008808800000000)) 
    \s_obus[dslave][3]_i_11 
       (.I0(first_last__0),
        .I1(\m_obus_reg[addr][0] ),
        .I2(BusAck_reg_rep_0),
        .I3(\A_reg[15]_0 [3]),
        .I4(\debug_ahi[7] [3]),
        .I5(\sfx_port_reg[5]_0 ),
        .O(first_last_reg_4));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][3]_i_2 
       (.I0(first_last_reg_1),
        .I1(\s_obus_reg[dslave][7] [3]),
        .I2(first_last_reg_2),
        .I3(\s_obus_reg[dslave][7] [11]),
        .I4(\s_obus_reg[dslave][5] [11]),
        .I5(\s_obus[dslave][5]_i_9_n_0 ),
        .O(\s_obus[dslave][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][3]_i_4 
       (.I0(\s_obus[dslave][3]_i_10_n_0 ),
        .I1(\s_obus_reg[dslave][3]_2 [9]),
        .I2(\s_obus[dslave][7]_i_10_n_0 ),
        .I3(\s_obus_reg[dslave][3]_2 [3]),
        .I4(\s_obus_reg[dslave][7]_0 [3]),
        .I5(first_last_reg_6),
        .O(\s_obus[dslave][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][3]_i_5 
       (.I0(\s_obus[dslave][7]_i_9_n_0 ),
        .I1(\s_obus_reg[dslave][5] [3]),
        .I2(first_last_reg_7),
        .I3(\s_obus_reg[dslave][7]_2 [3]),
        .I4(\s_obus_reg[dslave][7]_2 [11]),
        .I5(first_last_reg_8),
        .O(\s_obus[dslave][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][3]_i_6 
       (.I0(first_last_reg_3),
        .I1(\s_obus_reg[dslave][7]_0 [8]),
        .I2(first_last_reg_4),
        .I3(\s_obus_reg[dslave][3]_1 [7]),
        .I4(\s_obus_reg[dslave][3]_1 [2]),
        .I5(first_last_reg_5),
        .O(\s_obus[dslave][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][4]_i_3 
       (.I0(first_last_reg_1),
        .I1(\s_obus_reg[dslave][7] [4]),
        .I2(first_last_reg_2),
        .I3(\s_obus_reg[dslave][7] [12]),
        .I4(\s_obus_reg[dslave][5] [12]),
        .I5(\s_obus[dslave][5]_i_9_n_0 ),
        .O(\dma_addr_reg[0][4] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][4]_i_4 
       (.I0(\s_obus[dslave][7]_i_9_n_0 ),
        .I1(\s_obus_reg[dslave][5] [4]),
        .I2(first_last_reg_7),
        .I3(\s_obus_reg[dslave][7]_2 [4]),
        .I4(\s_obus_reg[dslave][7]_2 [12]),
        .I5(first_last_reg_8),
        .O(\dma_cnt_reg[0][4] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][5]_i_3 
       (.I0(first_last_reg_1),
        .I1(\s_obus_reg[dslave][7] [5]),
        .I2(first_last_reg_2),
        .I3(\s_obus_reg[dslave][7] [13]),
        .I4(\s_obus_reg[dslave][5] [13]),
        .I5(\s_obus[dslave][5]_i_9_n_0 ),
        .O(\dma_addr_reg[0][5] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][5]_i_4 
       (.I0(\s_obus[dslave][7]_i_9_n_0 ),
        .I1(\s_obus_reg[dslave][5] [5]),
        .I2(first_last_reg_7),
        .I3(\s_obus_reg[dslave][7]_2 [5]),
        .I4(\s_obus_reg[dslave][7]_2 [13]),
        .I5(first_last_reg_8),
        .O(\dma_cnt_reg[0][5] ));
  LUT6 #(
    .INIT(64'h0008808800000000)) 
    \s_obus[dslave][5]_i_9 
       (.I0(first_last__0),
        .I1(\m_obus_reg[addr][0] ),
        .I2(BusAck_reg_rep_0),
        .I3(\A_reg[15]_0 [3]),
        .I4(\debug_ahi[7] [3]),
        .I5(\dma_addr_reg[0][15] ),
        .O(\s_obus[dslave][5]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s_obus[dslave][6]_i_1 
       (.I0(\s_obus[dslave][6]_i_2_n_0 ),
        .I1(\s_obus_reg[dslave][6] ),
        .I2(\s_obus[dslave][6]_i_4_n_0 ),
        .I3(\s_obus[dslave][6]_i_5_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][6]_i_2 
       (.I0(first_last_reg_6),
        .I1(\s_obus_reg[dslave][7]_0 [4]),
        .I2(first_last_reg_3),
        .I3(\s_obus_reg[dslave][7]_0 [9]),
        .I4(\s_obus_reg[dslave][3]_1 [3]),
        .I5(first_last_reg_5),
        .O(\s_obus[dslave][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][6]_i_4 
       (.I0(first_last_reg_1),
        .I1(\s_obus_reg[dslave][7] [6]),
        .I2(first_last_reg_2),
        .I3(\s_obus_reg[dslave][7] [14]),
        .I4(\s_obus_reg[dslave][5] [6]),
        .I5(\s_obus[dslave][7]_i_9_n_0 ),
        .O(\s_obus[dslave][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][6]_i_5 
       (.I0(first_last_reg_7),
        .I1(\s_obus_reg[dslave][7]_2 [6]),
        .I2(first_last_reg_8),
        .I3(\s_obus_reg[dslave][7]_2 [14]),
        .I4(\s_obus_reg[dslave][3]_2 [4]),
        .I5(\s_obus[dslave][7]_i_10_n_0 ),
        .O(\s_obus[dslave][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0004404400000000)) 
    \s_obus[dslave][7]_i_10 
       (.I0(first_last__0),
        .I1(\m_obus_reg[addr][0] ),
        .I2(BusAck_reg_0),
        .I3(\A_reg[15]_0 [3]),
        .I4(\debug_ahi[7] [3]),
        .I5(\dma_addr_reg[1][15] ),
        .O(\s_obus[dslave][7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s_obus[dslave][7]_i_2 
       (.I0(\s_obus[dslave][7]_i_4_n_0 ),
        .I1(\s_obus_reg[dslave][7]_1 ),
        .I2(\s_obus[dslave][7]_i_6_n_0 ),
        .I3(\s_obus[dslave][7]_i_7_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][7]_i_4 
       (.I0(first_last_reg_6),
        .I1(\s_obus_reg[dslave][7]_0 [5]),
        .I2(first_last_reg_3),
        .I3(\s_obus_reg[dslave][7]_0 [10]),
        .I4(\s_obus_reg[dslave][3]_1 [4]),
        .I5(first_last_reg_5),
        .O(\s_obus[dslave][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][7]_i_6 
       (.I0(first_last_reg_1),
        .I1(\s_obus_reg[dslave][7] [7]),
        .I2(first_last_reg_2),
        .I3(\s_obus_reg[dslave][7] [15]),
        .I4(\s_obus_reg[dslave][5] [7]),
        .I5(\s_obus[dslave][7]_i_9_n_0 ),
        .O(\s_obus[dslave][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_obus[dslave][7]_i_7 
       (.I0(first_last_reg_7),
        .I1(\s_obus_reg[dslave][7]_2 [7]),
        .I2(first_last_reg_8),
        .I3(\s_obus_reg[dslave][7]_2 [15]),
        .I4(\s_obus_reg[dslave][3]_2 [5]),
        .I5(\s_obus[dslave][7]_i_10_n_0 ),
        .O(\s_obus[dslave][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0004404400000000)) 
    \s_obus[dslave][7]_i_8 
       (.I0(first_last__0),
        .I1(\m_obus_reg[addr][0] ),
        .I2(BusAck_reg_rep_0),
        .I3(\A_reg[15]_0 [3]),
        .I4(\debug_ahi[7] [3]),
        .I5(\sfx_port_reg[5]_0 ),
        .O(first_last_reg_5));
  LUT6 #(
    .INIT(64'h0004404400000000)) 
    \s_obus[dslave][7]_i_9 
       (.I0(first_last__0),
        .I1(\m_obus_reg[addr][0] ),
        .I2(BusAck_reg_rep_0),
        .I3(\A_reg[15]_0 [3]),
        .I4(\debug_ahi[7] [3]),
        .I5(\dma_addr_reg[0][15] ),
        .O(\s_obus[dslave][7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFF00010000)) 
    \sfx_port[0]_i_1 
       (.I0(\master_out[dmaster] [0]),
        .I1(\m_obus_reg[addr][1] ),
        .I2(\m_obus_reg[addr][2] ),
        .I3(\m_obus_reg[addr][0] ),
        .I4(\sfx_port[0]_i_2_n_0 ),
        .I5(walk_out),
        .O(\sfx_port_reg[0] ));
  LUT4 #(
    .INIT(16'h028A)) 
    \sfx_port[0]_i_2 
       (.I0(\cref[1]_i_3_n_0 ),
        .I1(BusAck_reg_rep_0),
        .I2(\cpu_bus[addr] [7]),
        .I3(\debug_ahi[7] [7]),
        .O(\sfx_port[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFF00040000)) 
    \sfx_port[1]_i_1 
       (.I0(\master_out[dmaster] [0]),
        .I1(\m_obus_reg[addr][0] ),
        .I2(\m_obus_reg[addr][1] ),
        .I3(\m_obus_reg[addr][2] ),
        .I4(\sfx_port[0]_i_2_n_0 ),
        .I5(jump_out),
        .O(\sfx_port_reg[1] ));
  LUT6 #(
    .INIT(64'hFFF7FFFF00040000)) 
    \sfx_port[2]_i_1 
       (.I0(\master_out[dmaster] [0]),
        .I1(\m_obus_reg[addr][1] ),
        .I2(\m_obus_reg[addr][2] ),
        .I3(\m_obus_reg[addr][0] ),
        .I4(\sfx_port[0]_i_2_n_0 ),
        .I5(crash_out),
        .O(\sfx_port_reg[2] ));
  LUT6 #(
    .INIT(64'hFF7FFFFF00400000)) 
    \sfx_port[3]_i_1 
       (.I0(\master_out[dmaster] [0]),
        .I1(\m_obus_reg[addr][0] ),
        .I2(\m_obus_reg[addr][1] ),
        .I3(\m_obus_reg[addr][2] ),
        .I4(\sfx_port[0]_i_2_n_0 ),
        .I5(sfx_port[0]),
        .O(\sfx_port_reg[3] ));
  LUT5 #(
    .INIT(32'hDFFF1000)) 
    \sfx_port[4]_i_1 
       (.I0(\master_out[dmaster] [0]),
        .I1(\m_obus_reg[addr][0] ),
        .I2(\sfx_port_reg[5]_0 ),
        .I3(\sfx_port[0]_i_2_n_0 ),
        .I4(sfx_port[1]),
        .O(\sfx_port_reg[4] ));
  LUT5 #(
    .INIT(32'h7FFF4000)) 
    \sfx_port[5]_i_1 
       (.I0(\master_out[dmaster] [0]),
        .I1(\m_obus_reg[addr][0] ),
        .I2(\sfx_port_reg[5]_0 ),
        .I3(\sfx_port[0]_i_2_n_0 ),
        .I4(sfx_port[2]),
        .O(\sfx_port_reg[5] ));
  LUT2 #(
    .INIT(4'h2)) 
    \tstate[0]_i_1 
       (.I0(\tstate_reg_n_0_[6] ),
        .I1(\tstate[6]_i_4_n_0 ),
        .O(\tstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tstate[1]_i_1 
       (.I0(\tstate_reg_n_0_[0] ),
        .I1(\tstate[6]_i_4_n_0 ),
        .O(\tstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tstate[2]_i_1 
       (.I0(tstate[1]),
        .I1(\tstate[6]_i_4_n_0 ),
        .O(\tstate[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tstate[3]_i_1 
       (.I0(tstate[2]),
        .I1(\tstate[6]_i_4_n_0 ),
        .O(\tstate[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tstate[4]_i_1 
       (.I0(\tstate_reg_n_0_[3] ),
        .I1(\tstate[6]_i_4_n_0 ),
        .O(\tstate[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tstate[5]_i_1 
       (.I0(\tstate_reg_n_0_[4] ),
        .I1(\tstate[6]_i_4_n_0 ),
        .O(\tstate[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000DDDDD00DD)) 
    \tstate[6]_i_1 
       (.I0(tstate[2]),
        .I1(cpu_wait),
        .I2(BusAck_reg_0),
        .I3(\tstate[6]_i_3_n_0 ),
        .I4(\tstate[6]_i_4_n_0 ),
        .I5(BusReq_s),
        .O(tstate_0));
  LUT6 #(
    .INIT(64'h00B833BB00B80088)) 
    \tstate[6]_i_11 
       (.I0(\tstate[6]_i_14_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\tstate[6]_i_18_n_0 ),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\tstate[6]_i_19_n_0 ),
        .O(\tstate[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000002EFF2E00)) 
    \tstate[6]_i_12 
       (.I0(\tstate[6]_i_20_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\tstate[6]_i_21_n_0 ),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\tstate[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFF2EFFFFFF2E0000)) 
    \tstate[6]_i_13 
       (.I0(\tstate[6]_i_22_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(mcycle),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\tstate[6]_i_23_n_0 ),
        .O(\tstate[6]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h0000BFFF)) 
    \tstate[6]_i_14 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(mcycle),
        .O(\tstate[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8830BBFC)) 
    \tstate[6]_i_15 
       (.I0(\tstate[6]_i_24_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\tstate[6]_i_25_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(mcycle),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\tstate[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \tstate[6]_i_16 
       (.I0(\tstate[6]_i_26_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\tstate[6]_i_27_n_0 ),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\tstate[6]_i_28_n_0 ),
        .O(\tstate[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE2FFE200)) 
    \tstate[6]_i_17 
       (.I0(\tstate[6]_i_29_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(mcycle),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\tstate[6]_i_30_n_0 ),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\tstate[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h4F400000EFE0FFFF)) 
    \tstate[6]_i_18 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\tstate[6]_i_31_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\tstate[6]_i_32_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(mcycle),
        .O(\tstate[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E2FFE2)) 
    \tstate[6]_i_19 
       (.I0(\tstate[6]_i_33_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\tstate[6]_i_34_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(mcycle),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\tstate[6]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tstate[6]_i_2 
       (.I0(\tstate_reg_n_0_[5] ),
        .I1(\tstate[6]_i_4_n_0 ),
        .O(\tstate[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88880000B8BBFFFF)) 
    \tstate[6]_i_20 
       (.I0(\tstate[6]_i_35_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\mcycle_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\tstate[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h45400000EFEAFFFF)) 
    \tstate[6]_i_21 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\tstate[6]_i_36_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\tstate[6]_i_37_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\tstate[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h88880000B8BBFFFF)) 
    \tstate[6]_i_22 
       (.I0(\tstate[6]_i_38_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\mcycle_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(mcycle),
        .O(\tstate[6]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF55D1)) 
    \tstate[6]_i_23 
       (.I0(mcycle),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\tstate[6]_i_39_n_0 ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\mcycle_reg_n_0_[6] ),
        .O(\tstate[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0FFFFBFB00000)) 
    \tstate[6]_i_24 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(mcycle),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\tstate[6]_i_40_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\tstate[6]_i_41_n_0 ),
        .O(\tstate[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB888B8888)) 
    \tstate[6]_i_25 
       (.I0(\tstate[6]_i_34_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(mcycle),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\tstate[6]_i_42_n_0 ),
        .O(\tstate[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEAAA)) 
    \tstate[6]_i_26 
       (.I0(mcycle),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\mcycle_reg_n_0_[1] ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\tstate[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \tstate[6]_i_27 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\tstate[6]_i_43_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\tstate[6]_i_44_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(mcycle),
        .O(\tstate[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \tstate[6]_i_28 
       (.I0(\tstate[6]_i_45_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\tstate[6]_i_46_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(mcycle),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\tstate[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFFFF8B880000)) 
    \tstate[6]_i_29 
       (.I0(\tstate[6]_i_47_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\mcycle_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(mcycle),
        .O(\tstate[6]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \tstate[6]_i_3 
       (.I0(Auto_Wait_t2),
        .I1(NMICycle_reg_n_0),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(Auto_Wait_t1_reg_n_0),
        .I4(iorq),
        .O(\tstate[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \tstate[6]_i_30 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\tstate[6]_i_48_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\tstate[6]_i_49_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(mcycle),
        .O(\tstate[6]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBF8FFFF)) 
    \tstate[6]_i_31 
       (.I0(\tstate[6]_i_50_n_0 ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\mcycle_reg_n_0_[1] ),
        .I3(\mcycles_reg[1]_i_12_n_0 ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(mcycle),
        .O(\tstate[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h4F400000EFEFFFFF)) 
    \tstate[6]_i_32 
       (.I0(\mcycle_reg_n_0_[1] ),
        .I1(\tstate[6]_i_51_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\Read_To_Reg_r[3]_i_13_n_0 ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(mcycle),
        .O(\tstate[6]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAABF55FFAABF00AA)) 
    \tstate[6]_i_33 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\mcycle_reg_n_0_[1] ),
        .I3(mcycle),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\tstate_reg[6]_i_52_n_0 ),
        .O(\tstate[6]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBFFFFFF)) 
    \tstate[6]_i_34 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[3] ),
        .I3(\IR_reg_n_0_[4] ),
        .I4(\mcycle_reg_n_0_[1] ),
        .I5(mcycle),
        .O(\tstate[6]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EF00FFFF)) 
    \tstate[6]_i_35 
       (.I0(\mcycle_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\tstate[6]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ECFFEFFF)) 
    \tstate[6]_i_36 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[1] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\mcycle_reg_n_0_[3] ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\tstate[6]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h0000AFBF)) 
    \tstate[6]_i_37 
       (.I0(\mcycle_reg_n_0_[1] ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\mcycle_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\tstate[6]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0000EFFFFFFF)) 
    \tstate[6]_i_38 
       (.I0(\mcycle_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(mcycle),
        .O(\tstate[6]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hA0A00000EFFFFFFF)) 
    \tstate[6]_i_39 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(mcycle),
        .O(\tstate[6]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tstate[6]_i_4 
       (.I0(\tstate_reg_n_0_[6] ),
        .I1(\tstate[6]_i_5_n_0 ),
        .I2(\tstate[6]_i_6_n_0 ),
        .I3(\tstate_reg_n_0_[4] ),
        .I4(\tstate[6]_i_7_n_0 ),
        .I5(\tstate_reg_n_0_[5] ),
        .O(\tstate[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8BBBB)) 
    \tstate[6]_i_40 
       (.I0(\tstate[6]_i_53_n_0 ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\mcycle_reg_n_0_[1] ),
        .I3(\mcycles_reg[1]_i_12_n_0 ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(mcycle),
        .O(\tstate[6]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h888B8B8B3F3F3F3F)) 
    \tstate[6]_i_41 
       (.I0(\tstate[6]_i_54_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(mcycle),
        .I3(i_reg_n_29),
        .I4(\IR_reg_n_0_[5] ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\tstate[6]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h1F103F3F1F103030)) 
    \tstate[6]_i_42 
       (.I0(\IR_reg_n_0_[3] ),
        .I1(mcycle),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\tstate[6]_i_55_n_0 ),
        .I4(\mcycle_reg_n_0_[1] ),
        .I5(\tstate[6]_i_56_n_0 ),
        .O(\tstate[6]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B080000)) 
    \tstate[6]_i_43 
       (.I0(\TmpAddr[15]_i_12_n_0 ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\mcycle_reg_n_0_[1] ),
        .I3(i_reg_n_25),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(mcycle),
        .O(\tstate[6]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hBBFFB800)) 
    \tstate[6]_i_44 
       (.I0(\tstate[6]_i_57_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\Read_To_Reg_r[3]_i_13_n_0 ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(mcycle),
        .O(\tstate[6]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFF55FFEAAA00)) 
    \tstate[6]_i_45 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\mcycle_reg_n_0_[1] ),
        .I3(mcycle),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\tstate[6]_i_58_n_0 ),
        .O(\tstate[6]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    \tstate[6]_i_46 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[1] ),
        .I5(mcycle),
        .O(\tstate[6]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10FF0000)) 
    \tstate[6]_i_47 
       (.I0(\mcycle_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(mcycle),
        .O(\tstate[6]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF13001000)) 
    \tstate[6]_i_48 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[1] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(\mcycle_reg_n_0_[3] ),
        .I5(mcycle),
        .O(\tstate[6]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFFFF5040)) 
    \tstate[6]_i_49 
       (.I0(\mcycle_reg_n_0_[1] ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\mcycle_reg_n_0_[3] ),
        .I4(mcycle),
        .O(\tstate[6]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tstate[6]_i_5 
       (.I0(\tstate_reg_n_0_[3] ),
        .I1(tstate[2]),
        .I2(tstates[1]),
        .I3(tstate[1]),
        .I4(tstates[0]),
        .I5(\tstate_reg_n_0_[0] ),
        .O(\tstate[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \tstate[6]_i_50 
       (.I0(\IR_reg_n_0_[3] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[5] ),
        .O(\tstate[6]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h000000004FFF5FFF)) 
    \tstate[6]_i_51 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\mcycle_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\A[15]_i_25_n_0 ),
        .I4(\mcycle_reg_n_0_[4] ),
        .I5(mcycle),
        .O(\tstate[6]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFEFFFFFF)) 
    \tstate[6]_i_53 
       (.I0(\mcycle_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[4] ),
        .I2(\IR_reg_n_0_[5] ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[3] ),
        .I5(mcycle),
        .O(\tstate[6]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFBFFFF)) 
    \tstate[6]_i_54 
       (.I0(\mcycle_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(mcycle),
        .O(\tstate[6]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h55765575)) 
    \tstate[6]_i_55 
       (.I0(mcycle),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(NMICycle_reg_n_0),
        .O(\tstate[6]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hA8BBA8B8FFFDFFFF)) 
    \tstate[6]_i_56 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[3] ),
        .I4(NMICycle_reg_n_0),
        .I5(mcycle),
        .O(\tstate[6]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45004400)) 
    \tstate[6]_i_57 
       (.I0(\mcycle_reg_n_0_[1] ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\mcycle_reg_n_0_[3] ),
        .I3(i_reg_n_28),
        .I4(\mcycle_reg_n_0_[4] ),
        .I5(mcycle),
        .O(\tstate[6]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFB888)) 
    \tstate[6]_i_58 
       (.I0(i_reg_n_30),
        .I1(\mcycle_reg_n_0_[1] ),
        .I2(\mcycles[1]_i_11_n_0 ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(mcycle),
        .O(\tstate[6]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h000000001101FFFF)) 
    \tstate[6]_i_59 
       (.I0(\IR_reg_n_0_[4] ),
        .I1(\IR_reg_n_0_[5] ),
        .I2(NMICycle_reg_n_0),
        .I3(\IR_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(mcycle),
        .O(\tstate[6]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tstate[6]_i_6 
       (.I0(tstates[1]),
        .I1(tstates[2]),
        .O(\tstate[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    \tstate[6]_i_60 
       (.I0(NMICycle_reg_n_0),
        .I1(\IR_reg_n_0_[3] ),
        .I2(\IR_reg_n_0_[4] ),
        .I3(\IR_reg_n_0_[5] ),
        .I4(mcycle),
        .O(\tstate[6]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \tstate[6]_i_7 
       (.I0(tstates[2]),
        .I1(tstates[1]),
        .I2(tstates[0]),
        .O(\tstate[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \tstate[6]_i_9 
       (.I0(\tstate[6]_i_13_n_0 ),
        .I1(\ISet_reg_n_0_[1] ),
        .I2(\tstate[6]_i_14_n_0 ),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[0] ),
        .I5(\tstate[6]_i_15_n_0 ),
        .O(tstates[0]));
  FDPE \tstate_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(tstate_0),
        .D(\tstate[0]_i_1_n_0 ),
        .PRE(rst_n_0),
        .Q(\tstate_reg_n_0_[0] ));
  FDCE \tstate_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(tstate_0),
        .CLR(rst_n_0),
        .D(\tstate[1]_i_1_n_0 ),
        .Q(tstate[1]));
  FDCE \tstate_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(tstate_0),
        .CLR(rst_n_0),
        .D(\tstate[2]_i_1_n_0 ),
        .Q(tstate[2]));
  FDCE \tstate_reg[3] 
       (.C(mem_reg_0[1]),
        .CE(tstate_0),
        .CLR(rst_n_0),
        .D(\tstate[3]_i_1_n_0 ),
        .Q(\tstate_reg_n_0_[3] ));
  FDCE \tstate_reg[4] 
       (.C(mem_reg_0[1]),
        .CE(tstate_0),
        .CLR(rst_n_0),
        .D(\tstate[4]_i_1_n_0 ),
        .Q(\tstate_reg_n_0_[4] ));
  FDCE \tstate_reg[5] 
       (.C(mem_reg_0[1]),
        .CE(tstate_0),
        .CLR(rst_n_0),
        .D(\tstate[5]_i_1_n_0 ),
        .Q(\tstate_reg_n_0_[5] ));
  FDCE \tstate_reg[6] 
       (.C(mem_reg_0[1]),
        .CE(tstate_0),
        .CLR(rst_n_0),
        .D(\tstate[6]_i_2_n_0 ),
        .Q(\tstate_reg_n_0_[6] ));
  MUXF7 \tstate_reg[6]_i_10 
       (.I0(\tstate[6]_i_16_n_0 ),
        .I1(\tstate[6]_i_17_n_0 ),
        .O(tstates[2]),
        .S(\ISet_reg_n_0_[1] ));
  MUXF7 \tstate_reg[6]_i_52 
       (.I0(\tstate[6]_i_59_n_0 ),
        .I1(\tstate[6]_i_60_n_0 ),
        .O(\tstate_reg[6]_i_52_n_0 ),
        .S(\mcycle_reg_n_0_[1] ));
  MUXF7 \tstate_reg[6]_i_8 
       (.I0(\tstate[6]_i_11_n_0 ),
        .I1(\tstate[6]_i_12_n_0 ),
        .O(tstates[1]),
        .S(\ISet_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'hB)) 
    wr_n_i_1
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(wr_n1),
        .O(\mcycle_reg[0]_rep_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wrn_d_i_1
       (.I0(\dma_master_bus[wrn] ),
        .I1(BusAck_reg_0),
        .I2(wrn_d_reg),
        .O(\m_obus_reg[wrn] ));
endmodule

(* ORIG_REF_NAME = "tv80_reg" *) 
module dkong_dkong_system_wrapper_0_0_tv80_reg
   (D,
    p_3_in108_in,
    p_0_in0,
    Auto_Wait_t1_reg,
    \ISet_reg[1] ,
    \ISet_reg[1]_0 ,
    \mcycle_reg[0] ,
    \mcycle_reg[1]_rep ,
    \IR_reg[0]_rep ,
    \mcycle_reg[3] ,
    \F_reg[7] ,
    \IR_reg[5] ,
    \IR_reg[5]_0 ,
    \IR_reg[4] ,
    \IR_reg[3] ,
    \IR_reg[5]_1 ,
    ALU_Q,
    Q_t,
    \BusB_reg[7] ,
    p_9_in,
    \BusA_reg[4] ,
    \BusB_reg[5] ,
    O,
    \BusA_reg[2] ,
    DAA_Q11_out,
    p_0_in,
    Carry_In,
    p_10_in,
    \BusA_reg[6] ,
    \F_reg[1] ,
    \IR_reg[4]_0 ,
    DAA_Q13_out,
    \F_reg[0] ,
    \BusA_reg[7] ,
    \F_reg[1]_0 ,
    \F_reg[1]_1 ,
    \BusB_reg[4] ,
    \F_reg[1]_2 ,
    \IR_reg[5]_2 ,
    \IR_reg[3]_0 ,
    \BusA_reg[3] ,
    CO,
    \BusA_reg[2]_0 ,
    \BusA_reg[3]_0 ,
    \ISet_reg[1]_1 ,
    IncDecZ_reg,
    \htiming_reg[1] ,
    \BusB_reg[7]_0 ,
    \BusB_reg[6] ,
    \BusB_reg[5]_0 ,
    \htiming_reg[1]_0 ,
    \BusB_reg[4]_0 ,
    \BusB_reg[3] ,
    \BusB_reg[2] ,
    \BusB_reg[1] ,
    \BusB_reg[0] ,
    \htiming_reg[1]_1 ,
    \htiming_reg[1]_2 ,
    \di_reg_reg[7] ,
    \SP_reg[7] ,
    \SP_reg[15] ,
    \BusB_reg[7]_1 ,
    SP16,
    BTR_r_reg,
    \tstate_reg[2] ,
    \tstate_reg[2]_0 ,
    \tstate_reg[2]_1 ,
    \RegBusA_r_reg[15] ,
    Q,
    \dout[7]_i_3 ,
    \RegBusA_r_reg[15]_0 ,
    RegsH_reg_0_7_0_1_i_8_0,
    RegsH_reg_0_7_0_1_i_1_0,
    \A_reg[15] ,
    \A_reg[3] ,
    \PC_reg[3] ,
    \A_reg[3]_0 ,
    \A_reg[6] ,
    data7,
    \F[7]_i_11 ,
    \ACC_reg[3]_i_13_0 ,
    \dout[7]_i_3_0 ,
    \SP_reg[3] ,
    \ACC[3]_i_2_0 ,
    \A_reg[0] ,
    \A_reg[0]_0 ,
    Jump,
    JumpXY,
    \PC_reg[15] ,
    Set_BusA_To,
    \BusA_reg[7]_0 ,
    \BusA_reg[7]_1 ,
    \BusA_reg[7]_2 ,
    \A_reg[1] ,
    \RegBusA_r_reg[1] ,
    \ACC[3]_i_2_1 ,
    RegsH_reg_0_7_0_1_i_41_0,
    \SP[15]_i_20_0 ,
    RegsH_reg_0_7_0_1_i_41_1,
    \ACC[3]_i_2_2 ,
    \F[5]_i_8 ,
    \mcycles[1]_i_8 ,
    \mcycles[1]_i_8_0 ,
    \mcycles[2]_i_9_0 ,
    \ACC[7]_i_21_0 ,
    \RegAddrB_r[2]_i_32 ,
    \ACC[7]_i_9_0 ,
    \SP_reg[15]_0 ,
    \F[2]_i_31 ,
    \F[7]_i_12 ,
    IncDecZ_i_22,
    \F[2]_i_31_0 ,
    RegAddrA_r,
    \RegBusA_r_reg[1]_0 ,
    cpu_wait,
    IncDecZ_reg_0,
    IncDecZ_reg_1,
    IncDecZ_reg_2,
    IncDecZ22_out,
    \RegBusA_r_reg[15]_1 ,
    RegAddrB_r,
    \A_reg[15]_0 ,
    \A_reg[15]_1 ,
    \A_reg[15]_2 ,
    \PC_reg[15]_0 ,
    \PC_reg[15]_1 ,
    \PC_reg[15]_2 ,
    PC16,
    \A_reg[15]_3 ,
    \A_reg[14] ,
    \A_reg[13] ,
    \A_reg[12] ,
    \A_reg[11] ,
    \A_reg[10] ,
    \A_reg[9] ,
    \A_reg[8] ,
    \A_reg[7] ,
    \PC[0]_i_12_0 ,
    \A_reg[4] ,
    \A_reg[3]_1 ,
    \A_reg[0]_1 ,
    \A_reg[6]_0 ,
    \A_reg[6]_1 ,
    \A_reg[5] ,
    \A_reg[5]_0 ,
    \A_reg[2] ,
    \A_reg[2]_0 ,
    \A_reg[1]_0 ,
    \A_reg[1]_1 ,
    \BusB_reg[0]_0 ,
    \BusB_reg[0]_1 ,
    Set_BusB_To,
    \BusB_reg[0]_2 ,
    \BusB_reg[0]_3 ,
    \BusB_reg[1]_0 ,
    \BusB_reg[1]_1 ,
    \BusB_reg[1]_2 ,
    \BusB_reg[2]_0 ,
    \BusB_reg[2]_1 ,
    \BusB_reg[2]_2 ,
    \BusB_reg[3]_0 ,
    \BusB_reg[3]_1 ,
    \BusB_reg[3]_2 ,
    \BusB_reg[4]_1 ,
    \BusB_reg[4]_2 ,
    \BusB_reg[4]_3 ,
    \BusB_reg[5]_1 ,
    \BusB_reg[5]_2 ,
    \BusB_reg[5]_3 ,
    \BusB_reg[6]_0 ,
    \BusB_reg[6]_1 ,
    \BusB_reg[6]_2 ,
    \BusB_reg[7]_2 ,
    \BusB_reg[7]_3 ,
    \BusB_reg[7]_4 ,
    \BusA_reg[0] ,
    \BusA_reg[0]_0 ,
    \PC_reg[3]_0 ,
    \PC_reg[7] ,
    \PC_reg[7]_0 ,
    Set_Addr_To,
    \SP_reg[3]_0 ,
    LDSPHL,
    \SP_reg[11] ,
    IncDecZ_reg_3,
    DI,
    \PC_reg[3]_1 ,
    \PC_reg[7]_1 ,
    \PC_reg[7]_2 ,
    \PC_reg[15]_3 ,
    \PC_reg[15]_4 ,
    \PC_reg[15]_5 ,
    \PC_reg[15]_6 ,
    \PC_reg[15]_7 ,
    \PC_reg[15]_8 ,
    \PC_reg[15]_9 ,
    \PC_reg[15]_10 ,
    \PC_reg[15]_11 ,
    \PC_reg[11] ,
    \PC_reg[11]_0 ,
    \PC_reg[11]_1 ,
    \PC_reg[11]_2 ,
    \PC_reg[11]_3 ,
    \PC_reg[11]_4 ,
    \PC_reg[11]_5 ,
    \PC_reg[11]_6 ,
    \PC_reg[11]_7 ,
    \PC_reg[11]_8 ,
    \PC_reg[11]_9 ,
    \PC_reg[11]_10 ,
    JumpE,
    \PC_reg[7]_3 ,
    B,
    \PC_reg[3]_2 ,
    \PC_reg[3]_3 ,
    \PC_reg[3]_4 ,
    \PC_reg[7]_4 ,
    \PC_reg[7]_5 );
  output [15:0]D;
  output p_3_in108_in;
  output p_0_in0;
  output Auto_Wait_t1_reg;
  output \ISet_reg[1] ;
  output \ISet_reg[1]_0 ;
  output \mcycle_reg[0] ;
  output \mcycle_reg[1]_rep ;
  output \IR_reg[0]_rep ;
  output \mcycle_reg[3] ;
  output \F_reg[7] ;
  output \IR_reg[5] ;
  output \IR_reg[5]_0 ;
  output \IR_reg[4] ;
  output \IR_reg[3] ;
  output \IR_reg[5]_1 ;
  output [1:0]ALU_Q;
  output [7:0]Q_t;
  output \BusB_reg[7] ;
  output p_9_in;
  output \BusA_reg[4] ;
  output \BusB_reg[5] ;
  output [0:0]O;
  output [0:0]\BusA_reg[2] ;
  output DAA_Q11_out;
  output p_0_in;
  output Carry_In;
  output p_10_in;
  output \BusA_reg[6] ;
  output \F_reg[1] ;
  output \IR_reg[4]_0 ;
  output DAA_Q13_out;
  output \F_reg[0] ;
  output \BusA_reg[7] ;
  output \F_reg[1]_0 ;
  output \F_reg[1]_1 ;
  output \BusB_reg[4] ;
  output \F_reg[1]_2 ;
  output \IR_reg[5]_2 ;
  output \IR_reg[3]_0 ;
  output \BusA_reg[3] ;
  output [0:0]CO;
  output [0:0]\BusA_reg[2]_0 ;
  output [0:0]\BusA_reg[3]_0 ;
  output \ISet_reg[1]_1 ;
  output IncDecZ_reg;
  output [0:0]\htiming_reg[1] ;
  output \BusB_reg[7]_0 ;
  output \BusB_reg[6] ;
  output \BusB_reg[5]_0 ;
  output [0:0]\htiming_reg[1]_0 ;
  output \BusB_reg[4]_0 ;
  output \BusB_reg[3] ;
  output \BusB_reg[2] ;
  output \BusB_reg[1] ;
  output \BusB_reg[0] ;
  output [0:0]\htiming_reg[1]_1 ;
  output [0:0]\htiming_reg[1]_2 ;
  output [15:0]\di_reg_reg[7] ;
  output [7:0]\SP_reg[7] ;
  output [7:0]\SP_reg[15] ;
  output [15:0]\BusB_reg[7]_1 ;
  output [15:0]SP16;
  output [3:0]BTR_r_reg;
  output [3:0]\tstate_reg[2] ;
  output [3:0]\tstate_reg[2]_0 ;
  output [3:0]\tstate_reg[2]_1 ;
  input [0:0]\RegBusA_r_reg[15] ;
  input [2:0]Q;
  input [4:0]\dout[7]_i_3 ;
  input \RegBusA_r_reg[15]_0 ;
  input [3:0]RegsH_reg_0_7_0_1_i_8_0;
  input RegsH_reg_0_7_0_1_i_1_0;
  input [15:0]\A_reg[15] ;
  input \A_reg[3] ;
  input \PC_reg[3] ;
  input \A_reg[3]_0 ;
  input \A_reg[6] ;
  input [7:0]data7;
  input [7:0]\F[7]_i_11 ;
  input \ACC_reg[3]_i_13_0 ;
  input \dout[7]_i_3_0 ;
  input \SP_reg[3] ;
  input [6:0]\ACC[3]_i_2_0 ;
  input \A_reg[0] ;
  input \A_reg[0]_0 ;
  input Jump;
  input JumpXY;
  input \PC_reg[15] ;
  input [3:0]Set_BusA_To;
  input [7:0]\BusA_reg[7]_0 ;
  input [7:0]\BusA_reg[7]_1 ;
  input [15:0]\BusA_reg[7]_2 ;
  input \A_reg[1] ;
  input \RegBusA_r_reg[1] ;
  input \ACC[3]_i_2_1 ;
  input RegsH_reg_0_7_0_1_i_41_0;
  input [3:0]\SP[15]_i_20_0 ;
  input RegsH_reg_0_7_0_1_i_41_1;
  input \ACC[3]_i_2_2 ;
  input \F[5]_i_8 ;
  input \mcycles[1]_i_8 ;
  input \mcycles[1]_i_8_0 ;
  input \mcycles[2]_i_9_0 ;
  input \ACC[7]_i_21_0 ;
  input \RegAddrB_r[2]_i_32 ;
  input [3:0]\ACC[7]_i_9_0 ;
  input [7:0]\SP_reg[15]_0 ;
  input \F[2]_i_31 ;
  input [3:0]\F[7]_i_12 ;
  input [2:0]IncDecZ_i_22;
  input [3:0]\F[2]_i_31_0 ;
  input [2:0]RegAddrA_r;
  input \RegBusA_r_reg[1]_0 ;
  input cpu_wait;
  input IncDecZ_reg_0;
  input IncDecZ_reg_1;
  input IncDecZ_reg_2;
  input IncDecZ22_out;
  input [15:0]\RegBusA_r_reg[15]_1 ;
  input [2:0]RegAddrB_r;
  input \A_reg[15]_0 ;
  input \A_reg[15]_1 ;
  input \A_reg[15]_2 ;
  input \PC_reg[15]_0 ;
  input \PC_reg[15]_1 ;
  input \PC_reg[15]_2 ;
  input [4:0]PC16;
  input \A_reg[15]_3 ;
  input \A_reg[14] ;
  input \A_reg[13] ;
  input \A_reg[12] ;
  input \A_reg[11] ;
  input \A_reg[10] ;
  input \A_reg[9] ;
  input \A_reg[8] ;
  input \A_reg[7] ;
  input \PC[0]_i_12_0 ;
  input \A_reg[4] ;
  input \A_reg[3]_1 ;
  input \A_reg[0]_1 ;
  input \A_reg[6]_0 ;
  input \A_reg[6]_1 ;
  input \A_reg[5] ;
  input \A_reg[5]_0 ;
  input \A_reg[2] ;
  input \A_reg[2]_0 ;
  input \A_reg[1]_0 ;
  input \A_reg[1]_1 ;
  input \BusB_reg[0]_0 ;
  input \BusB_reg[0]_1 ;
  input [1:0]Set_BusB_To;
  input \BusB_reg[0]_2 ;
  input \BusB_reg[0]_3 ;
  input \BusB_reg[1]_0 ;
  input \BusB_reg[1]_1 ;
  input \BusB_reg[1]_2 ;
  input \BusB_reg[2]_0 ;
  input \BusB_reg[2]_1 ;
  input \BusB_reg[2]_2 ;
  input \BusB_reg[3]_0 ;
  input \BusB_reg[3]_1 ;
  input \BusB_reg[3]_2 ;
  input \BusB_reg[4]_1 ;
  input \BusB_reg[4]_2 ;
  input \BusB_reg[4]_3 ;
  input \BusB_reg[5]_1 ;
  input \BusB_reg[5]_2 ;
  input \BusB_reg[5]_3 ;
  input \BusB_reg[6]_0 ;
  input \BusB_reg[6]_1 ;
  input \BusB_reg[6]_2 ;
  input \BusB_reg[7]_2 ;
  input \BusB_reg[7]_3 ;
  input \BusB_reg[7]_4 ;
  input \BusA_reg[0] ;
  input \BusA_reg[0]_0 ;
  input \PC_reg[3]_0 ;
  input \PC_reg[7] ;
  input \PC_reg[7]_0 ;
  input [2:0]Set_Addr_To;
  input \SP_reg[3]_0 ;
  input LDSPHL;
  input \SP_reg[11] ;
  input IncDecZ_reg_3;
  input [0:0]DI;
  input [3:0]\PC_reg[3]_1 ;
  input \PC_reg[7]_1 ;
  input [2:0]\PC_reg[7]_2 ;
  input \PC_reg[15]_3 ;
  input \PC_reg[15]_4 ;
  input \PC_reg[15]_5 ;
  input \PC_reg[15]_6 ;
  input \PC_reg[15]_7 ;
  input \PC_reg[15]_8 ;
  input \PC_reg[15]_9 ;
  input \PC_reg[15]_10 ;
  input \PC_reg[15]_11 ;
  input \PC_reg[11] ;
  input \PC_reg[11]_0 ;
  input \PC_reg[11]_1 ;
  input \PC_reg[11]_2 ;
  input \PC_reg[11]_3 ;
  input \PC_reg[11]_4 ;
  input \PC_reg[11]_5 ;
  input \PC_reg[11]_6 ;
  input \PC_reg[11]_7 ;
  input \PC_reg[11]_8 ;
  input \PC_reg[11]_9 ;
  input \PC_reg[11]_10 ;
  input JumpE;
  input \PC_reg[7]_3 ;
  input [3:0]B;
  input \PC_reg[3]_2 ;
  input \PC_reg[3]_3 ;
  input \PC_reg[3]_4 ;
  input \PC_reg[7]_4 ;
  input \PC_reg[7]_5 ;

  wire \ACC[0]_i_10_n_0 ;
  wire \ACC[0]_i_4_n_0 ;
  wire \ACC[0]_i_5_n_0 ;
  wire \ACC[0]_i_7_n_0 ;
  wire \ACC[1]_i_10_n_0 ;
  wire \ACC[1]_i_11_n_0 ;
  wire \ACC[1]_i_12_n_0 ;
  wire \ACC[1]_i_5_n_0 ;
  wire \ACC[1]_i_7_n_0 ;
  wire \ACC[1]_i_9_n_0 ;
  wire \ACC[2]_i_10_n_0 ;
  wire \ACC[2]_i_4_n_0 ;
  wire \ACC[2]_i_5_n_0 ;
  wire \ACC[2]_i_7_n_0 ;
  wire \ACC[2]_i_8_n_0 ;
  wire \ACC[3]_i_10_n_0 ;
  wire \ACC[3]_i_14_n_0 ;
  wire \ACC[3]_i_15_n_0 ;
  wire [6:0]\ACC[3]_i_2_0 ;
  wire \ACC[3]_i_2_1 ;
  wire \ACC[3]_i_2_2 ;
  wire \ACC[3]_i_5_n_0 ;
  wire \ACC[3]_i_7_n_0 ;
  wire \ACC[4]_i_10_n_0 ;
  wire \ACC[4]_i_11_n_0 ;
  wire \ACC[4]_i_14_n_0 ;
  wire \ACC[4]_i_15_n_0 ;
  wire \ACC[4]_i_16_n_0 ;
  wire \ACC[4]_i_17_n_0 ;
  wire \ACC[4]_i_18_n_0 ;
  wire \ACC[4]_i_19_n_0 ;
  wire \ACC[4]_i_20_n_0 ;
  wire \ACC[4]_i_21_n_0 ;
  wire \ACC[4]_i_22_n_0 ;
  wire \ACC[4]_i_23_n_0 ;
  wire \ACC[4]_i_24_n_0 ;
  wire \ACC[4]_i_25_n_0 ;
  wire \ACC[4]_i_4_n_0 ;
  wire \ACC[4]_i_5_n_0 ;
  wire \ACC[4]_i_7_n_0 ;
  wire \ACC[5]_i_4_n_0 ;
  wire \ACC[5]_i_5_n_0 ;
  wire \ACC[5]_i_7_n_0 ;
  wire \ACC[5]_i_9_n_0 ;
  wire \ACC[6]_i_11_n_0 ;
  wire \ACC[6]_i_4_n_0 ;
  wire \ACC[6]_i_5_n_0 ;
  wire \ACC[6]_i_7_n_0 ;
  wire \ACC[6]_i_8_n_0 ;
  wire \ACC[6]_i_9_n_0 ;
  wire \ACC[7]_i_11_n_0 ;
  wire \ACC[7]_i_13_n_0 ;
  wire \ACC[7]_i_14_n_0 ;
  wire \ACC[7]_i_15_n_0 ;
  wire \ACC[7]_i_17_n_0 ;
  wire \ACC[7]_i_20_n_0 ;
  wire \ACC[7]_i_21_0 ;
  wire \ACC[7]_i_25_n_0 ;
  wire \ACC[7]_i_31_n_0 ;
  wire [3:0]\ACC[7]_i_9_0 ;
  wire \ACC_reg[3]_i_13_0 ;
  wire \ACC_reg[3]_i_13_n_1 ;
  wire \ACC_reg[3]_i_13_n_2 ;
  wire \ACC_reg[3]_i_13_n_3 ;
  wire \ACC_reg[4]_i_12_n_1 ;
  wire \ACC_reg[4]_i_12_n_2 ;
  wire \ACC_reg[4]_i_12_n_3 ;
  wire \ACC_reg[4]_i_13_n_1 ;
  wire \ACC_reg[4]_i_13_n_2 ;
  wire \ACC_reg[4]_i_13_n_3 ;
  wire [1:0]ALU_Q;
  wire \A[0]_i_2_n_0 ;
  wire \A[0]_i_3_n_0 ;
  wire \A[0]_i_4_n_0 ;
  wire \A[0]_i_6_n_0 ;
  wire \A[10]_i_2_n_0 ;
  wire \A[10]_i_3_n_0 ;
  wire \A[10]_i_5_n_0 ;
  wire \A[10]_i_6_n_0 ;
  wire \A[11]_i_2_n_0 ;
  wire \A[11]_i_3_n_0 ;
  wire \A[11]_i_5_n_0 ;
  wire \A[11]_i_6_n_0 ;
  wire \A[12]_i_2_n_0 ;
  wire \A[12]_i_3_n_0 ;
  wire \A[12]_i_5_n_0 ;
  wire \A[12]_i_6_n_0 ;
  wire \A[13]_i_2_n_0 ;
  wire \A[13]_i_3_n_0 ;
  wire \A[13]_i_5_n_0 ;
  wire \A[13]_i_6_n_0 ;
  wire \A[14]_i_2_n_0 ;
  wire \A[14]_i_3_n_0 ;
  wire \A[14]_i_4_n_0 ;
  wire \A[14]_i_6_n_0 ;
  wire \A[15]_i_13_n_0 ;
  wire \A[15]_i_3_n_0 ;
  wire \A[15]_i_5_n_0 ;
  wire \A[15]_i_7_n_0 ;
  wire \A[1]_i_2_n_0 ;
  wire \A[1]_i_4_n_0 ;
  wire \A[1]_i_5_n_0 ;
  wire \A[1]_i_6_n_0 ;
  wire \A[2]_i_2_n_0 ;
  wire \A[2]_i_3_n_0 ;
  wire \A[2]_i_5_n_0 ;
  wire \A[2]_i_6_n_0 ;
  wire \A[3]_i_2_n_0 ;
  wire \A[3]_i_3_n_0 ;
  wire \A[3]_i_5_n_0 ;
  wire \A[3]_i_6_n_0 ;
  wire \A[4]_i_2_n_0 ;
  wire \A[4]_i_3_n_0 ;
  wire \A[4]_i_5_n_0 ;
  wire \A[4]_i_6_n_0 ;
  wire \A[5]_i_2_n_0 ;
  wire \A[5]_i_3_n_0 ;
  wire \A[5]_i_5_n_0 ;
  wire \A[5]_i_6_n_0 ;
  wire \A[6]_i_2_n_0 ;
  wire \A[6]_i_3_n_0 ;
  wire \A[6]_i_6_n_0 ;
  wire \A[6]_i_7_n_0 ;
  wire \A[7]_i_2_n_0 ;
  wire \A[7]_i_3_n_0 ;
  wire \A[7]_i_5_n_0 ;
  wire \A[7]_i_6_n_0 ;
  wire \A[8]_i_2_n_0 ;
  wire \A[8]_i_3_n_0 ;
  wire \A[8]_i_5_n_0 ;
  wire \A[8]_i_6_n_0 ;
  wire \A[9]_i_2_n_0 ;
  wire \A[9]_i_3_n_0 ;
  wire \A[9]_i_4_n_0 ;
  wire \A[9]_i_6_n_0 ;
  wire \A_reg[0] ;
  wire \A_reg[0]_0 ;
  wire \A_reg[0]_1 ;
  wire \A_reg[10] ;
  wire \A_reg[11] ;
  wire \A_reg[12] ;
  wire \A_reg[13] ;
  wire \A_reg[14] ;
  wire [15:0]\A_reg[15] ;
  wire \A_reg[15]_0 ;
  wire \A_reg[15]_1 ;
  wire \A_reg[15]_2 ;
  wire \A_reg[15]_3 ;
  wire \A_reg[1] ;
  wire \A_reg[1]_0 ;
  wire \A_reg[1]_1 ;
  wire \A_reg[2] ;
  wire \A_reg[2]_0 ;
  wire \A_reg[3] ;
  wire \A_reg[3]_0 ;
  wire \A_reg[3]_1 ;
  wire \A_reg[4] ;
  wire \A_reg[5] ;
  wire \A_reg[5]_0 ;
  wire \A_reg[6] ;
  wire \A_reg[6]_0 ;
  wire \A_reg[6]_1 ;
  wire \A_reg[7] ;
  wire \A_reg[8] ;
  wire \A_reg[9] ;
  wire [2:0]AddrA;
  wire Auto_Wait_t1_reg;
  wire [3:0]B;
  wire [3:0]BTR_r_reg;
  wire \BusA[0]_i_2_n_0 ;
  wire \BusA[0]_i_3_n_0 ;
  wire \BusA[1]_i_2_n_0 ;
  wire \BusA[1]_i_3_n_0 ;
  wire \BusA[2]_i_2_n_0 ;
  wire \BusA[2]_i_3_n_0 ;
  wire \BusA[3]_i_2_n_0 ;
  wire \BusA[3]_i_3_n_0 ;
  wire \BusA[4]_i_2_n_0 ;
  wire \BusA[4]_i_3_n_0 ;
  wire \BusA[5]_i_2_n_0 ;
  wire \BusA[5]_i_3_n_0 ;
  wire \BusA[6]_i_2_n_0 ;
  wire \BusA[6]_i_3_n_0 ;
  wire \BusA[7]_i_4_n_0 ;
  wire \BusA[7]_i_5_n_0 ;
  wire \BusA_reg[0] ;
  wire \BusA_reg[0]_0 ;
  wire [0:0]\BusA_reg[2] ;
  wire [0:0]\BusA_reg[2]_0 ;
  wire \BusA_reg[3] ;
  wire [0:0]\BusA_reg[3]_0 ;
  wire \BusA_reg[4] ;
  wire \BusA_reg[6] ;
  wire \BusA_reg[7] ;
  wire [7:0]\BusA_reg[7]_0 ;
  wire [7:0]\BusA_reg[7]_1 ;
  wire [15:0]\BusA_reg[7]_2 ;
  wire \BusB[0]_i_5_n_0 ;
  wire \BusB[1]_i_5_n_0 ;
  wire \BusB[2]_i_5_n_0 ;
  wire \BusB[3]_i_5_n_0 ;
  wire \BusB[4]_i_5_n_0 ;
  wire \BusB[5]_i_5_n_0 ;
  wire \BusB[6]_i_5_n_0 ;
  wire \BusB[7]_i_7_n_0 ;
  wire \BusB_reg[0] ;
  wire \BusB_reg[0]_0 ;
  wire \BusB_reg[0]_1 ;
  wire \BusB_reg[0]_2 ;
  wire \BusB_reg[0]_3 ;
  wire \BusB_reg[1] ;
  wire \BusB_reg[1]_0 ;
  wire \BusB_reg[1]_1 ;
  wire \BusB_reg[1]_2 ;
  wire \BusB_reg[2] ;
  wire \BusB_reg[2]_0 ;
  wire \BusB_reg[2]_1 ;
  wire \BusB_reg[2]_2 ;
  wire \BusB_reg[3] ;
  wire \BusB_reg[3]_0 ;
  wire \BusB_reg[3]_1 ;
  wire \BusB_reg[3]_2 ;
  wire \BusB_reg[4] ;
  wire \BusB_reg[4]_0 ;
  wire \BusB_reg[4]_1 ;
  wire \BusB_reg[4]_2 ;
  wire \BusB_reg[4]_3 ;
  wire \BusB_reg[5] ;
  wire \BusB_reg[5]_0 ;
  wire \BusB_reg[5]_1 ;
  wire \BusB_reg[5]_2 ;
  wire \BusB_reg[5]_3 ;
  wire \BusB_reg[6] ;
  wire \BusB_reg[6]_0 ;
  wire \BusB_reg[6]_1 ;
  wire \BusB_reg[6]_2 ;
  wire \BusB_reg[7] ;
  wire \BusB_reg[7]_0 ;
  wire [15:0]\BusB_reg[7]_1 ;
  wire \BusB_reg[7]_2 ;
  wire \BusB_reg[7]_3 ;
  wire \BusB_reg[7]_4 ;
  wire [0:0]CO;
  wire Carry_In;
  wire [15:0]D;
  wire DAA_Q11_out;
  wire DAA_Q13_out;
  wire [0:0]DI;
  wire [7:0]DIH;
  wire [7:0]DIL;
  wire [7:0]DOBH;
  wire [7:0]DOBL;
  wire ExchangeDH;
  wire ExchangeRp;
  wire \F[2]_i_31 ;
  wire [3:0]\F[2]_i_31_0 ;
  wire \F[5]_i_8 ;
  wire [7:0]\F[7]_i_11 ;
  wire [3:0]\F[7]_i_12 ;
  wire \F_reg[0] ;
  wire \F_reg[1] ;
  wire \F_reg[1]_0 ;
  wire \F_reg[1]_1 ;
  wire \F_reg[1]_2 ;
  wire \F_reg[7] ;
  wire \IR_reg[0]_rep ;
  wire \IR_reg[3] ;
  wire \IR_reg[3]_0 ;
  wire \IR_reg[4] ;
  wire \IR_reg[4]_0 ;
  wire \IR_reg[5] ;
  wire \IR_reg[5]_0 ;
  wire \IR_reg[5]_1 ;
  wire \IR_reg[5]_2 ;
  wire \ISet_reg[1] ;
  wire \ISet_reg[1]_0 ;
  wire \ISet_reg[1]_1 ;
  wire IncDecZ22_out;
  wire IncDecZ_i_15_n_0;
  wire [2:0]IncDecZ_i_22;
  wire IncDecZ_i_4_n_0;
  wire IncDecZ_i_9_n_0;
  wire IncDecZ_reg;
  wire IncDecZ_reg_0;
  wire IncDecZ_reg_1;
  wire IncDecZ_reg_2;
  wire IncDecZ_reg_3;
  wire Jump;
  wire JumpE;
  wire JumpXY;
  wire LDSPHL;
  wire [0:0]O;
  wire [4:0]PC16;
  wire \PC[0]_i_10_n_0 ;
  wire \PC[0]_i_11_n_0 ;
  wire \PC[0]_i_12_0 ;
  wire \PC[0]_i_12_n_0 ;
  wire \PC[0]_i_16_n_0 ;
  wire \PC[0]_i_18_n_0 ;
  wire \PC[0]_i_22_n_0 ;
  wire \PC[0]_i_24_n_0 ;
  wire \PC[0]_i_31_n_0 ;
  wire \PC[0]_i_32_n_0 ;
  wire \PC[0]_i_9_n_0 ;
  wire \PC[12]_i_2_n_0 ;
  wire \PC[12]_i_3_n_0 ;
  wire \PC[12]_i_4_n_0 ;
  wire \PC[12]_i_5_n_0 ;
  wire \PC[4]_i_11_n_0 ;
  wire \PC[4]_i_14_n_0 ;
  wire \PC[4]_i_17_n_0 ;
  wire \PC[4]_i_19_n_0 ;
  wire \PC[4]_i_24_n_0 ;
  wire \PC[4]_i_6_n_0 ;
  wire \PC[4]_i_7_n_0 ;
  wire \PC[4]_i_8_n_0 ;
  wire \PC[4]_i_9_n_0 ;
  wire \PC[8]_i_2_n_0 ;
  wire \PC[8]_i_3_n_0 ;
  wire \PC[8]_i_4_n_0 ;
  wire \PC[8]_i_5_n_0 ;
  wire \PC_reg[0]_i_2_n_0 ;
  wire \PC_reg[0]_i_2_n_1 ;
  wire \PC_reg[0]_i_2_n_2 ;
  wire \PC_reg[0]_i_2_n_3 ;
  wire \PC_reg[11] ;
  wire \PC_reg[11]_0 ;
  wire \PC_reg[11]_1 ;
  wire \PC_reg[11]_10 ;
  wire \PC_reg[11]_2 ;
  wire \PC_reg[11]_3 ;
  wire \PC_reg[11]_4 ;
  wire \PC_reg[11]_5 ;
  wire \PC_reg[11]_6 ;
  wire \PC_reg[11]_7 ;
  wire \PC_reg[11]_8 ;
  wire \PC_reg[11]_9 ;
  wire \PC_reg[12]_i_1_n_1 ;
  wire \PC_reg[12]_i_1_n_2 ;
  wire \PC_reg[12]_i_1_n_3 ;
  wire \PC_reg[15] ;
  wire \PC_reg[15]_0 ;
  wire \PC_reg[15]_1 ;
  wire \PC_reg[15]_10 ;
  wire \PC_reg[15]_11 ;
  wire \PC_reg[15]_2 ;
  wire \PC_reg[15]_3 ;
  wire \PC_reg[15]_4 ;
  wire \PC_reg[15]_5 ;
  wire \PC_reg[15]_6 ;
  wire \PC_reg[15]_7 ;
  wire \PC_reg[15]_8 ;
  wire \PC_reg[15]_9 ;
  wire \PC_reg[3] ;
  wire \PC_reg[3]_0 ;
  wire [3:0]\PC_reg[3]_1 ;
  wire \PC_reg[3]_2 ;
  wire \PC_reg[3]_3 ;
  wire \PC_reg[3]_4 ;
  wire \PC_reg[4]_i_1_n_0 ;
  wire \PC_reg[4]_i_1_n_1 ;
  wire \PC_reg[4]_i_1_n_2 ;
  wire \PC_reg[4]_i_1_n_3 ;
  wire \PC_reg[7] ;
  wire \PC_reg[7]_0 ;
  wire \PC_reg[7]_1 ;
  wire [2:0]\PC_reg[7]_2 ;
  wire \PC_reg[7]_3 ;
  wire \PC_reg[7]_4 ;
  wire \PC_reg[7]_5 ;
  wire \PC_reg[8]_i_1_n_0 ;
  wire \PC_reg[8]_i_1_n_1 ;
  wire \PC_reg[8]_i_1_n_2 ;
  wire \PC_reg[8]_i_1_n_3 ;
  wire [2:0]Q;
  wire [7:0]Q_t;
  wire [2:0]RegAddrA_r;
  wire [2:0]RegAddrB;
  wire [2:0]RegAddrB_r;
  wire \RegAddrB_r[2]_i_32 ;
  wire [0:0]\RegBusA_r_reg[15] ;
  wire \RegBusA_r_reg[15]_0 ;
  wire [15:0]\RegBusA_r_reg[15]_1 ;
  wire \RegBusA_r_reg[1] ;
  wire \RegBusA_r_reg[1]_0 ;
  wire RegsH_reg_0_7_0_1_i_10_n_0;
  wire RegsH_reg_0_7_0_1_i_11_n_0;
  wire RegsH_reg_0_7_0_1_i_12_n_0;
  wire RegsH_reg_0_7_0_1_i_13_n_0;
  wire RegsH_reg_0_7_0_1_i_14_n_0;
  wire RegsH_reg_0_7_0_1_i_15_n_0;
  wire RegsH_reg_0_7_0_1_i_16_n_0;
  wire RegsH_reg_0_7_0_1_i_17_n_0;
  wire RegsH_reg_0_7_0_1_i_18_n_0;
  wire RegsH_reg_0_7_0_1_i_1_0;
  wire RegsH_reg_0_7_0_1_i_1_n_0;
  wire RegsH_reg_0_7_0_1_i_20_n_0;
  wire RegsH_reg_0_7_0_1_i_22_n_0;
  wire RegsH_reg_0_7_0_1_i_23_n_0;
  wire RegsH_reg_0_7_0_1_i_23_n_1;
  wire RegsH_reg_0_7_0_1_i_23_n_2;
  wire RegsH_reg_0_7_0_1_i_23_n_3;
  wire RegsH_reg_0_7_0_1_i_23_n_5;
  wire RegsH_reg_0_7_0_1_i_23_n_6;
  wire RegsH_reg_0_7_0_1_i_23_n_7;
  wire RegsH_reg_0_7_0_1_i_25_n_0;
  wire RegsH_reg_0_7_0_1_i_25_n_1;
  wire RegsH_reg_0_7_0_1_i_25_n_2;
  wire RegsH_reg_0_7_0_1_i_25_n_3;
  wire RegsH_reg_0_7_0_1_i_25_n_4;
  wire RegsH_reg_0_7_0_1_i_25_n_5;
  wire RegsH_reg_0_7_0_1_i_25_n_6;
  wire RegsH_reg_0_7_0_1_i_28_n_0;
  wire RegsH_reg_0_7_0_1_i_29_n_0;
  wire RegsH_reg_0_7_0_1_i_30_n_0;
  wire RegsH_reg_0_7_0_1_i_31_n_0;
  wire RegsH_reg_0_7_0_1_i_32_n_0;
  wire RegsH_reg_0_7_0_1_i_33_n_0;
  wire RegsH_reg_0_7_0_1_i_35_n_0;
  wire RegsH_reg_0_7_0_1_i_36_n_0;
  wire RegsH_reg_0_7_0_1_i_37_n_0;
  wire RegsH_reg_0_7_0_1_i_38_n_0;
  wire RegsH_reg_0_7_0_1_i_39_n_0;
  wire RegsH_reg_0_7_0_1_i_40_n_0;
  wire RegsH_reg_0_7_0_1_i_41_0;
  wire RegsH_reg_0_7_0_1_i_41_1;
  wire RegsH_reg_0_7_0_1_i_41_n_0;
  wire RegsH_reg_0_7_0_1_i_42_n_0;
  wire RegsH_reg_0_7_0_1_i_43_n_0;
  wire RegsH_reg_0_7_0_1_i_44_n_0;
  wire RegsH_reg_0_7_0_1_i_46_n_0;
  wire RegsH_reg_0_7_0_1_i_47_n_0;
  wire RegsH_reg_0_7_0_1_i_48_n_0;
  wire RegsH_reg_0_7_0_1_i_49_n_0;
  wire RegsH_reg_0_7_0_1_i_51_n_0;
  wire RegsH_reg_0_7_0_1_i_52_n_0;
  wire RegsH_reg_0_7_0_1_i_53_n_0;
  wire RegsH_reg_0_7_0_1_i_54_n_0;
  wire RegsH_reg_0_7_0_1_i_55_n_0;
  wire [3:0]RegsH_reg_0_7_0_1_i_8_0;
  wire RegsH_reg_0_7_2_3_i_3_n_0;
  wire RegsH_reg_0_7_2_3_i_4_n_0;
  wire RegsH_reg_0_7_4_5_i_3_n_0;
  wire RegsH_reg_0_7_4_5_i_4_n_0;
  wire RegsH_reg_0_7_4_5_i_5_n_2;
  wire RegsH_reg_0_7_4_5_i_5_n_3;
  wire RegsH_reg_0_7_4_5_i_5_n_6;
  wire RegsH_reg_0_7_4_5_i_5_n_7;
  wire RegsH_reg_0_7_4_5_i_6_n_0;
  wire RegsH_reg_0_7_4_5_i_7_n_0;
  wire RegsH_reg_0_7_4_5_i_8_n_0;
  wire RegsH_reg_0_7_6_7_i_3_n_0;
  wire RegsH_reg_0_7_6_7_i_4_n_0;
  wire RegsL_reg_0_7_0_1_i_10_n_0;
  wire RegsL_reg_0_7_0_1_i_11_n_0;
  wire RegsL_reg_0_7_0_1_i_1_n_0;
  wire RegsL_reg_0_7_0_1_i_4_n_0;
  wire RegsL_reg_0_7_0_1_i_5_n_0;
  wire RegsL_reg_0_7_0_1_i_6_n_0;
  wire RegsL_reg_0_7_0_1_i_6_n_1;
  wire RegsL_reg_0_7_0_1_i_6_n_2;
  wire RegsL_reg_0_7_0_1_i_6_n_3;
  wire RegsL_reg_0_7_0_1_i_6_n_4;
  wire RegsL_reg_0_7_0_1_i_6_n_5;
  wire RegsL_reg_0_7_0_1_i_6_n_7;
  wire RegsL_reg_0_7_0_1_i_7_n_0;
  wire RegsL_reg_0_7_0_1_i_8_n_0;
  wire RegsL_reg_0_7_0_1_i_9_n_0;
  wire RegsL_reg_0_7_2_3_i_3_n_0;
  wire RegsL_reg_0_7_2_3_i_4_n_0;
  wire RegsL_reg_0_7_4_5_i_3_n_0;
  wire RegsL_reg_0_7_4_5_i_4_n_0;
  wire RegsL_reg_0_7_6_7_i_3_n_0;
  wire RegsL_reg_0_7_6_7_i_4_n_0;
  wire [15:0]SP16;
  wire [6:0]SP16_A;
  wire \SP[11]_i_3_n_0 ;
  wire \SP[11]_i_4_n_0 ;
  wire \SP[11]_i_5_n_0 ;
  wire \SP[11]_i_6_n_0 ;
  wire \SP[15]_i_10_n_0 ;
  wire \SP[15]_i_11_n_0 ;
  wire \SP[15]_i_12_n_0 ;
  wire \SP[15]_i_13_n_0 ;
  wire \SP[15]_i_16_n_0 ;
  wire \SP[15]_i_17_n_0 ;
  wire \SP[15]_i_18_n_0 ;
  wire \SP[15]_i_19_n_0 ;
  wire [3:0]\SP[15]_i_20_0 ;
  wire \SP[15]_i_20_n_0 ;
  wire \SP[15]_i_21_n_0 ;
  wire \SP[3]_i_10_n_0 ;
  wire \SP[3]_i_7_n_0 ;
  wire \SP[3]_i_8_n_0 ;
  wire \SP[3]_i_9_n_0 ;
  wire \SP[7]_i_10_n_0 ;
  wire \SP[7]_i_11_n_0 ;
  wire \SP[7]_i_8_n_0 ;
  wire \SP[7]_i_9_n_0 ;
  wire \SP_reg[11] ;
  wire \SP_reg[11]_i_2_n_0 ;
  wire \SP_reg[11]_i_2_n_1 ;
  wire \SP_reg[11]_i_2_n_2 ;
  wire \SP_reg[11]_i_2_n_3 ;
  wire [7:0]\SP_reg[15] ;
  wire [7:0]\SP_reg[15]_0 ;
  wire \SP_reg[15]_i_15_n_0 ;
  wire \SP_reg[15]_i_6_n_1 ;
  wire \SP_reg[15]_i_6_n_2 ;
  wire \SP_reg[15]_i_6_n_3 ;
  wire \SP_reg[3] ;
  wire \SP_reg[3]_0 ;
  wire \SP_reg[3]_i_2_n_0 ;
  wire \SP_reg[3]_i_2_n_1 ;
  wire \SP_reg[3]_i_2_n_2 ;
  wire \SP_reg[3]_i_2_n_3 ;
  wire [7:0]\SP_reg[7] ;
  wire \SP_reg[7]_i_4_n_0 ;
  wire \SP_reg[7]_i_4_n_1 ;
  wire \SP_reg[7]_i_4_n_2 ;
  wire \SP_reg[7]_i_4_n_3 ;
  wire [2:0]Set_Addr_To;
  wire [3:0]Set_BusA_To;
  wire [1:0]Set_BusB_To;
  wire cpu_wait;
  wire [15:0]data1;
  wire [7:0]data7;
  wire [15:0]\di_reg_reg[7] ;
  wire [4:0]\dout[7]_i_3 ;
  wire \dout[7]_i_3_0 ;
  wire [0:0]\htiming_reg[1] ;
  wire [0:0]\htiming_reg[1]_0 ;
  wire [0:0]\htiming_reg[1]_1 ;
  wire [0:0]\htiming_reg[1]_2 ;
  wire [6:6]\i_alu/BitMask ;
  wire [4:4]\i_alu/DAA_Q ;
  wire [4:2]\i_alu/DAA_Q0 ;
  wire \i_alu/DAA_Q1 ;
  wire [3:2]\i_alu/DAA_Q__0 ;
  wire [3:0]\i_alu/DAA_Q__1 ;
  wire \mcycle_reg[0] ;
  wire \mcycle_reg[1]_rep ;
  wire \mcycle_reg[3] ;
  wire \mcycles[1]_i_8 ;
  wire \mcycles[1]_i_8_0 ;
  wire \mcycles[2]_i_10_n_0 ;
  wire \mcycles[2]_i_9_0 ;
  wire p_0_in;
  wire p_0_in0;
  wire p_10_in;
  wire p_3_in108_in;
  wire p_9_in;
  wire [3:0]\tstate_reg[2] ;
  wire [3:0]\tstate_reg[2]_0 ;
  wire [3:0]\tstate_reg[2]_1 ;
  wire [0:0]\NLW_ACC_reg[4]_i_12_O_UNCONNECTED ;
  wire [3:3]\NLW_PC_reg[12]_i_1_CO_UNCONNECTED ;
  wire [1:0]NLW_RegsH_reg_0_7_0_1_DOC_UNCONNECTED;
  wire [1:0]NLW_RegsH_reg_0_7_2_3_DOC_UNCONNECTED;
  wire [1:0]NLW_RegsH_reg_0_7_4_5_DOC_UNCONNECTED;
  wire [3:2]NLW_RegsH_reg_0_7_4_5_i_5_CO_UNCONNECTED;
  wire [3:3]NLW_RegsH_reg_0_7_4_5_i_5_O_UNCONNECTED;
  wire [1:0]NLW_RegsH_reg_0_7_6_7_DOC_UNCONNECTED;
  wire [1:0]NLW_RegsL_reg_0_7_0_1_DOC_UNCONNECTED;
  wire [1:0]NLW_RegsL_reg_0_7_2_3_DOC_UNCONNECTED;
  wire [1:0]NLW_RegsL_reg_0_7_4_5_DOC_UNCONNECTED;
  wire [1:0]NLW_RegsL_reg_0_7_6_7_DOC_UNCONNECTED;
  wire [3:3]\NLW_SP_reg[15]_i_6_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ACC[0]_i_10 
       (.I0(\ACC[3]_i_2_0 [2]),
        .I1(\ACC[3]_i_2_0 [4]),
        .O(\ACC[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF00E5E5FF00E0E0)) 
    \ACC[0]_i_11 
       (.I0(\ACC[3]_i_2_0 [4]),
        .I1(\ACC[7]_i_21_0 ),
        .I2(\ACC[3]_i_2_0 [3]),
        .I3(\F[7]_i_11 [1]),
        .I4(\ACC[3]_i_2_0 [2]),
        .I5(\F[7]_i_11 [7]),
        .O(\IR_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[0]_i_2 
       (.I0(\SP_reg[15]_0 [0]),
        .I1(ExchangeRp),
        .I2(\ACC[0]_i_4_n_0 ),
        .O(\BusB_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ACC[0]_i_4 
       (.I0(\ACC[0]_i_5_n_0 ),
        .I1(\ACC[7]_i_9_0 [3]),
        .I2(Q_t[0]),
        .I3(\SP_reg[3] ),
        .I4(\BusA_reg[7]_0 [0]),
        .O(\ACC[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA3AFA0ACA0A)) 
    \ACC[0]_i_5 
       (.I0(\ACC[0]_i_7_n_0 ),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\ACC[7]_i_9_0 [2]),
        .I3(\BusB_reg[4] ),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\F_reg[1]_2 ),
        .O(\ACC[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h63BB63999CCC9C44)) 
    \ACC[0]_i_6 
       (.I0(\ACC[7]_i_9_0 [2]),
        .I1(\SP_reg[15]_0 [0]),
        .I2(\ACC[7]_i_21_0 ),
        .I3(\ACC[7]_i_9_0 [0]),
        .I4(\ACC[7]_i_9_0 [1]),
        .I5(\F[7]_i_11 [0]),
        .O(Q_t[0]));
  LUT6 #(
    .INIT(64'h8488DFDD84888A88)) 
    \ACC[0]_i_7 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\SP_reg[15]_0 [0]),
        .I2(\ACC[3]_i_2_0 [3]),
        .I3(\ACC[0]_i_10_n_0 ),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\IR_reg[5]_2 ),
        .O(\ACC[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[0]_i_8 
       (.I0(\SP_reg[15]_0 [4]),
        .I1(\ACC[7]_i_9_0 [0]),
        .I2(\SP_reg[15]_0 [0]),
        .O(\BusB_reg[4] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[0]_i_9 
       (.I0(\i_alu/DAA_Q__1 [0]),
        .I1(\F[2]_i_31 ),
        .I2(\F[7]_i_11 [0]),
        .O(\F_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hFF7F0040AAEAAA2A)) 
    \ACC[1]_i_10 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\ACC[7]_i_9_0 [0]),
        .I2(\ACC[7]_i_21_0 ),
        .I3(\ACC[7]_i_9_0 [2]),
        .I4(\F[7]_i_11 [0]),
        .I5(\SP_reg[15]_0 [0]),
        .O(\ACC[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ACC[1]_i_11 
       (.I0(\ACC[3]_i_2_0 [2]),
        .I1(\ACC[3]_i_2_0 [4]),
        .O(\ACC[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[1]_i_12 
       (.I0(\F[7]_i_11 [2]),
        .I1(\ACC[3]_i_2_0 [2]),
        .I2(\F[7]_i_11 [0]),
        .O(\ACC[1]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \ACC[1]_i_13 
       (.I0(\F[7]_i_11 [1]),
        .I1(\F[7]_i_11 [2]),
        .I2(\F[7]_i_11 [3]),
        .I3(\ACC_reg[3]_i_13_0 ),
        .O(\i_alu/DAA_Q1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ACC[1]_i_2 
       (.I0(\SP_reg[15]_0 [1]),
        .I1(ExchangeRp),
        .I2(ALU_Q[0]),
        .I3(\SP_reg[3] ),
        .I4(\BusA_reg[7]_0 [1]),
        .O(\BusB_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[1]_i_4 
       (.I0(\ACC[1]_i_5_n_0 ),
        .I1(\ACC[7]_i_9_0 [3]),
        .I2(Q_t[1]),
        .O(ALU_Q[0]));
  LUT6 #(
    .INIT(64'hFA0AFA3AFA0ACA0A)) 
    \ACC[1]_i_5 
       (.I0(\ACC[1]_i_7_n_0 ),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\ACC[7]_i_9_0 [2]),
        .I3(\BusB_reg[5] ),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\ACC[1]_i_9_n_0 ),
        .O(\ACC[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4F74F48BF48B0B30)) 
    \ACC[1]_i_6 
       (.I0(\ACC[7]_i_9_0 [0]),
        .I1(\ACC[7]_i_9_0 [2]),
        .I2(\ACC[1]_i_10_n_0 ),
        .I3(\ACC[7]_i_9_0 [1]),
        .I4(\SP_reg[15]_0 [1]),
        .I5(\F[7]_i_11 [1]),
        .O(Q_t[1]));
  LUT6 #(
    .INIT(64'h8488DFDD84888A88)) 
    \ACC[1]_i_7 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\SP_reg[15]_0 [1]),
        .I2(\ACC[3]_i_2_0 [3]),
        .I3(\ACC[1]_i_11_n_0 ),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\ACC[1]_i_12_n_0 ),
        .O(\ACC[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[1]_i_8 
       (.I0(\SP_reg[15]_0 [5]),
        .I1(\ACC[7]_i_9_0 [0]),
        .I2(\SP_reg[15]_0 [1]),
        .O(\BusB_reg[5] ));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB888)) 
    \ACC[1]_i_9 
       (.I0(O),
        .I1(\F[2]_i_31 ),
        .I2(\BusA_reg[2] ),
        .I3(DAA_Q11_out),
        .I4(\F[7]_i_11 [1]),
        .I5(\i_alu/DAA_Q1 ),
        .O(\ACC[1]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF660)) 
    \ACC[2]_i_10 
       (.I0(\SP_reg[15]_0 [1]),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\F[7]_i_11 [1]),
        .I3(\ACC[1]_i_10_n_0 ),
        .O(\ACC[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[2]_i_11 
       (.I0(\F[7]_i_11 [3]),
        .I1(\ACC[3]_i_2_0 [2]),
        .I2(\F[7]_i_11 [1]),
        .O(\BusA_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[2]_i_2 
       (.I0(\SP_reg[15]_0 [2]),
        .I1(ExchangeRp),
        .I2(\ACC[2]_i_4_n_0 ),
        .O(\BusB_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ACC[2]_i_4 
       (.I0(\ACC[2]_i_5_n_0 ),
        .I1(\ACC[7]_i_9_0 [3]),
        .I2(Q_t[2]),
        .I3(\SP_reg[3] ),
        .I4(\BusA_reg[7]_0 [2]),
        .O(\ACC[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA3AFA0ACA0A)) 
    \ACC[2]_i_5 
       (.I0(\ACC[2]_i_7_n_0 ),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\ACC[7]_i_9_0 [2]),
        .I3(\ACC[2]_i_8_n_0 ),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\F_reg[1]_0 ),
        .O(\ACC[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4F74F48BF48B0B30)) 
    \ACC[2]_i_6 
       (.I0(\ACC[7]_i_9_0 [0]),
        .I1(\ACC[7]_i_9_0 [2]),
        .I2(\ACC[2]_i_10_n_0 ),
        .I3(\ACC[7]_i_9_0 [1]),
        .I4(\SP_reg[15]_0 [2]),
        .I5(\F[7]_i_11 [2]),
        .O(Q_t[2]));
  LUT5 #(
    .INIT(32'h48FD48A8)) 
    \ACC[2]_i_7 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\SP_reg[15]_0 [2]),
        .I2(\IR_reg[3]_0 ),
        .I3(\ACC[7]_i_9_0 [0]),
        .I4(\BusA_reg[3] ),
        .O(\ACC[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[2]_i_8 
       (.I0(\SP_reg[15]_0 [6]),
        .I1(\ACC[7]_i_9_0 [0]),
        .I2(\SP_reg[15]_0 [2]),
        .O(\ACC[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ACC[2]_i_9 
       (.I0(\i_alu/DAA_Q__1 [2]),
        .I1(\F[2]_i_31 ),
        .I2(\i_alu/DAA_Q0 [2]),
        .I3(DAA_Q11_out),
        .I4(\i_alu/DAA_Q__0 [2]),
        .O(\F_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF6727260F6E4E460)) 
    \ACC[3]_i_10 
       (.I0(\SP_reg[15]_0 [2]),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\F[7]_i_11 [2]),
        .I3(\ACC[1]_i_10_n_0 ),
        .I4(\F[7]_i_11 [1]),
        .I5(\SP_reg[15]_0 [1]),
        .O(\ACC[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ACC[3]_i_11 
       (.I0(\ACC[3]_i_2_0 [2]),
        .I1(\ACC[3]_i_2_0 [3]),
        .O(\IR_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[3]_i_12 
       (.I0(\F[7]_i_11 [4]),
        .I1(\ACC[3]_i_2_0 [2]),
        .I2(\F[7]_i_11 [2]),
        .O(\BusA_reg[4] ));
  LUT4 #(
    .INIT(16'h01AA)) 
    \ACC[3]_i_14 
       (.I0(\ACC_reg[3]_i_13_0 ),
        .I1(\F[7]_i_11 [2]),
        .I2(\F[7]_i_11 [1]),
        .I3(\F[7]_i_11 [3]),
        .O(\ACC[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h11EA)) 
    \ACC[3]_i_15 
       (.I0(\ACC_reg[3]_i_13_0 ),
        .I1(\F[7]_i_11 [3]),
        .I2(\F[7]_i_11 [2]),
        .I3(\F[7]_i_11 [1]),
        .O(\ACC[3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ACC[3]_i_2 
       (.I0(\SP_reg[15]_0 [3]),
        .I1(ExchangeRp),
        .I2(ALU_Q[1]),
        .I3(\SP_reg[3] ),
        .I4(\BusA_reg[7]_0 [3]),
        .O(\BusB_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[3]_i_4 
       (.I0(\ACC[3]_i_5_n_0 ),
        .I1(\ACC[7]_i_9_0 [3]),
        .I2(Q_t[3]),
        .O(ALU_Q[1]));
  LUT6 #(
    .INIT(64'hFA0AFA3AFA0ACA0A)) 
    \ACC[3]_i_5 
       (.I0(\ACC[3]_i_7_n_0 ),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\ACC[7]_i_9_0 [2]),
        .I3(\BusB_reg[7] ),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(p_9_in),
        .O(\ACC[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4F74F48BF48B0B30)) 
    \ACC[3]_i_6 
       (.I0(\ACC[7]_i_9_0 [0]),
        .I1(\ACC[7]_i_9_0 [2]),
        .I2(\ACC[3]_i_10_n_0 ),
        .I3(\ACC[7]_i_9_0 [1]),
        .I4(\SP_reg[15]_0 [3]),
        .I5(\F[7]_i_11 [3]),
        .O(Q_t[3]));
  LUT6 #(
    .INIT(64'h8488DFDD84888A88)) 
    \ACC[3]_i_7 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\SP_reg[15]_0 [3]),
        .I2(\ACC[3]_i_2_0 [4]),
        .I3(\IR_reg[3] ),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\BusA_reg[4] ),
        .O(\ACC[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[3]_i_8 
       (.I0(\SP_reg[15]_0 [7]),
        .I1(\ACC[7]_i_9_0 [0]),
        .I2(\SP_reg[15]_0 [3]),
        .O(\BusB_reg[7] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ACC[3]_i_9 
       (.I0(\i_alu/DAA_Q__1 [3]),
        .I1(\F[2]_i_31 ),
        .I2(\i_alu/DAA_Q0 [3]),
        .I3(DAA_Q11_out),
        .I4(\i_alu/DAA_Q__0 [3]),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ACC[4]_i_10 
       (.I0(\ACC[3]_i_2_0 [4]),
        .I1(\ACC[3]_i_2_0 [2]),
        .O(\ACC[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[4]_i_11 
       (.I0(\F[7]_i_11 [5]),
        .I1(\ACC[3]_i_2_0 [2]),
        .I2(\F[7]_i_11 [3]),
        .O(\ACC[4]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ACC[4]_i_14 
       (.I0(\ACC_reg[3]_i_13_0 ),
        .I1(\F[7]_i_11 [3]),
        .O(\ACC[4]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFF15)) 
    \ACC[4]_i_15 
       (.I0(\ACC_reg[3]_i_13_0 ),
        .I1(\F[7]_i_11 [3]),
        .I2(\F[7]_i_11 [2]),
        .I3(\F[7]_i_11 [1]),
        .O(\ACC[4]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \ACC[4]_i_16 
       (.I0(\F[7]_i_11 [3]),
        .I1(\ACC_reg[3]_i_13_0 ),
        .I2(\F[7]_i_11 [4]),
        .O(\ACC[4]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h30CB)) 
    \ACC[4]_i_17 
       (.I0(\F[7]_i_11 [1]),
        .I1(\F[7]_i_11 [3]),
        .I2(\ACC_reg[3]_i_13_0 ),
        .I3(\F[7]_i_11 [2]),
        .O(\ACC[4]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hAB50)) 
    \ACC[4]_i_18 
       (.I0(\F[7]_i_11 [1]),
        .I1(\F[7]_i_11 [3]),
        .I2(\ACC_reg[3]_i_13_0 ),
        .I3(\F[7]_i_11 [2]),
        .O(\ACC[4]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h11EA)) 
    \ACC[4]_i_19 
       (.I0(\ACC_reg[3]_i_13_0 ),
        .I1(\F[7]_i_11 [3]),
        .I2(\F[7]_i_11 [2]),
        .I3(\F[7]_i_11 [1]),
        .O(\ACC[4]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[4]_i_2 
       (.I0(\SP_reg[15]_0 [4]),
        .I1(ExchangeRp),
        .I2(\ACC[4]_i_4_n_0 ),
        .O(\BusB_reg[4]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ACC[4]_i_20 
       (.I0(\ACC_reg[3]_i_13_0 ),
        .I1(\F[7]_i_11 [3]),
        .O(\ACC[4]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFF15)) 
    \ACC[4]_i_21 
       (.I0(\ACC_reg[3]_i_13_0 ),
        .I1(\F[7]_i_11 [3]),
        .I2(\F[7]_i_11 [2]),
        .I3(\F[7]_i_11 [1]),
        .O(\ACC[4]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \ACC[4]_i_22 
       (.I0(\F[7]_i_11 [3]),
        .I1(\ACC_reg[3]_i_13_0 ),
        .I2(\F[7]_i_11 [4]),
        .O(\ACC[4]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h30CB)) 
    \ACC[4]_i_23 
       (.I0(\F[7]_i_11 [1]),
        .I1(\F[7]_i_11 [3]),
        .I2(\ACC_reg[3]_i_13_0 ),
        .I3(\F[7]_i_11 [2]),
        .O(\ACC[4]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hAB50)) 
    \ACC[4]_i_24 
       (.I0(\F[7]_i_11 [1]),
        .I1(\F[7]_i_11 [3]),
        .I2(\ACC_reg[3]_i_13_0 ),
        .I3(\F[7]_i_11 [2]),
        .O(\ACC[4]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h11EA)) 
    \ACC[4]_i_25 
       (.I0(\ACC_reg[3]_i_13_0 ),
        .I1(\F[7]_i_11 [3]),
        .I2(\F[7]_i_11 [2]),
        .I3(\F[7]_i_11 [1]),
        .O(\ACC[4]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ACC[4]_i_4 
       (.I0(\ACC[4]_i_5_n_0 ),
        .I1(\ACC[7]_i_9_0 [3]),
        .I2(Q_t[4]),
        .I3(\SP_reg[3] ),
        .I4(\BusA_reg[7]_0 [4]),
        .O(\ACC[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA3AFA0ACA0A)) 
    \ACC[4]_i_5 
       (.I0(\ACC[4]_i_7_n_0 ),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\ACC[7]_i_9_0 [2]),
        .I3(\F[7]_i_11 [4]),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\F_reg[1]_1 ),
        .O(\ACC[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4F78F44BF0834BB0)) 
    \ACC[4]_i_6 
       (.I0(\ACC[7]_i_9_0 [0]),
        .I1(\ACC[7]_i_9_0 [2]),
        .I2(\SP_reg[15]_0 [4]),
        .I3(\ACC[7]_i_9_0 [1]),
        .I4(p_0_in),
        .I5(\F[7]_i_11 [4]),
        .O(Q_t[4]));
  LUT6 #(
    .INIT(64'h8488DFDD84888A88)) 
    \ACC[4]_i_7 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\SP_reg[15]_0 [4]),
        .I2(\ACC[3]_i_2_0 [3]),
        .I3(\ACC[4]_i_10_n_0 ),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\ACC[4]_i_11_n_0 ),
        .O(\ACC[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ACC[4]_i_8 
       (.I0(\F[7]_i_12 [0]),
        .I1(\F[2]_i_31 ),
        .I2(\i_alu/DAA_Q0 [4]),
        .I3(DAA_Q11_out),
        .I4(\i_alu/DAA_Q ),
        .O(\F_reg[1]_1 ));
  LUT4 #(
    .INIT(16'hF660)) 
    \ACC[4]_i_9 
       (.I0(\SP_reg[15]_0 [3]),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\F[7]_i_11 [3]),
        .I3(\ACC[3]_i_10_n_0 ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[5]_i_10 
       (.I0(\F[7]_i_11 [6]),
        .I1(\ACC[3]_i_2_0 [2]),
        .I2(\F[7]_i_11 [4]),
        .O(\BusA_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[5]_i_2 
       (.I0(\SP_reg[15]_0 [5]),
        .I1(ExchangeRp),
        .I2(\ACC[5]_i_4_n_0 ),
        .O(\BusB_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ACC[5]_i_4 
       (.I0(\ACC[5]_i_5_n_0 ),
        .I1(\ACC[7]_i_9_0 [3]),
        .I2(Q_t[5]),
        .I3(\SP_reg[3] ),
        .I4(\BusA_reg[7]_0 [5]),
        .O(\ACC[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA3AFA0ACA0A)) 
    \ACC[5]_i_5 
       (.I0(\ACC[5]_i_7_n_0 ),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\ACC[7]_i_9_0 [2]),
        .I3(\F[7]_i_11 [5]),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(p_10_in),
        .O(\ACC[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4F74F48BF48B0B30)) 
    \ACC[5]_i_6 
       (.I0(\ACC[7]_i_9_0 [0]),
        .I1(\ACC[7]_i_9_0 [2]),
        .I2(\ACC[5]_i_9_n_0 ),
        .I3(\ACC[7]_i_9_0 [1]),
        .I4(\SP_reg[15]_0 [5]),
        .I5(\F[7]_i_11 [5]),
        .O(Q_t[5]));
  LUT6 #(
    .INIT(64'h8884DDDF8884888A)) 
    \ACC[5]_i_7 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\SP_reg[15]_0 [5]),
        .I2(\ACC[3]_i_2_0 [3]),
        .I3(\ACC[7]_i_20_n_0 ),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\BusA_reg[6] ),
        .O(\ACC[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    \ACC[5]_i_8 
       (.I0(\F[7]_i_12 [1]),
        .I1(DAA_Q13_out),
        .I2(\F[2]_i_31 ),
        .I3(IncDecZ_i_22[0]),
        .I4(DAA_Q11_out),
        .I5(\F[2]_i_31_0 [0]),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'h8FEF0E08FEF880E0)) 
    \ACC[5]_i_9 
       (.I0(\ACC[3]_i_10_n_0 ),
        .I1(\F[7]_i_11 [3]),
        .I2(\ACC[7]_i_9_0 [1]),
        .I3(\SP_reg[15]_0 [3]),
        .I4(\F[7]_i_11 [4]),
        .I5(\SP_reg[15]_0 [4]),
        .O(\ACC[5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ACC[6]_i_10 
       (.I0(\ACC[3]_i_2_0 [3]),
        .I1(\ACC[3]_i_2_0 [4]),
        .I2(\ACC[3]_i_2_0 [2]),
        .O(\i_alu/BitMask ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[6]_i_11 
       (.I0(\F[7]_i_11 [7]),
        .I1(\ACC[3]_i_2_0 [2]),
        .I2(\F[7]_i_11 [5]),
        .O(\ACC[6]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ACC[6]_i_12 
       (.I0(DAA_Q13_out),
        .I1(\F[7]_i_12 [1]),
        .O(\BusA_reg[7] ));
  LUT5 #(
    .INIT(32'hFFFFFFA8)) 
    \ACC[6]_i_14 
       (.I0(\F[2]_i_31_0 [2]),
        .I1(\F[2]_i_31_0 [1]),
        .I2(\F[2]_i_31_0 [0]),
        .I3(\F[2]_i_31_0 [3]),
        .I4(\ACC[7]_i_21_0 ),
        .O(DAA_Q11_out));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[6]_i_2 
       (.I0(\SP_reg[15]_0 [6]),
        .I1(ExchangeRp),
        .I2(\ACC[6]_i_4_n_0 ),
        .O(\BusB_reg[6] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ACC[6]_i_4 
       (.I0(\ACC[6]_i_5_n_0 ),
        .I1(\ACC[7]_i_9_0 [3]),
        .I2(Q_t[6]),
        .I3(\SP_reg[3] ),
        .I4(\BusA_reg[7]_0 [6]),
        .O(\ACC[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA3AFA0ACA0A)) 
    \ACC[6]_i_5 
       (.I0(\ACC[6]_i_7_n_0 ),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\ACC[7]_i_9_0 [2]),
        .I3(\F[7]_i_11 [6]),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\ACC[6]_i_8_n_0 ),
        .O(\ACC[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4F74F48BF48B0B30)) 
    \ACC[6]_i_6 
       (.I0(\ACC[7]_i_9_0 [0]),
        .I1(\ACC[7]_i_9_0 [2]),
        .I2(\ACC[6]_i_9_n_0 ),
        .I3(\ACC[7]_i_9_0 [1]),
        .I4(\SP_reg[15]_0 [6]),
        .I5(\F[7]_i_11 [6]),
        .O(Q_t[6]));
  LUT5 #(
    .INIT(32'h48FD48A8)) 
    \ACC[6]_i_7 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\SP_reg[15]_0 [6]),
        .I2(\i_alu/BitMask ),
        .I3(\ACC[7]_i_9_0 [0]),
        .I4(\ACC[6]_i_11_n_0 ),
        .O(\ACC[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    \ACC[6]_i_8 
       (.I0(\BusA_reg[7] ),
        .I1(\F[7]_i_12 [2]),
        .I2(\F[2]_i_31 ),
        .I3(IncDecZ_i_22[1]),
        .I4(DAA_Q11_out),
        .I5(\F[2]_i_31_0 [1]),
        .O(\ACC[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF6F672E472E46060)) 
    \ACC[6]_i_9 
       (.I0(\SP_reg[15]_0 [5]),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\F[7]_i_11 [5]),
        .I3(\SP_reg[15]_0 [4]),
        .I4(\F[7]_i_11 [4]),
        .I5(p_0_in),
        .O(\ACC[6]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \ACC[7]_i_10 
       (.I0(\ACC[3]_i_2_2 ),
        .I1(\ACC[3]_i_2_0 [6]),
        .I2(\ACC[7]_i_14_n_0 ),
        .I3(\ACC[3]_i_2_0 [5]),
        .I4(\ACC[3]_i_2_1 ),
        .O(ExchangeRp));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ACC[7]_i_11 
       (.I0(\ACC[7]_i_15_n_0 ),
        .I1(\ACC[7]_i_9_0 [3]),
        .I2(Q_t[7]),
        .I3(\SP_reg[3] ),
        .I4(\BusA_reg[7]_0 [7]),
        .O(\ACC[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \ACC[7]_i_13 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\ACC[7]_i_9_0 [3]),
        .I2(\ACC[7]_i_9_0 [2]),
        .I3(\ACC[7]_i_9_0 [0]),
        .O(\ACC[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBFBF00BFBFBFBFBF)) 
    \ACC[7]_i_14 
       (.I0(RegsH_reg_0_7_0_1_i_41_0),
        .I1(\ACC[3]_i_2_0 [0]),
        .I2(\ACC[3]_i_2_0 [1]),
        .I3(\ACC[3]_i_2_0 [3]),
        .I4(\ACC[3]_i_2_0 [2]),
        .I5(\ACC[3]_i_2_0 [4]),
        .O(\ACC[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA3AFA0ACA0A)) 
    \ACC[7]_i_15 
       (.I0(\ACC[7]_i_17_n_0 ),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\ACC[7]_i_9_0 [2]),
        .I3(\F[7]_i_11 [7]),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\F_reg[1] ),
        .O(\ACC[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h4F78F083F44B4BB0)) 
    \ACC[7]_i_16 
       (.I0(\ACC[7]_i_9_0 [0]),
        .I1(\ACC[7]_i_9_0 [2]),
        .I2(\F[7]_i_11 [7]),
        .I3(\ACC[7]_i_9_0 [1]),
        .I4(\SP_reg[15]_0 [7]),
        .I5(Carry_In),
        .O(Q_t[7]));
  LUT6 #(
    .INIT(64'h8488DFDD84888A88)) 
    \ACC[7]_i_17 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\SP_reg[15]_0 [7]),
        .I2(\ACC[7]_i_20_n_0 ),
        .I3(\ACC[3]_i_2_0 [3]),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\IR_reg[4]_0 ),
        .O(\ACC[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8F70FFFF8F700000)) 
    \ACC[7]_i_18 
       (.I0(\F[7]_i_12 [1]),
        .I1(\F[7]_i_12 [2]),
        .I2(DAA_Q13_out),
        .I3(\F[7]_i_12 [3]),
        .I4(\F[2]_i_31 ),
        .I5(\F_reg[0] ),
        .O(\F_reg[1] ));
  LUT6 #(
    .INIT(64'hF6727260F6E4E460)) 
    \ACC[7]_i_19 
       (.I0(\SP_reg[15]_0 [6]),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\F[7]_i_11 [6]),
        .I3(\ACC[5]_i_9_n_0 ),
        .I4(\F[7]_i_11 [5]),
        .I5(\SP_reg[15]_0 [5]),
        .O(Carry_In));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ACC[7]_i_20 
       (.I0(\ACC[3]_i_2_0 [2]),
        .I1(\ACC[3]_i_2_0 [4]),
        .O(\ACC[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h4F40FFFF4F400000)) 
    \ACC[7]_i_21 
       (.I0(\ACC[3]_i_2_0 [3]),
        .I1(\F[7]_i_11 [7]),
        .I2(\ACC[3]_i_2_0 [2]),
        .I3(\F[7]_i_11 [6]),
        .I4(\ACC[3]_i_2_0 [4]),
        .I5(\ACC[7]_i_25_n_0 ),
        .O(\IR_reg[4]_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \ACC[7]_i_23 
       (.I0(\ACC[7]_i_31_n_0 ),
        .I1(\F[7]_i_11 [7]),
        .I2(\ACC[7]_i_21_0 ),
        .O(DAA_Q13_out));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA888C)) 
    \ACC[7]_i_24 
       (.I0(IncDecZ_i_22[2]),
        .I1(\F[2]_i_31_0 [2]),
        .I2(\F[2]_i_31_0 [1]),
        .I3(\F[2]_i_31_0 [0]),
        .I4(\F[2]_i_31_0 [3]),
        .I5(\ACC[7]_i_21_0 ),
        .O(\F_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ACC[7]_i_25 
       (.I0(\ACC[7]_i_21_0 ),
        .I1(\ACC[3]_i_2_0 [3]),
        .I2(\F[7]_i_11 [0]),
        .I3(\ACC[3]_i_2_0 [2]),
        .I4(\F[7]_i_11 [6]),
        .O(\ACC[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAAA)) 
    \ACC[7]_i_31 
       (.I0(\F[7]_i_11 [5]),
        .I1(\F[7]_i_11 [3]),
        .I2(\F[7]_i_11 [1]),
        .I3(\F[7]_i_11 [2]),
        .I4(\F[7]_i_11 [4]),
        .I5(\F[7]_i_11 [6]),
        .O(\ACC[7]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[7]_i_6 
       (.I0(\SP_reg[15]_0 [7]),
        .I1(ExchangeRp),
        .I2(\ACC[7]_i_11_n_0 ),
        .O(\BusB_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hF4040000)) 
    \ACC[7]_i_9 
       (.I0(\dout[7]_i_3_0 ),
        .I1(RegsH_reg_0_7_0_1_i_8_0[0]),
        .I2(\SP_reg[3] ),
        .I3(\ACC[7]_i_13_n_0 ),
        .I4(\dout[7]_i_3 [4]),
        .O(Auto_Wait_t1_reg));
  CARRY4 \ACC_reg[3]_i_13 
       (.CI(1'b0),
        .CO({\BusA_reg[3]_0 ,\ACC_reg[3]_i_13_n_1 ,\ACC_reg[3]_i_13_n_2 ,\ACC_reg[3]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\F[7]_i_11 [3],1'b0,\F[7]_i_11 [1],1'b0}),
        .O({\i_alu/DAA_Q__1 [3:2],O,\i_alu/DAA_Q__1 [0]}),
        .S({\ACC[3]_i_14_n_0 ,\F[7]_i_11 [2],\ACC[3]_i_15_n_0 ,\F[7]_i_11 [0]}));
  CARRY4 \ACC_reg[4]_i_12 
       (.CI(1'b0),
        .CO({\BusA_reg[2]_0 ,\ACC_reg[4]_i_12_n_1 ,\ACC_reg[4]_i_12_n_2 ,\ACC_reg[4]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ACC[4]_i_14_n_0 ,\F[7]_i_11 [2],\ACC[4]_i_15_n_0 ,1'b0}),
        .O({\i_alu/DAA_Q0 ,\NLW_ACC_reg[4]_i_12_O_UNCONNECTED [0]}),
        .S({\ACC[4]_i_16_n_0 ,\ACC[4]_i_17_n_0 ,\ACC[4]_i_18_n_0 ,\ACC[4]_i_19_n_0 }));
  CARRY4 \ACC_reg[4]_i_13 
       (.CI(1'b0),
        .CO({CO,\ACC_reg[4]_i_13_n_1 ,\ACC_reg[4]_i_13_n_2 ,\ACC_reg[4]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ACC[4]_i_20_n_0 ,\F[7]_i_11 [2],\ACC[4]_i_21_n_0 ,1'b0}),
        .O({\i_alu/DAA_Q ,\i_alu/DAA_Q__0 ,\BusA_reg[2] }),
        .S({\ACC[4]_i_22_n_0 ,\ACC[4]_i_23_n_0 ,\ACC[4]_i_24_n_0 ,\ACC[4]_i_25_n_0 }));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[0]_i_1 
       (.I0(\A[0]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[0]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A[0]_i_4_n_0 ),
        .I5(\A_reg[0]_1 ),
        .O(\di_reg_reg[7] [0]));
  LUT6 #(
    .INIT(64'hD0DDD0D0D000D0D0)) 
    \A[0]_i_2 
       (.I0(\A_reg[0] ),
        .I1(\A_reg[0]_0 ),
        .I2(\A_reg[15] [0]),
        .I3(Jump),
        .I4(JumpXY),
        .I5(data1[0]),
        .O(\A[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \A[0]_i_3 
       (.I0(\A[0]_i_6_n_0 ),
        .I1(\PC_reg[3] ),
        .I2(Set_Addr_To[1]),
        .O(\A[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \A[0]_i_4 
       (.I0(\A_reg[15] [0]),
        .I1(\A_reg[3] ),
        .I2(\PC_reg[3] ),
        .I3(\A_reg[3]_0 ),
        .I4(data1[0]),
        .I5(\A_reg[6] ),
        .O(\A[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE4E4FF00)) 
    \A[0]_i_6 
       (.I0(Set_Addr_To[0]),
        .I1(\BusA_reg[7]_0 [0]),
        .I2(\BusA_reg[7]_2 [0]),
        .I3(data1[0]),
        .I4(Set_Addr_To[2]),
        .I5(\A_reg[6] ),
        .O(\A[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[10]_i_1 
       (.I0(\A[10]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[10]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A_reg[10] ),
        .I5(\A[10]_i_5_n_0 ),
        .O(\di_reg_reg[7] [10]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \A[10]_i_2 
       (.I0(data1[10]),
        .I1(JumpXY),
        .I2(Jump),
        .I3(\BusA_reg[7]_0 [2]),
        .I4(\A_reg[15]_3 ),
        .I5(\A_reg[15] [10]),
        .O(\A[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[10]_i_3 
       (.I0(data7[2]),
        .I1(\A_reg[6] ),
        .I2(\A[10]_i_6_n_0 ),
        .O(\A[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A00CF008A00C000)) 
    \A[10]_i_5 
       (.I0(data7[2]),
        .I1(data1[10]),
        .I2(\A_reg[3]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [10]),
        .O(\A[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[10]_i_6 
       (.I0(\BusA_reg[7]_2 [10]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_1 [2]),
        .I3(Set_Addr_To[2]),
        .I4(data1[10]),
        .O(\A[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[11]_i_1 
       (.I0(\A[11]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[11]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A_reg[11] ),
        .I5(\A[11]_i_5_n_0 ),
        .O(\di_reg_reg[7] [11]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \A[11]_i_2 
       (.I0(data1[11]),
        .I1(JumpXY),
        .I2(Jump),
        .I3(\BusA_reg[7]_0 [3]),
        .I4(\A_reg[15]_3 ),
        .I5(\A_reg[15] [11]),
        .O(\A[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[11]_i_3 
       (.I0(data7[3]),
        .I1(\A_reg[6] ),
        .I2(\A[11]_i_6_n_0 ),
        .O(\A[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A00CF008A00C000)) 
    \A[11]_i_5 
       (.I0(data7[3]),
        .I1(data1[11]),
        .I2(\A_reg[3]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [11]),
        .O(\A[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[11]_i_6 
       (.I0(\BusA_reg[7]_2 [11]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_1 [3]),
        .I3(Set_Addr_To[2]),
        .I4(data1[11]),
        .O(\A[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[12]_i_1 
       (.I0(\A[12]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[12]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A_reg[12] ),
        .I5(\A[12]_i_5_n_0 ),
        .O(\di_reg_reg[7] [12]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \A[12]_i_2 
       (.I0(data1[12]),
        .I1(JumpXY),
        .I2(Jump),
        .I3(\BusA_reg[7]_0 [4]),
        .I4(\A_reg[15]_3 ),
        .I5(\A_reg[15] [12]),
        .O(\A[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[12]_i_3 
       (.I0(data7[4]),
        .I1(\A_reg[6] ),
        .I2(\A[12]_i_6_n_0 ),
        .O(\A[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A00CF008A00C000)) 
    \A[12]_i_5 
       (.I0(data7[4]),
        .I1(data1[12]),
        .I2(\A_reg[3]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [12]),
        .O(\A[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[12]_i_6 
       (.I0(\BusA_reg[7]_2 [12]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_1 [4]),
        .I3(Set_Addr_To[2]),
        .I4(data1[12]),
        .O(\A[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[13]_i_1 
       (.I0(\A[13]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[13]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A_reg[13] ),
        .I5(\A[13]_i_5_n_0 ),
        .O(\di_reg_reg[7] [13]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \A[13]_i_2 
       (.I0(data1[13]),
        .I1(JumpXY),
        .I2(Jump),
        .I3(\BusA_reg[7]_0 [5]),
        .I4(\A_reg[15]_3 ),
        .I5(\A_reg[15] [13]),
        .O(\A[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[13]_i_3 
       (.I0(data7[5]),
        .I1(\A_reg[6] ),
        .I2(\A[13]_i_6_n_0 ),
        .O(\A[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A00CF008A00C000)) 
    \A[13]_i_5 
       (.I0(data7[5]),
        .I1(data1[13]),
        .I2(\A_reg[3]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [13]),
        .O(\A[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[13]_i_6 
       (.I0(\BusA_reg[7]_2 [13]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_1 [5]),
        .I3(Set_Addr_To[2]),
        .I4(data1[13]),
        .O(\A[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[14]_i_1 
       (.I0(\A[14]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[14]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A[14]_i_4_n_0 ),
        .I5(\A_reg[14] ),
        .O(\di_reg_reg[7] [14]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \A[14]_i_2 
       (.I0(data1[14]),
        .I1(JumpXY),
        .I2(Jump),
        .I3(\BusA_reg[7]_0 [6]),
        .I4(\A_reg[15]_3 ),
        .I5(\A_reg[15] [14]),
        .O(\A[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \A[14]_i_3 
       (.I0(\A[14]_i_6_n_0 ),
        .I1(data7[6]),
        .I2(Set_Addr_To[1]),
        .O(\A[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \A[14]_i_4 
       (.I0(\A_reg[15] [14]),
        .I1(\A_reg[3] ),
        .I2(data7[6]),
        .I3(\A_reg[3]_0 ),
        .I4(data1[14]),
        .I5(\A_reg[6] ),
        .O(\A[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE2E2FF00)) 
    \A[14]_i_6 
       (.I0(\BusA_reg[7]_1 [6]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_2 [14]),
        .I3(data1[14]),
        .I4(Set_Addr_To[2]),
        .I5(\A_reg[6] ),
        .O(\A[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE2E2FF00)) 
    \A[15]_i_13 
       (.I0(\BusA_reg[7]_1 [7]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_2 [15]),
        .I3(data1[15]),
        .I4(Set_Addr_To[2]),
        .I5(\A_reg[6] ),
        .O(\A[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[15]_i_2 
       (.I0(\A[15]_i_3_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[15]_i_5_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A[15]_i_7_n_0 ),
        .I5(\A_reg[15]_2 ),
        .O(\di_reg_reg[7] [15]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \A[15]_i_3 
       (.I0(data1[15]),
        .I1(JumpXY),
        .I2(Jump),
        .I3(\BusA_reg[7]_0 [7]),
        .I4(\A_reg[15]_3 ),
        .I5(\A_reg[15] [15]),
        .O(\A[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \A[15]_i_5 
       (.I0(\A[15]_i_13_n_0 ),
        .I1(data7[7]),
        .I2(Set_Addr_To[1]),
        .O(\A[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \A[15]_i_7 
       (.I0(\A_reg[15] [15]),
        .I1(\A_reg[3] ),
        .I2(data7[7]),
        .I3(\A_reg[3]_0 ),
        .I4(data1[15]),
        .I5(\A_reg[6] ),
        .O(\A[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \A[1]_i_1 
       (.I0(\A[1]_i_2_n_0 ),
        .I1(\A_reg[1]_0 ),
        .I2(\A_reg[6] ),
        .I3(\A[1]_i_4_n_0 ),
        .I4(\A_reg[15]_1 ),
        .I5(\A[1]_i_5_n_0 ),
        .O(\di_reg_reg[7] [1]));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \A[1]_i_2 
       (.I0(\A_reg[15]_0 ),
        .I1(\A_reg[15]_1 ),
        .I2(\A_reg[1]_1 ),
        .I3(\A_reg[6] ),
        .I4(\A[1]_i_6_n_0 ),
        .O(\A[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \A[1]_i_4 
       (.I0(data1[1]),
        .I1(\RegBusA_r_reg[1] ),
        .I2(\A_reg[1] ),
        .I3(\A_reg[1]_1 ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [1]),
        .O(\A[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00004404BB0BFF0F)) 
    \A[1]_i_5 
       (.I0(Jump),
        .I1(JumpXY),
        .I2(\A_reg[0] ),
        .I3(\A_reg[0]_0 ),
        .I4(data1[1]),
        .I5(\A_reg[15] [1]),
        .O(\A[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[1]_i_6 
       (.I0(\BusA_reg[7]_2 [1]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_0 [1]),
        .I3(Set_Addr_To[2]),
        .I4(data1[1]),
        .O(\A[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8888888A88)) 
    \A[2]_i_1 
       (.I0(\A[2]_i_2_n_0 ),
        .I1(\A[2]_i_3_n_0 ),
        .I2(\A_reg[15]_1 ),
        .I3(\A_reg[2] ),
        .I4(\A_reg[6] ),
        .I5(\A[2]_i_5_n_0 ),
        .O(\di_reg_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFBBFB44F400F0)) 
    \A[2]_i_2 
       (.I0(Jump),
        .I1(JumpXY),
        .I2(\A_reg[0] ),
        .I3(\A_reg[0]_0 ),
        .I4(data1[2]),
        .I5(\A_reg[15] [2]),
        .O(\A[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \A[2]_i_3 
       (.I0(\A_reg[15]_0 ),
        .I1(\A_reg[15]_1 ),
        .I2(\A_reg[2]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A[2]_i_6_n_0 ),
        .O(\A[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \A[2]_i_5 
       (.I0(data1[2]),
        .I1(\RegBusA_r_reg[1] ),
        .I2(\A_reg[1] ),
        .I3(\A_reg[2]_0 ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [2]),
        .O(\A[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[2]_i_6 
       (.I0(\BusA_reg[7]_2 [2]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_0 [2]),
        .I3(Set_Addr_To[2]),
        .I4(data1[2]),
        .O(\A[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[3]_i_1 
       (.I0(\A[3]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[3]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A_reg[3]_1 ),
        .I5(\A[3]_i_5_n_0 ),
        .O(\di_reg_reg[7] [3]));
  LUT6 #(
    .INIT(64'hD0DDD0D0D000D0D0)) 
    \A[3]_i_2 
       (.I0(\A_reg[0] ),
        .I1(\A_reg[0]_0 ),
        .I2(\A_reg[15] [3]),
        .I3(Jump),
        .I4(JumpXY),
        .I5(data1[3]),
        .O(\A[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[3]_i_3 
       (.I0(\PC_reg[3]_0 ),
        .I1(\A_reg[6] ),
        .I2(\A[3]_i_6_n_0 ),
        .O(\A[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A00CF008A00C000)) 
    \A[3]_i_5 
       (.I0(\PC_reg[3]_0 ),
        .I1(data1[3]),
        .I2(\A_reg[3]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [3]),
        .O(\A[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[3]_i_6 
       (.I0(\BusA_reg[7]_2 [3]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_0 [3]),
        .I3(Set_Addr_To[2]),
        .I4(data1[3]),
        .O(\A[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[4]_i_1 
       (.I0(\A[4]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[4]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A_reg[4] ),
        .I5(\A[4]_i_5_n_0 ),
        .O(\di_reg_reg[7] [4]));
  LUT6 #(
    .INIT(64'hD0DDD0D0D000D0D0)) 
    \A[4]_i_2 
       (.I0(\A_reg[0] ),
        .I1(\A_reg[0]_0 ),
        .I2(\A_reg[15] [4]),
        .I3(Jump),
        .I4(JumpXY),
        .I5(data1[4]),
        .O(\A[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[4]_i_3 
       (.I0(\PC_reg[7] ),
        .I1(\A_reg[6] ),
        .I2(\A[4]_i_6_n_0 ),
        .O(\A[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A00CF008A00C000)) 
    \A[4]_i_5 
       (.I0(\PC_reg[7] ),
        .I1(data1[4]),
        .I2(\A_reg[3]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [4]),
        .O(\A[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[4]_i_6 
       (.I0(\BusA_reg[7]_2 [4]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_0 [4]),
        .I3(Set_Addr_To[2]),
        .I4(data1[4]),
        .O(\A[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8888888A88)) 
    \A[5]_i_1 
       (.I0(\A[5]_i_2_n_0 ),
        .I1(\A[5]_i_3_n_0 ),
        .I2(\A_reg[15]_1 ),
        .I3(\A_reg[5] ),
        .I4(\A_reg[6] ),
        .I5(\A[5]_i_5_n_0 ),
        .O(\di_reg_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFBBFB44F400F0)) 
    \A[5]_i_2 
       (.I0(Jump),
        .I1(JumpXY),
        .I2(\A_reg[0] ),
        .I3(\A_reg[0]_0 ),
        .I4(data1[5]),
        .I5(\A_reg[15] [5]),
        .O(\A[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \A[5]_i_3 
       (.I0(\A_reg[15]_0 ),
        .I1(\A_reg[15]_1 ),
        .I2(\A_reg[5]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A[5]_i_6_n_0 ),
        .O(\A[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \A[5]_i_5 
       (.I0(data1[5]),
        .I1(\RegBusA_r_reg[1] ),
        .I2(\A_reg[1] ),
        .I3(\A_reg[5]_0 ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [5]),
        .O(\A[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[5]_i_6 
       (.I0(\BusA_reg[7]_2 [5]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_0 [5]),
        .I3(Set_Addr_To[2]),
        .I4(data1[5]),
        .O(\A[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8888888A88)) 
    \A[6]_i_1 
       (.I0(\A[6]_i_2_n_0 ),
        .I1(\A[6]_i_3_n_0 ),
        .I2(\A_reg[15]_1 ),
        .I3(\A_reg[6]_0 ),
        .I4(\A_reg[6] ),
        .I5(\A[6]_i_6_n_0 ),
        .O(\di_reg_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFBBFB44F400F0)) 
    \A[6]_i_2 
       (.I0(Jump),
        .I1(JumpXY),
        .I2(\A_reg[0] ),
        .I3(\A_reg[0]_0 ),
        .I4(data1[6]),
        .I5(\A_reg[15] [6]),
        .O(\A[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \A[6]_i_3 
       (.I0(\A_reg[15]_0 ),
        .I1(\A_reg[15]_1 ),
        .I2(\A_reg[6]_1 ),
        .I3(\A_reg[6] ),
        .I4(\A[6]_i_7_n_0 ),
        .O(\A[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \A[6]_i_6 
       (.I0(data1[6]),
        .I1(\RegBusA_r_reg[1] ),
        .I2(\A_reg[1] ),
        .I3(\A_reg[6]_1 ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [6]),
        .O(\A[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[6]_i_7 
       (.I0(\BusA_reg[7]_2 [6]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_0 [6]),
        .I3(Set_Addr_To[2]),
        .I4(data1[6]),
        .O(\A[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[7]_i_1 
       (.I0(\A[7]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[7]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A_reg[7] ),
        .I5(\A[7]_i_5_n_0 ),
        .O(\di_reg_reg[7] [7]));
  LUT6 #(
    .INIT(64'hD0DDD0D0D000D0D0)) 
    \A[7]_i_2 
       (.I0(\A_reg[0] ),
        .I1(\A_reg[0]_0 ),
        .I2(\A_reg[15] [7]),
        .I3(Jump),
        .I4(JumpXY),
        .I5(data1[7]),
        .O(\A[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[7]_i_3 
       (.I0(\PC_reg[7]_0 ),
        .I1(\A_reg[6] ),
        .I2(\A[7]_i_6_n_0 ),
        .O(\A[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A00CF008A00C000)) 
    \A[7]_i_5 
       (.I0(\PC_reg[7]_0 ),
        .I1(data1[7]),
        .I2(\A_reg[3]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [7]),
        .O(\A[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[7]_i_6 
       (.I0(\BusA_reg[7]_2 [7]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_0 [7]),
        .I3(Set_Addr_To[2]),
        .I4(data1[7]),
        .O(\A[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[8]_i_1 
       (.I0(\A[8]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[8]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A_reg[8] ),
        .I5(\A[8]_i_5_n_0 ),
        .O(\di_reg_reg[7] [8]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \A[8]_i_2 
       (.I0(data1[8]),
        .I1(JumpXY),
        .I2(Jump),
        .I3(\BusA_reg[7]_0 [0]),
        .I4(\A_reg[15]_3 ),
        .I5(\A_reg[15] [8]),
        .O(\A[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[8]_i_3 
       (.I0(data7[0]),
        .I1(\A_reg[6] ),
        .I2(\A[8]_i_6_n_0 ),
        .O(\A[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A00CF008A00C000)) 
    \A[8]_i_5 
       (.I0(data7[0]),
        .I1(data1[8]),
        .I2(\A_reg[3]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [8]),
        .O(\A[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[8]_i_6 
       (.I0(\BusA_reg[7]_2 [8]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_1 [0]),
        .I3(Set_Addr_To[2]),
        .I4(data1[8]),
        .O(\A[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[9]_i_1 
       (.I0(\A[9]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[9]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A[9]_i_4_n_0 ),
        .I5(\A_reg[9] ),
        .O(\di_reg_reg[7] [9]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \A[9]_i_2 
       (.I0(data1[9]),
        .I1(JumpXY),
        .I2(Jump),
        .I3(\BusA_reg[7]_0 [1]),
        .I4(\A_reg[15]_3 ),
        .I5(\A_reg[15] [9]),
        .O(\A[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \A[9]_i_3 
       (.I0(\A[9]_i_6_n_0 ),
        .I1(data7[1]),
        .I2(Set_Addr_To[1]),
        .O(\A[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \A[9]_i_4 
       (.I0(\A_reg[15] [9]),
        .I1(\A_reg[3] ),
        .I2(data7[1]),
        .I3(\A_reg[3]_0 ),
        .I4(data1[9]),
        .I5(\A_reg[6] ),
        .O(\A[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE2E2FF00)) 
    \A[9]_i_6 
       (.I0(\BusA_reg[7]_1 [1]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_2 [9]),
        .I3(data1[9]),
        .I4(Set_Addr_To[2]),
        .I5(\A_reg[6] ),
        .O(\A[9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    BTR_r_i_5
       (.I0(RegsH_reg_0_7_0_1_i_41_1),
        .I1(\SP[15]_i_20_0 [0]),
        .I2(\ACC[3]_i_2_0 [4]),
        .I3(\SP[15]_i_20_0 [1]),
        .I4(RegsH_reg_0_7_0_1_i_41_0),
        .O(\mcycle_reg[1]_rep ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \BusA[0]_i_1 
       (.I0(\BusA_reg[0] ),
        .I1(\BusA_reg[7]_2 [8]),
        .I2(\BusA_reg[0]_0 ),
        .I3(\BusA_reg[7]_2 [0]),
        .I4(Set_BusA_To[3]),
        .I5(\BusA[0]_i_2_n_0 ),
        .O(\SP_reg[15] [0]));
  LUT6 #(
    .INIT(64'hFF88F7807F087700)) 
    \BusA[0]_i_2 
       (.I0(Set_BusA_To[2]),
        .I1(Set_BusA_To[1]),
        .I2(Set_BusA_To[0]),
        .I3(\BusA[0]_i_3_n_0 ),
        .I4(\BusA_reg[7]_0 [0]),
        .I5(\BusA_reg[7]_1 [0]),
        .O(\BusA[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusA[0]_i_3 
       (.I0(D[0]),
        .I1(Set_BusA_To[0]),
        .I2(D[8]),
        .O(\BusA[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \BusA[1]_i_1 
       (.I0(\BusA_reg[0] ),
        .I1(\BusA_reg[7]_2 [9]),
        .I2(\BusA_reg[0]_0 ),
        .I3(\BusA_reg[7]_2 [1]),
        .I4(Set_BusA_To[3]),
        .I5(\BusA[1]_i_2_n_0 ),
        .O(\SP_reg[15] [1]));
  LUT6 #(
    .INIT(64'hFF88F7807F087700)) 
    \BusA[1]_i_2 
       (.I0(Set_BusA_To[2]),
        .I1(Set_BusA_To[1]),
        .I2(Set_BusA_To[0]),
        .I3(\BusA[1]_i_3_n_0 ),
        .I4(\BusA_reg[7]_0 [1]),
        .I5(\BusA_reg[7]_1 [1]),
        .O(\BusA[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \BusA[1]_i_3 
       (.I0(D[1]),
        .I1(Set_BusA_To[0]),
        .I2(D[9]),
        .O(\BusA[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \BusA[2]_i_1 
       (.I0(\BusA_reg[0] ),
        .I1(\BusA_reg[7]_2 [10]),
        .I2(\BusA_reg[0]_0 ),
        .I3(\BusA_reg[7]_2 [2]),
        .I4(Set_BusA_To[3]),
        .I5(\BusA[2]_i_2_n_0 ),
        .O(\SP_reg[15] [2]));
  LUT6 #(
    .INIT(64'hFF88F7807F087700)) 
    \BusA[2]_i_2 
       (.I0(Set_BusA_To[2]),
        .I1(Set_BusA_To[1]),
        .I2(Set_BusA_To[0]),
        .I3(\BusA[2]_i_3_n_0 ),
        .I4(\BusA_reg[7]_0 [2]),
        .I5(\BusA_reg[7]_1 [2]),
        .O(\BusA[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusA[2]_i_3 
       (.I0(D[2]),
        .I1(Set_BusA_To[0]),
        .I2(D[10]),
        .O(\BusA[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \BusA[3]_i_1 
       (.I0(\BusA_reg[0] ),
        .I1(\BusA_reg[7]_2 [11]),
        .I2(\BusA_reg[0]_0 ),
        .I3(\BusA_reg[7]_2 [3]),
        .I4(Set_BusA_To[3]),
        .I5(\BusA[3]_i_2_n_0 ),
        .O(\SP_reg[15] [3]));
  LUT6 #(
    .INIT(64'hFF88F7807F087700)) 
    \BusA[3]_i_2 
       (.I0(Set_BusA_To[2]),
        .I1(Set_BusA_To[1]),
        .I2(Set_BusA_To[0]),
        .I3(\BusA[3]_i_3_n_0 ),
        .I4(\BusA_reg[7]_0 [3]),
        .I5(\BusA_reg[7]_1 [3]),
        .O(\BusA[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusA[3]_i_3 
       (.I0(D[3]),
        .I1(Set_BusA_To[0]),
        .I2(D[11]),
        .O(\BusA[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \BusA[4]_i_1 
       (.I0(\BusA_reg[0] ),
        .I1(\BusA_reg[7]_2 [12]),
        .I2(\BusA_reg[0]_0 ),
        .I3(\BusA_reg[7]_2 [4]),
        .I4(Set_BusA_To[3]),
        .I5(\BusA[4]_i_2_n_0 ),
        .O(\SP_reg[15] [4]));
  LUT6 #(
    .INIT(64'hFF88F7807F087700)) 
    \BusA[4]_i_2 
       (.I0(Set_BusA_To[2]),
        .I1(Set_BusA_To[1]),
        .I2(Set_BusA_To[0]),
        .I3(\BusA[4]_i_3_n_0 ),
        .I4(\BusA_reg[7]_0 [4]),
        .I5(\BusA_reg[7]_1 [4]),
        .O(\BusA[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusA[4]_i_3 
       (.I0(D[4]),
        .I1(Set_BusA_To[0]),
        .I2(D[12]),
        .O(\BusA[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \BusA[5]_i_1 
       (.I0(\BusA_reg[0] ),
        .I1(\BusA_reg[7]_2 [13]),
        .I2(\BusA_reg[0]_0 ),
        .I3(\BusA_reg[7]_2 [5]),
        .I4(Set_BusA_To[3]),
        .I5(\BusA[5]_i_2_n_0 ),
        .O(\SP_reg[15] [5]));
  LUT6 #(
    .INIT(64'hFF88F7807F087700)) 
    \BusA[5]_i_2 
       (.I0(Set_BusA_To[2]),
        .I1(Set_BusA_To[1]),
        .I2(Set_BusA_To[0]),
        .I3(\BusA[5]_i_3_n_0 ),
        .I4(\BusA_reg[7]_0 [5]),
        .I5(\BusA_reg[7]_1 [5]),
        .O(\BusA[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusA[5]_i_3 
       (.I0(D[5]),
        .I1(Set_BusA_To[0]),
        .I2(D[13]),
        .O(\BusA[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \BusA[6]_i_1 
       (.I0(\BusA_reg[0] ),
        .I1(\BusA_reg[7]_2 [14]),
        .I2(\BusA_reg[0]_0 ),
        .I3(\BusA_reg[7]_2 [6]),
        .I4(Set_BusA_To[3]),
        .I5(\BusA[6]_i_2_n_0 ),
        .O(\SP_reg[15] [6]));
  LUT6 #(
    .INIT(64'hFF88F7807F087700)) 
    \BusA[6]_i_2 
       (.I0(Set_BusA_To[2]),
        .I1(Set_BusA_To[1]),
        .I2(Set_BusA_To[0]),
        .I3(\BusA[6]_i_3_n_0 ),
        .I4(\BusA_reg[7]_0 [6]),
        .I5(\BusA_reg[7]_1 [6]),
        .O(\BusA[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusA[6]_i_3 
       (.I0(D[6]),
        .I1(Set_BusA_To[0]),
        .I2(D[14]),
        .O(\BusA[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \BusA[7]_i_1 
       (.I0(\BusA_reg[7]_2 [15]),
        .I1(\BusA_reg[0]_0 ),
        .I2(\BusA_reg[7]_2 [7]),
        .I3(\BusA_reg[0] ),
        .I4(Set_BusA_To[3]),
        .I5(\BusA[7]_i_4_n_0 ),
        .O(\SP_reg[15] [7]));
  LUT6 #(
    .INIT(64'hFF88F7807F087700)) 
    \BusA[7]_i_4 
       (.I0(Set_BusA_To[2]),
        .I1(Set_BusA_To[1]),
        .I2(Set_BusA_To[0]),
        .I3(\BusA[7]_i_5_n_0 ),
        .I4(\BusA_reg[7]_0 [7]),
        .I5(\BusA_reg[7]_1 [7]),
        .O(\BusA[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusA[7]_i_5 
       (.I0(D[7]),
        .I1(Set_BusA_To[0]),
        .I2(D[15]),
        .O(\BusA[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \BusB[0]_i_1 
       (.I0(\BusB_reg[0]_0 ),
        .I1(\BusB_reg[0]_1 ),
        .I2(Set_BusB_To[1]),
        .I3(\BusB_reg[0]_2 ),
        .I4(\BusB_reg[0]_3 ),
        .I5(\BusB[0]_i_5_n_0 ),
        .O(\SP_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusB[0]_i_5 
       (.I0(DOBL[0]),
        .I1(Set_BusB_To[0]),
        .I2(DOBH[0]),
        .O(\BusB[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \BusB[1]_i_1 
       (.I0(\BusB_reg[1]_0 ),
        .I1(\BusB_reg[1]_1 ),
        .I2(Set_BusB_To[1]),
        .I3(\BusB_reg[1]_2 ),
        .I4(\BusB_reg[0]_3 ),
        .I5(\BusB[1]_i_5_n_0 ),
        .O(\SP_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusB[1]_i_5 
       (.I0(DOBL[1]),
        .I1(Set_BusB_To[0]),
        .I2(DOBH[1]),
        .O(\BusB[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \BusB[2]_i_1 
       (.I0(\BusB_reg[2]_0 ),
        .I1(\BusB_reg[2]_1 ),
        .I2(Set_BusB_To[1]),
        .I3(\BusB_reg[2]_2 ),
        .I4(\BusB_reg[0]_3 ),
        .I5(\BusB[2]_i_5_n_0 ),
        .O(\SP_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusB[2]_i_5 
       (.I0(DOBL[2]),
        .I1(Set_BusB_To[0]),
        .I2(DOBH[2]),
        .O(\BusB[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \BusB[3]_i_1 
       (.I0(\BusB_reg[3]_0 ),
        .I1(\BusB_reg[3]_1 ),
        .I2(Set_BusB_To[1]),
        .I3(\BusB_reg[3]_2 ),
        .I4(\BusB_reg[0]_3 ),
        .I5(\BusB[3]_i_5_n_0 ),
        .O(\SP_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusB[3]_i_5 
       (.I0(DOBL[3]),
        .I1(Set_BusB_To[0]),
        .I2(DOBH[3]),
        .O(\BusB[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \BusB[4]_i_1 
       (.I0(\BusB_reg[4]_1 ),
        .I1(\BusB_reg[4]_2 ),
        .I2(Set_BusB_To[1]),
        .I3(\BusB_reg[4]_3 ),
        .I4(\BusB_reg[0]_3 ),
        .I5(\BusB[4]_i_5_n_0 ),
        .O(\SP_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusB[4]_i_5 
       (.I0(DOBL[4]),
        .I1(Set_BusB_To[0]),
        .I2(DOBH[4]),
        .O(\BusB[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \BusB[5]_i_1 
       (.I0(\BusB_reg[5]_1 ),
        .I1(\BusB_reg[5]_2 ),
        .I2(Set_BusB_To[1]),
        .I3(\BusB_reg[5]_3 ),
        .I4(\BusB_reg[0]_3 ),
        .I5(\BusB[5]_i_5_n_0 ),
        .O(\SP_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusB[5]_i_5 
       (.I0(DOBL[5]),
        .I1(Set_BusB_To[0]),
        .I2(DOBH[5]),
        .O(\BusB[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \BusB[6]_i_1 
       (.I0(\BusB_reg[6]_0 ),
        .I1(\BusB_reg[6]_1 ),
        .I2(Set_BusB_To[1]),
        .I3(\BusB_reg[6]_2 ),
        .I4(\BusB_reg[0]_3 ),
        .I5(\BusB[6]_i_5_n_0 ),
        .O(\SP_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusB[6]_i_5 
       (.I0(DOBL[6]),
        .I1(Set_BusB_To[0]),
        .I2(DOBH[6]),
        .O(\BusB[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \BusB[7]_i_1 
       (.I0(\BusB_reg[7]_2 ),
        .I1(\BusB_reg[7]_3 ),
        .I2(Set_BusB_To[1]),
        .I3(\BusB_reg[7]_4 ),
        .I4(\BusB_reg[0]_3 ),
        .I5(\BusB[7]_i_7_n_0 ),
        .O(\SP_reg[7] [7]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \BusB[7]_i_20 
       (.I0(\SP[15]_i_20_0 [2]),
        .I1(\SP[15]_i_20_0 [1]),
        .I2(\F_reg[7] ),
        .I3(RegsH_reg_0_7_0_1_i_41_1),
        .O(\mcycle_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusB[7]_i_7 
       (.I0(DOBL[7]),
        .I1(Set_BusB_To[0]),
        .I2(DOBH[7]),
        .O(\BusB[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    IncDecZ_i_1
       (.I0(IncDecZ_reg_0),
        .I1(IncDecZ_reg_1),
        .I2(IncDecZ_reg_2),
        .I3(IncDecZ_i_4_n_0),
        .I4(IncDecZ22_out),
        .O(IncDecZ_reg));
  LUT4 #(
    .INIT(16'hFFFD)) 
    IncDecZ_i_15
       (.I0(D[0]),
        .I1(RegsL_reg_0_7_0_1_i_6_n_5),
        .I2(RegsH_reg_0_7_0_1_i_23_n_6),
        .I3(RegsH_reg_0_7_0_1_i_25_n_4),
        .O(IncDecZ_i_15_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    IncDecZ_i_4
       (.I0(IncDecZ_reg_3),
        .I1(RegsH_reg_0_7_0_1_i_23_n_5),
        .I2(RegsH_reg_0_7_0_1_i_25_n_6),
        .I3(RegsH_reg_0_7_4_5_i_5_n_7),
        .I4(RegsH_reg_0_7_0_1_i_23_n_7),
        .I5(IncDecZ_i_9_n_0),
        .O(IncDecZ_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    IncDecZ_i_9
       (.I0(RegsH_reg_0_7_0_1_i_25_n_5),
        .I1(RegsH_reg_0_7_4_5_i_5_n_6),
        .I2(RegsL_reg_0_7_0_1_i_6_n_7),
        .I3(RegsL_reg_0_7_0_1_i_6_n_4),
        .I4(IncDecZ_i_15_n_0),
        .O(IncDecZ_i_9_n_0));
  LUT6 #(
    .INIT(64'h5555AA5600FC00FC)) 
    \PC[0]_i_10 
       (.I0(B[1]),
        .I1(\PC[0]_i_18_n_0 ),
        .I2(\PC_reg[3]_2 ),
        .I3(\PC_reg[3]_4 ),
        .I4(\A_reg[2]_0 ),
        .I5(\PC_reg[15]_1 ),
        .O(\PC[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h5555AA5600FC00FC)) 
    \PC[0]_i_11 
       (.I0(B[0]),
        .I1(\PC[0]_i_22_n_0 ),
        .I2(\PC_reg[3]_2 ),
        .I3(\PC_reg[3]_3 ),
        .I4(\A_reg[1]_1 ),
        .I5(\PC_reg[15]_1 ),
        .O(\PC[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2E2EFF00D1D1FF00)) 
    \PC[0]_i_12 
       (.I0(\PC_reg[7]_3 ),
        .I1(JumpE),
        .I2(\BusA_reg[7]_0 [0]),
        .I3(\PC[0]_i_24_n_0 ),
        .I4(\PC_reg[15]_1 ),
        .I5(\PC_reg[3] ),
        .O(\PC[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAA00C0)) 
    \PC[0]_i_16 
       (.I0(PC16[1]),
        .I1(\PC[0]_i_12_0 ),
        .I2(\A_reg[15] [3]),
        .I3(\A_reg[0]_0 ),
        .I4(\PC_reg[15] ),
        .I5(\PC[0]_i_31_n_0 ),
        .O(\PC[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBF4F0)) 
    \PC[0]_i_18 
       (.I0(Jump),
        .I1(JumpXY),
        .I2(\PC_reg[15] ),
        .I3(data1[2]),
        .I4(\A_reg[15] [2]),
        .O(\PC[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBF4F0)) 
    \PC[0]_i_22 
       (.I0(Jump),
        .I1(JumpXY),
        .I2(\PC_reg[15] ),
        .I3(data1[1]),
        .I4(\A_reg[15] [1]),
        .O(\PC[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAA00C0)) 
    \PC[0]_i_24 
       (.I0(PC16[0]),
        .I1(\PC[0]_i_12_0 ),
        .I2(\A_reg[15] [0]),
        .I3(\A_reg[0]_0 ),
        .I4(\PC_reg[15] ),
        .I5(\PC[0]_i_32_n_0 ),
        .O(\PC[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \PC[0]_i_31 
       (.I0(\A_reg[15] [3]),
        .I1(Jump),
        .I2(JumpXY),
        .I3(data1[3]),
        .O(\PC[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \PC[0]_i_32 
       (.I0(\A_reg[15] [0]),
        .I1(Jump),
        .I2(JumpXY),
        .I3(data1[0]),
        .O(\PC[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h4747FF00B8B8FF00)) 
    \PC[0]_i_9 
       (.I0(\BusA_reg[7]_0 [3]),
        .I1(JumpE),
        .I2(\PC_reg[7]_3 ),
        .I3(\PC[0]_i_16_n_0 ),
        .I4(\PC_reg[15]_1 ),
        .I5(\PC_reg[3]_0 ),
        .O(\PC[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB8888BBB8BBB8)) 
    \PC[12]_i_2 
       (.I0(\PC_reg[15]_0 ),
        .I1(\PC_reg[15]_1 ),
        .I2(\A[15]_i_3_n_0 ),
        .I3(\PC_reg[15]_2 ),
        .I4(PC16[4]),
        .I5(\PC_reg[15] ),
        .O(\PC[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55555555AAAA5556)) 
    \PC[12]_i_3 
       (.I0(\PC_reg[7]_1 ),
        .I1(\PC_reg[15] ),
        .I2(\A[14]_i_2_n_0 ),
        .I3(\PC_reg[15]_3 ),
        .I4(\PC_reg[15]_4 ),
        .I5(\PC_reg[15]_5 ),
        .O(\PC[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55555555AAAA5556)) 
    \PC[12]_i_4 
       (.I0(\PC_reg[7]_1 ),
        .I1(\PC_reg[15] ),
        .I2(\A[13]_i_2_n_0 ),
        .I3(\PC_reg[15]_6 ),
        .I4(\PC_reg[15]_7 ),
        .I5(\PC_reg[15]_8 ),
        .O(\PC[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55555555AAAA5556)) 
    \PC[12]_i_5 
       (.I0(\PC_reg[7]_1 ),
        .I1(\PC_reg[15] ),
        .I2(\A[12]_i_2_n_0 ),
        .I3(\PC_reg[15]_9 ),
        .I4(\PC_reg[15]_10 ),
        .I5(\PC_reg[15]_11 ),
        .O(\PC[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0100313301033133)) 
    \PC[4]_i_11 
       (.I0(data1[7]),
        .I1(\PC_reg[15] ),
        .I2(Jump),
        .I3(JumpXY),
        .I4(\A_reg[15] [7]),
        .I5(\PC[0]_i_12_0 ),
        .O(\PC[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBF4F0)) 
    \PC[4]_i_14 
       (.I0(Jump),
        .I1(JumpXY),
        .I2(\PC_reg[15] ),
        .I3(data1[6]),
        .I4(\A_reg[15] [6]),
        .O(\PC[4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBF4F0)) 
    \PC[4]_i_17 
       (.I0(Jump),
        .I1(JumpXY),
        .I2(\PC_reg[15] ),
        .I3(data1[5]),
        .I4(\A_reg[15] [5]),
        .O(\PC[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAA00C0)) 
    \PC[4]_i_19 
       (.I0(PC16[2]),
        .I1(\PC[0]_i_12_0 ),
        .I2(\A_reg[15] [4]),
        .I3(\A_reg[0]_0 ),
        .I4(\PC_reg[15] ),
        .I5(\PC[4]_i_24_n_0 ),
        .O(\PC[4]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \PC[4]_i_24 
       (.I0(\A_reg[15] [4]),
        .I1(Jump),
        .I2(JumpXY),
        .I3(data1[4]),
        .O(\PC[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h55559A99AAAA9A99)) 
    \PC[4]_i_6 
       (.I0(\PC_reg[7]_1 ),
        .I1(\PC[4]_i_11_n_0 ),
        .I2(PC16[3]),
        .I3(\PC_reg[15] ),
        .I4(\PC_reg[15]_1 ),
        .I5(\PC_reg[7]_0 ),
        .O(\PC[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555AA5600FC00FC)) 
    \PC[4]_i_7 
       (.I0(B[3]),
        .I1(\PC[4]_i_14_n_0 ),
        .I2(\PC_reg[3]_2 ),
        .I3(\PC_reg[7]_5 ),
        .I4(\A_reg[6]_1 ),
        .I5(\PC_reg[15]_1 ),
        .O(\PC[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555AA5600FC00FC)) 
    \PC[4]_i_8 
       (.I0(B[2]),
        .I1(\PC[4]_i_17_n_0 ),
        .I2(\PC_reg[3]_2 ),
        .I3(\PC_reg[7]_4 ),
        .I4(\A_reg[5]_0 ),
        .I5(\PC_reg[15]_1 ),
        .O(\PC[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4747FF00B8B8FF00)) 
    \PC[4]_i_9 
       (.I0(\BusA_reg[7]_0 [4]),
        .I1(JumpE),
        .I2(\PC_reg[7]_3 ),
        .I3(\PC[4]_i_19_n_0 ),
        .I4(\PC_reg[15]_1 ),
        .I5(\PC_reg[7] ),
        .O(\PC[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h55555555AAAA5556)) 
    \PC[8]_i_2 
       (.I0(\PC_reg[7]_1 ),
        .I1(\PC_reg[15] ),
        .I2(\A[11]_i_2_n_0 ),
        .I3(\PC_reg[11] ),
        .I4(\PC_reg[11]_0 ),
        .I5(\PC_reg[11]_1 ),
        .O(\PC[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55555555AAAA5556)) 
    \PC[8]_i_3 
       (.I0(\PC_reg[7]_1 ),
        .I1(\PC_reg[15] ),
        .I2(\A[10]_i_2_n_0 ),
        .I3(\PC_reg[11]_2 ),
        .I4(\PC_reg[11]_3 ),
        .I5(\PC_reg[11]_4 ),
        .O(\PC[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55555555AAAA5556)) 
    \PC[8]_i_4 
       (.I0(\PC_reg[7]_1 ),
        .I1(\PC_reg[15] ),
        .I2(\A[9]_i_2_n_0 ),
        .I3(\PC_reg[11]_5 ),
        .I4(\PC_reg[11]_6 ),
        .I5(\PC_reg[11]_7 ),
        .O(\PC[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55555555AAAA5556)) 
    \PC[8]_i_5 
       (.I0(\PC_reg[7]_1 ),
        .I1(\PC_reg[15] ),
        .I2(\A[8]_i_2_n_0 ),
        .I3(\PC_reg[11]_8 ),
        .I4(\PC_reg[11]_9 ),
        .I5(\PC_reg[11]_10 ),
        .O(\PC[8]_i_5_n_0 ));
  CARRY4 \PC_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\PC_reg[0]_i_2_n_0 ,\PC_reg[0]_i_2_n_1 ,\PC_reg[0]_i_2_n_2 ,\PC_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\PC_reg[3]_1 ),
        .O(BTR_r_reg),
        .S({\PC[0]_i_9_n_0 ,\PC[0]_i_10_n_0 ,\PC[0]_i_11_n_0 ,\PC[0]_i_12_n_0 }));
  CARRY4 \PC_reg[12]_i_1 
       (.CI(\PC_reg[8]_i_1_n_0 ),
        .CO({\NLW_PC_reg[12]_i_1_CO_UNCONNECTED [3],\PC_reg[12]_i_1_n_1 ,\PC_reg[12]_i_1_n_2 ,\PC_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\PC_reg[7]_1 ,\PC_reg[7]_1 ,\PC_reg[7]_1 }),
        .O(\tstate_reg[2]_1 ),
        .S({\PC[12]_i_2_n_0 ,\PC[12]_i_3_n_0 ,\PC[12]_i_4_n_0 ,\PC[12]_i_5_n_0 }));
  CARRY4 \PC_reg[4]_i_1 
       (.CI(\PC_reg[0]_i_2_n_0 ),
        .CO({\PC_reg[4]_i_1_n_0 ,\PC_reg[4]_i_1_n_1 ,\PC_reg[4]_i_1_n_2 ,\PC_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\PC_reg[7]_1 ,\PC_reg[7]_2 }),
        .O(\tstate_reg[2] ),
        .S({\PC[4]_i_6_n_0 ,\PC[4]_i_7_n_0 ,\PC[4]_i_8_n_0 ,\PC[4]_i_9_n_0 }));
  CARRY4 \PC_reg[8]_i_1 
       (.CI(\PC_reg[4]_i_1_n_0 ),
        .CO({\PC_reg[8]_i_1_n_0 ,\PC_reg[8]_i_1_n_1 ,\PC_reg[8]_i_1_n_2 ,\PC_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\PC_reg[7]_1 ,\PC_reg[7]_1 ,\PC_reg[7]_1 ,\PC_reg[7]_1 }),
        .O(\tstate_reg[2]_0 ),
        .S({\PC[8]_i_2_n_0 ,\PC[8]_i_3_n_0 ,\PC[8]_i_4_n_0 ,\PC[8]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \Read_To_Reg_r[0]_i_10 
       (.I0(\ACC[3]_i_2_0 [4]),
        .I1(\ACC[3]_i_2_0 [2]),
        .I2(\ACC[3]_i_2_0 [3]),
        .I3(\SP[15]_i_20_0 [0]),
        .O(\IR_reg[5]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_reg/RegsH" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAM32M RegsH_reg_0_7_0_1
       (.ADDRA({1'b0,1'b0,Q}),
        .ADDRB({1'b0,1'b0,RegAddrB}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRD({1'b0,1'b0,AddrA}),
        .DIA(DIH[1:0]),
        .DIB(DIH[1:0]),
        .DIC(DIH[1:0]),
        .DID(DIH[1:0]),
        .DOA(data1[9:8]),
        .DOB(DOBH[1:0]),
        .DOC(NLW_RegsH_reg_0_7_0_1_DOC_UNCONNECTED[1:0]),
        .DOD(D[9:8]),
        .WCLK(\RegBusA_r_reg[15] ),
        .WE(RegsH_reg_0_7_0_1_i_1_n_0));
  LUT4 #(
    .INIT(16'h00F1)) 
    RegsH_reg_0_7_0_1_i_1
       (.I0(\dout[7]_i_3 [0]),
        .I1(RegsH_reg_0_7_0_1_i_10_n_0),
        .I2(RegsH_reg_0_7_0_1_i_11_n_0),
        .I3(\RegBusA_r_reg[15]_0 ),
        .O(RegsH_reg_0_7_0_1_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFD5)) 
    RegsH_reg_0_7_0_1_i_10
       (.I0(Auto_Wait_t1_reg),
        .I1(\dout[7]_i_3 [1]),
        .I2(\dout[7]_i_3 [2]),
        .I3(\dout[7]_i_3 [3]),
        .O(RegsH_reg_0_7_0_1_i_10_n_0));
  LUT6 #(
    .INIT(64'hBBBBBAAAAAAAAAAA)) 
    RegsH_reg_0_7_0_1_i_11
       (.I0(RegsH_reg_0_7_0_1_i_16_n_0),
        .I1(\ISet_reg[1]_1 ),
        .I2(RegsH_reg_0_7_0_1_i_1_0),
        .I3(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I4(cpu_wait),
        .I5(RegsH_reg_0_7_0_1_i_22_n_0),
        .O(RegsH_reg_0_7_0_1_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsH_reg_0_7_0_1_i_12
       (.I0(RegsH_reg_0_7_0_1_i_23_n_7),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[1] ),
        .O(RegsH_reg_0_7_0_1_i_12_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    RegsH_reg_0_7_0_1_i_13
       (.I0(ExchangeDH),
        .I1(RegsH_reg_0_7_0_1_i_8_0[3]),
        .O(RegsH_reg_0_7_0_1_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RegsH_reg_0_7_0_1_i_14
       (.I0(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I1(ExchangeDH),
        .O(RegsH_reg_0_7_0_1_i_14_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    RegsH_reg_0_7_0_1_i_15
       (.I0(RegsH_reg_0_7_0_1_i_25_n_4),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[0] ),
        .O(RegsH_reg_0_7_0_1_i_15_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    RegsH_reg_0_7_0_1_i_16
       (.I0(RegsH_reg_0_7_0_1_i_14_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .O(RegsH_reg_0_7_0_1_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1555)) 
    RegsH_reg_0_7_0_1_i_17
       (.I0(RegsH_reg_0_7_0_1_i_8_0[1]),
        .I1(p_3_in108_in),
        .I2(RegsH_reg_0_7_0_1_i_1_0),
        .I3(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I4(\A_reg[1] ),
        .I5(\RegBusA_r_reg[1] ),
        .O(RegsH_reg_0_7_0_1_i_17_n_0));
  LUT6 #(
    .INIT(64'h0000EAAA00000000)) 
    RegsH_reg_0_7_0_1_i_18
       (.I0(RegsH_reg_0_7_0_1_i_8_0[1]),
        .I1(p_3_in108_in),
        .I2(RegsH_reg_0_7_0_1_i_1_0),
        .I3(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I4(\ISet_reg[1] ),
        .I5(\ISet_reg[1]_0 ),
        .O(RegsH_reg_0_7_0_1_i_18_n_0));
  MUXF7 RegsH_reg_0_7_0_1_i_19
       (.I0(RegsH_reg_0_7_0_1_i_28_n_0),
        .I1(RegsH_reg_0_7_0_1_i_29_n_0),
        .O(\ISet_reg[1]_0 ),
        .S(\ACC[3]_i_2_1 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsH_reg_0_7_0_1_i_2
       (.I0(RegsH_reg_0_7_0_1_i_12_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [9]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBH[1]),
        .O(DIH[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    RegsH_reg_0_7_0_1_i_20
       (.I0(\ISet_reg[1] ),
        .I1(\A_reg[1] ),
        .I2(\RegBusA_r_reg[1] ),
        .O(RegsH_reg_0_7_0_1_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RegsH_reg_0_7_0_1_i_21
       (.I0(\ISet_reg[1] ),
        .I1(\ISet_reg[1]_0 ),
        .O(\ISet_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    RegsH_reg_0_7_0_1_i_22
       (.I0(RegsH_reg_0_7_0_1_i_8_0[1]),
        .I1(RegsH_reg_0_7_0_1_i_1_0),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(p_3_in108_in),
        .O(RegsH_reg_0_7_0_1_i_22_n_0));
  CARRY4 RegsH_reg_0_7_0_1_i_23
       (.CI(RegsH_reg_0_7_0_1_i_25_n_0),
        .CO({RegsH_reg_0_7_0_1_i_23_n_0,RegsH_reg_0_7_0_1_i_23_n_1,RegsH_reg_0_7_0_1_i_23_n_2,RegsH_reg_0_7_0_1_i_23_n_3}),
        .CYINIT(1'b0),
        .DI(D[11:8]),
        .O({\htiming_reg[1]_0 ,RegsH_reg_0_7_0_1_i_23_n_5,RegsH_reg_0_7_0_1_i_23_n_6,RegsH_reg_0_7_0_1_i_23_n_7}),
        .S({RegsH_reg_0_7_0_1_i_30_n_0,RegsH_reg_0_7_0_1_i_31_n_0,RegsH_reg_0_7_0_1_i_32_n_0,RegsH_reg_0_7_0_1_i_33_n_0}));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    RegsH_reg_0_7_0_1_i_24
       (.I0(\ACC[3]_i_2_2 ),
        .I1(\ACC[3]_i_2_0 [6]),
        .I2(\IR_reg[0]_rep ),
        .I3(\ACC[3]_i_2_0 [1]),
        .I4(\ACC[3]_i_2_0 [5]),
        .I5(\ACC[3]_i_2_1 ),
        .O(ExchangeDH));
  CARRY4 RegsH_reg_0_7_0_1_i_25
       (.CI(RegsL_reg_0_7_0_1_i_6_n_0),
        .CO({RegsH_reg_0_7_0_1_i_25_n_0,RegsH_reg_0_7_0_1_i_25_n_1,RegsH_reg_0_7_0_1_i_25_n_2,RegsH_reg_0_7_0_1_i_25_n_3}),
        .CYINIT(1'b0),
        .DI(D[7:4]),
        .O({RegsH_reg_0_7_0_1_i_25_n_4,RegsH_reg_0_7_0_1_i_25_n_5,RegsH_reg_0_7_0_1_i_25_n_6,\htiming_reg[1]_1 }),
        .S({RegsH_reg_0_7_0_1_i_35_n_0,RegsH_reg_0_7_0_1_i_36_n_0,RegsH_reg_0_7_0_1_i_37_n_0,RegsH_reg_0_7_0_1_i_38_n_0}));
  MUXF7 RegsH_reg_0_7_0_1_i_26
       (.I0(RegsH_reg_0_7_0_1_i_39_n_0),
        .I1(RegsH_reg_0_7_0_1_i_40_n_0),
        .O(p_3_in108_in),
        .S(\ACC[3]_i_2_1 ));
  MUXF7 RegsH_reg_0_7_0_1_i_27
       (.I0(RegsH_reg_0_7_0_1_i_41_n_0),
        .I1(RegsH_reg_0_7_0_1_i_42_n_0),
        .O(\ISet_reg[1] ),
        .S(\ACC[3]_i_2_1 ));
  LUT6 #(
    .INIT(64'h00000000FF040004)) 
    RegsH_reg_0_7_0_1_i_28
       (.I0(\ACC[3]_i_2_0 [6]),
        .I1(RegsH_reg_0_7_0_1_i_43_n_0),
        .I2(\ACC[3]_i_2_0 [1]),
        .I3(\ACC[3]_i_2_0 [5]),
        .I4(RegsH_reg_0_7_0_1_i_44_n_0),
        .I5(\ACC[3]_i_2_2 ),
        .O(RegsH_reg_0_7_0_1_i_28_n_0));
  LUT6 #(
    .INIT(64'h000F000020002000)) 
    RegsH_reg_0_7_0_1_i_29
       (.I0(\mcycle_reg[0] ),
        .I1(\ACC[3]_i_2_0 [0]),
        .I2(\ACC[3]_i_2_0 [5]),
        .I3(\ACC[3]_i_2_0 [1]),
        .I4(RegsH_reg_0_7_0_1_i_46_n_0),
        .I5(\ACC[3]_i_2_0 [6]),
        .O(RegsH_reg_0_7_0_1_i_29_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsH_reg_0_7_0_1_i_3
       (.I0(RegsH_reg_0_7_0_1_i_15_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [8]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBH[0]),
        .O(DIH[0]));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_0_1_i_30
       (.I0(D[11]),
        .I1(D[12]),
        .O(RegsH_reg_0_7_0_1_i_30_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_0_1_i_31
       (.I0(D[10]),
        .I1(D[11]),
        .O(RegsH_reg_0_7_0_1_i_31_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_0_1_i_32
       (.I0(D[9]),
        .I1(D[10]),
        .O(RegsH_reg_0_7_0_1_i_32_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_0_1_i_33
       (.I0(D[8]),
        .I1(D[9]),
        .O(RegsH_reg_0_7_0_1_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    RegsH_reg_0_7_0_1_i_34
       (.I0(\F[5]_i_8 ),
        .I1(\ACC[3]_i_2_0 [3]),
        .I2(\ACC[3]_i_2_0 [2]),
        .I3(\ACC[3]_i_2_0 [4]),
        .I4(\ACC[3]_i_2_0 [0]),
        .O(\IR_reg[0]_rep ));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_0_1_i_35
       (.I0(D[7]),
        .I1(D[8]),
        .O(RegsH_reg_0_7_0_1_i_35_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_0_1_i_36
       (.I0(D[6]),
        .I1(D[7]),
        .O(RegsH_reg_0_7_0_1_i_36_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_0_1_i_37
       (.I0(D[5]),
        .I1(D[6]),
        .O(RegsH_reg_0_7_0_1_i_37_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_0_1_i_38
       (.I0(D[4]),
        .I1(D[5]),
        .O(RegsH_reg_0_7_0_1_i_38_n_0));
  LUT5 #(
    .INIT(32'h0000F404)) 
    RegsH_reg_0_7_0_1_i_39
       (.I0(\ACC[3]_i_2_0 [6]),
        .I1(RegsH_reg_0_7_0_1_i_47_n_0),
        .I2(\ACC[3]_i_2_0 [5]),
        .I3(RegsH_reg_0_7_0_1_i_44_n_0),
        .I4(\ACC[3]_i_2_2 ),
        .O(RegsH_reg_0_7_0_1_i_39_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    RegsH_reg_0_7_0_1_i_4
       (.I0(\RegBusA_r_reg[1]_0 ),
        .I1(RegsH_reg_0_7_0_1_i_14_n_0),
        .I2(RegAddrB_r[2]),
        .O(RegAddrB[2]));
  LUT6 #(
    .INIT(64'h000F000020002000)) 
    RegsH_reg_0_7_0_1_i_40
       (.I0(\mcycle_reg[0] ),
        .I1(\ACC[3]_i_2_0 [0]),
        .I2(\ACC[3]_i_2_0 [5]),
        .I3(\ACC[3]_i_2_0 [1]),
        .I4(RegsH_reg_0_7_0_1_i_48_n_0),
        .I5(\ACC[3]_i_2_0 [6]),
        .O(RegsH_reg_0_7_0_1_i_40_n_0));
  LUT6 #(
    .INIT(64'h00000000FF040004)) 
    RegsH_reg_0_7_0_1_i_41
       (.I0(\ACC[3]_i_2_0 [6]),
        .I1(RegsH_reg_0_7_0_1_i_49_n_0),
        .I2(\ACC[3]_i_2_0 [1]),
        .I3(\ACC[3]_i_2_0 [5]),
        .I4(RegsH_reg_0_7_0_1_i_44_n_0),
        .I5(\ACC[3]_i_2_2 ),
        .O(RegsH_reg_0_7_0_1_i_41_n_0));
  LUT6 #(
    .INIT(64'h0000030000008080)) 
    RegsH_reg_0_7_0_1_i_42
       (.I0(\mcycle_reg[0] ),
        .I1(\ACC[3]_i_2_0 [5]),
        .I2(\ACC[3]_i_2_0 [1]),
        .I3(\mcycle_reg[1]_rep ),
        .I4(\ACC[3]_i_2_0 [0]),
        .I5(\ACC[3]_i_2_0 [6]),
        .O(RegsH_reg_0_7_0_1_i_42_n_0));
  LUT6 #(
    .INIT(64'h8888888833003000)) 
    RegsH_reg_0_7_0_1_i_43
       (.I0(\ACC[3]_i_2_0 [4]),
        .I1(\ACC[3]_i_2_0 [0]),
        .I2(RegsH_reg_0_7_0_1_i_1_0),
        .I3(\IR_reg[5]_1 ),
        .I4(RegsH_reg_0_7_0_1_i_41_1),
        .I5(RegsH_reg_0_7_0_1_i_41_0),
        .O(RegsH_reg_0_7_0_1_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    RegsH_reg_0_7_0_1_i_44
       (.I0(RegsH_reg_0_7_0_1_i_51_n_0),
        .I1(\ACC[3]_i_2_0 [0]),
        .I2(RegsH_reg_0_7_0_1_i_52_n_0),
        .I3(\ACC[3]_i_2_0 [1]),
        .I4(RegsH_reg_0_7_0_1_i_53_n_0),
        .I5(\ACC[3]_i_2_0 [6]),
        .O(RegsH_reg_0_7_0_1_i_44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    RegsH_reg_0_7_0_1_i_45
       (.I0(\SP[15]_i_20_0 [0]),
        .I1(\SP[15]_i_20_0 [1]),
        .I2(RegsH_reg_0_7_0_1_i_41_1),
        .I3(RegsH_reg_0_7_0_1_i_41_0),
        .O(\mcycle_reg[0] ));
  LUT6 #(
    .INIT(64'h00AF000000C00000)) 
    RegsH_reg_0_7_0_1_i_46
       (.I0(RegsH_reg_0_7_0_1_i_41_0),
        .I1(\SP[15]_i_20_0 [1]),
        .I2(\ACC[3]_i_2_0 [0]),
        .I3(\SP[15]_i_20_0 [0]),
        .I4(\ACC[3]_i_2_0 [4]),
        .I5(RegsH_reg_0_7_0_1_i_41_1),
        .O(RegsH_reg_0_7_0_1_i_46_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAA5040)) 
    RegsH_reg_0_7_0_1_i_47
       (.I0(RegsH_reg_0_7_0_1_i_41_0),
        .I1(RegsH_reg_0_7_0_1_i_41_1),
        .I2(\IR_reg[5]_1 ),
        .I3(RegsH_reg_0_7_0_1_i_1_0),
        .I4(\ACC[3]_i_2_0 [0]),
        .I5(\ACC[3]_i_2_0 [1]),
        .O(RegsH_reg_0_7_0_1_i_47_n_0));
  LUT6 #(
    .INIT(64'h5555D3D000000000)) 
    RegsH_reg_0_7_0_1_i_48
       (.I0(\ACC[3]_i_2_0 [0]),
        .I1(RegsH_reg_0_7_0_1_i_41_0),
        .I2(RegsH_reg_0_7_0_1_i_41_1),
        .I3(\SP[15]_i_20_0 [1]),
        .I4(\SP[15]_i_20_0 [0]),
        .I5(\ACC[3]_i_2_0 [4]),
        .O(RegsH_reg_0_7_0_1_i_48_n_0));
  LUT6 #(
    .INIT(64'h8888888833003000)) 
    RegsH_reg_0_7_0_1_i_49
       (.I0(\ACC[3]_i_2_0 [3]),
        .I1(\ACC[3]_i_2_0 [0]),
        .I2(RegsH_reg_0_7_0_1_i_1_0),
        .I3(\IR_reg[5]_1 ),
        .I4(RegsH_reg_0_7_0_1_i_41_1),
        .I5(RegsH_reg_0_7_0_1_i_41_0),
        .O(RegsH_reg_0_7_0_1_i_49_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    RegsH_reg_0_7_0_1_i_5
       (.I0(RegAddrB_r[1]),
        .I1(RegsH_reg_0_7_0_1_i_14_n_0),
        .O(RegAddrB[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    RegsH_reg_0_7_0_1_i_50
       (.I0(\ACC[3]_i_2_0 [4]),
        .I1(\ACC[3]_i_2_0 [2]),
        .I2(\ACC[3]_i_2_0 [3]),
        .I3(\RegAddrB_r[2]_i_32 ),
        .O(\IR_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h0000BBB0)) 
    RegsH_reg_0_7_0_1_i_51
       (.I0(\IR_reg[5] ),
        .I1(RegsH_reg_0_7_0_1_i_41_0),
        .I2(RegsH_reg_0_7_0_1_i_41_1),
        .I3(\SP[15]_i_20_0 [1]),
        .I4(\SP[15]_i_20_0 [0]),
        .O(RegsH_reg_0_7_0_1_i_51_n_0));
  LUT6 #(
    .INIT(64'h4500440000000000)) 
    RegsH_reg_0_7_0_1_i_52
       (.I0(RegsH_reg_0_7_0_1_i_41_1),
        .I1(\SP[15]_i_20_0 [1]),
        .I2(\SP[15]_i_20_0 [2]),
        .I3(\IR_reg[5]_0 ),
        .I4(\SP[15]_i_20_0 [3]),
        .I5(RegsH_reg_0_7_0_1_i_41_0),
        .O(RegsH_reg_0_7_0_1_i_52_n_0));
  LUT6 #(
    .INIT(64'hEFE00F0FEFE00000)) 
    RegsH_reg_0_7_0_1_i_53
       (.I0(RegsH_reg_0_7_0_1_i_41_1),
        .I1(\SP[15]_i_20_0 [0]),
        .I2(\ACC[3]_i_2_0 [0]),
        .I3(RegsH_reg_0_7_0_1_i_54_n_0),
        .I4(RegsH_reg_0_7_0_1_i_41_0),
        .I5(\mcycle_reg[3] ),
        .O(RegsH_reg_0_7_0_1_i_53_n_0));
  LUT6 #(
    .INIT(64'h50405040FAFBFAEA)) 
    RegsH_reg_0_7_0_1_i_54
       (.I0(RegsH_reg_0_7_0_1_i_41_1),
        .I1(\SP[15]_i_20_0 [1]),
        .I2(RegsH_reg_0_7_0_1_i_55_n_0),
        .I3(\SP[15]_i_20_0 [2]),
        .I4(\SP[15]_i_20_0 [0]),
        .I5(\ACC[3]_i_2_0 [2]),
        .O(RegsH_reg_0_7_0_1_i_54_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0A3A)) 
    RegsH_reg_0_7_0_1_i_55
       (.I0(\SP[15]_i_20_0 [0]),
        .I1(\ACC[3]_i_2_0 [3]),
        .I2(\ACC[3]_i_2_0 [2]),
        .I3(\ACC[3]_i_2_0 [4]),
        .O(RegsH_reg_0_7_0_1_i_55_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    RegsH_reg_0_7_0_1_i_6
       (.I0(RegAddrB_r[0]),
        .I1(RegsH_reg_0_7_0_1_i_14_n_0),
        .O(RegAddrB[0]));
  LUT6 #(
    .INIT(64'hFFFF00F0E4F0E4F0)) 
    RegsH_reg_0_7_0_1_i_7
       (.I0(RegsH_reg_0_7_0_1_i_16_n_0),
        .I1(RegAddrA_r[2]),
        .I2(\RegBusA_r_reg[1]_0 ),
        .I3(RegsH_reg_0_7_0_1_i_17_n_0),
        .I4(\RegBusA_r_reg[1] ),
        .I5(RegsH_reg_0_7_0_1_i_18_n_0),
        .O(AddrA[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABAFF00)) 
    RegsH_reg_0_7_0_1_i_8
       (.I0(RegsH_reg_0_7_0_1_i_14_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(RegAddrA_r[1]),
        .I3(\ISet_reg[1]_0 ),
        .I4(RegsH_reg_0_7_0_1_i_17_n_0),
        .I5(RegsH_reg_0_7_0_1_i_18_n_0),
        .O(AddrA[1]));
  LUT6 #(
    .INIT(64'hFFFF54FF00005400)) 
    RegsH_reg_0_7_0_1_i_9
       (.I0(RegsH_reg_0_7_0_1_i_14_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(RegAddrA_r[0]),
        .I3(RegsH_reg_0_7_0_1_i_17_n_0),
        .I4(RegsH_reg_0_7_0_1_i_18_n_0),
        .I5(RegsH_reg_0_7_0_1_i_20_n_0),
        .O(AddrA[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_reg/RegsH" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAM32M RegsH_reg_0_7_2_3
       (.ADDRA({1'b0,1'b0,Q}),
        .ADDRB({1'b0,1'b0,RegAddrB}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRD({1'b0,1'b0,AddrA}),
        .DIA(DIH[3:2]),
        .DIB(DIH[3:2]),
        .DIC(DIH[3:2]),
        .DID(DIH[3:2]),
        .DOA(data1[11:10]),
        .DOB(DOBH[3:2]),
        .DOC(NLW_RegsH_reg_0_7_2_3_DOC_UNCONNECTED[1:0]),
        .DOD(D[11:10]),
        .WCLK(\RegBusA_r_reg[15] ),
        .WE(RegsH_reg_0_7_0_1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsH_reg_0_7_2_3_i_1
       (.I0(RegsH_reg_0_7_2_3_i_3_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [11]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBH[3]),
        .O(DIH[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsH_reg_0_7_2_3_i_2
       (.I0(RegsH_reg_0_7_2_3_i_4_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [10]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBH[2]),
        .O(DIH[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsH_reg_0_7_2_3_i_3
       (.I0(RegsH_reg_0_7_0_1_i_23_n_5),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[3] ),
        .O(RegsH_reg_0_7_2_3_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsH_reg_0_7_2_3_i_4
       (.I0(RegsH_reg_0_7_0_1_i_23_n_6),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[2] ),
        .O(RegsH_reg_0_7_2_3_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_reg/RegsH" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAM32M RegsH_reg_0_7_4_5
       (.ADDRA({1'b0,1'b0,Q}),
        .ADDRB({1'b0,1'b0,RegAddrB}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRD({1'b0,1'b0,AddrA}),
        .DIA(DIH[5:4]),
        .DIB(DIH[5:4]),
        .DIC(DIH[5:4]),
        .DID(DIH[5:4]),
        .DOA(data1[13:12]),
        .DOB(DOBH[5:4]),
        .DOC(NLW_RegsH_reg_0_7_4_5_DOC_UNCONNECTED[1:0]),
        .DOD(D[13:12]),
        .WCLK(\RegBusA_r_reg[15] ),
        .WE(RegsH_reg_0_7_0_1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsH_reg_0_7_4_5_i_1
       (.I0(RegsH_reg_0_7_4_5_i_3_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [13]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBH[5]),
        .O(DIH[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsH_reg_0_7_4_5_i_2
       (.I0(RegsH_reg_0_7_4_5_i_4_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [12]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBH[4]),
        .O(DIH[4]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsH_reg_0_7_4_5_i_3
       (.I0(RegsH_reg_0_7_4_5_i_5_n_7),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[5]_0 ),
        .O(RegsH_reg_0_7_4_5_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsH_reg_0_7_4_5_i_4
       (.I0(\htiming_reg[1]_0 ),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[4]_0 ),
        .O(RegsH_reg_0_7_4_5_i_4_n_0));
  CARRY4 RegsH_reg_0_7_4_5_i_5
       (.CI(RegsH_reg_0_7_0_1_i_23_n_0),
        .CO({NLW_RegsH_reg_0_7_4_5_i_5_CO_UNCONNECTED[3:2],RegsH_reg_0_7_4_5_i_5_n_2,RegsH_reg_0_7_4_5_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,D[13:12]}),
        .O({NLW_RegsH_reg_0_7_4_5_i_5_O_UNCONNECTED[3],\htiming_reg[1] ,RegsH_reg_0_7_4_5_i_5_n_6,RegsH_reg_0_7_4_5_i_5_n_7}),
        .S({1'b0,RegsH_reg_0_7_4_5_i_6_n_0,RegsH_reg_0_7_4_5_i_7_n_0,RegsH_reg_0_7_4_5_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_4_5_i_6
       (.I0(D[14]),
        .I1(D[15]),
        .O(RegsH_reg_0_7_4_5_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_4_5_i_7
       (.I0(D[13]),
        .I1(D[14]),
        .O(RegsH_reg_0_7_4_5_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_4_5_i_8
       (.I0(D[12]),
        .I1(D[13]),
        .O(RegsH_reg_0_7_4_5_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_reg/RegsH" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM32M RegsH_reg_0_7_6_7
       (.ADDRA({1'b0,1'b0,Q}),
        .ADDRB({1'b0,1'b0,RegAddrB}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRD({1'b0,1'b0,AddrA}),
        .DIA(DIH[7:6]),
        .DIB(DIH[7:6]),
        .DIC(DIH[7:6]),
        .DID(DIH[7:6]),
        .DOA(data1[15:14]),
        .DOB(DOBH[7:6]),
        .DOC(NLW_RegsH_reg_0_7_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(D[15:14]),
        .WCLK(\RegBusA_r_reg[15] ),
        .WE(RegsH_reg_0_7_0_1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsH_reg_0_7_6_7_i_1
       (.I0(RegsH_reg_0_7_6_7_i_3_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [15]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBH[7]),
        .O(DIH[7]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsH_reg_0_7_6_7_i_2
       (.I0(RegsH_reg_0_7_6_7_i_4_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [14]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBH[6]),
        .O(DIH[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsH_reg_0_7_6_7_i_3
       (.I0(\htiming_reg[1] ),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[7]_0 ),
        .O(RegsH_reg_0_7_6_7_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsH_reg_0_7_6_7_i_4
       (.I0(RegsH_reg_0_7_4_5_i_5_n_6),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[6] ),
        .O(RegsH_reg_0_7_6_7_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_reg/RegsL" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAM32M RegsL_reg_0_7_0_1
       (.ADDRA({1'b0,1'b0,Q}),
        .ADDRB({1'b0,1'b0,RegAddrB}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRD({1'b0,1'b0,AddrA}),
        .DIA(DIL[1:0]),
        .DIB(DIL[1:0]),
        .DIC(DIL[1:0]),
        .DID(DIL[1:0]),
        .DOA(data1[1:0]),
        .DOB(DOBL[1:0]),
        .DOC(NLW_RegsL_reg_0_7_0_1_DOC_UNCONNECTED[1:0]),
        .DOD(D[1:0]),
        .WCLK(\RegBusA_r_reg[15] ),
        .WE(RegsL_reg_0_7_0_1_i_1_n_0));
  LUT4 #(
    .INIT(16'h4544)) 
    RegsL_reg_0_7_0_1_i_1
       (.I0(\RegBusA_r_reg[15]_0 ),
        .I1(RegsH_reg_0_7_0_1_i_11_n_0),
        .I2(RegsH_reg_0_7_0_1_i_10_n_0),
        .I3(\dout[7]_i_3 [0]),
        .O(RegsL_reg_0_7_0_1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    RegsL_reg_0_7_0_1_i_10
       (.I0(p_0_in0),
        .I1(D[2]),
        .O(RegsL_reg_0_7_0_1_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    RegsL_reg_0_7_0_1_i_11
       (.I0(p_0_in0),
        .I1(D[1]),
        .O(RegsL_reg_0_7_0_1_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsL_reg_0_7_0_1_i_2
       (.I0(RegsL_reg_0_7_0_1_i_4_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [1]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBL[1]),
        .O(DIL[1]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsL_reg_0_7_0_1_i_3
       (.I0(RegsL_reg_0_7_0_1_i_5_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [0]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBL[0]),
        .O(DIL[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsL_reg_0_7_0_1_i_4
       (.I0(RegsL_reg_0_7_0_1_i_6_n_7),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[1] ),
        .O(RegsL_reg_0_7_0_1_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    RegsL_reg_0_7_0_1_i_5
       (.I0(\BusB_reg[0] ),
        .I1(D[0]),
        .I2(RegsH_reg_0_7_0_1_i_22_n_0),
        .O(RegsL_reg_0_7_0_1_i_5_n_0));
  CARRY4 RegsL_reg_0_7_0_1_i_6
       (.CI(1'b0),
        .CO({RegsL_reg_0_7_0_1_i_6_n_0,RegsL_reg_0_7_0_1_i_6_n_1,RegsL_reg_0_7_0_1_i_6_n_2,RegsL_reg_0_7_0_1_i_6_n_3}),
        .CYINIT(D[0]),
        .DI({D[3:2],RegsL_reg_0_7_0_1_i_7_n_0,p_0_in0}),
        .O({RegsL_reg_0_7_0_1_i_6_n_4,RegsL_reg_0_7_0_1_i_6_n_5,\htiming_reg[1]_2 ,RegsL_reg_0_7_0_1_i_6_n_7}),
        .S({RegsL_reg_0_7_0_1_i_8_n_0,RegsL_reg_0_7_0_1_i_9_n_0,RegsL_reg_0_7_0_1_i_10_n_0,RegsL_reg_0_7_0_1_i_11_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    RegsL_reg_0_7_0_1_i_7
       (.I0(p_0_in0),
        .O(RegsL_reg_0_7_0_1_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsL_reg_0_7_0_1_i_8
       (.I0(D[3]),
        .I1(D[4]),
        .O(RegsL_reg_0_7_0_1_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsL_reg_0_7_0_1_i_9
       (.I0(D[2]),
        .I1(D[3]),
        .O(RegsL_reg_0_7_0_1_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_reg/RegsL" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAM32M RegsL_reg_0_7_2_3
       (.ADDRA({1'b0,1'b0,Q}),
        .ADDRB({1'b0,1'b0,RegAddrB}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRD({1'b0,1'b0,AddrA}),
        .DIA(DIL[3:2]),
        .DIB(DIL[3:2]),
        .DIC(DIL[3:2]),
        .DID(DIL[3:2]),
        .DOA(data1[3:2]),
        .DOB(DOBL[3:2]),
        .DOC(NLW_RegsL_reg_0_7_2_3_DOC_UNCONNECTED[1:0]),
        .DOD(D[3:2]),
        .WCLK(\RegBusA_r_reg[15] ),
        .WE(RegsL_reg_0_7_0_1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsL_reg_0_7_2_3_i_1
       (.I0(RegsL_reg_0_7_2_3_i_3_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [3]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBL[3]),
        .O(DIL[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsL_reg_0_7_2_3_i_2
       (.I0(RegsL_reg_0_7_2_3_i_4_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [2]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBL[2]),
        .O(DIL[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsL_reg_0_7_2_3_i_3
       (.I0(RegsL_reg_0_7_0_1_i_6_n_5),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[3] ),
        .O(RegsL_reg_0_7_2_3_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsL_reg_0_7_2_3_i_4
       (.I0(\htiming_reg[1]_2 ),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[2] ),
        .O(RegsL_reg_0_7_2_3_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_reg/RegsL" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAM32M RegsL_reg_0_7_4_5
       (.ADDRA({1'b0,1'b0,Q}),
        .ADDRB({1'b0,1'b0,RegAddrB}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRD({1'b0,1'b0,AddrA}),
        .DIA(DIL[5:4]),
        .DIB(DIL[5:4]),
        .DIC(DIL[5:4]),
        .DID(DIL[5:4]),
        .DOA(data1[5:4]),
        .DOB(DOBL[5:4]),
        .DOC(NLW_RegsL_reg_0_7_4_5_DOC_UNCONNECTED[1:0]),
        .DOD(D[5:4]),
        .WCLK(\RegBusA_r_reg[15] ),
        .WE(RegsL_reg_0_7_0_1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsL_reg_0_7_4_5_i_1
       (.I0(RegsL_reg_0_7_4_5_i_3_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [5]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBL[5]),
        .O(DIL[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsL_reg_0_7_4_5_i_2
       (.I0(RegsL_reg_0_7_4_5_i_4_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [4]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBL[4]),
        .O(DIL[4]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsL_reg_0_7_4_5_i_3
       (.I0(\htiming_reg[1]_1 ),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[5]_0 ),
        .O(RegsL_reg_0_7_4_5_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsL_reg_0_7_4_5_i_4
       (.I0(RegsL_reg_0_7_0_1_i_6_n_4),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[4]_0 ),
        .O(RegsL_reg_0_7_4_5_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_reg/RegsL" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM32M RegsL_reg_0_7_6_7
       (.ADDRA({1'b0,1'b0,Q}),
        .ADDRB({1'b0,1'b0,RegAddrB}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRD({1'b0,1'b0,AddrA}),
        .DIA(DIL[7:6]),
        .DIB(DIL[7:6]),
        .DIC(DIL[7:6]),
        .DID(DIL[7:6]),
        .DOA(data1[7:6]),
        .DOB(DOBL[7:6]),
        .DOC(NLW_RegsL_reg_0_7_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(D[7:6]),
        .WCLK(\RegBusA_r_reg[15] ),
        .WE(RegsL_reg_0_7_0_1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsL_reg_0_7_6_7_i_1
       (.I0(RegsL_reg_0_7_6_7_i_3_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [7]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBL[7]),
        .O(DIL[7]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsL_reg_0_7_6_7_i_2
       (.I0(RegsL_reg_0_7_6_7_i_4_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [6]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBL[6]),
        .O(DIL[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsL_reg_0_7_6_7_i_3
       (.I0(RegsH_reg_0_7_0_1_i_25_n_5),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[7]_0 ),
        .O(RegsL_reg_0_7_6_7_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsL_reg_0_7_6_7_i_4
       (.I0(RegsH_reg_0_7_0_1_i_25_n_6),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[6] ),
        .O(RegsL_reg_0_7_6_7_i_4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[0]_i_1 
       (.I0(\BusB_reg[0] ),
        .I1(\SP_reg[3]_0 ),
        .I2(data1[0]),
        .I3(LDSPHL),
        .I4(SP16[0]),
        .O(\BusB_reg[7]_1 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[10]_i_1 
       (.I0(\BusB_reg[2] ),
        .I1(\SP_reg[11] ),
        .I2(data1[10]),
        .I3(LDSPHL),
        .I4(SP16[10]),
        .O(\BusB_reg[7]_1 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[11]_i_1 
       (.I0(\BusB_reg[3] ),
        .I1(\SP_reg[11] ),
        .I2(data1[11]),
        .I3(LDSPHL),
        .I4(SP16[11]),
        .O(\BusB_reg[7]_1 [11]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \SP[11]_i_3 
       (.I0(p_0_in0),
        .I1(\BusA_reg[7]_0 [7]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_2 [11]),
        .I4(data1[11]),
        .O(\SP[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \SP[11]_i_4 
       (.I0(p_0_in0),
        .I1(\BusA_reg[7]_0 [7]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_2 [10]),
        .I4(data1[10]),
        .O(\SP[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \SP[11]_i_5 
       (.I0(p_0_in0),
        .I1(\BusA_reg[7]_0 [7]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_2 [9]),
        .I4(data1[9]),
        .O(\SP[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \SP[11]_i_6 
       (.I0(p_0_in0),
        .I1(\BusA_reg[7]_0 [7]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_2 [8]),
        .I4(data1[8]),
        .O(\SP[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[12]_i_1 
       (.I0(\BusB_reg[4]_0 ),
        .I1(\SP_reg[11] ),
        .I2(data1[12]),
        .I3(LDSPHL),
        .I4(SP16[12]),
        .O(\BusB_reg[7]_1 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[13]_i_1 
       (.I0(\BusB_reg[5]_0 ),
        .I1(\SP_reg[11] ),
        .I2(data1[13]),
        .I3(LDSPHL),
        .I4(SP16[13]),
        .O(\BusB_reg[7]_1 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[14]_i_1 
       (.I0(\BusB_reg[6] ),
        .I1(\SP_reg[11] ),
        .I2(data1[14]),
        .I3(LDSPHL),
        .I4(SP16[14]),
        .O(\BusB_reg[7]_1 [14]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \SP[15]_i_10 
       (.I0(p_0_in0),
        .I1(\BusA_reg[7]_0 [7]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_2 [15]),
        .I4(data1[15]),
        .O(\SP[15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \SP[15]_i_11 
       (.I0(p_0_in0),
        .I1(\BusA_reg[7]_0 [7]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_2 [14]),
        .I4(data1[14]),
        .O(\SP[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \SP[15]_i_12 
       (.I0(p_0_in0),
        .I1(\BusA_reg[7]_0 [7]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_2 [13]),
        .I4(data1[13]),
        .O(\SP[15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \SP[15]_i_13 
       (.I0(p_0_in0),
        .I1(\BusA_reg[7]_0 [7]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_2 [12]),
        .I4(data1[12]),
        .O(\SP[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \SP[15]_i_14 
       (.I0(\ACC[3]_i_2_0 [6]),
        .I1(\SP_reg[15]_i_15_n_0 ),
        .I2(\ACC[3]_i_2_0 [1]),
        .I3(\ACC[3]_i_2_0 [5]),
        .I4(\ACC[3]_i_2_1 ),
        .I5(\SP[15]_i_16_n_0 ),
        .O(p_0_in0));
  LUT6 #(
    .INIT(64'h00000000FF040004)) 
    \SP[15]_i_16 
       (.I0(\ACC[3]_i_2_0 [6]),
        .I1(\SP[15]_i_19_n_0 ),
        .I2(\ACC[3]_i_2_0 [1]),
        .I3(\ACC[3]_i_2_0 [5]),
        .I4(\SP[15]_i_20_n_0 ),
        .I5(\ACC[3]_i_2_2 ),
        .O(\SP[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD0C000000000)) 
    \SP[15]_i_17 
       (.I0(RegsH_reg_0_7_0_1_i_41_0),
        .I1(RegsH_reg_0_7_0_1_i_41_1),
        .I2(\ACC[3]_i_2_0 [2]),
        .I3(\SP[15]_i_20_0 [1]),
        .I4(RegsH_reg_0_7_0_1_i_1_0),
        .I5(\ACC[3]_i_2_0 [4]),
        .O(\SP[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \SP[15]_i_18 
       (.I0(RegsH_reg_0_7_0_1_i_41_0),
        .I1(\SP[15]_i_20_0 [1]),
        .I2(\ACC[3]_i_2_0 [2]),
        .I3(\ACC[3]_i_2_0 [4]),
        .I4(RegsH_reg_0_7_0_1_i_1_0),
        .I5(RegsH_reg_0_7_0_1_i_41_1),
        .O(\SP[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8888888833003000)) 
    \SP[15]_i_19 
       (.I0(\ACC[3]_i_2_0 [2]),
        .I1(\ACC[3]_i_2_0 [0]),
        .I2(RegsH_reg_0_7_0_1_i_1_0),
        .I3(\IR_reg[5]_1 ),
        .I4(RegsH_reg_0_7_0_1_i_41_1),
        .I5(RegsH_reg_0_7_0_1_i_41_0),
        .O(\SP[15]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[15]_i_2 
       (.I0(\BusB_reg[7]_0 ),
        .I1(\SP_reg[11] ),
        .I2(data1[15]),
        .I3(LDSPHL),
        .I4(SP16[15]),
        .O(\BusB_reg[7]_1 [15]));
  LUT6 #(
    .INIT(64'hFF80008000000000)) 
    \SP[15]_i_20 
       (.I0(\ACC[3]_i_2_0 [0]),
        .I1(\SP[15]_i_21_n_0 ),
        .I2(RegsH_reg_0_7_0_1_i_41_0),
        .I3(\ACC[3]_i_2_0 [1]),
        .I4(RegsH_reg_0_7_0_1_i_53_n_0),
        .I5(\ACC[3]_i_2_0 [6]),
        .O(\SP[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \SP[15]_i_21 
       (.I0(\SP[15]_i_20_0 [1]),
        .I1(\SP[15]_i_20_0 [2]),
        .I2(\IR_reg[4] ),
        .I3(\SP[15]_i_20_0 [0]),
        .I4(\SP[15]_i_20_0 [3]),
        .I5(RegsH_reg_0_7_0_1_i_41_1),
        .O(\SP[15]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[1]_i_1 
       (.I0(\BusB_reg[1] ),
        .I1(\SP_reg[3]_0 ),
        .I2(data1[1]),
        .I3(LDSPHL),
        .I4(SP16[1]),
        .O(\BusB_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[2]_i_1 
       (.I0(\BusB_reg[2] ),
        .I1(\SP_reg[3]_0 ),
        .I2(data1[2]),
        .I3(LDSPHL),
        .I4(SP16[2]),
        .O(\BusB_reg[7]_1 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[3]_i_1 
       (.I0(\BusB_reg[3] ),
        .I1(\SP_reg[3]_0 ),
        .I2(data1[3]),
        .I3(LDSPHL),
        .I4(SP16[3]),
        .O(\BusB_reg[7]_1 [3]));
  LUT4 #(
    .INIT(16'h35C5)) 
    \SP[3]_i_10 
       (.I0(\BusA_reg[7]_2 [0]),
        .I1(data1[0]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_0 [0]),
        .O(\SP[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \SP[3]_i_3 
       (.I0(data1[3]),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [3]),
        .O(SP16_A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SP[3]_i_4 
       (.I0(data1[2]),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [2]),
        .O(SP16_A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SP[3]_i_5 
       (.I0(data1[1]),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [1]),
        .O(SP16_A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SP[3]_i_6 
       (.I0(data1[0]),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [0]),
        .O(SP16_A[0]));
  LUT5 #(
    .INIT(32'h12DEDE12)) 
    \SP[3]_i_7 
       (.I0(p_0_in0),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [3]),
        .I3(data1[3]),
        .I4(\BusA_reg[7]_0 [3]),
        .O(\SP[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h12DEDE12)) 
    \SP[3]_i_8 
       (.I0(p_0_in0),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [2]),
        .I3(data1[2]),
        .I4(\BusA_reg[7]_0 [2]),
        .O(\SP[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h12DEDE12)) 
    \SP[3]_i_9 
       (.I0(p_0_in0),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [1]),
        .I3(data1[1]),
        .I4(\BusA_reg[7]_0 [1]),
        .O(\SP[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[4]_i_1 
       (.I0(\BusB_reg[4]_0 ),
        .I1(\SP_reg[3]_0 ),
        .I2(data1[4]),
        .I3(LDSPHL),
        .I4(SP16[4]),
        .O(\BusB_reg[7]_1 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[5]_i_1 
       (.I0(\BusB_reg[5]_0 ),
        .I1(\SP_reg[3]_0 ),
        .I2(data1[5]),
        .I3(LDSPHL),
        .I4(SP16[5]),
        .O(\BusB_reg[7]_1 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[6]_i_1 
       (.I0(\BusB_reg[6] ),
        .I1(\SP_reg[3]_0 ),
        .I2(data1[6]),
        .I3(LDSPHL),
        .I4(SP16[6]),
        .O(\BusB_reg[7]_1 [6]));
  LUT5 #(
    .INIT(32'h12DEDE12)) 
    \SP[7]_i_10 
       (.I0(p_0_in0),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [5]),
        .I3(data1[5]),
        .I4(\BusA_reg[7]_0 [5]),
        .O(\SP[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h12DEDE12)) 
    \SP[7]_i_11 
       (.I0(p_0_in0),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [4]),
        .I3(data1[4]),
        .I4(\BusA_reg[7]_0 [4]),
        .O(\SP[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[7]_i_2 
       (.I0(\BusB_reg[7]_0 ),
        .I1(\SP_reg[3]_0 ),
        .I2(data1[7]),
        .I3(LDSPHL),
        .I4(SP16[7]),
        .O(\BusB_reg[7]_1 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SP[7]_i_5 
       (.I0(data1[6]),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [6]),
        .O(SP16_A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SP[7]_i_6 
       (.I0(data1[5]),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [5]),
        .O(SP16_A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SP[7]_i_7 
       (.I0(data1[4]),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [4]),
        .O(SP16_A[4]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \SP[7]_i_8 
       (.I0(p_0_in0),
        .I1(\BusA_reg[7]_0 [7]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_2 [7]),
        .I4(data1[7]),
        .O(\SP[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h12DEDE12)) 
    \SP[7]_i_9 
       (.I0(p_0_in0),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [6]),
        .I3(data1[6]),
        .I4(\BusA_reg[7]_0 [6]),
        .O(\SP[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[8]_i_1 
       (.I0(\BusB_reg[0] ),
        .I1(\SP_reg[11] ),
        .I2(data1[8]),
        .I3(LDSPHL),
        .I4(SP16[8]),
        .O(\BusB_reg[7]_1 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[9]_i_1 
       (.I0(\BusB_reg[1] ),
        .I1(\SP_reg[11] ),
        .I2(data1[9]),
        .I3(LDSPHL),
        .I4(SP16[9]),
        .O(\BusB_reg[7]_1 [9]));
  CARRY4 \SP_reg[11]_i_2 
       (.CI(\SP_reg[7]_i_4_n_0 ),
        .CO({\SP_reg[11]_i_2_n_0 ,\SP_reg[11]_i_2_n_1 ,\SP_reg[11]_i_2_n_2 ,\SP_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,DI,DI,DI}),
        .O(SP16[11:8]),
        .S({\SP[11]_i_3_n_0 ,\SP[11]_i_4_n_0 ,\SP[11]_i_5_n_0 ,\SP[11]_i_6_n_0 }));
  MUXF7 \SP_reg[15]_i_15 
       (.I0(\SP[15]_i_17_n_0 ),
        .I1(\SP[15]_i_18_n_0 ),
        .O(\SP_reg[15]_i_15_n_0 ),
        .S(\ACC[3]_i_2_0 [0]));
  CARRY4 \SP_reg[15]_i_6 
       (.CI(\SP_reg[11]_i_2_n_0 ),
        .CO({\NLW_SP_reg[15]_i_6_CO_UNCONNECTED [3],\SP_reg[15]_i_6_n_1 ,\SP_reg[15]_i_6_n_2 ,\SP_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,DI,DI,DI}),
        .O(SP16[15:12]),
        .S({\SP[15]_i_10_n_0 ,\SP[15]_i_11_n_0 ,\SP[15]_i_12_n_0 ,\SP[15]_i_13_n_0 }));
  CARRY4 \SP_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\SP_reg[3]_i_2_n_0 ,\SP_reg[3]_i_2_n_1 ,\SP_reg[3]_i_2_n_2 ,\SP_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(SP16_A[3:0]),
        .O(SP16[3:0]),
        .S({\SP[3]_i_7_n_0 ,\SP[3]_i_8_n_0 ,\SP[3]_i_9_n_0 ,\SP[3]_i_10_n_0 }));
  CARRY4 \SP_reg[7]_i_4 
       (.CI(\SP_reg[3]_i_2_n_0 ),
        .CO({\SP_reg[7]_i_4_n_0 ,\SP_reg[7]_i_4_n_1 ,\SP_reg[7]_i_4_n_2 ,\SP_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,SP16_A[6:4]}),
        .O(SP16[7:4]),
        .S({\SP[7]_i_8_n_0 ,\SP[7]_i_9_n_0 ,\SP[7]_i_10_n_0 ,\SP[7]_i_11_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \dout[7]_i_9 
       (.I0(\ACC[3]_i_2_0 [3]),
        .I1(\ACC[3]_i_2_0 [2]),
        .I2(\ACC[3]_i_2_0 [4]),
        .O(\IR_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \mcycle[6]_i_22 
       (.I0(\ACC[3]_i_2_0 [2]),
        .I1(\ACC[3]_i_2_0 [3]),
        .I2(\ACC[3]_i_2_0 [4]),
        .O(\IR_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \mcycles[1]_i_14 
       (.I0(\ACC[3]_i_2_0 [4]),
        .I1(\ACC[3]_i_2_0 [3]),
        .I2(\ACC[3]_i_2_0 [2]),
        .O(\IR_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \mcycles[2]_i_10 
       (.I0(\mcycles[2]_i_9_0 ),
        .I1(\ACC[3]_i_2_0 [3]),
        .I2(\ACC[7]_i_21_0 ),
        .I3(\ACC[3]_i_2_0 [2]),
        .O(\mcycles[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB847FFFFB8470000)) 
    \mcycles[2]_i_9 
       (.I0(\mcycles[1]_i_8 ),
        .I1(\ACC[3]_i_2_0 [3]),
        .I2(\mcycles[1]_i_8_0 ),
        .I3(\ACC[3]_i_2_0 [2]),
        .I4(\ACC[3]_i_2_0 [4]),
        .I5(\mcycles[2]_i_10_n_0 ),
        .O(\F_reg[7] ));
endmodule

(* ORIG_REF_NAME = "tv80s" *) 
module dkong_dkong_system_wrapper_0_0_tv80s
   (BusAck_reg,
    BusAck_reg_rep,
    E,
    \m_obus_reg[addr][8] ,
    wr_n,
    A,
    bus_sel,
    BusAck_reg_0,
    BusAck_reg_1,
    addrb,
    first_last_reg,
    \master_out[dmaster] ,
    first_last_reg_0,
    D,
    first_last_reg_1,
    first_last_reg_2,
    \dma_addr_reg[0][4] ,
    \dma_addr_reg[0][5] ,
    first_last_reg_3,
    first_last_reg_4,
    first_last_reg_5,
    first_last_reg_6,
    first_last_reg_7,
    first_last_reg_8,
    \dma_cnt_reg[0][4] ,
    \dma_cnt_reg[0][5] ,
    first_last_reg_9,
    first_last_reg_10,
    \slave_shared_master_bus[wrn] ,
    rd_n,
    mem_reg,
    WEA,
    debug_enables,
    wr_n_reg_0,
    ADDRARDADDR,
    tileram_ena,
    \m_obus_reg[rdn] ,
    r_Tx_Active_reg,
    \cref_reg[0] ,
    \cref_reg[1] ,
    \sfx_port_reg[0] ,
    \sfx_port_reg[1] ,
    \sfx_port_reg[2] ,
    \sfx_port_reg[3] ,
    \sfx_port_reg[4] ,
    \sfx_port_reg[5] ,
    wr_n_reg_1,
    debug_ahi,
    dout,
    \slave_shared_master_bus[rdn] ,
    \m_obus_reg[addr][2] ,
    \m_obus_reg[addr][1] ,
    \m_obus_reg[addr][7] ,
    outreg,
    \m_obus_reg[addr][7]_0 ,
    clear,
    cpu_m1,
    iorq_n_reg_inv_0,
    cpu_wait,
    out_busy,
    \dma_master_bus[wrn] ,
    rst_n,
    \debug_ahi[7] ,
    first_last__0,
    \dma_mode_reg[0][1] ,
    r,
    \dma_mode_reg[0]_0 ,
    \s_obus_reg[dslave][0] ,
    \s_obus_reg[dslave][0]_0 ,
    \s_obus_reg[dslave][7] ,
    \s_obus_reg[dslave][5] ,
    \s_obus_reg[dslave][1] ,
    \s_obus_reg[dslave][1]_0 ,
    \s_obus_reg[dslave][2] ,
    \s_obus_reg[dslave][2]_0 ,
    \s_obus_reg[dslave][2]_1 ,
    \s_obus_reg[dslave][3] ,
    \s_obus_reg[dslave][3]_0 ,
    \dma_addr_reg[0][15] ,
    \s_obus_reg[dslave][7]_0 ,
    \s_obus_reg[dslave][3]_1 ,
    \sfx_port_reg[5]_0 ,
    \s_obus_reg[dslave][3]_2 ,
    \dma_addr_reg[1][15] ,
    \s_obus_reg[dslave][6] ,
    \s_obus_reg[dslave][7]_1 ,
    Q,
    \dma_addr_reg[2][8] ,
    cpu_clk_rise,
    wrn_d,
    \dma_master_bus[rdn] ,
    rdn_d,
    \di_reg_reg[7]_0 ,
    \oport_bus[dslave] ,
    \di_reg_reg[7]_1 ,
    \di_reg_reg[7]_2 ,
    \di_reg_reg[6]_0 ,
    \di_reg_reg[5]_0 ,
    \di_reg_reg[4]_0 ,
    \di_reg_reg[3]_0 ,
    \di_reg_reg[2]_0 ,
    \di_reg_reg[1]_0 ,
    \di_reg_reg[0]_0 ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    in_valid,
    out_valid_reg,
    addra,
    walk_out,
    jump_out,
    crash_out,
    sfx_port,
    mem_reg_3,
    \io_bus_reg[dslave][4] ,
    \io_bus_reg[dslave][4]_0 ,
    \io_bus_reg[dslave][7] ,
    cpu_nmi,
    debug_cpu_sig);
  output BusAck_reg;
  output BusAck_reg_rep;
  output [0:0]E;
  output \m_obus_reg[addr][8] ;
  output wr_n;
  output [13:0]A;
  output [2:0]bus_sel;
  output BusAck_reg_0;
  output BusAck_reg_1;
  output [13:0]addrb;
  output first_last_reg;
  output [7:0]\master_out[dmaster] ;
  output first_last_reg_0;
  output [5:0]D;
  output first_last_reg_1;
  output first_last_reg_2;
  output \dma_addr_reg[0][4] ;
  output \dma_addr_reg[0][5] ;
  output first_last_reg_3;
  output first_last_reg_4;
  output first_last_reg_5;
  output first_last_reg_6;
  output first_last_reg_7;
  output first_last_reg_8;
  output \dma_cnt_reg[0][4] ;
  output \dma_cnt_reg[0][5] ;
  output [1:0]first_last_reg_9;
  output first_last_reg_10;
  output \slave_shared_master_bus[wrn] ;
  output rd_n;
  output [7:0]mem_reg;
  output [0:0]WEA;
  output [3:0]debug_enables;
  output [0:0]wr_n_reg_0;
  output [9:0]ADDRARDADDR;
  output tileram_ena;
  output \m_obus_reg[rdn] ;
  output r_Tx_Active_reg;
  output \cref_reg[0] ;
  output \cref_reg[1] ;
  output \sfx_port_reg[0] ;
  output \sfx_port_reg[1] ;
  output \sfx_port_reg[2] ;
  output \sfx_port_reg[3] ;
  output \sfx_port_reg[4] ;
  output \sfx_port_reg[5] ;
  output wr_n_reg_1;
  output [1:0]debug_ahi;
  output [7:0]dout;
  output \slave_shared_master_bus[rdn] ;
  output [0:0]\m_obus_reg[addr][2] ;
  output [0:0]\m_obus_reg[addr][1] ;
  output \m_obus_reg[addr][7] ;
  output outreg;
  output [6:0]\m_obus_reg[addr][7]_0 ;
  output clear;
  output cpu_m1;
  output [1:0]iorq_n_reg_inv_0;
  input cpu_wait;
  input out_busy;
  input \dma_master_bus[wrn] ;
  input rst_n;
  input [15:0]\debug_ahi[7] ;
  input first_last__0;
  input \dma_mode_reg[0][1] ;
  input [0:0]r;
  input [0:0]\dma_mode_reg[0]_0 ;
  input \s_obus_reg[dslave][0] ;
  input \s_obus_reg[dslave][0]_0 ;
  input [15:0]\s_obus_reg[dslave][7] ;
  input [13:0]\s_obus_reg[dslave][5] ;
  input \s_obus_reg[dslave][1] ;
  input \s_obus_reg[dslave][1]_0 ;
  input \s_obus_reg[dslave][2] ;
  input \s_obus_reg[dslave][2]_0 ;
  input \s_obus_reg[dslave][2]_1 ;
  input \s_obus_reg[dslave][3] ;
  input \s_obus_reg[dslave][3]_0 ;
  input \dma_addr_reg[0][15] ;
  input [10:0]\s_obus_reg[dslave][7]_0 ;
  input [7:0]\s_obus_reg[dslave][3]_1 ;
  input \sfx_port_reg[5]_0 ;
  input [9:0]\s_obus_reg[dslave][3]_2 ;
  input \dma_addr_reg[1][15] ;
  input \s_obus_reg[dslave][6] ;
  input \s_obus_reg[dslave][7]_1 ;
  input [15:0]Q;
  input \dma_addr_reg[2][8] ;
  input cpu_clk_rise;
  input wrn_d;
  input \dma_master_bus[rdn] ;
  input rdn_d;
  input \di_reg_reg[7]_0 ;
  input [7:0]\oport_bus[dslave] ;
  input [6:0]\di_reg_reg[7]_1 ;
  input [7:0]\di_reg_reg[7]_2 ;
  input \di_reg_reg[6]_0 ;
  input \di_reg_reg[5]_0 ;
  input \di_reg_reg[4]_0 ;
  input \di_reg_reg[3]_0 ;
  input \di_reg_reg[2]_0 ;
  input \di_reg_reg[1]_0 ;
  input \di_reg_reg[0]_0 ;
  input [8:0]mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input in_valid;
  input out_valid_reg;
  input [1:0]addra;
  input walk_out;
  input jump_out;
  input crash_out;
  input [2:0]sfx_port;
  input [7:0]mem_reg_3;
  input [4:0]\io_bus_reg[dslave][4] ;
  input [4:0]\io_bus_reg[dslave][4]_0 ;
  input [3:0]\io_bus_reg[dslave][7] ;
  input cpu_nmi;
  input [0:0]debug_cpu_sig;

  wire [13:0]A;
  wire [9:0]ADDRARDADDR;
  wire BusAck_reg;
  wire BusAck_reg_0;
  wire BusAck_reg_1;
  wire BusAck_reg_rep;
  wire [5:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [0:0]WEA;
  wire [1:0]addra;
  wire [13:0]addrb;
  wire [2:0]bus_sel;
  wire clear;
  wire cpu_clk_rise;
  wire cpu_m1;
  wire cpu_nmi;
  wire cpu_wait;
  wire crash_out;
  wire \cref_reg[0] ;
  wire \cref_reg[1] ;
  wire [1:0]debug_ahi;
  wire [15:0]\debug_ahi[7] ;
  wire [0:0]debug_cpu_sig;
  wire [3:0]debug_enables;
  wire [7:0]di_reg;
  wire di_reg0;
  wire \di_reg_reg[0]_0 ;
  wire \di_reg_reg[1]_0 ;
  wire \di_reg_reg[2]_0 ;
  wire \di_reg_reg[3]_0 ;
  wire \di_reg_reg[4]_0 ;
  wire \di_reg_reg[5]_0 ;
  wire \di_reg_reg[6]_0 ;
  wire \di_reg_reg[7]_0 ;
  wire [6:0]\di_reg_reg[7]_1 ;
  wire [7:0]\di_reg_reg[7]_2 ;
  wire \dma_addr_reg[0][15] ;
  wire \dma_addr_reg[0][4] ;
  wire \dma_addr_reg[0][5] ;
  wire \dma_addr_reg[1][15] ;
  wire \dma_addr_reg[2][8] ;
  wire \dma_cnt_reg[0][4] ;
  wire \dma_cnt_reg[0][5] ;
  wire \dma_master_bus[rdn] ;
  wire \dma_master_bus[wrn] ;
  wire \dma_mode_reg[0][1] ;
  wire [0:0]\dma_mode_reg[0]_0 ;
  wire [7:0]dout;
  wire first_last__0;
  wire first_last_reg;
  wire first_last_reg_0;
  wire first_last_reg_1;
  wire first_last_reg_10;
  wire first_last_reg_2;
  wire first_last_reg_3;
  wire first_last_reg_4;
  wire first_last_reg_5;
  wire first_last_reg_6;
  wire first_last_reg_7;
  wire first_last_reg_8;
  wire [1:0]first_last_reg_9;
  wire i_tv80_core_n_1;
  wire i_tv80_core_n_129;
  wire i_tv80_core_n_130;
  wire i_tv80_core_n_131;
  wire in_valid;
  wire [4:0]\io_bus_reg[dslave][4] ;
  wire [4:0]\io_bus_reg[dslave][4]_0 ;
  wire [3:0]\io_bus_reg[dslave][7] ;
  wire [1:0]iorq_n_reg_inv_0;
  wire jump_out;
  wire [0:0]\m_obus_reg[addr][1] ;
  wire [0:0]\m_obus_reg[addr][2] ;
  wire \m_obus_reg[addr][7] ;
  wire [6:0]\m_obus_reg[addr][7]_0 ;
  wire \m_obus_reg[addr][8] ;
  wire \m_obus_reg[rdn] ;
  wire [7:0]\master_out[dmaster] ;
  wire [7:0]mem_reg;
  wire [8:0]mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire [7:0]mem_reg_3;
  wire [7:0]\oport_bus[dslave] ;
  wire out_busy;
  wire out_valid_reg;
  wire outreg;
  wire [0:0]r;
  wire r_Tx_Active_reg;
  wire rd_n;
  wire rdn_d;
  wire rst_n;
  wire \s_obus_reg[dslave][0] ;
  wire \s_obus_reg[dslave][0]_0 ;
  wire \s_obus_reg[dslave][1] ;
  wire \s_obus_reg[dslave][1]_0 ;
  wire \s_obus_reg[dslave][2] ;
  wire \s_obus_reg[dslave][2]_0 ;
  wire \s_obus_reg[dslave][2]_1 ;
  wire \s_obus_reg[dslave][3] ;
  wire \s_obus_reg[dslave][3]_0 ;
  wire [7:0]\s_obus_reg[dslave][3]_1 ;
  wire [9:0]\s_obus_reg[dslave][3]_2 ;
  wire [13:0]\s_obus_reg[dslave][5] ;
  wire \s_obus_reg[dslave][6] ;
  wire [15:0]\s_obus_reg[dslave][7] ;
  wire [10:0]\s_obus_reg[dslave][7]_0 ;
  wire \s_obus_reg[dslave][7]_1 ;
  wire [2:0]sfx_port;
  wire \sfx_port_reg[0] ;
  wire \sfx_port_reg[1] ;
  wire \sfx_port_reg[2] ;
  wire \sfx_port_reg[3] ;
  wire \sfx_port_reg[4] ;
  wire \sfx_port_reg[5] ;
  wire \sfx_port_reg[5]_0 ;
  wire \slave_shared_master_bus[rdn] ;
  wire \slave_shared_master_bus[wrn] ;
  wire tileram_ena;
  wire walk_out;
  wire wr_n;
  wire [0:0]wr_n_reg_0;
  wire wr_n_reg_1;
  wire wrn_d;

  FDCE \di_reg_reg[0] 
       (.C(mem_reg_0[1]),
        .CE(di_reg0),
        .CLR(clear),
        .D(mem_reg[0]),
        .Q(di_reg[0]));
  FDCE \di_reg_reg[1] 
       (.C(mem_reg_0[1]),
        .CE(di_reg0),
        .CLR(clear),
        .D(mem_reg[1]),
        .Q(di_reg[1]));
  FDCE \di_reg_reg[2] 
       (.C(mem_reg_0[1]),
        .CE(di_reg0),
        .CLR(clear),
        .D(mem_reg[2]),
        .Q(di_reg[2]));
  FDCE \di_reg_reg[3] 
       (.C(mem_reg_0[1]),
        .CE(di_reg0),
        .CLR(clear),
        .D(mem_reg[3]),
        .Q(di_reg[3]));
  FDCE \di_reg_reg[4] 
       (.C(mem_reg_0[1]),
        .CE(di_reg0),
        .CLR(clear),
        .D(mem_reg[4]),
        .Q(di_reg[4]));
  FDCE \di_reg_reg[5] 
       (.C(mem_reg_0[1]),
        .CE(di_reg0),
        .CLR(clear),
        .D(mem_reg[5]),
        .Q(di_reg[5]));
  FDCE \di_reg_reg[6] 
       (.C(mem_reg_0[1]),
        .CE(di_reg0),
        .CLR(clear),
        .D(mem_reg[6]),
        .Q(di_reg[6]));
  FDCE \di_reg_reg[7] 
       (.C(mem_reg_0[1]),
        .CE(di_reg0),
        .CLR(clear),
        .D(mem_reg[7]),
        .Q(di_reg[7]));
  dkong_dkong_system_wrapper_0_0_tv80_core i_tv80_core
       (.ADDRARDADDR(ADDRARDADDR),
        .\A_reg[15]_0 (A),
        .BusAck_reg_0(BusAck_reg),
        .BusAck_reg_1(bus_sel[1]),
        .BusAck_reg_2(BusAck_reg_0),
        .BusAck_reg_3(BusAck_reg_1),
        .BusAck_reg_4(bus_sel[2]),
        .BusAck_reg_rep_0(BusAck_reg_rep),
        .D(D),
        .E(E),
        .Q(di_reg),
        .WEA(WEA),
        .addra(addra),
        .addrb({addrb[13:12],addrb[4]}),
        .cpu_clk_rise(cpu_clk_rise),
        .cpu_m1(cpu_m1),
        .cpu_nmi(cpu_nmi),
        .cpu_wait(cpu_wait),
        .crash_out(crash_out),
        .\cref_reg[0] (\cref_reg[0] ),
        .\cref_reg[1] (\cref_reg[1] ),
        .debug_ahi(debug_ahi),
        .\debug_ahi[7] (\debug_ahi[7] ),
        .debug_cpu_sig(debug_cpu_sig),
        .debug_enables(debug_enables),
        .\di_reg_reg[0] (\di_reg_reg[0]_0 ),
        .\di_reg_reg[1] (\di_reg_reg[1]_0 ),
        .\di_reg_reg[2] (\di_reg_reg[2]_0 ),
        .\di_reg_reg[3] (\di_reg_reg[3]_0 ),
        .\di_reg_reg[4] (\di_reg_reg[4]_0 ),
        .\di_reg_reg[5] (\di_reg_reg[5]_0 ),
        .\di_reg_reg[6] (\di_reg_reg[6]_0 ),
        .\di_reg_reg[7] (\di_reg_reg[7]_0 ),
        .\di_reg_reg[7]_0 (\di_reg_reg[7]_1 ),
        .\di_reg_reg[7]_1 (\di_reg_reg[7]_2 ),
        .\dma_addr_reg[0][15] (\dma_addr_reg[0][15] ),
        .\dma_addr_reg[0][4] (\dma_addr_reg[0][4] ),
        .\dma_addr_reg[0][5] (\dma_addr_reg[0][5] ),
        .\dma_addr_reg[1][15] (\dma_addr_reg[1][15] ),
        .\dma_addr_reg[2][8] (\dma_addr_reg[2][8] ),
        .\dma_cnt_reg[0][4] (\dma_cnt_reg[0][4] ),
        .\dma_cnt_reg[0][5] (\dma_cnt_reg[0][5] ),
        .\dma_master_bus[rdn] (\dma_master_bus[rdn] ),
        .\dma_master_bus[wrn] (\dma_master_bus[wrn] ),
        .\dma_mode_reg[0][1] (\dma_mode_reg[0][1] ),
        .\dma_mode_reg[0]_0 (\dma_mode_reg[0]_0 ),
        .dout(dout),
        .first_last__0(first_last__0),
        .first_last_reg(first_last_reg),
        .first_last_reg_0(first_last_reg_0),
        .first_last_reg_1(first_last_reg_1),
        .first_last_reg_10(first_last_reg_10),
        .first_last_reg_2(first_last_reg_2),
        .first_last_reg_3(first_last_reg_3),
        .first_last_reg_4(first_last_reg_4),
        .first_last_reg_5(first_last_reg_5),
        .first_last_reg_6(first_last_reg_6),
        .first_last_reg_7(first_last_reg_7),
        .first_last_reg_8(first_last_reg_8),
        .first_last_reg_9(first_last_reg_9),
        .in_valid(in_valid),
        .\io_bus_reg[dslave][4] (\io_bus_reg[dslave][4] ),
        .\io_bus_reg[dslave][4]_0 (\io_bus_reg[dslave][4]_0 ),
        .\io_bus_reg[dslave][7] (\io_bus_reg[dslave][7] ),
        .jump_out(jump_out),
        .\m_obus_reg[addr][0] (addrb[0]),
        .\m_obus_reg[addr][10] (addrb[10]),
        .\m_obus_reg[addr][11] (addrb[11]),
        .\m_obus_reg[addr][11]_0 (bus_sel[0]),
        .\m_obus_reg[addr][1] (addrb[1]),
        .\m_obus_reg[addr][1]_0 (\m_obus_reg[addr][1] ),
        .\m_obus_reg[addr][2] (addrb[2]),
        .\m_obus_reg[addr][2]_0 (\m_obus_reg[addr][2] ),
        .\m_obus_reg[addr][3] (addrb[3]),
        .\m_obus_reg[addr][5] (addrb[5]),
        .\m_obus_reg[addr][6] (addrb[6]),
        .\m_obus_reg[addr][7] (addrb[7]),
        .\m_obus_reg[addr][7]_0 (\m_obus_reg[addr][7] ),
        .\m_obus_reg[addr][7]_1 (\m_obus_reg[addr][7]_0 ),
        .\m_obus_reg[addr][8] (\m_obus_reg[addr][8] ),
        .\m_obus_reg[addr][8]_0 (addrb[8]),
        .\m_obus_reg[addr][9] (addrb[9]),
        .\m_obus_reg[rdn] (\m_obus_reg[rdn] ),
        .\m_obus_reg[wrn] (\slave_shared_master_bus[wrn] ),
        .\master_out[dmaster] (\master_out[dmaster] ),
        .\mcycle_reg[0]_0 (i_tv80_core_n_129),
        .\mcycle_reg[0]_rep_0 (i_tv80_core_n_1),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .mem_reg_2(mem_reg_2),
        .mem_reg_3(mem_reg_3),
        .\oport_bus[dslave] (\oport_bus[dslave] ),
        .out_busy(out_busy),
        .out_valid_reg(out_valid_reg),
        .outreg(outreg),
        .r(r),
        .r_Tx_Active_reg(r_Tx_Active_reg),
        .rdn_d(rdn_d),
        .rdn_d_reg(rd_n),
        .rst_n(rst_n),
        .rst_n_0(clear),
        .\s_obus_reg[dslave][0] (\s_obus_reg[dslave][0] ),
        .\s_obus_reg[dslave][0]_0 (\s_obus_reg[dslave][0]_0 ),
        .\s_obus_reg[dslave][1] (\s_obus_reg[dslave][1] ),
        .\s_obus_reg[dslave][1]_0 (\s_obus_reg[dslave][1]_0 ),
        .\s_obus_reg[dslave][2] (\s_obus_reg[dslave][2] ),
        .\s_obus_reg[dslave][2]_0 (\s_obus_reg[dslave][2]_0 ),
        .\s_obus_reg[dslave][2]_1 (\s_obus_reg[dslave][2]_1 ),
        .\s_obus_reg[dslave][3] (\s_obus_reg[dslave][3] ),
        .\s_obus_reg[dslave][3]_0 (\s_obus_reg[dslave][3]_0 ),
        .\s_obus_reg[dslave][3]_1 (\s_obus_reg[dslave][3]_1 ),
        .\s_obus_reg[dslave][3]_2 (\s_obus_reg[dslave][3]_2 ),
        .\s_obus_reg[dslave][5] (\s_obus_reg[dslave][5] ),
        .\s_obus_reg[dslave][6] (\s_obus_reg[dslave][6] ),
        .\s_obus_reg[dslave][7] (\s_obus_reg[dslave][7] ),
        .\s_obus_reg[dslave][7]_0 (\s_obus_reg[dslave][7]_0 ),
        .\s_obus_reg[dslave][7]_1 (\s_obus_reg[dslave][7]_1 ),
        .\s_obus_reg[dslave][7]_2 (Q),
        .sfx_port(sfx_port),
        .\sfx_port_reg[0] (\sfx_port_reg[0] ),
        .\sfx_port_reg[1] (\sfx_port_reg[1] ),
        .\sfx_port_reg[2] (\sfx_port_reg[2] ),
        .\sfx_port_reg[3] (\sfx_port_reg[3] ),
        .\sfx_port_reg[4] (\sfx_port_reg[4] ),
        .\sfx_port_reg[5] (\sfx_port_reg[5] ),
        .\sfx_port_reg[5]_0 (\sfx_port_reg[5]_0 ),
        .\slave_shared_master_bus[rdn] (\slave_shared_master_bus[rdn] ),
        .tileram_ena(tileram_ena),
        .\tstate_reg[1]_0 (i_tv80_core_n_131),
        .\tstate_reg[2]_0 (di_reg0),
        .\tstate_reg[2]_1 (i_tv80_core_n_130),
        .walk_out(walk_out),
        .wr_n_reg(wr_n_reg_0),
        .wr_n_reg_0(wr_n_reg_1),
        .wrn_d(wrn_d),
        .wrn_d_reg(wr_n));
  FDCE iorq_n_reg_inv
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(clear),
        .D(i_tv80_core_n_129),
        .Q(iorq_n_reg_inv_0[1]));
  FDCE mreq_n_reg_inv
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .CLR(clear),
        .D(i_tv80_core_n_131),
        .Q(iorq_n_reg_inv_0[0]));
  FDPE rd_n_reg
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .D(i_tv80_core_n_130),
        .PRE(clear),
        .Q(rd_n));
  FDPE wr_n_reg
       (.C(mem_reg_0[1]),
        .CE(1'b1),
        .D(i_tv80_core_n_1),
        .PRE(clear),
        .Q(wr_n));
endmodule

(* ORIG_REF_NAME = "uart_rx" *) 
module dkong_dkong_system_wrapper_0_0_uart_rx
   (in_valid,
    \oport_bus[dslave] ,
    ser_in,
    masterclk,
    rst_n,
    SR);
  output in_valid;
  output [7:0]\oport_bus[dslave] ;
  input ser_in;
  input masterclk;
  input rst_n;
  input [0:0]SR;

  wire \FSM_sequential_r_SM_Main[0]_i_1__0_n_0 ;
  wire \FSM_sequential_r_SM_Main[0]_i_2_n_0 ;
  wire \FSM_sequential_r_SM_Main[1]_i_1__0_n_0 ;
  wire \FSM_sequential_r_SM_Main[2]_i_1_n_0 ;
  wire [0:0]SR;
  wire in_valid;
  wire masterclk;
  wire [7:0]\oport_bus[dslave] ;
  wire [2:0]r_Bit_Index;
  wire \r_Bit_Index[0]_i_1_n_0 ;
  wire \r_Bit_Index[1]_i_1_n_0 ;
  wire \r_Bit_Index[2]_i_1_n_0 ;
  wire \r_Bit_Index[2]_i_2_n_0 ;
  wire \r_Clock_Count[-1]_i_1_n_0 ;
  wire \r_Clock_Count[0]_i_1_n_0 ;
  wire \r_Clock_Count_reg[-_n_0_1] ;
  wire \r_Clock_Count_reg_n_0_[0] ;
  wire \r_Rx_Byte[0]_i_1_n_0 ;
  wire \r_Rx_Byte[0]_i_2_n_0 ;
  wire \r_Rx_Byte[0]_i_3_n_0 ;
  wire \r_Rx_Byte[1]_i_1_n_0 ;
  wire \r_Rx_Byte[1]_i_2_n_0 ;
  wire \r_Rx_Byte[2]_i_1_n_0 ;
  wire \r_Rx_Byte[2]_i_2_n_0 ;
  wire \r_Rx_Byte[3]_i_1_n_0 ;
  wire \r_Rx_Byte[4]_i_1_n_0 ;
  wire \r_Rx_Byte[4]_i_2_n_0 ;
  wire \r_Rx_Byte[5]_i_1_n_0 ;
  wire \r_Rx_Byte[5]_i_2_n_0 ;
  wire \r_Rx_Byte[6]_i_1_n_0 ;
  wire \r_Rx_Byte[6]_i_2_n_0 ;
  wire \r_Rx_Byte[7]_i_1_n_0 ;
  wire \r_Rx_Byte[7]_i_2_n_0 ;
  wire \r_Rx_Byte[7]_i_3_n_0 ;
  wire \r_Rx_Byte[7]_i_4_n_0 ;
  wire r_Rx_DV_i_1_n_0;
  wire r_Rx_Data;
  wire r_Rx_Data_R;
  wire [2:0]r_SM_Main;
  wire rst_n;
  wire ser_in;

  LUT6 #(
    .INIT(64'h00000E0E000F000F)) 
    \FSM_sequential_r_SM_Main[0]_i_1__0 
       (.I0(\r_Clock_Count_reg[-_n_0_1] ),
        .I1(\r_Clock_Count_reg_n_0_[0] ),
        .I2(r_SM_Main[2]),
        .I3(\FSM_sequential_r_SM_Main[0]_i_2_n_0 ),
        .I4(r_SM_Main[1]),
        .I5(r_SM_Main[0]),
        .O(\FSM_sequential_r_SM_Main[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h7FFF7F00)) 
    \FSM_sequential_r_SM_Main[0]_i_2 
       (.I0(r_Bit_Index[1]),
        .I1(r_Bit_Index[0]),
        .I2(r_Bit_Index[2]),
        .I3(r_SM_Main[1]),
        .I4(r_Rx_Data),
        .O(\FSM_sequential_r_SM_Main[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000FF00010000)) 
    \FSM_sequential_r_SM_Main[1]_i_1__0 
       (.I0(\r_Clock_Count_reg[-_n_0_1] ),
        .I1(\r_Clock_Count_reg_n_0_[0] ),
        .I2(r_Rx_Data),
        .I3(r_SM_Main[2]),
        .I4(r_SM_Main[0]),
        .I5(r_SM_Main[1]),
        .O(\FSM_sequential_r_SM_Main[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_r_SM_Main[2]_i_1 
       (.I0(r_SM_Main[0]),
        .I1(r_SM_Main[1]),
        .I2(r_SM_Main[2]),
        .O(\FSM_sequential_r_SM_Main[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "s_CLEANUP:100,s_RX_START_BIT:001,s_IDLE:000,s_RX_STOP_BIT:011,s_RX_DATA_BITS:010" *) 
  FDRE \FSM_sequential_r_SM_Main_reg[0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\FSM_sequential_r_SM_Main[0]_i_1__0_n_0 ),
        .Q(r_SM_Main[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s_CLEANUP:100,s_RX_START_BIT:001,s_IDLE:000,s_RX_STOP_BIT:011,s_RX_DATA_BITS:010" *) 
  FDRE \FSM_sequential_r_SM_Main_reg[1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\FSM_sequential_r_SM_Main[1]_i_1__0_n_0 ),
        .Q(r_SM_Main[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s_CLEANUP:100,s_RX_START_BIT:001,s_IDLE:000,s_RX_STOP_BIT:011,s_RX_DATA_BITS:010" *) 
  FDRE \FSM_sequential_r_SM_Main_reg[2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\FSM_sequential_r_SM_Main[2]_i_1_n_0 ),
        .Q(r_SM_Main[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hCCC00008)) 
    \r_Bit_Index[0]_i_1 
       (.I0(r_SM_Main[1]),
        .I1(rst_n),
        .I2(r_SM_Main[0]),
        .I3(r_SM_Main[2]),
        .I4(r_Bit_Index[0]),
        .O(\r_Bit_Index[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F02000000080)) 
    \r_Bit_Index[1]_i_1 
       (.I0(r_SM_Main[1]),
        .I1(r_Bit_Index[0]),
        .I2(rst_n),
        .I3(r_SM_Main[0]),
        .I4(r_SM_Main[2]),
        .I5(r_Bit_Index[1]),
        .O(\r_Bit_Index[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F08000000040)) 
    \r_Bit_Index[2]_i_1 
       (.I0(\r_Bit_Index[2]_i_2_n_0 ),
        .I1(r_SM_Main[1]),
        .I2(rst_n),
        .I3(r_SM_Main[0]),
        .I4(r_SM_Main[2]),
        .I5(r_Bit_Index[2]),
        .O(\r_Bit_Index[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \r_Bit_Index[2]_i_2 
       (.I0(r_Bit_Index[0]),
        .I1(r_Bit_Index[1]),
        .O(\r_Bit_Index[2]_i_2_n_0 ));
  FDRE \r_Bit_Index_reg[0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\r_Bit_Index[0]_i_1_n_0 ),
        .Q(r_Bit_Index[0]),
        .R(1'b0));
  FDRE \r_Bit_Index_reg[1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\r_Bit_Index[1]_i_1_n_0 ),
        .Q(r_Bit_Index[1]),
        .R(1'b0));
  FDRE \r_Bit_Index_reg[2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\r_Bit_Index[2]_i_1_n_0 ),
        .Q(r_Bit_Index[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h88889C88)) 
    \r_Clock_Count[-1]_i_1 
       (.I0(r_SM_Main[2]),
        .I1(\r_Clock_Count_reg[-_n_0_1] ),
        .I2(\r_Clock_Count_reg_n_0_[0] ),
        .I3(r_SM_Main[0]),
        .I4(r_SM_Main[1]),
        .O(\r_Clock_Count[-1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hA0A0A4A0)) 
    \r_Clock_Count[0]_i_1 
       (.I0(r_SM_Main[2]),
        .I1(\r_Clock_Count_reg[-_n_0_1] ),
        .I2(\r_Clock_Count_reg_n_0_[0] ),
        .I3(r_SM_Main[0]),
        .I4(r_SM_Main[1]),
        .O(\r_Clock_Count[0]_i_1_n_0 ));
  FDRE \r_Clock_Count_reg[-1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\r_Clock_Count[-1]_i_1_n_0 ),
        .Q(\r_Clock_Count_reg[-_n_0_1] ),
        .R(SR));
  FDRE \r_Clock_Count_reg[0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\r_Clock_Count[0]_i_1_n_0 ),
        .Q(\r_Clock_Count_reg_n_0_[0] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFEFFAAAA0E00AAAA)) 
    \r_Rx_Byte[0]_i_1 
       (.I0(\r_Rx_Byte[7]_i_2_n_0 ),
        .I1(r_Rx_Data),
        .I2(\r_Rx_Byte[0]_i_2_n_0 ),
        .I3(\r_Rx_Byte[0]_i_3_n_0 ),
        .I4(rst_n),
        .I5(\oport_bus[dslave] [0]),
        .O(\r_Rx_Byte[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \r_Rx_Byte[0]_i_2 
       (.I0(r_Bit_Index[2]),
        .I1(r_Bit_Index[1]),
        .I2(r_Bit_Index[0]),
        .O(\r_Rx_Byte[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \r_Rx_Byte[0]_i_3 
       (.I0(r_SM_Main[1]),
        .I1(r_SM_Main[0]),
        .I2(r_SM_Main[2]),
        .O(\r_Rx_Byte[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF00E0)) 
    \r_Rx_Byte[1]_i_1 
       (.I0(\r_Rx_Byte[7]_i_2_n_0 ),
        .I1(r_Rx_Data),
        .I2(\r_Rx_Byte[7]_i_3_n_0 ),
        .I3(\r_Rx_Byte[1]_i_2_n_0 ),
        .I4(\oport_bus[dslave] [1]),
        .O(\r_Rx_Byte[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \r_Rx_Byte[1]_i_2 
       (.I0(r_Bit_Index[2]),
        .I1(r_Bit_Index[0]),
        .I2(r_Bit_Index[1]),
        .O(\r_Rx_Byte[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF00E0)) 
    \r_Rx_Byte[2]_i_1 
       (.I0(\r_Rx_Byte[7]_i_2_n_0 ),
        .I1(r_Rx_Data),
        .I2(\r_Rx_Byte[7]_i_3_n_0 ),
        .I3(\r_Rx_Byte[2]_i_2_n_0 ),
        .I4(\oport_bus[dslave] [2]),
        .O(\r_Rx_Byte[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \r_Rx_Byte[2]_i_2 
       (.I0(r_Bit_Index[2]),
        .I1(r_Bit_Index[1]),
        .I2(r_Bit_Index[0]),
        .O(\r_Rx_Byte[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF000000E0)) 
    \r_Rx_Byte[3]_i_1 
       (.I0(\r_Rx_Byte[7]_i_2_n_0 ),
        .I1(r_Rx_Data),
        .I2(\r_Rx_Byte[7]_i_3_n_0 ),
        .I3(\r_Bit_Index[2]_i_2_n_0 ),
        .I4(r_Bit_Index[2]),
        .I5(\oport_bus[dslave] [3]),
        .O(\r_Rx_Byte[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF00E0)) 
    \r_Rx_Byte[4]_i_1 
       (.I0(\r_Rx_Byte[7]_i_2_n_0 ),
        .I1(r_Rx_Data),
        .I2(\r_Rx_Byte[7]_i_3_n_0 ),
        .I3(\r_Rx_Byte[4]_i_2_n_0 ),
        .I4(\oport_bus[dslave] [4]),
        .O(\r_Rx_Byte[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \r_Rx_Byte[4]_i_2 
       (.I0(r_Bit_Index[1]),
        .I1(r_Bit_Index[0]),
        .I2(r_Bit_Index[2]),
        .O(\r_Rx_Byte[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF00E0)) 
    \r_Rx_Byte[5]_i_1 
       (.I0(\r_Rx_Byte[7]_i_2_n_0 ),
        .I1(r_Rx_Data),
        .I2(\r_Rx_Byte[7]_i_3_n_0 ),
        .I3(\r_Rx_Byte[5]_i_2_n_0 ),
        .I4(\oport_bus[dslave] [5]),
        .O(\r_Rx_Byte[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \r_Rx_Byte[5]_i_2 
       (.I0(r_Bit_Index[0]),
        .I1(r_Bit_Index[1]),
        .I2(r_Bit_Index[2]),
        .O(\r_Rx_Byte[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF00E0)) 
    \r_Rx_Byte[6]_i_1 
       (.I0(\r_Rx_Byte[7]_i_2_n_0 ),
        .I1(r_Rx_Data),
        .I2(\r_Rx_Byte[7]_i_3_n_0 ),
        .I3(\r_Rx_Byte[6]_i_2_n_0 ),
        .I4(\oport_bus[dslave] [6]),
        .O(\r_Rx_Byte[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \r_Rx_Byte[6]_i_2 
       (.I0(r_Bit_Index[1]),
        .I1(r_Bit_Index[0]),
        .I2(r_Bit_Index[2]),
        .O(\r_Rx_Byte[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF00E0)) 
    \r_Rx_Byte[7]_i_1 
       (.I0(\r_Rx_Byte[7]_i_2_n_0 ),
        .I1(r_Rx_Data),
        .I2(\r_Rx_Byte[7]_i_3_n_0 ),
        .I3(\r_Rx_Byte[7]_i_4_n_0 ),
        .I4(\oport_bus[dslave] [7]),
        .O(\r_Rx_Byte[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h4070)) 
    \r_Rx_Byte[7]_i_2 
       (.I0(r_SM_Main[2]),
        .I1(r_SM_Main[0]),
        .I2(rst_n),
        .I3(r_SM_Main[1]),
        .O(\r_Rx_Byte[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \r_Rx_Byte[7]_i_3 
       (.I0(r_SM_Main[2]),
        .I1(r_SM_Main[0]),
        .I2(r_SM_Main[1]),
        .I3(rst_n),
        .O(\r_Rx_Byte[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \r_Rx_Byte[7]_i_4 
       (.I0(r_Bit_Index[1]),
        .I1(r_Bit_Index[0]),
        .I2(r_Bit_Index[2]),
        .O(\r_Rx_Byte[7]_i_4_n_0 ));
  FDRE \r_Rx_Byte_reg[0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\r_Rx_Byte[0]_i_1_n_0 ),
        .Q(\oport_bus[dslave] [0]),
        .R(1'b0));
  FDRE \r_Rx_Byte_reg[1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\r_Rx_Byte[1]_i_1_n_0 ),
        .Q(\oport_bus[dslave] [1]),
        .R(1'b0));
  FDRE \r_Rx_Byte_reg[2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\r_Rx_Byte[2]_i_1_n_0 ),
        .Q(\oport_bus[dslave] [2]),
        .R(1'b0));
  FDRE \r_Rx_Byte_reg[3] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\r_Rx_Byte[3]_i_1_n_0 ),
        .Q(\oport_bus[dslave] [3]),
        .R(1'b0));
  FDRE \r_Rx_Byte_reg[4] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\r_Rx_Byte[4]_i_1_n_0 ),
        .Q(\oport_bus[dslave] [4]),
        .R(1'b0));
  FDRE \r_Rx_Byte_reg[5] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\r_Rx_Byte[5]_i_1_n_0 ),
        .Q(\oport_bus[dslave] [5]),
        .R(1'b0));
  FDRE \r_Rx_Byte_reg[6] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\r_Rx_Byte[6]_i_1_n_0 ),
        .Q(\oport_bus[dslave] [6]),
        .R(1'b0));
  FDRE \r_Rx_Byte_reg[7] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\r_Rx_Byte[7]_i_1_n_0 ),
        .Q(\oport_bus[dslave] [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hAAA02000)) 
    r_Rx_DV_i_1
       (.I0(rst_n),
        .I1(r_SM_Main[2]),
        .I2(r_SM_Main[1]),
        .I3(r_SM_Main[0]),
        .I4(in_valid),
        .O(r_Rx_DV_i_1_n_0));
  FDRE r_Rx_DV_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(r_Rx_DV_i_1_n_0),
        .Q(in_valid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    r_Rx_Data_R_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(ser_in),
        .Q(r_Rx_Data_R),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    r_Rx_Data_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(r_Rx_Data_R),
        .Q(r_Rx_Data),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "uart_tx" *) 
module dkong_dkong_system_wrapper_0_0_uart_tx
   (out_busy,
    ser_out,
    SR,
    masterclk,
    \r_Tx_Data_reg[0]_0 ,
    rst_n,
    Q);
  output out_busy;
  output ser_out;
  input [0:0]SR;
  input masterclk;
  input \r_Tx_Data_reg[0]_0 ;
  input rst_n;
  input [7:0]Q;

  wire \FSM_sequential_r_SM_Main[0]_i_1_n_0 ;
  wire \FSM_sequential_r_SM_Main[0]_i_2__0_n_0 ;
  wire \FSM_sequential_r_SM_Main[1]_i_1_n_0 ;
  wire \FSM_sequential_r_SM_Main[2]_i_1__0_n_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire masterclk;
  wire o_Tx_Serial_i_1_n_0;
  wire o_Tx_Serial_i_3_n_0;
  wire o_Tx_Serial_i_4_n_0;
  wire o_Tx_Serial_reg_i_2_n_0;
  wire out_busy;
  wire \r_Bit_Index[0]_i_1_n_0 ;
  wire \r_Bit_Index[1]_i_1_n_0 ;
  wire \r_Bit_Index[2]_i_1_n_0 ;
  wire \r_Bit_Index_reg_n_0_[0] ;
  wire \r_Bit_Index_reg_n_0_[1] ;
  wire \r_Bit_Index_reg_n_0_[2] ;
  wire [2:0]r_SM_Main;
  wire r_Tx_Active_i_1_n_0;
  wire r_Tx_Data;
  wire \r_Tx_Data_reg[0]_0 ;
  wire \r_Tx_Data_reg_n_0_[0] ;
  wire \r_Tx_Data_reg_n_0_[1] ;
  wire \r_Tx_Data_reg_n_0_[2] ;
  wire \r_Tx_Data_reg_n_0_[3] ;
  wire \r_Tx_Data_reg_n_0_[4] ;
  wire \r_Tx_Data_reg_n_0_[5] ;
  wire \r_Tx_Data_reg_n_0_[6] ;
  wire \r_Tx_Data_reg_n_0_[7] ;
  wire rst_n;
  wire ser_out;

  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h03020002)) 
    \FSM_sequential_r_SM_Main[0]_i_1 
       (.I0(\r_Tx_Data_reg[0]_0 ),
        .I1(r_SM_Main[0]),
        .I2(r_SM_Main[2]),
        .I3(r_SM_Main[1]),
        .I4(\FSM_sequential_r_SM_Main[0]_i_2__0_n_0 ),
        .O(\FSM_sequential_r_SM_Main[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_r_SM_Main[0]_i_2__0 
       (.I0(\r_Bit_Index_reg_n_0_[2] ),
        .I1(\r_Bit_Index_reg_n_0_[1] ),
        .I2(\r_Bit_Index_reg_n_0_[0] ),
        .O(\FSM_sequential_r_SM_Main[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \FSM_sequential_r_SM_Main[1]_i_1 
       (.I0(r_SM_Main[1]),
        .I1(r_SM_Main[0]),
        .I2(r_SM_Main[2]),
        .O(\FSM_sequential_r_SM_Main[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_r_SM_Main[2]_i_1__0 
       (.I0(r_SM_Main[0]),
        .I1(r_SM_Main[1]),
        .I2(r_SM_Main[2]),
        .O(\FSM_sequential_r_SM_Main[2]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "s_CLEANUP:100,s_IDLE:000,s_TX_START_BIT:001,s_TX_STOP_BIT:011,s_TX_DATA_BITS:010" *) 
  FDRE \FSM_sequential_r_SM_Main_reg[0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\FSM_sequential_r_SM_Main[0]_i_1_n_0 ),
        .Q(r_SM_Main[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s_CLEANUP:100,s_IDLE:000,s_TX_START_BIT:001,s_TX_STOP_BIT:011,s_TX_DATA_BITS:010" *) 
  FDRE \FSM_sequential_r_SM_Main_reg[1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\FSM_sequential_r_SM_Main[1]_i_1_n_0 ),
        .Q(r_SM_Main[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s_CLEANUP:100,s_IDLE:000,s_TX_START_BIT:001,s_TX_STOP_BIT:011,s_TX_DATA_BITS:010" *) 
  FDRE \FSM_sequential_r_SM_Main_reg[2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\FSM_sequential_r_SM_Main[2]_i_1__0_n_0 ),
        .Q(r_SM_Main[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFCBFF0000CB00)) 
    o_Tx_Serial_i_1
       (.I0(o_Tx_Serial_reg_i_2_n_0),
        .I1(r_SM_Main[1]),
        .I2(r_SM_Main[0]),
        .I3(rst_n),
        .I4(r_SM_Main[2]),
        .I5(ser_out),
        .O(o_Tx_Serial_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    o_Tx_Serial_i_3
       (.I0(\r_Tx_Data_reg_n_0_[3] ),
        .I1(\r_Tx_Data_reg_n_0_[2] ),
        .I2(\r_Bit_Index_reg_n_0_[1] ),
        .I3(\r_Tx_Data_reg_n_0_[1] ),
        .I4(\r_Bit_Index_reg_n_0_[0] ),
        .I5(\r_Tx_Data_reg_n_0_[0] ),
        .O(o_Tx_Serial_i_3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    o_Tx_Serial_i_4
       (.I0(\r_Tx_Data_reg_n_0_[7] ),
        .I1(\r_Tx_Data_reg_n_0_[6] ),
        .I2(\r_Bit_Index_reg_n_0_[1] ),
        .I3(\r_Tx_Data_reg_n_0_[5] ),
        .I4(\r_Bit_Index_reg_n_0_[0] ),
        .I5(\r_Tx_Data_reg_n_0_[4] ),
        .O(o_Tx_Serial_i_4_n_0));
  FDRE o_Tx_Serial_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(o_Tx_Serial_i_1_n_0),
        .Q(ser_out),
        .R(1'b0));
  MUXF7 o_Tx_Serial_reg_i_2
       (.I0(o_Tx_Serial_i_3_n_0),
        .I1(o_Tx_Serial_i_4_n_0),
        .O(o_Tx_Serial_reg_i_2_n_0),
        .S(\r_Bit_Index_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hFC02)) 
    \r_Bit_Index[0]_i_1 
       (.I0(r_SM_Main[1]),
        .I1(r_SM_Main[0]),
        .I2(r_SM_Main[2]),
        .I3(\r_Bit_Index_reg_n_0_[0] ),
        .O(\r_Bit_Index[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hFFF40008)) 
    \r_Bit_Index[1]_i_1 
       (.I0(\r_Bit_Index_reg_n_0_[0] ),
        .I1(r_SM_Main[1]),
        .I2(r_SM_Main[0]),
        .I3(r_SM_Main[2]),
        .I4(\r_Bit_Index_reg_n_0_[1] ),
        .O(\r_Bit_Index[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7000000080)) 
    \r_Bit_Index[2]_i_1 
       (.I0(\r_Bit_Index_reg_n_0_[1] ),
        .I1(\r_Bit_Index_reg_n_0_[0] ),
        .I2(r_SM_Main[1]),
        .I3(r_SM_Main[0]),
        .I4(r_SM_Main[2]),
        .I5(\r_Bit_Index_reg_n_0_[2] ),
        .O(\r_Bit_Index[2]_i_1_n_0 ));
  FDRE \r_Bit_Index_reg[0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\r_Bit_Index[0]_i_1_n_0 ),
        .Q(\r_Bit_Index_reg_n_0_[0] ),
        .R(SR));
  FDRE \r_Bit_Index_reg[1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\r_Bit_Index[1]_i_1_n_0 ),
        .Q(\r_Bit_Index_reg_n_0_[1] ),
        .R(SR));
  FDRE \r_Bit_Index_reg[2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\r_Bit_Index[2]_i_1_n_0 ),
        .Q(\r_Bit_Index_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hCFFF0002)) 
    r_Tx_Active_i_1
       (.I0(\r_Tx_Data_reg[0]_0 ),
        .I1(r_SM_Main[2]),
        .I2(r_SM_Main[1]),
        .I3(r_SM_Main[0]),
        .I4(out_busy),
        .O(r_Tx_Active_i_1_n_0));
  FDRE r_Tx_Active_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(r_Tx_Active_i_1_n_0),
        .Q(out_busy),
        .R(SR));
  LUT4 #(
    .INIT(16'h0004)) 
    \r_Tx_Data[7]_i_1 
       (.I0(r_SM_Main[2]),
        .I1(\r_Tx_Data_reg[0]_0 ),
        .I2(r_SM_Main[1]),
        .I3(r_SM_Main[0]),
        .O(r_Tx_Data));
  FDRE \r_Tx_Data_reg[0] 
       (.C(masterclk),
        .CE(r_Tx_Data),
        .D(Q[0]),
        .Q(\r_Tx_Data_reg_n_0_[0] ),
        .R(SR));
  FDRE \r_Tx_Data_reg[1] 
       (.C(masterclk),
        .CE(r_Tx_Data),
        .D(Q[1]),
        .Q(\r_Tx_Data_reg_n_0_[1] ),
        .R(SR));
  FDRE \r_Tx_Data_reg[2] 
       (.C(masterclk),
        .CE(r_Tx_Data),
        .D(Q[2]),
        .Q(\r_Tx_Data_reg_n_0_[2] ),
        .R(SR));
  FDRE \r_Tx_Data_reg[3] 
       (.C(masterclk),
        .CE(r_Tx_Data),
        .D(Q[3]),
        .Q(\r_Tx_Data_reg_n_0_[3] ),
        .R(SR));
  FDRE \r_Tx_Data_reg[4] 
       (.C(masterclk),
        .CE(r_Tx_Data),
        .D(Q[4]),
        .Q(\r_Tx_Data_reg_n_0_[4] ),
        .R(SR));
  FDRE \r_Tx_Data_reg[5] 
       (.C(masterclk),
        .CE(r_Tx_Data),
        .D(Q[5]),
        .Q(\r_Tx_Data_reg_n_0_[5] ),
        .R(SR));
  FDRE \r_Tx_Data_reg[6] 
       (.C(masterclk),
        .CE(r_Tx_Data),
        .D(Q[6]),
        .Q(\r_Tx_Data_reg_n_0_[6] ),
        .R(SR));
  FDRE \r_Tx_Data_reg[7] 
       (.C(masterclk),
        .CE(r_Tx_Data),
        .D(Q[7]),
        .Q(\r_Tx_Data_reg_n_0_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "z80_uart" *) 
module dkong_dkong_system_wrapper_0_0_z80_uart
   (in_valid,
    out_busy,
    ser_out,
    out_valid_reg_0,
    \oport_bus[dslave] ,
    ser_in,
    masterclk,
    SR,
    out_valid_reg_1,
    rst_n,
    E,
    \master_out[dmaster] );
  output in_valid;
  output out_busy;
  output ser_out;
  output out_valid_reg_0;
  output [7:0]\oport_bus[dslave] ;
  input ser_in;
  input masterclk;
  input [0:0]SR;
  input out_valid_reg_1;
  input rst_n;
  input [0:0]E;
  input [7:0]\master_out[dmaster] ;

  wire [0:0]E;
  wire [0:0]SR;
  wire in_valid;
  wire [7:0]\master_out[dmaster] ;
  wire masterclk;
  wire [7:0]\oport_bus[dslave] ;
  wire out_busy;
  wire \out_data_reg_n_0_[0] ;
  wire \out_data_reg_n_0_[1] ;
  wire \out_data_reg_n_0_[2] ;
  wire \out_data_reg_n_0_[3] ;
  wire \out_data_reg_n_0_[4] ;
  wire \out_data_reg_n_0_[5] ;
  wire \out_data_reg_n_0_[6] ;
  wire \out_data_reg_n_0_[7] ;
  wire out_valid_reg_0;
  wire out_valid_reg_1;
  wire rst_n;
  wire ser_in;
  wire ser_out;

  FDRE \out_data_reg[0] 
       (.C(masterclk),
        .CE(E),
        .D(\master_out[dmaster] [0]),
        .Q(\out_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \out_data_reg[1] 
       (.C(masterclk),
        .CE(E),
        .D(\master_out[dmaster] [1]),
        .Q(\out_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \out_data_reg[2] 
       (.C(masterclk),
        .CE(E),
        .D(\master_out[dmaster] [2]),
        .Q(\out_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \out_data_reg[3] 
       (.C(masterclk),
        .CE(E),
        .D(\master_out[dmaster] [3]),
        .Q(\out_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \out_data_reg[4] 
       (.C(masterclk),
        .CE(E),
        .D(\master_out[dmaster] [4]),
        .Q(\out_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \out_data_reg[5] 
       (.C(masterclk),
        .CE(E),
        .D(\master_out[dmaster] [5]),
        .Q(\out_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \out_data_reg[6] 
       (.C(masterclk),
        .CE(E),
        .D(\master_out[dmaster] [6]),
        .Q(\out_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \out_data_reg[7] 
       (.C(masterclk),
        .CE(E),
        .D(\master_out[dmaster] [7]),
        .Q(\out_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE out_valid_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(out_valid_reg_1),
        .Q(out_valid_reg_0),
        .R(1'b0));
  dkong_dkong_system_wrapper_0_0_uart_rx rx_dev
       (.SR(SR),
        .in_valid(in_valid),
        .masterclk(masterclk),
        .\oport_bus[dslave] (\oport_bus[dslave] ),
        .rst_n(rst_n),
        .ser_in(ser_in));
  dkong_dkong_system_wrapper_0_0_uart_tx tx_dev
       (.Q({\out_data_reg_n_0_[7] ,\out_data_reg_n_0_[6] ,\out_data_reg_n_0_[5] ,\out_data_reg_n_0_[4] ,\out_data_reg_n_0_[3] ,\out_data_reg_n_0_[2] ,\out_data_reg_n_0_[1] ,\out_data_reg_n_0_[0] }),
        .SR(SR),
        .masterclk(masterclk),
        .out_busy(out_busy),
        .\r_Tx_Data_reg[0]_0 (out_valid_reg_0),
        .rst_n(rst_n),
        .ser_out(ser_out));
endmodule

(* ORIG_REF_NAME = "z80ram" *) 
module dkong_dkong_system_wrapper_0_0_z80ram
   (outreg0_out,
    masterclk,
    mem_reg,
    outreg,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    ADDRARDADDR,
    mem_reg_7,
    \ibus[dmaster] ,
    WEA);
  output [7:0]outreg0_out;
  input masterclk;
  input mem_reg;
  input outreg;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input [4:0]ADDRARDADDR;
  input mem_reg_7;
  input [6:0]\ibus[dmaster] ;
  input [0:0]WEA;

  wire [4:0]ADDRARDADDR;
  wire [0:0]WEA;
  wire [6:0]\ibus[dmaster] ;
  wire masterclk;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire outreg;
  wire [7:0]outreg0_out;

  dkong_dkong_system_wrapper_0_0_ram ram_imp
       (.ADDRBWRADDR({mem_reg_0,mem_reg_1,mem_reg_2,mem_reg_3,mem_reg_4,mem_reg_5,mem_reg_6,ADDRARDADDR}),
        .DIADI({mem_reg_7,\ibus[dmaster] }),
        .WEA(WEA),
        .masterclk(masterclk),
        .mem_reg_0(mem_reg),
        .outreg(outreg),
        .outreg0_out(outreg0_out));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module dkong_dkong_system_wrapper_0_0_bindec
   (ena_array,
    ena,
    addra);
  output [2:0]ena_array;
  input ena;
  input [1:0]addra;

  wire [1:0]addra;
  wire ena;
  wire [2:0]ena_array;

  LUT3 #(
    .INIT(8'h02)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1 
       (.I0(ena),
        .I1(addra[0]),
        .I2(addra[1]),
        .O(ena_array[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(addra[1]),
        .I1(addra[0]),
        .I2(ena),
        .O(ena_array[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(addra[0]),
        .I1(ena),
        .I2(addra[1]),
        .O(ena_array[2]));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module dkong_dkong_system_wrapper_0_0_bindec_1
   (enb_array,
    enb,
    addrb);
  output [2:0]enb_array;
  input enb;
  input [1:0]addrb;

  wire [1:0]addrb;
  wire enb;
  wire [2:0]enb_array;

  LUT3 #(
    .INIT(8'h02)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2 
       (.I0(enb),
        .I1(addrb[0]),
        .I2(addrb[1]),
        .O(enb_array[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(addrb[1]),
        .I1(addrb[0]),
        .I2(enb),
        .O(enb_array[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__1 
       (.I0(addrb[0]),
        .I1(enb),
        .I2(addrb[1]),
        .O(enb_array[2]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr
   (douta,
    doutb,
    addra,
    ena,
    addrb,
    enb,
    clka,
    clkb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta;
  output [7:0]doutb;
  input [13:0]addra;
  input ena;
  input [13:0]addrb;
  input enb;
  input clka;
  input clkb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [13:0]addra;
  wire [13:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [31:0]douta_array;
  wire [7:0]doutb;
  wire [31:0]doutb_array;
  wire ena;
  wire [2:0]ena_array;
  wire enb;
  wire [2:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  dkong_dkong_system_wrapper_0_0_bindec \bindec_a.bindec_inst_a 
       (.addra(addra[13:12]),
        .ena(ena),
        .ena_array(ena_array));
  dkong_dkong_system_wrapper_0_0_bindec_1 \bindec_b.bindec_inst_b 
       (.addrb(addrb[13:12]),
        .enb(enb),
        .enb_array(enb_array));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux \has_mux_a.A 
       (.addra(addra[13:12]),
        .clka(clka),
        .douta(douta),
        .douta_array(douta_array),
        .ena(ena));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.addrb(addrb[13:12]),
        .clkb(clkb),
        .doutb(doutb),
        .doutb_array(doutb_array),
        .enb(enb));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[7:0]),
        .doutb_array(doutb_array[7:0]),
        .ena(ena),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .wea(wea),
        .web(web));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[15:8]),
        .doutb_array(doutb_array[15:8]),
        .ena(ena),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .wea(wea),
        .web(web));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[23:16]),
        .doutb_array(doutb_array[23:16]),
        .ena(ena),
        .ena_array(ena_array[2]),
        .enb_array(enb_array[2]),
        .wea(wea),
        .web(web));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized2 \ramloop[3].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[31:24]),
        .doutb_array(doutb_array[31:24]),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized3 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized1
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized4 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized10
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized13 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized2
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized5 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized3
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized6 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized4
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized7 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized5
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized8 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized6
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized9 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized7
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized10 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized8
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized11 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized9
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized12 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux
   (douta,
    ena,
    addra,
    clka,
    douta_array);
  output [7:0]douta;
  input ena;
  input [1:0]addra;
  input clka;
  input [31:0]douta_array;

  wire [1:0]addra;
  wire clka;
  wire [7:0]douta;
  wire [31:0]douta_array;
  wire ena;
  wire [1:0]sel_pipe;
  wire [1:0]sel_pipe_d1;

  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[0]_INST_0 
       (.I0(douta_array[16]),
        .I1(douta_array[24]),
        .I2(douta_array[0]),
        .I3(sel_pipe_d1[1]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[8]),
        .O(douta[0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[1]_INST_0 
       (.I0(douta_array[17]),
        .I1(douta_array[25]),
        .I2(douta_array[1]),
        .I3(sel_pipe_d1[1]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[9]),
        .O(douta[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[2]_INST_0 
       (.I0(douta_array[18]),
        .I1(douta_array[26]),
        .I2(douta_array[2]),
        .I3(sel_pipe_d1[1]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[10]),
        .O(douta[2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[3]_INST_0 
       (.I0(douta_array[19]),
        .I1(douta_array[27]),
        .I2(douta_array[3]),
        .I3(sel_pipe_d1[1]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[11]),
        .O(douta[3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[4]_INST_0 
       (.I0(douta_array[20]),
        .I1(douta_array[28]),
        .I2(douta_array[4]),
        .I3(sel_pipe_d1[1]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[12]),
        .O(douta[4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[5]_INST_0 
       (.I0(douta_array[21]),
        .I1(douta_array[29]),
        .I2(douta_array[5]),
        .I3(sel_pipe_d1[1]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[13]),
        .O(douta[5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[6]_INST_0 
       (.I0(douta_array[22]),
        .I1(douta_array[30]),
        .I2(douta_array[6]),
        .I3(sel_pipe_d1[1]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[14]),
        .O(douta[6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[7]_INST_0 
       (.I0(douta_array[23]),
        .I1(douta_array[31]),
        .I2(douta_array[7]),
        .I3(sel_pipe_d1[1]),
        .I4(sel_pipe_d1[0]),
        .I5(douta_array[15]),
        .O(douta[7]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0] 
       (.C(clka),
        .CE(ena),
        .D(sel_pipe[0]),
        .Q(sel_pipe_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1] 
       (.C(clka),
        .CE(ena),
        .D(sel_pipe[1]),
        .Q(sel_pipe_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(ena),
        .D(addra[0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(ena),
        .D(addra[1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized0
   (doutb,
    addrb,
    enb,
    clkb,
    doutb_array);
  output [7:0]doutb;
  input [1:0]addrb;
  input enb;
  input clkb;
  input [31:0]doutb_array;

  wire [1:0]addrb;
  wire clkb;
  wire [7:0]doutb;
  wire [31:0]doutb_array;
  wire enb;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \doutb[0]_INST_0 
       (.I0(doutb_array[16]),
        .I1(doutb_array[24]),
        .I2(doutb_array[0]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(doutb_array[8]),
        .O(doutb[0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \doutb[1]_INST_0 
       (.I0(doutb_array[17]),
        .I1(doutb_array[25]),
        .I2(doutb_array[1]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(doutb_array[9]),
        .O(doutb[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \doutb[2]_INST_0 
       (.I0(doutb_array[18]),
        .I1(doutb_array[26]),
        .I2(doutb_array[2]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(doutb_array[10]),
        .O(doutb[2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \doutb[3]_INST_0 
       (.I0(doutb_array[19]),
        .I1(doutb_array[27]),
        .I2(doutb_array[3]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(doutb_array[11]),
        .O(doutb[3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \doutb[4]_INST_0 
       (.I0(doutb_array[20]),
        .I1(doutb_array[28]),
        .I2(doutb_array[4]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(doutb_array[12]),
        .O(doutb[4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \doutb[5]_INST_0 
       (.I0(doutb_array[21]),
        .I1(doutb_array[29]),
        .I2(doutb_array[5]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(doutb_array[13]),
        .O(doutb[5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \doutb[6]_INST_0 
       (.I0(doutb_array[22]),
        .I1(doutb_array[30]),
        .I2(doutb_array[6]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(doutb_array[14]),
        .O(doutb[6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \doutb[7]_INST_0 
       (.I0(doutb_array[23]),
        .I1(doutb_array[31]),
        .I2(doutb_array[7]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .I5(doutb_array[15]),
        .O(doutb[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 
       (.I0(addrb[0]),
        .I1(enb),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .O(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1 
       (.I0(addrb[1]),
        .I1(enb),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .O(\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clkb),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clkb),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0 ),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena_array,
    enb_array,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input ena;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized0
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena_array,
    enb_array,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input ena;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized1
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena_array,
    enb_array,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input ena;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized10
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized6 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized11
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized7 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized12
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized8 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized13
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized9 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized2
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    enb);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input [13:0]addra;
  input [13:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input enb;

  wire [13:0]addra;
  wire [13:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized3
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized4
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized5
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized1 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized6
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized2 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized7
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized3 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized8
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized4 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized9
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized5 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena_array,
    enb_array,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input ena;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper__parameterized0
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena_array,
    enb_array,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input ena;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper__parameterized1
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena_array,
    enb_array,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input ena;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper__parameterized2
   (douta_array,
    doutb_array,
    clka,
    clkb,
    ena,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web,
    enb);
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input clka;
  input clkb;
  input ena;
  input [13:0]addra;
  input [13:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;
  input enb;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [13:0]addra;
  wire [13:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1_n_0 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
  LUT3 #(
    .INIT(8'h80)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[13]),
        .I1(addra[12]),
        .I2(ena),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2 
       (.I0(addrb[13]),
        .I1(addrb[12]),
        .I2(enb),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0001010000010000000101000001010000000100000000010000000100000000),
    .INIT_01(256'h0000010100010000000001010001010000000101000101000001010000010100),
    .INIT_02(256'h0001000100010000000001010001000000010100000101000001010000010100),
    .INIT_03(256'h0000010100010100000001010001000100000101000100010001010000010000),
    .INIT_04(256'h0001010000010000000101000001010000000100000000010000000100000000),
    .INIT_05(256'h0000010100010000000001010001010000000101000101000001010000010100),
    .INIT_06(256'h0001000100010000000001010001000000010100000101000001010000010100),
    .INIT_07(256'h0000010100010100000001010001000100000101000100010001010000010000),
    .INIT_08(256'h0001010000010000000101000001010000000100000000010000000100000000),
    .INIT_09(256'h0000010100010000000001010001010000000101000101000001010000010100),
    .INIT_0A(256'h0001000100010000000001010001000000010100000101000001010000010100),
    .INIT_0B(256'h0000010100010100000001010001000100000101000100010001010000010000),
    .INIT_0C(256'h0001010000010000000101000001010000000100000000010000000100000000),
    .INIT_0D(256'h0000010100010000000001010001010000000101000101000001010000010100),
    .INIT_0E(256'h0001000100010000000001010001000000010100000101000001010000010100),
    .INIT_0F(256'h0000010100010100000001010001000100000101000100010001010000010000),
    .INIT_10(256'h0001010000010000000101000001010000000100000000010000000100000000),
    .INIT_11(256'h0000010100010000000001010001010000000101000101000001010000010100),
    .INIT_12(256'h0001000100010000000001010001000000010100000101000001010000010100),
    .INIT_13(256'h0000010100010100000001010001000100000101000100010001010000010000),
    .INIT_14(256'h0001010000010000000101000001010000000100000000010000000100000000),
    .INIT_15(256'h0000010100010000000001010001010000000101000101000001010000010100),
    .INIT_16(256'h0001000100010000000001010001000000010100000101000001010000010100),
    .INIT_17(256'h0000010100010100000001010001000100000101000100010001010000010000),
    .INIT_18(256'h0001010000010000000101000001010000000100000000010000000100000000),
    .INIT_19(256'h0000010100010000000001010001010000000101000101000001010000010100),
    .INIT_1A(256'h0001000100010000000001010001000000010100000101000001010000010100),
    .INIT_1B(256'h0000010100010100000001010001000100000101000100010001010000010000),
    .INIT_1C(256'h0001010000010000000101000001010000000100000000010000000100000000),
    .INIT_1D(256'h0000010100010000000001010001010000000101000101000001010000010100),
    .INIT_1E(256'h0001000100010000000001010001000000010100000101000001010000010100),
    .INIT_1F(256'h0000010100010100000001010001000100000101000100010001010000010000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,douta[3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 ;
  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_01(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08),
    .INIT_02(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000),
    .INIT_05(256'h00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38),
    .INIT_06(256'h00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE),
    .INIT_07(256'h007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202),
    .INIT_08(256'h0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870),
    .INIT_09(256'h00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080),
    .INIT_0A(256'h000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6),
    .INIT_0B(256'h4040404040404040000000280000000000404040404040000010101010101000),
    .INIT_0C(256'h82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000),
    .INIT_0D(256'h0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800),
    .INIT_0E(256'h0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000),
    .INIT_0F(256'h80808080808080FF01010101010101FF000000C000C000000000E06000E06000),
    .INIT_10(256'h00000607000000000000060600000000FF80808080808080FF01010101010101),
    .INIT_11(256'h003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838),
    .INIT_12(256'h10284444BA82C2FEA581423C000000000000003C4281BDA5221C000000000000),
    .INIT_13(256'h0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC282BAAA44442810),
    .INIT_14(256'h0000000000000000000000000000000000000000000000004507030000000000),
    .INIT_15(256'h0007090E0F0700007FFC7880000000005C2859310301000000888C9DFDFD59A3),
    .INIT_16(256'h1C3E3E3F3F1E0C0078FDFF7FFBF17B3FD1CDDECADAAE9E3E50B868D0B050A040),
    .INIT_17(256'h000C1E3F3E3E3C1E3F7FFE7CFEFF7F7D9EBEAADADECDD1D140A050B050A850B8),
    .INIT_18(256'h0000070F0E0907000000001CBE7EFF7F00000133196D1CAEA359FDFD9D8C8800),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000030745),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h000000FF0000000000000000000000000000000000FF00002020202020202020),
    .INIT_20(256'h004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00),
    .INIT_21(256'h0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400),
    .INIT_22(256'h003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00),
    .INIT_23(256'h0000007F80808000000000C02020202000008080807F00002020202020C00000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h3C4281A1BDBDA181BDB19DB1BD81423C00000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h000000000000000000000000000000007E4242424242427E4141414141414141),
    .INIT_2D(256'h41FFFFFFFFFFFF41808080808080808000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000101010101010101),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h3F2424242424243F7F4444444444447FFFC4C4C4C4C4C4FFFF444444444444FF),
    .INIT_31(256'h838282828282828307040404040404070F0C0C0C0C0C0C0F1F1414141414141F),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'hE8484848484848E8D0505050505050D0A0202020202020A04141414141414141),
    .INIT_35(256'hFE444444444444FEFD454545454545FDFA424242424242FAF4444444444444F4),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'hF8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000),
    .INIT_38(256'h2020202020202020404040404040404080808080808080800000000000000000),
    .INIT_39(256'h8282828282828282040404040404040408080808080808081010101010101010),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'hFEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000),
    .INIT_3C(256'h0808080808080808101010101010101020202020202020204141414141414141),
    .INIT_3D(256'h0000000000000000010101010101010102020202020202020404040404040404),
    .INIT_3E(256'h0040808A90906000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0051DF8EEECF6D248100001818000081FF0000000000000000000000000000FF),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized1
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 ;
  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_01(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08),
    .INIT_02(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000),
    .INIT_05(256'h00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38),
    .INIT_06(256'h00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE),
    .INIT_07(256'h007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202),
    .INIT_08(256'h0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870),
    .INIT_09(256'h00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080),
    .INIT_0A(256'h000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6),
    .INIT_0B(256'h4040404040404040000000280000000000404040404040000010101010101000),
    .INIT_0C(256'h82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000),
    .INIT_0D(256'h0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800),
    .INIT_0E(256'h0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000),
    .INIT_0F(256'h80808080808080FF01010101010101FF000000C000C000000000E06000E06000),
    .INIT_10(256'h00000607000000000000060600000000FF80808080808080FF01010101010101),
    .INIT_11(256'h003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838),
    .INIT_12(256'h000000003800407CA581423C000000000000003C4281BDA5221C000000000000),
    .INIT_13(256'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF4000382800000000),
    .INIT_14(256'h0F07030000000000FFFFFFFF3F0F0100FFFFFFFFFEFCF000A2C0800000000000),
    .INIT_15(256'h6FF8F6F1F0783F1F8003877FFDFEFFFFA3D7A64E7C768FFFFF7773620202A654),
    .INIT_16(256'h65C7C7C0C061331F081D3FBF3B319ACEAEB2A135255161C1A840902A4FAF5FBF),
    .INIT_17(256'h1F3361C0C7C7C561C18100800203070561415525A1B2AEAEBF5FAF4FAA50A840),
    .INIT_18(256'h1F3F78F0F1F6F86FFFFFFEE041810081FF0F76CC6692E35154A60202627377FF),
    .INIT_19(256'h000000000001070F0001071F7FFFFFFF00F0FCFEFFFFFFFF000000000080C0A2),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0A0AF2026AEAAABA7A2212FA02F2FAFAFAFA8A8A7202FAFAFAFAFAAAAA520272),
    .INIT_1C(256'h00048692B2F2DE8C00464E9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_1D(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6B2B2B2BE1C00183868C8FEFE08),
    .INIT_1E(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_1F(256'h000000FF00FF00000000000000000000000000FF00FF0000A0A0A0A0A0A0A0A0),
    .INIT_20(256'h004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00),
    .INIT_21(256'h0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400),
    .INIT_22(256'h003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00),
    .INIT_23(256'h0000007F80838202000000C020A0A0A0B2028283807F0000A0A0A0A020C00000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h000000000000000000000000000000008181818181818181BEA682828282A6BE),
    .INIT_2D(256'h8EFFFF3F3FFFFF86808080808080808000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'hDF4444444444C4DFBF848484848484BF7F4444444444447FFF444444444444FF),
    .INIT_31(256'h1D34644464341C0D3B68C888C868381B77D4941494D47437EFA4242424A4E46F),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'hF1535654565351F0E3666C686C6663E1C74D5951594D47C38E9AB2A2B29A8E86),
    .INIT_35(256'hFF454545454545FFFE464646464646FEFC444545454444FCF8494B4A4B4948F8),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'hF8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000),
    .INIT_38(256'hC04040404040C0C0808080808080808000000000000000000000000000000000),
    .INIT_39(256'h1C34644464341C0C3868C888C868381870D0901090D07030E0A0202020A0E060),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'hFEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000),
    .INIT_3C(256'h111316141613111023262C282C262321474D5951594D47438E9AB2A2B29A8E86),
    .INIT_3D(256'h01010101010101010202020202020202040405050504040408090B0A0B090808),
    .INIT_3E(256'h0040808A90906000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0035717878716F26004224000024420000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized2
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 ;
  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0001091C1E1E3F3F3E3E3F3D1D0500000000081C1E1E3F3F3F3F3F3D1C040000),
    .INIT_01(256'h00001CFFFF3C1F1F1F1F3C1F0707030000040E0F0F1F1F1F1F1F1E0E02000000),
    .INIT_02(256'h00000000000000101000000000040300000C1C18307040607070604020301000),
    .INIT_03(256'h00000000000000000000000000000000000001031B3C1F1F1F1F3C1B03010000),
    .INIT_04(256'h0000081C1E1E3F3E3E3F3F3D1C0400000000081C1E1E3EFFFFFF3F3D1C040000),
    .INIT_05(256'h0000081C1E1E3F3E3E3F3F3C1C0400000000081C1E1E3EFFFFFF3F3D1C040000),
    .INIT_06(256'h00040E0F0F1F1F1F1F1F1E0E0200000000040E0F0F1FFFFFFF1F1E0E02000000),
    .INIT_07(256'h0000091D1F1F3F3F3F3E3F3F1F07030101050E0F0F1F1F1F1F1F1E0E02010100),
    .INIT_08(256'h040603090D1C9EFFFFFFFF7F6700000000000000000000000000000000000000),
    .INIT_09(256'h000027775FFFFFFFFFFFBFDF772700000000002066DEBFFFFFFEFEFE6C210101),
    .INIT_0A(256'h00000304080E161010110A0804030000010303030A1B1A1A1B1B1B1D0E060000),
    .INIT_0B(256'h050F0B1B13131313131313131B0B0F05020F04040C0C0C0C0C0C0C0C04040F02),
    .INIT_0C(256'h0000000307070F0F0F0F070703000000000000004F7FC04040C07F4F00000000),
    .INIT_0D(256'h020F04040C0C0C0C0C0C0C0C04040F02050F0B1B13131313131313131B0B0F05),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000001030303030301000000000000000000000101010101010100000000),
    .INIT_10(256'h001F73E6CF8FC6E1C19EBFFFFF7F3F1F001F73E6CF8FC6E1C19EBFFFFF7F3F1F),
    .INIT_11(256'h000E1E3660C0CCEDF1EDCCC060361E00001F73E6CF8FC6E1C19EBFFFFF7F3F1F),
    .INIT_12(256'hFE478714850489F0F0890485148747FE000E1E3660C0CCEDF1EDCCC060361E00),
    .INIT_13(256'h00000001FFFFFFFFFF87030100000000000000000307070F0F0F0F0F0F0F0100),
    .INIT_14(256'h00010303070F0F1F1F1F1100000000000101030101113151091323070F070F01),
    .INIT_15(256'h00F0FCFFEEFFFFFFFFFEF8C00000000001010307070703010000000000000000),
    .INIT_16(256'h0000000001070F3FFFFFFFFFFEFDF9F47F3F1F0F010100000000000000000000),
    .INIT_17(256'h1F1F1F1F0F0F0F070703010000000000E2E6FFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'h080C0F0F0F0F070707030303010100000000000404004CCCC0E1E3F7FC78783C),
    .INIT_19(256'hFFFFFF7F7F3F0F0703010000000000000000000000000103070F3F7F7FFFFFFF),
    .INIT_1A(256'h000000000B07070F0F07070703030100000000000001070F1F7F7FFF7F5C2000),
    .INIT_1B(256'hFEFEFEFEFFFFFEFEFEFFFFFF7F3E1C0000000E1F7FFFFFFFFFFFFFFFFFFEFCFC),
    .INIT_1C(256'h0002010000000000000000000408100000000000000000000000000000000000),
    .INIT_1D(256'h0000406163666C7A7A6C666361400000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'h0000000400002100010000000008100000000406060606070706060606040000),
    .INIT_1F(256'h0000000000000000000000000000000000000210000201050323010000000008),
    .INIT_20(256'h0000000000020008040140042040080200000004000000400805000024010008),
    .INIT_21(256'h10000110000603010000010200004001200000050A0101032F10030604081080),
    .INIT_22(256'hF7F7F7F7FBFDCEB6B6CEFDFBF7F7F7F708090B0A0B09080808090B0A0B090808),
    .INIT_23(256'h00000000000000000000000000000000000000FF4444444444444444FF000000),
    .INIT_24(256'h80F7FFF7F4F5F4F7F4F4F7F4F4F7F78000000000000000000000000000000000),
    .INIT_25(256'h0001000205050005080A02010200000000000000000000000000000000000000),
    .INIT_26(256'h00000103060706070301000000000000103070FEFE79787C3C3C3E1E1E1F0F0F),
    .INIT_27(256'h0000000000000000000000000000000000000103060706070301000000000000),
    .INIT_28(256'h000003070F0E1E1E1E1E1E1F1F000000000003070F0F1F1E1C1C1F1F1F000000),
    .INIT_29(256'h00000000000000000000000000000000000003070F0F1C1C1E1F1F1F1F000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000102050A0A0A0A05020100000000030408102020202020201008040300),
    .INIT_31(256'h4020000000000060000000000000204000000000000102050502010000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h00000000000000000000000001000000FF8080808080808080808080808080FF),
    .INIT_3A(256'h070F183020471EFEFE1E472030180F0700000000010202020202010000000000),
    .INIT_3B(256'h0F1F3F3F3F3F1702081D3F3F3F3F1F0F000F1F3F3F3F3F1F0F1F3F3F3F3F1F0F),
    .INIT_3C(256'h1C3C3C383002087DEDE65F1F0F07000003070F3C3D3E3F3D3D3F3E3D3C0F0703),
    .INIT_3D(256'h00040F000007080808070007080808070000000C0C0C0C265688888888885020),
    .INIT_3E(256'h0008090B0D080007080807000708080700040808090600070808070007080807),
    .INIT_3F(256'h00060909090600070808070007080807000E0A0A0A0900070808070007080807),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized3
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 ;
  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00C0FCDCC08080004000C0C187C7E6E0000000000183834310B9FBF3E3000000),
    .INIT_01(256'h0000000808080B83870707020000000000000040E06163E3E3E0C0C060201C1E),
    .INIT_02(256'h0040404040404044060E0E0C0000C0C000000000203033370F0F0F0600000000),
    .INIT_03(256'h0000000000000000000000000000000060E0E081010181C1C181010181E0E060),
    .INIT_04(256'hC0E0E0E0C1C3C3C3C0C1E3E3C3000000000000000183034380C1C3C303000000),
    .INIT_05(256'hC0E0FCFCC0C0C0C0C0E0E0C10307060000003C1C0000004000C0C0C103070600),
    .INIT_06(256'hC0E0E06060E163E3E3E0C0C000001C1E000000000081A3C3E3E0C0C000001C1E),
    .INIT_07(256'hC0CCC6838D8E87034180C0C18242E5C19CCCC04040C0802000E0E0C89CD88C84),
    .INIT_08(256'h0040E0F0D080C0406038B0B8A808000000000000000007072F1F7F7B58702000),
    .INIT_09(256'h0040406838B0B8A0A0B8203868404000000040D0F87868404040C0E0F0E04080),
    .INIT_0A(256'h0000C020101008488808101020C000000060F0F0E00000000002C7FFFFDCC040),
    .INIT_0B(256'hA0F0D0D8C8C8C8C8C8C8C8C8D8D0F0A040F0202030303030303030302020F040),
    .INIT_0C(256'h000000C0E0E0F0F0F0F0E0E0C000000000000000F2FF03020203FEF200000000),
    .INIT_0D(256'h40F0202030303030303030302020F040A0F0D0D8C8C8C8C8C8C8C8C8D8D0F0A0),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h02140A02FAFCFCFCFCFCF8020408020000000000E0F0F0F0F0F0F0F0E0000000),
    .INIT_10(256'h03193D7C7E7E7E7E7E7E7E7E7E78393303193D7C7E7E7E7E7E7E7E7E7E783933),
    .INIT_11(256'h1F1F274743434343434343434347271F03193D7C7E7E7E7E7E7E7E7E7E783933),
    .INIT_12(256'h0000C0C040C040C040C0C040C0C000000F67F7F7737B7B7B737B7B7B73F7F76F),
    .INIT_13(256'h2030F8F8FCFAF8FCFCFCFAF8E402010000000028F0F0F4F8F8F8F8F0E0E0E0E0),
    .INIT_14(256'hF0F8FCFEFEFEFFFFFFFFFF0F070205001FFFFFFFFFFFFFFEFEFCFCF8F0F0E0C0),
    .INIT_15(256'h00000040B060C0C000000000000000001FFFFFFFFFFFFFFFFF7F3F0300000000),
    .INIT_16(256'h00000204A0F0F0F8F0C38432FCFCF8FCF8F8F8F9FCFDFEF8CC00780000000000),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFF3F070100FCF878FCE6E0E0E0E0E0E0E0F0F8F8F8),
    .INIT_18(256'h0000E0E0C0C0CECEECFCFEFCFCF8F060002020202020100880C1E3CF9F3FFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFF0B000000000000000000000BFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'h000000000080C0FFFFFFFFFEFEFCF8F00000000000F0FCFEFFE0C08000000000),
    .INIT_1B(256'h000000000040E0F0F07030900000000000000000C2E4FCF9FBF3F7F7F6301800),
    .INIT_1C(256'h0000088009020080492A087E082A498000000000000000000000000000000000),
    .INIT_1D(256'h000081C3E3331BAFAF1B33E3C3810000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'h0000000078CCFCFCCCFC78000000000020707153DB8B8BFFFF8B8BDB53717020),
    .INIT_1F(256'h0000000000000000000000000000000000000078FCCCFEFECEFEFC7800000000),
    .INIT_20(256'h00100607430200077F380313070000000004130F21100E175E0925379F381800),
    .INIT_21(256'h0022008D7F7FFFFF7F7FFF7F0303000000422113F9FFFFFFFFFFFF370B020420),
    .INIT_22(256'hFEFFFF83BBBBBBBBBBBBBBBB83FFFFFEE0A0202020A0E060E0A0202020A0E060),
    .INIT_23(256'h00000000000000000000000000000000000000FF4444444444444444FF000000),
    .INIT_24(256'h01DFFFDF5F5F5FDF5F5FDF5F5F5FDF0100000000000000000000000000000000),
    .INIT_25(256'hE07070F07070F0707070F0707070706000000000000000000000000000000000),
    .INIT_26(256'h000080F078F87CFEFEFEDE0C081020000000347A52F4A8702000001070200000),
    .INIT_27(256'h00000000000000000000000000000000000098FC7EFE7EFEFEFCFC0808100000),
    .INIT_28(256'h0000C0E070707878787878F8F80000000000C0E0F0F0383878F8F8F8F8000000),
    .INIT_29(256'h000000000000000000000000000000000000C0E0F0F0F8783838F8F8F8000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000008040A050505050A0408000000000C0201008040404040404081020C000),
    .INIT_31(256'h828400000000009A000000000000848200000000008040A0A040800000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h00040202121414141212121254840204FF0101010101010101010101010101FF),
    .INIT_3A(256'h800000000000001C0204000000000000000000DE2E766A6A6A762EDE00000000),
    .INIT_3B(256'h00C0E0F0F0B81C4AE0F4F8F0F0E0C0000000C0E0F0F0F8FCFEFCF8F0F0E0C000),
    .INIT_3C(256'h0C0E0F07032088DEDF33FEFCF8F00000008C8CCE8646008080004080CC9CBC38),
    .INIT_3D(256'h0020E02000C0202020C000C0202020C003070F0707470F5E2F3F7FFF7F1F0000),
    .INIT_3E(256'h0020202020C000C02020C000C02020C0002060A0202000C02020C000C02020C0),
    .INIT_3F(256'h00C0202020C000C02020C000C02020C00040202020C000C02020C000C02020C0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized4
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 ;
  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00000004444C55C1D9F9E1651D05000000000004444C55C1E9F9E1651C040000),
    .INIT_01(256'h00001C3F3F7B7B7B7B7B7B1F0707030000000222262A60747C70320E02000000),
    .INIT_02(256'h03070F1F1F1F1F1F1F1F1F0F070703000000031F3F7F7F3F3F3F3F3F3F1F0700),
    .INIT_03(256'h00000000000000000000000000000000000001031B7B7B7B7B7B7B1B03010000),
    .INIT_04(256'h00000004444C55C1E9F9E1651C04000000000004444C551F1F1FE3651C040000),
    .INIT_05(256'h00000004444C55C1E9F9E1641C04000000000004444C551F1F1FE7651C040000),
    .INIT_06(256'h00000222262A60747C70320E0200000000000222262A1F1F1F71320E02000000),
    .INIT_07(256'h00000105454D55C1E9F9E1651F07030100000222262A60747C70320E02000000),
    .INIT_08(256'h0406070F0F1F9FDFDFDFFF7F6F6C400000000000000000000101010101010000),
    .INIT_09(256'h10103F775FFFBFBFBFBFBFDF773F10100010103167DFBFBFBFBFBFFF7F3B0101),
    .INIT_0A(256'h000003070F09191F1F1E0D0F07030000010306060F1F1F1F1F1F1F1F0F070100),
    .INIT_0B(256'h07000F1F1F1F1F1F1F1F1F1F1F0F000707000F1F1F1F1F1F1F1F1F1F1F0F0007),
    .INIT_0C(256'h000003070F0C18191A1B0C0F070300000000001F3FBFBFBFBFBFBF3F1F000000),
    .INIT_0D(256'h07000F1F1F1F1F1F1F1F1F1F1F0F000707000F1F1F1F1F1F1F1F1F1F1F0F0007),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000010000000000000000000000000000000000000200000000000000),
    .INIT_10(256'h0F000C1B3F7F3F1E3E7F6F3F3F3F1E000F000C1F3F7D3F1E3E7F7D3F3F3F1E00),
    .INIT_11(256'h0F0101091F3F3F1A0E1A3F3F1F09010F0F000C1F3F773F1E3E7F7F3F3F3B1E00),
    .INIT_12(256'h38FCFFEFFFFFFF7F7FFFFFFFEFFFFC380F0101091F3F3F1A0E1A3F3F1F09010F),
    .INIT_13(256'h00000000B4480000080402010000000000000000030404080808080000090000),
    .INIT_14(256'h00010202040808100060EE00000000000E0600002078FCFCFCFF7F7C3C380000),
    .INIT_15(256'h060687E717000000000078C0000000000E060104040603010000000000000000),
    .INIT_16(256'h0000000000000000000000000000060F40000000010100000000000000000000),
    .INIT_17(256'h101010080909080404020100000000003F7FC787030301010000000000000080),
    .INIT_18(256'h0808080808080404040202020101000000010303031F3B3F3F1E1C0803070703),
    .INIT_19(256'h0000804041320A0400000000000000000000000000000103070E3A6140C08000),
    .INIT_1A(256'h0000080E04080800000000000000000000000000000000000000800080A0F060),
    .INIT_1B(256'h0606060604040911210000804020180000000C18608000201008040606060C0C),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000103060C15150C060301000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'h00000000215B0E03160F43050102440000000000000000010100000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000001030D1E32440C1E3387280000),
    .INIT_20(256'h0000000002214000001043002000010000000000000210400200220001120000),
    .INIT_21(256'h0043A6010009140201408609000080082000074A35060E9C502F04091A750A80),
    .INIT_22(256'h0D2D0D2F07033179793103072F0D2D0D04040404040404040404040404040404),
    .INIT_23(256'h00000000000000000000000000000000000000FF4444444444444444FF000000),
    .INIT_24(256'h807F80FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000),
    .INIT_25(256'h000001010202070207050D060103010000000000000000000000000000000000),
    .INIT_26(256'h0003060C090909090406030102050002103070F8F97E7F7F3F3F3F1F1F1F0F0F),
    .INIT_27(256'h000000000000000000000000000000000003060D090909090406030100010000),
    .INIT_28(256'h0000000001030707070703010000000000000000010307070707030100000000),
    .INIT_29(256'h0000000000000000000000000000000000000000010307070707030100000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000103060C0C0C0C0603010000000003070C18303030303030180C070300),
    .INIT_31(256'h0020100804000038000000040810200000000000000103060603010000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h00000000000000010101000001000000007F4040404040404040404040407F00),
    .INIT_3A(256'h070F1E3F3F7F7E7F7E7E7F3F3F1E0F0700000000010202020202010000000000),
    .INIT_3B(256'h0F1F3F3F3F3F1702081D3F3F3F3F1F0F000F1F3F3F3F3F1F0F1F3F3F3F3F1F0F),
    .INIT_3C(256'h1C3E3F3F37050F3F3F05191B0805070300010D9C61C9EDC7C7EDC9611C0D0100),
    .INIT_3D(256'h00040F000007080808070007080808070003070F0F0E0C060600000000000000),
    .INIT_3E(256'h0008090B0D080007080807000708080700040808090600070808070007080807),
    .INIT_3F(256'h00060909090600070808070007080807000E0A0A0A0900070808070007080807),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized5
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 ;
  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00003C5CBCFCFCF8B8F8FCFD9F8F06000000000039FFFFBFE8E5E7FFFF000000),
    .INIT_01(256'h000060F8F8F8FBF7FFFFFFFEF000000000000000181DFFFFFBF8FCFC1C1C1C1E),
    .INIT_02(256'h00008080C0C0C044DEFEFEFCF8F0808000000080E0F0F3FFBFFFFFFEF0C08000),
    .INIT_03(256'h0000000000000000000000000000000000C0C0FDFFFFFFFBFBFFFFFFFDC0C000),
    .INIT_04(256'h000000C0F9FFFFFFF8FDFFFFFF0000000000000039FFFFBFF8FDFFFF1F000000),
    .INIT_05(256'h00001C1CDCFCFCF8F8F8FCFD1F0F060000003C1C1C7CFCB8F8F8FCFD1F0F0600),
    .INIT_06(256'h0000000078FDFFFFFBF8FCFC1C1C1C1E0000000038FDDFFFFBF8FCFC1C1C1C1E),
    .INIT_07(256'h000C060F9FFEFFFFBFFEFEFCF80080801C4CCC4C7CFCFCDCFEFFFFCE9C180C04),
    .INIT_08(256'h000000008080C0C0E0E0E0E0E00000000025361F0E0E6FFFD3E18183A0808000),
    .INIT_09(256'h0040C0E0E0E0E0E0E0E0E0E0E0C04000000040C0C0C0C0C0C0C0C08080800000),
    .INIT_0A(256'h0000C0E0F0F0F8B878F8F0F0E0C000008080000000C0E0E0C0C0E0F0E0E0E060),
    .INIT_0B(256'hE000F0F8F8F8F8F8F8F8F8F8F8F000E0E000F0F8F8F8F8F8F8F8F8F8F8F000E0),
    .INIT_0C(256'h0000C0E0F07038B8B858B070E0C00000000000F8FCFDFDFDFDFDFDFCF8000000),
    .INIT_0D(256'hE000F0F8F8F8F8F8F8F8F8F8F8F000E0E000F0F8F8F8F8F8F8F8F8F8F8F000E0),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h02140A4202780000000000424448424000000000008080808F80008000000000),
    .INIT_10(256'hFCE6F6E7C3E7F7F7C3E7E7E7C3EFE6CCFCE6F6E7C3E7F7F7C3E7E7E7C3EFE6CC),
    .INIT_11(256'hE0E0D8B8BCBCBCBCBCBCBCBCBCB8D8E0FCE6F6E7C3E7F7F7C3E7E7E7C3EFE6CC),
    .INIT_12(256'h0000408080C080C08000C08080400000F0D8F8D88CDCFCDC8CDCFCDC8CD8F8D0),
    .INIT_13(256'h000000060305070303030507E30703010C1C1C140C0C08040404040000000000),
    .INIT_14(256'h000000000080406030301000181D1A0EE0000000000000000000804000000000),
    .INIT_15(256'h0018F8B070E040000000000000000000E003010000000080C0603C0300000000),
    .INIT_16(256'hC6CFFFFF5E0E0C000307070503030703000001030383810733FE780000000000),
    .INIT_17(256'h0000000107FC0000000000C03C07010003078783C1C0E0E0E0E0600000000000),
    .INIT_18(256'h0000000007070707073342000000804060D0D8DCDCDCEEF67E3E1C3060C00000),
    .INIT_19(256'h0000008000000000000000000000000000000000000000000000000080000000),
    .INIT_1A(256'h0000000000000020202060400000000000000000000000006000000000000000),
    .INIT_1B(256'h0000000000C0E0F0F0F0F070701000000000000001030307070F0F0F0E0C0000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h00008040E0301854541830E040800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'h00003CFE86333B7B730386FE7800000020507050D8888804048888D850705020),
    .INIT_1F(256'h000000000000000000000000000000000038FC86327B79F9F9710386FC788000),
    .INIT_20(256'h0008387C8F01075B84CF3D0F38F6800000020C302A05356FA79403EB64140000),
    .INIT_21(256'h44019D7B878F9C78BCBC0E83FE040D00CC259EEC04239E70181C07C9F43D130C),
    .INIT_22(256'h0054007C7C746C54644C5C7C7C00540010101010101010101010101010101010),
    .INIT_23(256'h00000000000000000000000000000000000000FF4444444444444444FF000000),
    .INIT_24(256'h01FE01FFF7F7FFF7F7FFF7F7FFF7FF0100000000000000000000000000000000),
    .INIT_25(256'h60F0F070F0F070F0F0F070F0F0F0F0E000000000000000000000000000000000),
    .INIT_26(256'h00BC7C0EC6E6E3C1810121D336ECDA70000008042D0B578FDEF8C0A008583000),
    .INIT_27(256'h000000000000000000000000000000001CBE6683E1F1F1F1E10302F63468F020),
    .INIT_28(256'h0000000080C0E0E0E0E0C080000000000000000080C0E0E0E0E0C08000000000),
    .INIT_29(256'h000000000000000000000000000000000000000080C0E0E0E0E0C08000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h00000080C0603030303060C08000000000C0E030180C0C0C0C0C0C1830E0C000),
    .INIT_31(256'h008488902000001C0000002090888400000000000080C06060C0800000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h00040E0E0E6CECECEEEEEEEECC8C0E0400FE020202020202020202020202FE00),
    .INIT_3A(256'h80000000800000FC0204008000000080000000DE3E7E7E7E7E7E3EDE00000000),
    .INIT_3B(256'h00C0E0F0F0B81C4AE0F4F8F0F0E0C0000000C0E0F0F0F8FCFEFCF8F0F0E0C000),
    .INIT_3C(256'h0C3EFFFFFBD0F8FEFEA0CC6C0850F0E0008C8CDEFEBEFCF8F8F8BCFCDC9CBC38),
    .INIT_3D(256'h0020E02000C0202020C000C0202020C070F8F0FFFFBF7F7F3D017B0905073F5E),
    .INIT_3E(256'h0020202020C000C02020C000C02020C0002060A0202000C02020C000C02020C0),
    .INIT_3F(256'h00C0202020C000C02020C000C02020C00040202020C000C02020C000C02020C0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized6
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000001010101010001010101010101010101000000000101000001010101),
    .INIT_01(256'h0000010101010101010100000101010101010001010101010100010001010101),
    .INIT_02(256'h0000010101010001000000000101010101010101010001010000010101010101),
    .INIT_03(256'h0000000001000100010101010101010100000000010100000101010101010101),
    .INIT_04(256'h0001000100000101000000000101010100000101010001000101010101010101),
    .INIT_05(256'h0100010000000101010100000101010100010001000000000101000101010101),
    .INIT_06(256'h0000010101000101010101010101010101010000000000000000000001010101),
    .INIT_07(256'h0101010101010101010001010101010101010000010001000101010001010101),
    .INIT_08(256'h0000000001010101010001010101010101010101000000000101000001010101),
    .INIT_09(256'h0000000001000100000001010101010101010001010101010100010001010101),
    .INIT_0A(256'h0000000001000100000001010101010100000000010001000000010101010101),
    .INIT_0B(256'h0000000001000100010101010101010100000000010001000000010101010101),
    .INIT_0C(256'h0001000100000101000000000101010100000101010001000101010101010101),
    .INIT_0D(256'h0100010000000101010100000101010100010001000000000101000101010101),
    .INIT_0E(256'h0000010101000101010101010101010101010000000000000000000001010101),
    .INIT_0F(256'h0101010101010101010001010101010101010000010001000101010001010101),
    .INIT_10(256'h0000000001010101010001010101010101010101000000000101000001010101),
    .INIT_11(256'h0000000001010101010001000101010101010001010101010100010001010101),
    .INIT_12(256'h0000000001010101010001000101010100000000010101010100010001010101),
    .INIT_13(256'h0000000001000100010101010101010100000000010101010100010001010101),
    .INIT_14(256'h0001000100000101000000000101010100000101010001000101010101010101),
    .INIT_15(256'h0100010000000101010100000101010100010001000000000101000101010101),
    .INIT_16(256'h0000010101000101010101010101010101010000000000000000000001010101),
    .INIT_17(256'h0101010101010101010001010101010101010000010001000101010001010101),
    .INIT_18(256'h0000000001010101010001010101010101010101000000000101000001010101),
    .INIT_19(256'h0100010100000000010100000101010101010001010101010100010001010101),
    .INIT_1A(256'h0100010100000000010100000101010101000101000000000101000001010101),
    .INIT_1B(256'h0000000001000100010101010101010101000101000000000101000001010101),
    .INIT_1C(256'h0001000100000101000000000101010100000101010001000101010101010101),
    .INIT_1D(256'h0100010000000101010100000101010100010001000000000101000101010101),
    .INIT_1E(256'h0000010101000101010101010101010101010000000000000000000001010101),
    .INIT_1F(256'h0101010101010101010001010101010101010000010001000101010001010101),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,douta[3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized7
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000001000000000101010100000001010101000001010001010101),
    .INIT_01(256'h0101010000000001010101010101010101010101000000010000000001010101),
    .INIT_02(256'h0000000000000001000000000101010100000001000000000000000101010101),
    .INIT_03(256'h0000000000000000000100010101010101010100010101010000000101010101),
    .INIT_04(256'h0000000100000001000000000101010100000001000000000001000101010101),
    .INIT_05(256'h0000000000000001010101010101010100000001000000000101010101010101),
    .INIT_06(256'h0000000100000000000000010101010101010101010101000000000001010101),
    .INIT_07(256'h0101010100000001000000000101010101010101000000000000010001010101),
    .INIT_08(256'h0000000000000001000000000101010100000001010101000001010001010101),
    .INIT_09(256'h0000000000000000000000010101010101010101000000010000000001010101),
    .INIT_0A(256'h0000000000000000000000010101010100000000000000000000000101010101),
    .INIT_0B(256'h0000000000000000000100010101010100000000000000000000000101010101),
    .INIT_0C(256'h0000000100000001000000000101010100000001000000000001000101010101),
    .INIT_0D(256'h0000000000000001010101010101010100000001000000000101010101010101),
    .INIT_0E(256'h0000000100000000000000010101010101010101010101000000000001010101),
    .INIT_0F(256'h0101010100000001000000000101010101010101000000000000010001010101),
    .INIT_10(256'h0000000000000001000000000101010100000001010101000001010001010101),
    .INIT_11(256'h0101010000010101000000010101010101010101000000010000000001010101),
    .INIT_12(256'h0101010000010101000000010101010101010100000101010000000101010101),
    .INIT_13(256'h0000000000000000000100010101010101010100000101010000000101010101),
    .INIT_14(256'h0000000100000001000000000101010100000001000000000001000101010101),
    .INIT_15(256'h0000000000000001010101010101010100000001000000000101010101010101),
    .INIT_16(256'h0000000100000000000000010101010101010101010101000000000001010101),
    .INIT_17(256'h0101010100000001000000000101010101010101000000000000010001010101),
    .INIT_18(256'h0000000000000001000000000101010100000001010101000001010001010101),
    .INIT_19(256'h0000000001010100010101010101010101010101000000010000000001010101),
    .INIT_1A(256'h0000000001010100010101010101010100000000010101000101010101010101),
    .INIT_1B(256'h0000000000000000000100010101010100000000010101000101010101010101),
    .INIT_1C(256'h0000000100000001000000000101010100000001000000000001000101010101),
    .INIT_1D(256'h0000000000000001010101010101010100000001000000000101010101010101),
    .INIT_1E(256'h0000000100000000000000010101010101010101010101000000000001010101),
    .INIT_1F(256'h0101010100000001000000000101010101010101000000000000010001010101),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,douta[3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized8
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 ;
  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0034AB6B6797FB0034ABAA6A3F537777FA40BB40BA02B9808A408AA5C5520455),
    .INIT_01(256'h342B23D522040034AB6B6797FB00343CE6D803ABAA076A17370F530047FA0FE9),
    .INIT_02(256'h808AC5AFAE27D500B020B8A585058345045196F05351C633B437805204451481),
    .INIT_03(256'h69C60903F069C60503F020B8936204731435B4A9AFAE27A8B2370AA574267314),
    .INIT_04(256'h86C6A9F903FA96E935B404B98EE935B43F3403B962C6808A38D41AD4B5A508B8),
    .INIT_05(256'hAB6B3F537777FB1534AAE67426AB6B3F537777FB153420BB8604A2E935B47F9A),
    .INIT_06(256'h3431343134AB62F66A6797FA31343134ABFAB5A5808AFFB908BA6204B7E67426),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE04AA6A67976797FA31343134ABFA31),
    .INIT_08(256'hE053E747FBAF1F53E747FB7BC4AFAED5AFAE278308E80D3403B802E8233403B8),
    .INIT_09(256'hFE35A4D5AEC053FEAF3F53AE7777FB7BC4D5AEC053FEAF3F53AE7777FB35A4AE),
    .INIT_0A(256'h03B94BC64BD438D41AD4A89FF29EC633B4C51BFBD5AB83AE1F48E66F1F44E66F),
    .INIT_0B(256'h247AE97BD4D57F9A58C6A9F903FA6DE97BD4D504B962E97BD43F34D53F34808A),
    .INIT_0C(256'hBE838F2497E97BD4D5A9FA82C64BD438D41AD4A89FF29EC633B4C51BFBD5AB58),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2A480),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'h5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300),
    .INIT_11(256'h0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60),
    .INIT_12(256'hC540445F163968D5A3C0437777AD7FFDAC6EFCC5A8A33F537777AD7FFDAC6EFC),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'h9B96918C87827D78736E69645F5A55504B46413C37322D28231E19140F0A0500),
    .INIT_17(256'h050A0F14191E23282D32373C41464B50555A5F64696E73787D82878C91969B9F),
    .INIT_18(256'h9009901200B0B4B8100080800C8418000084840B841600888A880E841C802A00),
    .INIT_19(256'h1CA40E00B6BA12B4B2B009000094989498949412949409949094909490901290),
    .INIT_1A(256'h89D989DA89D989DA89D989DA0882CA86D04084CC2082CA600080E03888D890E8),
    .INIT_1B(256'h12828882882400008ADA7F89D989DA89D989DA89D989DA89D989DA0889D989DA),
    .INIT_1C(256'h88D788D888D788D80983D787DA83D987DA248282D68888D682D682D888D688D8),
    .INIT_1D(256'h0887E018848288DC20A4821088E28288E82000000088D84882D782D882D782D8),
    .INIT_1E(256'hAA8CE8AA84108288EC8890F08288EC828882EC88EA2082EA88E882E788E420A2),
    .INIT_1F(256'h8683820980E012A482E2A48812A88212A40988E21B00A48CE2A484108A92E720),
    .INIT_20(256'h8AE81084EA8ADA8820A490E31088E490209CE29AE098DC80200088D0248C8A88),
    .INIT_21(256'hE6A4E8A4E8100080CB4083CA2B80C815A082E410A30A88E81687E282E28420A4),
    .INIT_22(256'h80F04090E896EA20A888E4A080E4A088E4A090E0109CE29CE2A0E4A0E4A2E6A2),
    .INIT_23(256'h2088E090E420A2A008881090E0209CE29CE2A0E4A0E4A2E6A2E6A4E8A4E81000),
    .INIT_24(256'h0A008040832B80E8A482E6A888EAA8821088E8208AE292E620A4A2088A1092E2),
    .INIT_25(256'h881298E03C98E098E00A00A4E828A8EC14A6EAA4E80AA4E828A8EC14A6EAA4E8),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF008488848884888488848884),
    .INIT_27(256'hFFFFFFFFFFFF83A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'h001500FE85FE85FE83140011001300102D1EFA14040002011640120605102000),
    .INIT_29(256'h601737200F53378020B8D583A300FE83FE84FE0009000000FE85FE85FE95000A),
    .INIT_2A(256'h277BC4AFAE27A9F803FA75C6FE5696FF5DE93F345FF25DC6A3F0BA46BDB66496),
    .INIT_2B(256'h044A347BC408B964C638D41AD4A8808AE5D281B27D928CF25FC6A3F07BC4AFAE),
    .INIT_2C(256'h4514A2969EC6A3C51BFBD546A408B07404C59176520406F480BEC55204813452),
    .INIT_2D(256'hE7E7FBF0BB9595A406F495A4A9E9AEA4B216AE16628023A9F797F797B6D25204),
    .INIT_2E(256'hE747FBAF1F53E747FB7BC4A020B8AFAE2785D7F6E003AB6B173717C696035347),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46A4D5C604EDF2F9C504B07BC4AEE053),
    .INIT_30(256'hFFB130B900BB834B46474643753FEF3B92386535FFFF6632912FE62C612A0028),
    .INIT_31(256'hD4AA46F25CC627D4F8841BFB83E31BFB3496F1112D96FB30B98320E8209627D4),
    .INIT_32(256'h0F53F883F8C55DD4A8D527D483C500BF00BED554D283F85DD4A827D4A946F227),
    .INIT_33(256'h7662800342836D96FC03FC1CAE67FEAF6797FFAC473053F8AEA317FCAFA3ACE7),
    .INIT_34(256'h81C4A0163968D5A3C0437777AD7FFDAC6EFCC5A8A3C0437777AD7FFDAC6EFCA2),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83A3404483C5),
    .INIT_36(256'h5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300),
    .INIT_37(256'h0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60),
    .INIT_38(256'hF4FFB900B87F9A24F4FFB900B87F9A24F4C92412A9A31728A3A8FF140C060402),
    .INIT_39(256'h7678F2AB77FB3AB043BAF2F8C8AB3BE98108BA3A48B023A5BF9A00BF83808A24),
    .INIT_3A(256'h62F2FFCFA554E42DE4ACEA39AE2759F6AE6EEC2300CF4EE417374AF2A3FF1F5B),
    .INIT_3B(256'hE481F2FFCFB593762DE4ACEA39AE002DE4ACEA39AE2771F66E1737A3AF2764E4),
    .INIT_3C(256'h6EA3FFCF9FE400009CF2A3FF1F8BE4002DE4ACEA39AEFF2390E6AE6EA3AF2783),
    .INIT_3D(256'hFFFF83A5408A3BE4FBBAC6813BE4000000B4C6FBA4E42DE4ACEA39AEFF23AAE6),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'h0002FF05FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized9
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 ;
  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_01(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_02(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_03(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_04(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_05(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_06(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_07(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_08(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_09(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_0A(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_0B(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_0C(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_0D(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_0E(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_0F(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_10(256'h6655559599999959666666565565556666666666665655555500000000000000),
    .INIT_11(256'h9995999999595695555566666666566659595696595959595959596666666665),
    .INIT_12(256'h66934D9595965966969966666656595696A69999555666969959599999999999),
    .INIT_13(256'h594D4B4D63A6666A6966E6E44CCDE464595A695A5A565A595639395959669965),
    .INIT_14(256'h26269B6A4A4DCE563635D56466A6A665D64C4DCD8A8D8E252797363636569A59),
    .INIT_15(256'h595535566666666656594DD34C959565966595654692CADDDDCB228988CCDD36),
    .INIT_16(256'h5999995599D99499659A55536696995966565666666696599699995966999999),
    .INIT_17(256'hD364564D9A55656659666695595996655699998D995999999565665599995599),
    .INIT_18(256'hE42531BB44DD89E495485E92E425493D93C91D33DD54A94D4E9A5399564E6600),
    .INIT_19(256'hDCE8988D9E6C61271B7AA921CF4CE16A127616616745D855845D45E465445E46),
    .INIT_1A(256'h83237F70F007077F70F00707FFA0C01F0CFEC1E01F02FF01E21F81FD09EC47C1),
    .INIT_1B(256'hE08707FEF0801F1EF8C3033F3CF083077FF0C00F8EFCE0213F1CF2C3833F38F0),
    .INIT_1C(256'h07FCF0803F1EE0C3277CF8C00F1EF8C3033F3CE08F07FCF0C00F1EF8E1033F78),
    .INIT_1D(256'h1EF0C313FC78801F1FF0C3137CF8801F0FF0E10B3E7CC00F0FFCE1013F3CF087),
    .INIT_1E(256'hF8C00F1FF8E1013F3CE0870FFCF0013F1EE0C3277CF0841F1EF0C307FCF8C00F),
    .INIT_1F(256'h8707FCF0881F1EF0E1033F78E08F07F8F0091F1EF08707FCF0811F1EF0C3137C),
    .INIT_20(256'h83073F78F0870DFCF0C00F1EF8E1831F38E18707FEF0801F1EF8E1033F38E200),
    .INIT_21(256'h033F3CE087077E78E207077EF8C0070FFCF0C40F1EFCE0811F9CF8C1033F3CF0),
    .INIT_22(256'hE0C7053E78E4C3213F3CE2C3063F2CE2C3223F2CF0C3033F3CF0C3033F3CF0C3),
    .INIT_23(256'h980F877C38E487233E3CF2C1831F0EF961811F87FC70C80F0B7E38E487057E78),
    .INIT_24(256'h0EF1E1980F877C1CE6C3111F0EF971880F477C38E687213E5CF0C3811F0EF971),
    .INIT_25(256'h1CC6E3711C8FE1781CC7C3311EC7F0718C87233E1EE2E3808F47FC38C887233E),
    .INIT_26(256'h38788D83271E1EE3F01A87C7383CC7C1751E8E79709CC7631C1EC7F11887C771),
    .INIT_27(256'hF8C3C10F0EFE70F08B811F1CFC71E007871F3CFCE0E007077F387CE2E0330EAF),
    .INIT_28(256'h133B5CFC61E087033F0EFC61E287831F1CBC71E00F073F1CFCC1C10F073F380F),
    .INIT_29(256'hCCB871C78C3B66CC3871C68D1B07EEB871E3C03927FC38708E191F4E9C71E286),
    .INIT_2A(256'h1D276E9CB87362CC1973C69C3972C6883B67CC1971E7883963CCB871E7C03927),
    .INIT_2B(256'hE61DD83B62EE88FC01FB83C48E993B62E7889D13734EC41B31768E9C3963CE88),
    .INIT_2C(256'hC6CE817707EE0D786FC07B03FE04DC3760DF807B03E70D9C37B0EFC0BC837907),
    .INIT_2D(256'h7216399999ED24BB6126FB6432D36467CE38E624CBD8652637865D03BB133C3B),
    .INIT_2E(256'h64E6CC31CBCC383333E34CB1999991DD9C9871A639663666336666967332334E),
    .INIT_2F(256'hE02C66E698339999999399E98C33CD668C9DC9CC9CC9CC1CCB8C338B99339359),
    .INIT_30(256'hA4B96D8C325B9BC998DD4C62B2AD2965B6CD2469B6A68CD99A654C35AB000000),
    .INIT_31(256'h98D92622F69C1953EE998999EB4688D9B544D4EE99286A7725C976574464B799),
    .INIT_32(256'h32A6376764E6CC14E9CD8591B325227A76C6C4763126797685C8393393F66EC4),
    .INIT_33(256'h66EAF6C4CC99CC94BB33326766C6CCCE98999331B3EE86C99919339B9D42B373),
    .INIT_34(256'hF9A433E19C91B33133E92766B6600D393B63336613B99DB033134BB44F317662),
    .INIT_35(256'h89931333EEC4D9C88C67624E9C98EEC6D84933B819332736E5EC989D91336E4C),
    .INIT_36(256'hF8C3860F7CC60D1EE1991B7CD067ECE4C13C53264FC8336376467166CD9E619E),
    .INIT_37(256'h1B1EF871E181173E3CF0C2850BDCB8B183372EE4C08F1B1EF0C30D0FFCC2070F),
    .INIT_38(256'h2F4CF83871E0C68D0737EED830E363831F332ED8B8E1C18D1B1EDCB8E1C18D0F),
    .INIT_39(256'hCC1ECE9C39D83873B863F270E2CCC1CD39831B670E6E9C1CBC7172E28E8D8333),
    .INIT_3A(256'hE3C4E18E19871B270E67CE1CCC3971B871E670E38CC3CC19C71937861B671C67),
    .INIT_3B(256'h1EBC71E2C119171EDC78F0E1860B0F36DE38B8F1F0E08C9D833B661EDC3C7878),
    .INIT_3C(256'hE10B275C70E389439E71E3C0374E3CF0C689077E9C70E289070FFC78F0C09B27),
    .INIT_3D(256'h94843B8D32897B46B1E01D931CF18E135378C30D333E61E604DF387182379E98),
    .INIT_3E(256'h5B119134EF2CC298F66EC69864EF3642217BCF62149A6F4E2272AE674CE29CC5),
    .INIT_3F(256'h30B5AD652A2535B799AA143577562A2559CF4A3249DADD469224E7B64924D17A),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:8],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top
   (douta,
    doutb,
    addra,
    ena,
    addrb,
    enb,
    clka,
    clkb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta;
  output [7:0]doutb;
  input [13:0]addra;
  input ena;
  input [13:0]addrb;
  input enb;
  input clka;
  input clkb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [13:0]addra;
  wire [13:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized1
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized10
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized10 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized2
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized2 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized3
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized3 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized4
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized4 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized5
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized5 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized6
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized6 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized7
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized7 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized8
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized8 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized9
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized9 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "14" *) (* C_ADDRB_WIDTH = "14" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "4" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     5.071399 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "1" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "cpu_program_rom_dp.mem" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "2" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16384" *) (* C_READ_DEPTH_B = "16384" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "8" *) (* C_READ_WIDTH_B = "8" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16384" *) 
(* C_WRITE_DEPTH_B = "16384" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [13:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [13:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [13:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [13:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [13:0]addra;
  wire [13:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  assign dbiterr = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.210399 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "tile_2n_prom.mem" *) 
(* C_INIT_FILE_NAME = "tile_2n_prom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "4" *) (* C_READ_WIDTH_B = "4" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "4" *) (* C_WRITE_WIDTH_B = "4" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [3:0]dina;
  output [3:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [3:0]dinb;
  output [3:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [3:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized0 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "11" *) (* C_ADDRB_WIDTH = "11" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.2196 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "obj_7e_rom.mem" *) 
(* C_INIT_FILE_NAME = "obj_7e_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "2048" *) (* C_READ_DEPTH_B = "2048" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "8" *) (* C_READ_WIDTH_B = "8" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "2048" *) 
(* C_WRITE_DEPTH_B = "2048" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [10:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [10:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized5 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "11" *) (* C_ADDRB_WIDTH = "11" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.2196 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "obj_7f_rom.mem" *) 
(* C_INIT_FILE_NAME = "obj_7f_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "2048" *) (* C_READ_DEPTH_B = "2048" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "8" *) (* C_READ_WIDTH_B = "8" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "2048" *) 
(* C_WRITE_DEPTH_B = "2048" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [10:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [10:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized6 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.210399 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "palette_2e_prom.mem" *) 
(* C_INIT_FILE_NAME = "palette_2e_prom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "4" *) (* C_READ_WIDTH_B = "4" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "4" *) (* C_WRITE_WIDTH_B = "4" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [3:0]dina;
  output [3:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [3:0]dinb;
  output [3:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [3:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized7 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.210399 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "palette_2f_prom.mem" *) 
(* C_INIT_FILE_NAME = "palette_2f_prom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "4" *) (* C_READ_WIDTH_B = "4" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "4" *) (* C_WRITE_WIDTH_B = "4" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [3:0]dina;
  output [3:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [3:0]dinb;
  output [3:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [3:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized8 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "11" *) (* C_ADDRB_WIDTH = "11" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.2196 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "sou_3h_rom.mem" *) 
(* C_INIT_FILE_NAME = "sou_3h_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "2048" *) (* C_READ_DEPTH_B = "2048" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "8" *) (* C_READ_WIDTH_B = "8" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "2048" *) 
(* C_WRITE_DEPTH_B = "2048" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [10:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [10:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized9 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "11" *) (* C_ADDRB_WIDTH = "11" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.2196 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "sou_3f_rom.mem" *) 
(* C_INIT_FILE_NAME = "sou_3f_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "2048" *) (* C_READ_DEPTH_B = "2048" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "8" *) (* C_READ_WIDTH_B = "8" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "2048" *) 
(* C_WRITE_DEPTH_B = "2048" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [10:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [10:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized10 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "11" *) (* C_ADDRB_WIDTH = "11" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.2196 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "tile_3p_rom.mem" *) 
(* C_INIT_FILE_NAME = "tile_3p_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "2048" *) (* C_READ_DEPTH_B = "2048" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "8" *) (* C_READ_WIDTH_B = "8" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "2048" *) 
(* C_WRITE_DEPTH_B = "2048" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [10:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [10:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized1 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "11" *) (* C_ADDRB_WIDTH = "11" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.2196 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "tile_3n_rom.mem" *) 
(* C_INIT_FILE_NAME = "tile_3n_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "2048" *) (* C_READ_DEPTH_B = "2048" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "8" *) (* C_READ_WIDTH_B = "8" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "2048" *) 
(* C_WRITE_DEPTH_B = "2048" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [10:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [10:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized2 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "11" *) (* C_ADDRB_WIDTH = "11" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.2196 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "obj_7c_rom.mem" *) 
(* C_INIT_FILE_NAME = "obj_7c_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "2048" *) (* C_READ_DEPTH_B = "2048" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "8" *) (* C_READ_WIDTH_B = "8" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "2048" *) 
(* C_WRITE_DEPTH_B = "2048" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [10:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [10:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized3 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "11" *) (* C_ADDRB_WIDTH = "11" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.2196 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "obj_7d_rom.mem" *) 
(* C_INIT_FILE_NAME = "obj_7d_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "2048" *) (* C_READ_DEPTH_B = "2048" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "8" *) (* C_READ_WIDTH_B = "8" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "2048" *) 
(* C_WRITE_DEPTH_B = "2048" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [10:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [10:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized4 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth
   (douta,
    doutb,
    addra,
    ena,
    addrb,
    enb,
    clka,
    clkb,
    dina,
    dinb,
    wea,
    web);
  output [7:0]douta;
  output [7:0]doutb;
  input [13:0]addra;
  input ena;
  input [13:0]addrb;
  input enb;
  input clka;
  input clkb;
  input [7:0]dina;
  input [7:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [13:0]addra;
  wire [13:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized1
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized1 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized10
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized10 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized2
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized2 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized3
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized3 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized4
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized4 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized5
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized5 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized6
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized6 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized7
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized7 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized8
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized8 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized9
   (douta,
    clka,
    ena,
    addra);
  output [7:0]douta;
  input clka;
  input ena;
  input [10:0]addra;

  wire [10:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized9 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
