# Implementation of Nuclear Power Plant Control Circuit
Digital Logic Design Lab in Verilog VHDL

### Introduction and Background
### Implementation Process
### Evaluation Process
### Results & Discussion
### Conclusions & Recommendations


![Screenshot (8)](https://user-images.githubusercontent.com/65584733/190014286-c1f39c1a-d5e9-4fdb-872e-639a7f4fba34.png)
