

================================================================
== Vitis HLS Report for 'xilSnappyCompressMM'
================================================================
* Date:           Sat Dec 10 03:34:30 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        xilSnappyCompressMM
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.887 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+----------+----------+-----+-----+----------+
        |                   |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |      Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+----------+
        |grp_snappy_fu_548  |snappy  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +-------------------+--------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_138_1   |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_144_2  |       79|       79|        73|          1|          1|      8|       yes|
        | + VITIS_LOOP_169_3  |       71|        ?|        72|          2|          1|  1 ~ ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     889|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       96|     2|   54218|  162479|   48|
|Memory           |        0|     -|      66|       5|    -|
|Multiplexer      |        -|     -|       -|     780|    -|
|Register         |        -|     -|    3398|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       96|     2|   57682|  164313|   48|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       15|    ~0|      12|      71|   50|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------------+---------+----+-------+--------+-----+
    |             Instance            |           Module           | BRAM_18K| DSP|   FF  |   LUT  | URAM|
    +---------------------------------+----------------------------+---------+----+-------+--------+-----+
    |control_s_axi_U                  |control_s_axi               |        0|   0|    392|     680|    0|
    |gmem0_m_axi_U                    |gmem0_m_axi                 |       30|   0|   1415|    1585|    0|
    |gmem1_m_axi_U                    |gmem1_m_axi                 |        2|   0|    512|     580|    0|
    |mul_22s_22s_22_1_1_U856          |mul_22s_22s_22_1_1          |        0|   2|      0|      22|    0|
    |mux_83_32_1_1_U839               |mux_83_32_1_1               |        0|   0|      0|      43|    0|
    |mux_83_32_1_1_U840               |mux_83_32_1_1               |        0|   0|      0|      43|    0|
    |mux_83_32_1_1_U841               |mux_83_32_1_1               |        0|   0|      0|      43|    0|
    |mux_83_32_1_1_U842               |mux_83_32_1_1               |        0|   0|      0|      43|    0|
    |mux_83_32_1_1_U843               |mux_83_32_1_1               |        0|   0|      0|      43|    0|
    |mux_83_32_1_1_U844               |mux_83_32_1_1               |        0|   0|      0|      43|    0|
    |mux_83_32_1_1_U845               |mux_83_32_1_1               |        0|   0|      0|      43|    0|
    |mux_83_32_1_1_U846               |mux_83_32_1_1               |        0|   0|      0|      43|    0|
    |mux_83_32_1_1_U847               |mux_83_32_1_1               |        0|   0|      0|      43|    0|
    |mux_83_32_1_1_U848               |mux_83_32_1_1               |        0|   0|      0|      43|    0|
    |mux_83_32_1_1_U849               |mux_83_32_1_1               |        0|   0|      0|      43|    0|
    |mux_83_32_1_1_U850               |mux_83_32_1_1               |        0|   0|      0|      43|    0|
    |mux_83_32_1_1_U851               |mux_83_32_1_1               |        0|   0|      0|      43|    0|
    |mux_83_32_1_1_U852               |mux_83_32_1_1               |        0|   0|      0|      43|    0|
    |mux_83_32_1_1_U853               |mux_83_32_1_1               |        0|   0|      0|      43|    0|
    |mux_83_32_1_1_U854               |mux_83_32_1_1               |        0|   0|      0|      43|    0|
    |mux_83_32_1_1_U857               |mux_83_32_1_1               |        0|   0|      0|      43|    0|
    |mux_83_32_1_1_U858               |mux_83_32_1_1               |        0|   0|      0|      43|    0|
    |mux_83_32_1_1_U859               |mux_83_32_1_1               |        0|   0|      0|      43|    0|
    |grp_snappy_fu_548                |snappy                      |       64|   0|  51505|  158557|   48|
    |udiv_32ns_32ns_32_36_seq_1_U855  |udiv_32ns_32ns_32_36_seq_1  |        0|   0|    394|     238|    0|
    +---------------------------------+----------------------------+---------+----+-------+--------+-----+
    |Total                            |                            |       96|   2|  54218|  162479|   48|
    +---------------------------------+----------------------------+---------+----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |small_block_U         |small_block         |        0|   2|   1|    0|     8|    1|     1|            8|
    |small_block_inSize_U  |small_block_inSize  |        0|  64|   4|    0|     8|   32|     1|          256|
    +----------------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                    |        0|  66|   5|    0|    16|   33|     2|          264|
    +----------------------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln138_1_fu_1136_p2                |         +|   0|  0|  40|          33|           3|
    |add_ln138_fu_1819_p2                  |         +|   0|  0|  39|          32|          32|
    |add_ln140_fu_1215_p2                  |         +|   0|  0|  71|          64|           4|
    |add_ln144_fu_1243_p2                  |         +|   0|  0|  12|           4|           1|
    |add_ln146_fu_1288_p2                  |         +|   0|  0|  71|          64|          64|
    |add_ln169_fu_1677_p2                  |         +|   0|  0|  38|          31|           1|
    |add_ln171_fu_1733_p2                  |         +|   0|  0|  71|          64|          64|
    |add_ln179_fu_1738_p2                  |         +|   0|  0|  40|          33|           1|
    |grp_fu_1104_p0                        |         +|   0|  0|  39|          32|           2|
    |no_blocks_fu_1115_p2                  |         +|   0|  0|  39|          32|           1|
    |sub_ln138_1_fu_1166_p2                |         -|   0|  0|  37|           1|          30|
    |sub_ln138_fu_1150_p2                  |         -|   0|  0|  40|           4|          33|
    |sub_ln140_fu_1230_p2                  |         -|   0|  0|  39|          32|          32|
    |ap_block_pp1_stage0_01001             |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001             |       and|   0|  0|   2|           1|           1|
    |ap_block_state110_pp0_stage0_iter71   |       and|   0|  0|   2|           1|           1|
    |ap_block_state118_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state186_pp1_stage1_iter35   |       and|   0|  0|   2|           1|           1|
    |ap_block_state40_io                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2013                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_3177                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_3181                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_3185                     |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n                 |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                     |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                     |       and|   0|  0|   2|           1|           2|
    |ap_predicate_op670_writereq_state116  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op675_writereq_state116  |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n                     |       and|   0|  0|   2|           1|           2|
    |icmp_ln138_fu_1210_p2                 |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln140_fu_1221_p2                 |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln144_fu_1249_p2                 |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln145_fu_1259_p2                 |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln147_fu_1409_p2                 |      icmp|   0|  0|  18|          28|           1|
    |icmp_ln169_1_fu_1687_p2               |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln169_fu_1588_p2                 |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln170_fu_1715_p2                 |      icmp|   0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_11001             |        or|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001             |        or|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001             |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                       |        or|   0|  0|   2|           1|           1|
    |ap_block_state116_io                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state117_io                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state185_pp1_stage0_iter35   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_snappy_fu_548_ap_done     |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_snappy_fu_548_ap_ready    |        or|   0|  0|   2|           1|           1|
    |nblocks_fu_1235_p3                    |    select|   0|  0|  32|           1|          32|
    |select_ln138_1_fu_1190_p3             |    select|   0|  0|  30|           1|           1|
    |select_ln138_fu_1182_p3               |    select|   0|  0|  30|           1|          30|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                         |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |       xor|   0|  0|   2|           2|           1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 889|         746|         563|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  212|         46|    1|         46|
    |ap_done                               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter72              |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter35              |    9|          2|    1|          2|
    |ap_phi_mux_block_idx_1_phi_fu_531_p4  |    9|          2|   33|         66|
    |ap_phi_mux_j_phi_fu_520_p4            |    9|          2|    4|          8|
    |ap_phi_mux_k_phi_fu_541_p4            |    9|          2|   31|         62|
    |block_idx_1_reg_528                   |    9|          2|   33|         66|
    |block_idx_fu_196                      |    9|          2|   32|         64|
    |gmem0_ARVALID                         |    9|          2|    1|          2|
    |gmem0_AWVALID                         |    9|          2|    1|          2|
    |gmem0_BREADY                          |    9|          2|    1|          2|
    |gmem0_RREADY                          |    9|          2|    1|          2|
    |gmem0_WVALID                          |    9|          2|    1|          2|
    |gmem1_AWADDR                          |   20|          4|   64|        256|
    |gmem1_WDATA                           |   20|          4|   32|        128|
    |gmem1_blk_n_AR                        |    9|          2|    1|          2|
    |gmem1_blk_n_AW                        |    9|          2|    1|          2|
    |gmem1_blk_n_B                         |    9|          2|    1|          2|
    |gmem1_blk_n_R                         |    9|          2|    1|          2|
    |gmem1_blk_n_W                         |    9|          2|    1|          2|
    |i_reg_504                             |    9|          2|   64|        128|
    |input_block_size_7_1_fu_204           |    9|          2|   32|         64|
    |input_block_size_7_3_fu_208           |    9|          2|   32|         64|
    |input_block_size_7_5_fu_212           |    9|          2|   32|         64|
    |input_block_size_7_6_fu_216           |    9|          2|   32|         64|
    |input_block_size_7_7_fu_220           |    9|          2|   32|         64|
    |input_block_size_7_8_fu_224           |    9|          2|   32|         64|
    |input_block_size_7_9_fu_228           |    9|          2|   32|         64|
    |input_block_size_7_fu_200             |    9|          2|   32|         64|
    |j_reg_516                             |    9|          2|    4|          8|
    |k_reg_537                             |    9|          2|   31|         62|
    |max_lit_limit_0_fu_332                |    9|          2|    1|          2|
    |max_lit_limit_1_fu_336                |    9|          2|    1|          2|
    |max_lit_limit_2_fu_340                |    9|          2|    1|          2|
    |max_lit_limit_3_fu_344                |    9|          2|    1|          2|
    |max_lit_limit_4_fu_348                |    9|          2|    1|          2|
    |max_lit_limit_5_fu_352                |    9|          2|    1|          2|
    |max_lit_limit_6_fu_356                |    9|          2|    1|          2|
    |max_lit_limit_7_fu_360                |    9|          2|    1|          2|
    |output_block_size_0_fu_300            |    9|          2|   32|         64|
    |output_block_size_1_fu_304            |    9|          2|   32|         64|
    |output_block_size_2_fu_308            |    9|          2|   32|         64|
    |output_block_size_3_fu_312            |    9|          2|   32|         64|
    |output_block_size_4_fu_316            |    9|          2|   32|         64|
    |output_block_size_5_fu_320            |    9|          2|   32|         64|
    |output_block_size_6_fu_324            |    9|          2|   32|         64|
    |output_block_size_7_fu_328            |    9|          2|   32|         64|
    |output_idx_7_1_fu_236                 |    9|          2|   32|         64|
    |output_idx_7_2_fu_240                 |    9|          2|   32|         64|
    |output_idx_7_3_fu_244                 |    9|          2|   32|         64|
    |output_idx_7_4_fu_248                 |    9|          2|   32|         64|
    |output_idx_7_5_fu_252                 |    9|          2|   32|         64|
    |output_idx_7_6_fu_256                 |    9|          2|   32|         64|
    |output_idx_7_7_fu_260                 |    9|          2|   32|         64|
    |output_idx_7_fu_232                   |    9|          2|   32|         64|
    |small_block_address0                  |   14|          3|    3|          9|
    |small_block_d0                        |   14|          3|    1|          3|
    |small_block_inSize_address0           |   14|          3|    3|          9|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  780|        171| 1126|       2495|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln140_reg_2167                      |  64|   0|   64|          0|
    |add_ln144_reg_2180                      |   4|   0|    4|          0|
    |add_ln169_reg_2434                      |  31|   0|   31|          0|
    |add_ln171_reg_2458                      |  64|   0|   64|          0|
    |add_ln179_reg_2469                      |  33|   0|   33|          0|
    |ap_CS_fsm                               |  45|   0|   45|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                 |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg                   |   1|   0|    1|          0|
    |ap_int_blocking_n_reg                   |   1|   0|    1|          0|
    |ap_rst_n_inv                            |   1|   0|    1|          0|
    |ap_rst_reg_1                            |   1|   0|    1|          0|
    |ap_rst_reg_2                            |   1|   0|    1|          0|
    |ap_str_blocking_n_reg                   |   1|   0|    1|          0|
    |ap_sync_reg_grp_snappy_fu_548_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_snappy_fu_548_ap_ready  |   1|   0|    1|          0|
    |block_idx_1_reg_528                     |  33|   0|   33|          0|
    |block_idx_fu_196                        |  32|   0|   32|          0|
    |compressd_size_read_reg_2133            |  64|   0|   64|          0|
    |gmem1_addr_3_reg_2505                   |  64|   0|   64|          0|
    |gmem1_addr_reg_2214                     |  64|   0|   64|          0|
    |grp_snappy_fu_548_ap_start_reg          |   1|   0|    1|          0|
    |i_reg_504                               |  64|   0|   64|          0|
    |icmp_ln144_reg_2185                     |   1|   0|    1|          0|
    |icmp_ln145_reg_2189                     |   1|   0|    1|          0|
    |icmp_ln169_1_reg_2439                   |   1|   0|    1|          0|
    |icmp_ln169_reg_2345                     |   1|   0|    1|          0|
    |icmp_ln170_reg_2454                     |   1|   0|    1|          0|
    |in_block_size_read_reg_2128             |  64|   0|   64|          0|
    |in_read_reg_2143                        |  64|   0|   64|          0|
    |input_block_size_0_reg_2220             |  32|   0|   32|          0|
    |input_block_size_7_1_fu_204             |  32|   0|   32|          0|
    |input_block_size_7_1_load_reg_2246      |  32|   0|   32|          0|
    |input_block_size_7_3_fu_208             |  32|   0|   32|          0|
    |input_block_size_7_3_load_reg_2251      |  32|   0|   32|          0|
    |input_block_size_7_5_fu_212             |  32|   0|   32|          0|
    |input_block_size_7_5_load_reg_2256      |  32|   0|   32|          0|
    |input_block_size_7_6_fu_216             |  32|   0|   32|          0|
    |input_block_size_7_6_load_reg_2261      |  32|   0|   32|          0|
    |input_block_size_7_7_fu_220             |  32|   0|   32|          0|
    |input_block_size_7_7_load_reg_2266      |  32|   0|   32|          0|
    |input_block_size_7_8_fu_224             |  32|   0|   32|          0|
    |input_block_size_7_8_load_reg_2271      |  32|   0|   32|          0|
    |input_block_size_7_9_fu_228             |  32|   0|   32|          0|
    |input_block_size_7_9_load_reg_2276      |  32|   0|   32|          0|
    |input_block_size_7_fu_200               |  32|   0|   32|          0|
    |input_block_size_7_load_reg_2241        |  32|   0|   32|          0|
    |j_reg_516                               |   4|   0|    4|          0|
    |k_cast80_reg_2443                       |  31|   0|   64|         33|
    |k_reg_537                               |  31|   0|   31|          0|
    |max_lit_limit_0_fu_332                  |   1|   0|    1|          0|
    |max_lit_limit_1_fu_336                  |   1|   0|    1|          0|
    |max_lit_limit_2_fu_340                  |   1|   0|    1|          0|
    |max_lit_limit_3_fu_344                  |   1|   0|    1|          0|
    |max_lit_limit_4_fu_348                  |   1|   0|    1|          0|
    |max_lit_limit_5_fu_352                  |   1|   0|    1|          0|
    |max_lit_limit_6_fu_356                  |   1|   0|    1|          0|
    |max_lit_limit_7_fu_360                  |   1|   0|    1|          0|
    |nblocks_reg_2172                        |  32|   0|   32|          0|
    |no_blocks_reg_2148                      |  32|   0|   32|          0|
    |out_read_reg_2138                       |  64|   0|   64|          0|
    |output_block_size_0_fu_300              |  32|   0|   32|          0|
    |output_block_size_0_load_reg_2394       |  32|   0|   32|          0|
    |output_block_size_1_fu_304              |  32|   0|   32|          0|
    |output_block_size_1_load_reg_2399       |  32|   0|   32|          0|
    |output_block_size_2_fu_308              |  32|   0|   32|          0|
    |output_block_size_2_load_reg_2404       |  32|   0|   32|          0|
    |output_block_size_3_fu_312              |  32|   0|   32|          0|
    |output_block_size_3_load_reg_2409       |  32|   0|   32|          0|
    |output_block_size_4_fu_316              |  32|   0|   32|          0|
    |output_block_size_4_load_reg_2414       |  32|   0|   32|          0|
    |output_block_size_5_fu_320              |  32|   0|   32|          0|
    |output_block_size_5_load_reg_2419       |  32|   0|   32|          0|
    |output_block_size_6_fu_324              |  32|   0|   32|          0|
    |output_block_size_6_load_reg_2424       |  32|   0|   32|          0|
    |output_block_size_7_fu_328              |  32|   0|   32|          0|
    |output_block_size_7_load_reg_2429       |  32|   0|   32|          0|
    |output_idx_7_10_fu_272                  |  22|   0|   32|         10|
    |output_idx_7_11_fu_276                  |  22|   0|   32|         10|
    |output_idx_7_12_fu_280                  |  22|   0|   32|         10|
    |output_idx_7_13_fu_284                  |  22|   0|   32|         10|
    |output_idx_7_14_fu_288                  |  22|   0|   32|         10|
    |output_idx_7_15_fu_292                  |  22|   0|   32|         10|
    |output_idx_7_1_fu_236                   |  32|   0|   32|          0|
    |output_idx_7_1_load_reg_2286            |  32|   0|   32|          0|
    |output_idx_7_2_fu_240                   |  32|   0|   32|          0|
    |output_idx_7_2_load_reg_2291            |  32|   0|   32|          0|
    |output_idx_7_3_fu_244                   |  32|   0|   32|          0|
    |output_idx_7_3_load_reg_2296            |  32|   0|   32|          0|
    |output_idx_7_4_fu_248                   |  32|   0|   32|          0|
    |output_idx_7_4_load_reg_2301            |  32|   0|   32|          0|
    |output_idx_7_5_fu_252                   |  32|   0|   32|          0|
    |output_idx_7_5_load_reg_2306            |  32|   0|   32|          0|
    |output_idx_7_6_fu_256                   |  32|   0|   32|          0|
    |output_idx_7_6_load_reg_2311            |  32|   0|   32|          0|
    |output_idx_7_7_fu_260                   |  32|   0|   32|          0|
    |output_idx_7_7_load_reg_2316            |  32|   0|   32|          0|
    |output_idx_7_8_fu_264                   |  22|   0|   32|         10|
    |output_idx_7_9_fu_268                   |  22|   0|   32|         10|
    |output_idx_7_fu_232                     |  32|   0|   32|          0|
    |output_idx_7_load_reg_2281              |  32|   0|   32|          0|
    |sext_ln138_2_reg_2158                   |  61|   0|   64|          3|
    |sext_ln138_reg_2153                     |  64|   0|   64|          0|
    |small_block_inSize_load_reg_2511        |  32|   0|   32|          0|
    |small_block_load_reg_2496               |   1|   0|    1|          0|
    |tmp_3_reg_2485                          |  32|   0|   32|          0|
    |tmp_4_reg_2474                          |  32|   0|   32|          0|
    |tmp_9_reg_2233                          |  28|   0|   28|          0|
    |trunc_ln120_reg_2108                    |  22|   0|   22|          0|
    |trunc_ln159_reg_2193                    |   3|   0|    3|          0|
    |trunc_ln170_reg_2448                    |   3|   0|    3|          0|
    |udiv_ln121_reg_2123                     |  32|   0|   32|          0|
    |zext_ln170_1_reg_2359                   |   1|   0|   32|         31|
    |zext_ln170_2_reg_2364                   |   1|   0|   32|         31|
    |zext_ln170_3_reg_2369                   |   1|   0|   32|         31|
    |zext_ln170_4_reg_2374                   |   1|   0|   32|         31|
    |zext_ln170_5_reg_2379                   |   1|   0|   32|         31|
    |zext_ln170_6_reg_2384                   |   1|   0|   32|         31|
    |zext_ln170_7_reg_2389                   |   1|   0|   32|         31|
    |zext_ln170_reg_2354                     |   1|   0|   32|         31|
    |icmp_ln145_reg_2189                     |  64|  32|    1|          0|
    |icmp_ln170_reg_2454                     |  64|  32|    1|          0|
    |j_reg_516                               |  64|  32|    4|          0|
    |small_block_load_reg_2496               |  64|  32|    1|          0|
    |trunc_ln159_reg_2193                    |  64|  32|    3|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |3398| 160| 3452|        364|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |    Source Object    |    C Type    |
+-----------------------+-----+-----+---------------+---------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|              control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|              control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|              control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|              control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|              control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|              control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|              control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|              control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|              control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|              control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|              control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|              control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|              control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|              control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|              control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|              control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|              control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  xilSnappyCompressMM|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  xilSnappyCompressMM|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|  xilSnappyCompressMM|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  xilSnappyCompressMM|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|  xilSnappyCompressMM|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|  xilSnappyCompressMM|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|  xilSnappyCompressMM|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|  xilSnappyCompressMM|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|  xilSnappyCompressMM|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|  xilSnappyCompressMM|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|  xilSnappyCompressMM|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  512|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   64|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  512|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|                gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|                gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|                gmem1|       pointer|
+-----------------------+-----+-----+---------------+---------------------+--------------+

