* 2 input XOR
.include "8clocks.jsim"
.include "nominal.jsim"

*a=clk1 b=clk2
*name drain gate source substrate NENH

MP1 vdd clk1 nodex vdd PENH W=1u L=1u
MP2 nodex nclk2 out vdd PENH W=1u L=1u
MP3 vdd nclk1 nodey vdd PENH W=1u L=1u
MP4 nodey clk2 out vdd PENH W=1u L=1u

MN1 out clk1 nodez 0 NENH W=1u L=1u
MN2 out nclk2 nodez 0 NENH W=1u L=1u
MN3 nodez nclk1 0 0 NENH W=1u L=1u
MN4 nodez clk2 0 0 NENH W=1u L=1u

.tran 20ns
.plot clk1
.plot clk2
.plot out