# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_not.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:15 on Mar 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_not.v 
# -- Compiling module alu_not
# 
# Top level modules:
# 	alu_not
# End time: 02:08:15 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_neg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:15 on Mar 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_neg.v 
# -- Compiling module alu_neg
# 
# Top level modules:
# 	alu_neg
# End time: 02:08:15 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_or.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:15 on Mar 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_or.v 
# -- Compiling module alu_or
# 
# Top level modules:
# 	alu_or
# End time: 02:08:15 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_and.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:15 on Mar 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_and.v 
# -- Compiling module alu_and
# 
# Top level modules:
# 	alu_and
# End time: 02:08:15 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:15 on Mar 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 02:08:15 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/TwoToOneMux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:15 on Mar 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/TwoToOneMux.v 
# -- Compiling module TwoToOneMux
# 
# Top level modules:
# 	TwoToOneMux
# End time: 02:08:15 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ThirtyTwoToOneEncoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:16 on Mar 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ThirtyTwoToOneEncoder.v 
# -- Compiling module ThirtyTwoToOneEncoder
# 
# Top level modules:
# 	ThirtyTwoToOneEncoder
# End time: 02:08:16 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ThirtyTwoToFiveEncoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:16 on Mar 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ThirtyTwoToFiveEncoder.v 
# -- Compiling module ThirtyTwoToFiveEncoder
# 
# Top level modules:
# 	ThirtyTwoToFiveEncoder
# End time: 02:08:16 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:16 on Mar 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v 
# -- Compiling module Reg32
# 
# Top level modules:
# 	Reg32
# End time: 02:08:16 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/MDR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:16 on Mar 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/MDR.v 
# -- Compiling module MDRreg
# 
# Top level modules:
# 	MDRreg
# End time: 02:08:16 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:16 on Mar 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 02:08:16 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_mul.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:16 on Mar 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_mul.v 
# -- Compiling module alu_mul
# 
# Top level modules:
# 	alu_mul
# End time: 02:08:16 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_rol.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:16 on Mar 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_rol.v 
# -- Compiling module alu_rol
# 
# Top level modules:
# 	alu_rol
# End time: 02:08:17 on Mar 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_ror.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:17 on Mar 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_ror.v 
# -- Compiling module alu_ror
# 
# Top level modules:
# 	alu_ror
# End time: 02:08:17 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_div.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:17 on Mar 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_div.v 
# -- Compiling module alu_div
# 
# Top level modules:
# 	alu_div
# End time: 02:08:17 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:08:17 on Mar 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v 
# -- Compiling module div_tb
# 
# Top level modules:
# 	div_tb
# End time: 02:08:17 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  div_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" div_tb 
# Start time: 02:08:17 on Mar 04,2024
# Loading work.div_tb
# Loading work.datapath
# Loading work.Reg32
# Loading work.MDRreg
# Loading work.TwoToOneMux
# Loading work.ThirtyTwoToFiveEncoder
# Loading work.ThirtyTwoToOneEncoder
# Loading work.alu
# Loading work.alu_and
# Loading work.alu_or
# Loading work.alu_neg
# Loading work.alu_not
# Loading work.alu_mul
# Loading work.alu_rol
# Loading work.alu_ror
# Loading work.alu_div
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Too few port connections. Expected 61, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /div_tb/DUT File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R0in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R4in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R5in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R6in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R7in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R8in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R9in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R10in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R11in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R12in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R13in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R14in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R15in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R0out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R1out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R4out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R5out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R6out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R7out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R8out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R9out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R10out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R11out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R12out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R13out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R14out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R15out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'AND'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'OR'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'NEG'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'NOT'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'MUL'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'ROL'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'ROR'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'clr'.
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v(94): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /div_tb/DUT/alu_module File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v(94): [TFMPC] - Missing connection for port 'clk'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
add wave -position insertpoint sim:/div_tb/DUT/alu_module/div_module/*
restart
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Too few port connections. Expected 61, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /div_tb/DUT File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R0in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R4in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R5in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R6in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R7in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R8in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R9in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R10in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R11in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R12in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R13in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R14in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R15in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R0out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R1out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R4out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R5out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R6out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R7out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R8out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R9out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R10out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R11out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R12out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R13out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R14out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'R15out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'AND'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'OR'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'NEG'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'NOT'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'MUL'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'ROL'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'ROR'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/div_tb.v(33): [TFMPC] - Missing connection for port 'clr'.
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v(94): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /div_tb/DUT/alu_module File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v(94): [TFMPC] - Missing connection for port 'clk'.
run 300ns
# End time: 02:10:06 on Mar 04,2024, Elapsed time: 0:01:49
# Errors: 0, Warnings: 76
