assert_ctl_fsm/assert_noi_to_idle
rf_stage
ctl_FSM
assert_ctl_fsm
mips_sys
decode_pipe
mips_core
decoder
ctl_FSM/reg_CurrState
ctl_FSM/always_4
ctl_FSM/always_4/if_1
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_5
ctl_FSM/always_5/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_4/if_1/stmt_1
rf_stage/input_id_cmd
mips_sys/input_zz_ins_i
decoder/input_ins_i
mips_core/input_zz_ins_i
decode_pipe/input_ins_i
ctl_FSM/inst_chk_ctl_fsm
ctl_FSM/input_rst
ctl_FSM/always_5/block_1/case_1/stmt_6
ctl_FSM/input_pause
mips_core/input_pause
mips_sys/input_pause
mips_core/wire_BUS197
mips_core/inst_decoder_pipe
mips_core/inst_iRF_stage
mips_core/input_rst
decoder/wire_inst_op
decoder/reg_fsm_dly
ctl_FSM/always_5/block_1/case_1/stmt_1
assert_ctl_fsm/input_pause
rf_stage/input_pause
assert_ctl_fsm/input_CurrState
mips_sys/input_rst
rf_stage/input_rst_i
rf_stage/inst_MAIN_FSM
assert_ctl_fsm/input_id_cmd
mips_sys/inst_i_mips_core
decoder/always_1/block_1/case_1/block_30
decoder/always_1/block_1/case_1/block_30/stmt_5
decode_pipe/inst_idecoder
decode_pipe/wire_fsm_dly
decoder/assign_1_inst_op
decoder/always_1/block_1/case_1/block_16
decoder/always_1/block_1/case_1/block_16/stmt_5
decoder/always_1/block_1/case_1
decoder/always_1
decoder/always_1/block_1
ctl_FSM/input_id_cmd
ctl_FSM/reg_NextState
decoder/always_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/cond
ctl_FSM/always_4/if_1/if_1/cond
ctl_FSM/always_4/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
