Analysis & Synthesis report for DE0_NANO_VF
Tue Jul 07 15:39:36 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |DE0_NANO_VF
 15. Parameter Settings for User Entity Instance: pll:upll|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: vfcontrol:uVF
 17. Parameter Settings for User Entity Instance: integrador:u5
 18. Parameter Settings for User Entity Instance: portadora_tringular:ucr1
 19. Parameter Settings for User Entity Instance: portadora_tringular:ucr2
 20. Parameter Settings for User Entity Instance: portadora_tringular:ucr3
 21. Parameter Settings for User Entity Instance: portadora_tringular:ucr4
 22. Parameter Settings for User Entity Instance: portadora_tringular:ucr5
 23. Parameter Settings for User Entity Instance: portadora_tringular:ucr6
 24. Parameter Settings for User Entity Instance: theta_abc:u6
 25. Parameter Settings for User Entity Instance: tabela_sin:usin_a
 26. Parameter Settings for User Entity Instance: tabela_sin:usin_b
 27. Parameter Settings for User Entity Instance: tabela_sin:usin_c
 28. Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FA01
 29. Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FA01
 30. Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FA02
 31. Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FA02
 32. Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FA03
 33. Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FA03
 34. Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FB01
 35. Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FB01
 36. Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FB02
 37. Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FB02
 38. Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FB03
 39. Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FB03
 40. Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FC01
 41. Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FC01
 42. Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FC02
 43. Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FC02
 44. Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FC03
 45. Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FC03
 46. Parameter Settings for Inferred Entity Instance: tabela_sin:usin_a|lpm_mult:Mult1
 47. Parameter Settings for Inferred Entity Instance: tabela_sin:usin_b|lpm_mult:Mult1
 48. Parameter Settings for Inferred Entity Instance: tabela_sin:usin_c|lpm_mult:Mult1
 49. Parameter Settings for Inferred Entity Instance: tabela_sin:usin_a|lpm_mult:Mult0
 50. Parameter Settings for Inferred Entity Instance: tabela_sin:usin_b|lpm_mult:Mult0
 51. Parameter Settings for Inferred Entity Instance: tabela_sin:usin_c|lpm_mult:Mult0
 52. altpll Parameter Settings by Entity Instance
 53. lpm_mult Parameter Settings by Entity Instance
 54. Port Connectivity Checks: "tabela_sin:usin_c"
 55. Port Connectivity Checks: "tabela_sin:usin_b"
 56. Port Connectivity Checks: "tabela_sin:usin_a"
 57. Port Connectivity Checks: "theta_abc:u6"
 58. Port Connectivity Checks: "portadora_tringular:ucr6"
 59. Port Connectivity Checks: "portadora_tringular:ucr5"
 60. Port Connectivity Checks: "portadora_tringular:ucr4"
 61. Port Connectivity Checks: "portadora_tringular:ucr3"
 62. Port Connectivity Checks: "portadora_tringular:ucr2"
 63. Port Connectivity Checks: "portadora_tringular:ucr1"
 64. Port Connectivity Checks: "integrador:u5"
 65. Port Connectivity Checks: "clk_div:uclkVF"
 66. Port Connectivity Checks: "clk_div:u1"
 67. Port Connectivity Checks: "pll:upll"
 68. Post-Synthesis Netlist Statistics for Top Partition
 69. Elapsed Time Per Partition
 70. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 07 15:39:36 2015      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; DE0_NANO_VF                                ;
; Top-level Entity Name              ; DE0_NANO_VF                                ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 8,460                                      ;
;     Total combinational functions  ; 8,381                                      ;
;     Dedicated logic registers      ; 716                                        ;
; Total registers                    ; 716                                        ;
; Total pins                         ; 73                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 6                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_NANO_VF        ; DE0_NANO_VF        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; pll.vhd                          ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/pll.vhd                  ;         ;
; my_types_pkg.vhd                 ; yes             ; User VHDL File               ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/my_types_pkg.vhd         ;         ;
; fixed_pkg_c.vhdl                 ; yes             ; User VHDL File               ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fixed_pkg_c.vhdl         ;         ;
; fixed_float_types_c.vhdl         ; yes             ; User VHDL File               ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fixed_float_types_c.vhdl ;         ;
; tabela_sin.vhd                   ; yes             ; User VHDL File               ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/tabela_sin.vhd           ;         ;
; theta_abc.vhd                    ; yes             ; User VHDL File               ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/theta_abc.vhd            ;         ;
; portadora_tringular.vhd          ; yes             ; User VHDL File               ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/portadora_tringular.vhd  ;         ;
; clk_div.vhd                      ; yes             ; User VHDL File               ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/clk_div.vhd              ;         ;
; integrador.vhd                   ; yes             ; User VHDL File               ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/integrador.vhd           ;         ;
; fbpspwmdt.vhd                    ; yes             ; User VHDL File               ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fbpspwmdt.vhd            ;         ;
; DE0_NANO_VF.vhd                  ; yes             ; User VHDL File               ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_VF.vhd          ;         ;
; vfcontrol.vhd                    ; yes             ; User VHDL File               ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/vfcontrol.vhd            ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                                  ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                              ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                             ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                           ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                           ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/db/pll_altpll.v          ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                                ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                             ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc                                ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf                                ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/csa_add.inc                                 ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.inc                                ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/muleabz.inc                                 ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_lfrg.inc                                ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_boothc.inc                              ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult.inc                            ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                          ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc                                 ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf                                ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                             ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/addcore.inc                                 ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/look_add.inc                                ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                     ;         ;
; db/add_sub_gkh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/db/add_sub_gkh.tdf       ;         ;
; db/add_sub_m9h.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/db/add_sub_m9h.tdf       ;         ;
; db/add_sub_bkh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/db/add_sub_bkh.tdf       ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.tdf                                ;         ;
; db/mult_36t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/db/mult_36t.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimated Total logic elements              ; 8,460                 ;
;                                             ;                       ;
; Total combinational functions               ; 8381                  ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 6697                  ;
;     -- 3 input functions                    ; 693                   ;
;     -- <=2 input functions                  ; 991                   ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 7628                  ;
;     -- arithmetic mode                      ; 753                   ;
;                                             ;                       ;
; Total registers                             ; 716                   ;
;     -- Dedicated logic registers            ; 716                   ;
;     -- I/O registers                        ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 73                    ;
;                                             ;                       ;
; Embedded Multiplier 9-bit elements          ; 6                     ;
;                                             ;                       ;
; Total PLLs                                  ; 1                     ;
;     -- PLLs                                 ; 1                     ;
;                                             ;                       ;
; Maximum fan-out node                        ; theta_abc:u6|th_c[14] ;
; Maximum fan-out                             ; 803                   ;
; Total fan-out                               ; 32954                 ;
; Average fan-out                             ; 3.56                  ;
+---------------------------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                   ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_NANO_VF                                      ; 8381 (8)          ; 716 (2)      ; 0           ; 6            ; 0       ; 3         ; 73   ; 0            ; |DE0_NANO_VF                                                                                                                                          ; work         ;
;    |clk_div:u1|                                   ; 22 (22)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|clk_div:u1                                                                                                                               ; work         ;
;    |clk_div:uclkVF|                               ; 21 (21)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|clk_div:uclkVF                                                                                                                           ; work         ;
;    |fbpspwmdt:PWM1_FA01|                          ; 52 (52)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|fbpspwmdt:PWM1_FA01                                                                                                                      ; work         ;
;    |fbpspwmdt:PWM1_FA02|                          ; 52 (52)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|fbpspwmdt:PWM1_FA02                                                                                                                      ; work         ;
;    |fbpspwmdt:PWM1_FA03|                          ; 53 (53)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|fbpspwmdt:PWM1_FA03                                                                                                                      ; work         ;
;    |fbpspwmdt:PWM1_FB01|                          ; 53 (53)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|fbpspwmdt:PWM1_FB01                                                                                                                      ; work         ;
;    |fbpspwmdt:PWM1_FB02|                          ; 52 (52)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|fbpspwmdt:PWM1_FB02                                                                                                                      ; work         ;
;    |fbpspwmdt:PWM1_FB03|                          ; 52 (52)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|fbpspwmdt:PWM1_FB03                                                                                                                      ; work         ;
;    |fbpspwmdt:PWM1_FC01|                          ; 53 (53)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|fbpspwmdt:PWM1_FC01                                                                                                                      ; work         ;
;    |fbpspwmdt:PWM1_FC02|                          ; 52 (52)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|fbpspwmdt:PWM1_FC02                                                                                                                      ; work         ;
;    |fbpspwmdt:PWM1_FC03|                          ; 52 (52)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|fbpspwmdt:PWM1_FC03                                                                                                                      ; work         ;
;    |fbpspwmdt:PWM2_FA01|                          ; 52 (52)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|fbpspwmdt:PWM2_FA01                                                                                                                      ; work         ;
;    |fbpspwmdt:PWM2_FA02|                          ; 52 (52)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|fbpspwmdt:PWM2_FA02                                                                                                                      ; work         ;
;    |fbpspwmdt:PWM2_FA03|                          ; 52 (52)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|fbpspwmdt:PWM2_FA03                                                                                                                      ; work         ;
;    |fbpspwmdt:PWM2_FB01|                          ; 52 (52)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|fbpspwmdt:PWM2_FB01                                                                                                                      ; work         ;
;    |fbpspwmdt:PWM2_FB02|                          ; 52 (52)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|fbpspwmdt:PWM2_FB02                                                                                                                      ; work         ;
;    |fbpspwmdt:PWM2_FB03|                          ; 52 (52)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|fbpspwmdt:PWM2_FB03                                                                                                                      ; work         ;
;    |fbpspwmdt:PWM2_FC01|                          ; 53 (53)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|fbpspwmdt:PWM2_FC01                                                                                                                      ; work         ;
;    |fbpspwmdt:PWM2_FC02|                          ; 53 (53)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|fbpspwmdt:PWM2_FC02                                                                                                                      ; work         ;
;    |fbpspwmdt:PWM2_FC03|                          ; 52 (52)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|fbpspwmdt:PWM2_FC03                                                                                                                      ; work         ;
;    |integrador:u5|                                ; 40 (40)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|integrador:u5                                                                                                                            ; work         ;
;    |pll:upll|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|pll:upll                                                                                                                                 ; work         ;
;       |altpll:altpll_component|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|pll:upll|altpll:altpll_component                                                                                                         ; work         ;
;          |pll_altpll:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|pll:upll|altpll:altpll_component|pll_altpll:auto_generated                                                                               ; work         ;
;    |portadora_tringular:ucr1|                     ; 41 (41)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|portadora_tringular:ucr1                                                                                                                 ; work         ;
;    |portadora_tringular:ucr2|                     ; 56 (56)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|portadora_tringular:ucr2                                                                                                                 ; work         ;
;    |portadora_tringular:ucr3|                     ; 56 (56)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|portadora_tringular:ucr3                                                                                                                 ; work         ;
;    |portadora_tringular:ucr4|                     ; 56 (56)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|portadora_tringular:ucr4                                                                                                                 ; work         ;
;    |portadora_tringular:ucr5|                     ; 34 (34)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|portadora_tringular:ucr5                                                                                                                 ; work         ;
;    |portadora_tringular:ucr6|                     ; 33 (33)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|portadora_tringular:ucr6                                                                                                                 ; work         ;
;    |tabela_sin:usin_a|                            ; 2297 (2193)       ; 31 (31)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_a                                                                                                                        ; work         ;
;       |lpm_mult:Mult0|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_a|lpm_mult:Mult0                                                                                                         ; work         ;
;          |mult_36t:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_a|lpm_mult:Mult0|mult_36t:auto_generated                                                                                 ; work         ;
;       |lpm_mult:Mult1|                            ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_a|lpm_mult:Mult1                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 104 (51)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_a|lpm_mult:Mult1|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 53 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_a|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_a|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_m9h:auto_generated|    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_a|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m9h:auto_generated                      ; work         ;
;                |lpm_add_sub:adder[1]|             ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_a|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; work         ;
;                   |add_sub_gkh:auto_generated|    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_a|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_gkh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_a|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_a|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_bkh:auto_generated| ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_a|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bkh:auto_generated ; work         ;
;    |tabela_sin:usin_b|                            ; 2295 (2191)       ; 31 (31)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_b                                                                                                                        ; work         ;
;       |lpm_mult:Mult0|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_b|lpm_mult:Mult0                                                                                                         ; work         ;
;          |mult_36t:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_b|lpm_mult:Mult0|mult_36t:auto_generated                                                                                 ; work         ;
;       |lpm_mult:Mult1|                            ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_b|lpm_mult:Mult1                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 104 (51)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_b|lpm_mult:Mult1|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 53 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_b|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_b|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_m9h:auto_generated|    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_b|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m9h:auto_generated                      ; work         ;
;                |lpm_add_sub:adder[1]|             ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_b|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; work         ;
;                   |add_sub_gkh:auto_generated|    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_b|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_gkh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_b|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_b|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_bkh:auto_generated| ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_b|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bkh:auto_generated ; work         ;
;    |tabela_sin:usin_c|                            ; 2288 (2184)       ; 31 (31)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_c                                                                                                                        ; work         ;
;       |lpm_mult:Mult0|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_c|lpm_mult:Mult0                                                                                                         ; work         ;
;          |mult_36t:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_c|lpm_mult:Mult0|mult_36t:auto_generated                                                                                 ; work         ;
;       |lpm_mult:Mult1|                            ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_c|lpm_mult:Mult1                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 104 (51)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_c|lpm_mult:Mult1|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 53 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_c|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_c|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_m9h:auto_generated|    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_c|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m9h:auto_generated                      ; work         ;
;                |lpm_add_sub:adder[1]|             ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_c|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; work         ;
;                   |add_sub_gkh:auto_generated|    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_c|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_gkh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_c|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_c|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_bkh:auto_generated| ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|tabela_sin:usin_c|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bkh:auto_generated ; work         ;
;    |theta_abc:u6|                                 ; 44 (44)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|theta_abc:u6                                                                                                                             ; work         ;
;    |vfcontrol:uVF|                                ; 149 (149)         ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_VF|vfcontrol:uVF                                                                                                                            ; work         ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; ALTPLL       ; 14.1    ; N/A          ; N/A          ; |DE0_NANO_VF|pll:upll ; pll.vhd         ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+-----------------------------------------+-----------------------------------------------+
; Register name                           ; Reason for Removal                            ;
+-----------------------------------------+-----------------------------------------------+
; fbpspwmdt:PWM1_FC01|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[0]   ;
; fbpspwmdt:PWM2_FC01|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[0]   ;
; fbpspwmdt:PWM1_FC02|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[0]   ;
; fbpspwmdt:PWM2_FC02|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[0]   ;
; fbpspwmdt:PWM1_FC03|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[0]   ;
; fbpspwmdt:PWM1_FC01|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[1]   ;
; fbpspwmdt:PWM2_FC01|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[1]   ;
; fbpspwmdt:PWM1_FC02|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[1]   ;
; fbpspwmdt:PWM2_FC02|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[1]   ;
; fbpspwmdt:PWM1_FC03|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[1]   ;
; fbpspwmdt:PWM1_FC01|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[2]   ;
; fbpspwmdt:PWM2_FC01|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[2]   ;
; fbpspwmdt:PWM1_FC02|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[2]   ;
; fbpspwmdt:PWM2_FC02|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[2]   ;
; fbpspwmdt:PWM1_FC03|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[2]   ;
; fbpspwmdt:PWM1_FC01|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[3]   ;
; fbpspwmdt:PWM2_FC01|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[3]   ;
; fbpspwmdt:PWM1_FC02|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[3]   ;
; fbpspwmdt:PWM2_FC02|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[3]   ;
; fbpspwmdt:PWM1_FC03|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[3]   ;
; fbpspwmdt:PWM1_FC01|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[4]   ;
; fbpspwmdt:PWM2_FC01|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[4]   ;
; fbpspwmdt:PWM1_FC02|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[4]   ;
; fbpspwmdt:PWM2_FC02|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[4]   ;
; fbpspwmdt:PWM1_FC03|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[4]   ;
; fbpspwmdt:PWM1_FC01|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[5]   ;
; fbpspwmdt:PWM2_FC01|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[5]   ;
; fbpspwmdt:PWM1_FC02|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[5]   ;
; fbpspwmdt:PWM2_FC02|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[5]   ;
; fbpspwmdt:PWM1_FC03|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[5]   ;
; fbpspwmdt:PWM1_FC01|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[6]   ;
; fbpspwmdt:PWM2_FC01|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[6]   ;
; fbpspwmdt:PWM1_FC02|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[6]   ;
; fbpspwmdt:PWM2_FC02|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[6]   ;
; fbpspwmdt:PWM1_FC03|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[6]   ;
; fbpspwmdt:PWM1_FC01|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[7]   ;
; fbpspwmdt:PWM2_FC01|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[7]   ;
; fbpspwmdt:PWM1_FC02|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[7]   ;
; fbpspwmdt:PWM2_FC02|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[7]   ;
; fbpspwmdt:PWM1_FC03|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[7]   ;
; fbpspwmdt:PWM1_FC01|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[8]   ;
; fbpspwmdt:PWM2_FC01|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[8]   ;
; fbpspwmdt:PWM1_FC02|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[8]   ;
; fbpspwmdt:PWM2_FC02|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[8]   ;
; fbpspwmdt:PWM1_FC03|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[8]   ;
; fbpspwmdt:PWM1_FC01|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[9]   ;
; fbpspwmdt:PWM2_FC01|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[9]   ;
; fbpspwmdt:PWM1_FC02|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[9]   ;
; fbpspwmdt:PWM2_FC02|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[9]   ;
; fbpspwmdt:PWM1_FC03|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FC03|comp_int[9]   ;
; fbpspwmdt:PWM1_FC01|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[10]  ;
; fbpspwmdt:PWM2_FC01|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[10]  ;
; fbpspwmdt:PWM1_FC02|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[10]  ;
; fbpspwmdt:PWM2_FC02|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[10]  ;
; fbpspwmdt:PWM1_FC03|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[10]  ;
; fbpspwmdt:PWM1_FC01|comp_int[11]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[11]  ;
; fbpspwmdt:PWM2_FC01|comp_int[11]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[11]  ;
; fbpspwmdt:PWM1_FC02|comp_int[11]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[11]  ;
; fbpspwmdt:PWM2_FC02|comp_int[11]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[11]  ;
; fbpspwmdt:PWM1_FC03|comp_int[11]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[11]  ;
; fbpspwmdt:PWM1_FC01|comp_int[12]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[12]  ;
; fbpspwmdt:PWM2_FC01|comp_int[12]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[12]  ;
; fbpspwmdt:PWM1_FC02|comp_int[12]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[12]  ;
; fbpspwmdt:PWM2_FC02|comp_int[12]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[12]  ;
; fbpspwmdt:PWM1_FC03|comp_int[12]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[12]  ;
; fbpspwmdt:PWM1_FC01|comp_int[13]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[13]  ;
; fbpspwmdt:PWM2_FC01|comp_int[13]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[13]  ;
; fbpspwmdt:PWM1_FC02|comp_int[13]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[13]  ;
; fbpspwmdt:PWM2_FC02|comp_int[13]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[13]  ;
; fbpspwmdt:PWM1_FC03|comp_int[13]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[13]  ;
; fbpspwmdt:PWM1_FC01|comp_int[14]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[14]  ;
; fbpspwmdt:PWM2_FC01|comp_int[14]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[14]  ;
; fbpspwmdt:PWM1_FC02|comp_int[14]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[14]  ;
; fbpspwmdt:PWM2_FC02|comp_int[14]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[14]  ;
; fbpspwmdt:PWM1_FC03|comp_int[14]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[14]  ;
; fbpspwmdt:PWM1_FC01|comp_int[15]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[15]  ;
; fbpspwmdt:PWM2_FC01|comp_int[15]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[15]  ;
; fbpspwmdt:PWM1_FC02|comp_int[15]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[15]  ;
; fbpspwmdt:PWM2_FC02|comp_int[15]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[15]  ;
; fbpspwmdt:PWM1_FC03|comp_int[15]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[15]  ;
; fbpspwmdt:PWM1_FB01|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[0]   ;
; fbpspwmdt:PWM2_FB01|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[0]   ;
; fbpspwmdt:PWM1_FB02|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[0]   ;
; fbpspwmdt:PWM2_FB02|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[0]   ;
; fbpspwmdt:PWM1_FB03|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[0]   ;
; fbpspwmdt:PWM1_FB01|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[1]   ;
; fbpspwmdt:PWM2_FB01|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[1]   ;
; fbpspwmdt:PWM1_FB02|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[1]   ;
; fbpspwmdt:PWM2_FB02|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[1]   ;
; fbpspwmdt:PWM1_FB03|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[1]   ;
; fbpspwmdt:PWM1_FB01|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[2]   ;
; fbpspwmdt:PWM2_FB01|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[2]   ;
; fbpspwmdt:PWM1_FB02|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[2]   ;
; fbpspwmdt:PWM2_FB02|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[2]   ;
; fbpspwmdt:PWM1_FB03|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[2]   ;
; fbpspwmdt:PWM1_FB01|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[3]   ;
; fbpspwmdt:PWM2_FB01|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[3]   ;
; fbpspwmdt:PWM1_FB02|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[3]   ;
; fbpspwmdt:PWM2_FB02|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[3]   ;
; fbpspwmdt:PWM1_FB03|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[3]   ;
; fbpspwmdt:PWM1_FB01|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[4]   ;
; fbpspwmdt:PWM2_FB01|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[4]   ;
; fbpspwmdt:PWM1_FB02|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[4]   ;
; fbpspwmdt:PWM2_FB02|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[4]   ;
; fbpspwmdt:PWM1_FB03|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[4]   ;
; fbpspwmdt:PWM1_FB01|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[5]   ;
; fbpspwmdt:PWM2_FB01|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[5]   ;
; fbpspwmdt:PWM1_FB02|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[5]   ;
; fbpspwmdt:PWM2_FB02|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[5]   ;
; fbpspwmdt:PWM1_FB03|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[5]   ;
; fbpspwmdt:PWM1_FB01|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[6]   ;
; fbpspwmdt:PWM2_FB01|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[6]   ;
; fbpspwmdt:PWM1_FB02|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[6]   ;
; fbpspwmdt:PWM2_FB02|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[6]   ;
; fbpspwmdt:PWM1_FB03|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[6]   ;
; fbpspwmdt:PWM1_FB01|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[7]   ;
; fbpspwmdt:PWM2_FB01|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[7]   ;
; fbpspwmdt:PWM1_FB02|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[7]   ;
; fbpspwmdt:PWM2_FB02|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[7]   ;
; fbpspwmdt:PWM1_FB03|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[7]   ;
; fbpspwmdt:PWM1_FB01|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[8]   ;
; fbpspwmdt:PWM2_FB01|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[8]   ;
; fbpspwmdt:PWM1_FB02|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[8]   ;
; fbpspwmdt:PWM2_FB02|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[8]   ;
; fbpspwmdt:PWM1_FB03|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[8]   ;
; fbpspwmdt:PWM1_FB01|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[9]   ;
; fbpspwmdt:PWM2_FB01|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[9]   ;
; fbpspwmdt:PWM1_FB02|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[9]   ;
; fbpspwmdt:PWM2_FB02|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[9]   ;
; fbpspwmdt:PWM1_FB03|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FB03|comp_int[9]   ;
; fbpspwmdt:PWM1_FB01|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[10]  ;
; fbpspwmdt:PWM2_FB01|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[10]  ;
; fbpspwmdt:PWM1_FB02|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[10]  ;
; fbpspwmdt:PWM2_FB02|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[10]  ;
; fbpspwmdt:PWM1_FB03|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[10]  ;
; fbpspwmdt:PWM1_FB01|comp_int[11]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[11]  ;
; fbpspwmdt:PWM2_FB01|comp_int[11]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[11]  ;
; fbpspwmdt:PWM1_FB02|comp_int[11]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[11]  ;
; fbpspwmdt:PWM2_FB02|comp_int[11]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[11]  ;
; fbpspwmdt:PWM1_FB03|comp_int[11]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[11]  ;
; fbpspwmdt:PWM1_FB01|comp_int[12]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[12]  ;
; fbpspwmdt:PWM2_FB01|comp_int[12]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[12]  ;
; fbpspwmdt:PWM1_FB02|comp_int[12]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[12]  ;
; fbpspwmdt:PWM2_FB02|comp_int[12]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[12]  ;
; fbpspwmdt:PWM1_FB03|comp_int[12]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[12]  ;
; fbpspwmdt:PWM1_FB01|comp_int[13]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[13]  ;
; fbpspwmdt:PWM2_FB01|comp_int[13]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[13]  ;
; fbpspwmdt:PWM1_FB02|comp_int[13]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[13]  ;
; fbpspwmdt:PWM2_FB02|comp_int[13]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[13]  ;
; fbpspwmdt:PWM1_FB03|comp_int[13]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[13]  ;
; fbpspwmdt:PWM1_FB01|comp_int[14]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[14]  ;
; fbpspwmdt:PWM2_FB01|comp_int[14]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[14]  ;
; fbpspwmdt:PWM1_FB02|comp_int[14]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[14]  ;
; fbpspwmdt:PWM2_FB02|comp_int[14]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[14]  ;
; fbpspwmdt:PWM1_FB03|comp_int[14]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[14]  ;
; fbpspwmdt:PWM1_FB01|comp_int[15]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[15]  ;
; fbpspwmdt:PWM2_FB01|comp_int[15]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[15]  ;
; fbpspwmdt:PWM1_FB02|comp_int[15]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[15]  ;
; fbpspwmdt:PWM2_FB02|comp_int[15]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[15]  ;
; fbpspwmdt:PWM1_FB03|comp_int[15]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[15]  ;
; fbpspwmdt:PWM1_FA01|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[0]   ;
; fbpspwmdt:PWM2_FA01|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[0]   ;
; fbpspwmdt:PWM1_FA02|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[0]   ;
; fbpspwmdt:PWM2_FA02|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[0]   ;
; fbpspwmdt:PWM1_FA03|comp_int[0]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[0]   ;
; fbpspwmdt:PWM1_FA01|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[1]   ;
; fbpspwmdt:PWM2_FA01|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[1]   ;
; fbpspwmdt:PWM1_FA02|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[1]   ;
; fbpspwmdt:PWM2_FA02|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[1]   ;
; fbpspwmdt:PWM1_FA03|comp_int[1]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[1]   ;
; fbpspwmdt:PWM1_FA01|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[2]   ;
; fbpspwmdt:PWM2_FA01|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[2]   ;
; fbpspwmdt:PWM1_FA02|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[2]   ;
; fbpspwmdt:PWM2_FA02|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[2]   ;
; fbpspwmdt:PWM1_FA03|comp_int[2]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[2]   ;
; fbpspwmdt:PWM1_FA01|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[3]   ;
; fbpspwmdt:PWM2_FA01|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[3]   ;
; fbpspwmdt:PWM1_FA02|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[3]   ;
; fbpspwmdt:PWM2_FA02|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[3]   ;
; fbpspwmdt:PWM1_FA03|comp_int[3]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[3]   ;
; fbpspwmdt:PWM1_FA01|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[4]   ;
; fbpspwmdt:PWM2_FA01|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[4]   ;
; fbpspwmdt:PWM1_FA02|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[4]   ;
; fbpspwmdt:PWM2_FA02|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[4]   ;
; fbpspwmdt:PWM1_FA03|comp_int[4]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[4]   ;
; fbpspwmdt:PWM1_FA01|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[5]   ;
; fbpspwmdt:PWM2_FA01|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[5]   ;
; fbpspwmdt:PWM1_FA02|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[5]   ;
; fbpspwmdt:PWM2_FA02|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[5]   ;
; fbpspwmdt:PWM1_FA03|comp_int[5]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[5]   ;
; fbpspwmdt:PWM1_FA01|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[6]   ;
; fbpspwmdt:PWM2_FA01|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[6]   ;
; fbpspwmdt:PWM1_FA02|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[6]   ;
; fbpspwmdt:PWM2_FA02|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[6]   ;
; fbpspwmdt:PWM1_FA03|comp_int[6]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[6]   ;
; fbpspwmdt:PWM1_FA01|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[7]   ;
; fbpspwmdt:PWM2_FA01|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[7]   ;
; fbpspwmdt:PWM1_FA02|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[7]   ;
; fbpspwmdt:PWM2_FA02|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[7]   ;
; fbpspwmdt:PWM1_FA03|comp_int[7]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[7]   ;
; fbpspwmdt:PWM1_FA01|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[8]   ;
; fbpspwmdt:PWM2_FA01|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[8]   ;
; fbpspwmdt:PWM1_FA02|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[8]   ;
; fbpspwmdt:PWM2_FA02|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[8]   ;
; fbpspwmdt:PWM1_FA03|comp_int[8]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[8]   ;
; fbpspwmdt:PWM1_FA01|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[9]   ;
; fbpspwmdt:PWM2_FA01|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[9]   ;
; fbpspwmdt:PWM1_FA02|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[9]   ;
; fbpspwmdt:PWM2_FA02|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[9]   ;
; fbpspwmdt:PWM1_FA03|comp_int[9]         ; Merged with fbpspwmdt:PWM2_FA03|comp_int[9]   ;
; fbpspwmdt:PWM1_FA01|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[10]  ;
; fbpspwmdt:PWM2_FA01|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[10]  ;
; fbpspwmdt:PWM1_FA02|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[10]  ;
; fbpspwmdt:PWM2_FA02|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[10]  ;
; fbpspwmdt:PWM1_FA03|comp_int[10]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[10]  ;
; fbpspwmdt:PWM1_FA01|comp_int[11]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[11]  ;
; fbpspwmdt:PWM2_FA01|comp_int[11]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[11]  ;
; fbpspwmdt:PWM1_FA02|comp_int[11]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[11]  ;
; fbpspwmdt:PWM2_FA02|comp_int[11]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[11]  ;
; fbpspwmdt:PWM1_FA03|comp_int[11]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[11]  ;
; fbpspwmdt:PWM1_FA01|comp_int[12]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[12]  ;
; fbpspwmdt:PWM2_FA01|comp_int[12]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[12]  ;
; fbpspwmdt:PWM1_FA02|comp_int[12]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[12]  ;
; fbpspwmdt:PWM2_FA02|comp_int[12]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[12]  ;
; fbpspwmdt:PWM1_FA03|comp_int[12]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[12]  ;
; fbpspwmdt:PWM1_FA01|comp_int[13]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[13]  ;
; fbpspwmdt:PWM2_FA01|comp_int[13]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[13]  ;
; fbpspwmdt:PWM1_FA02|comp_int[13]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[13]  ;
; fbpspwmdt:PWM2_FA02|comp_int[13]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[13]  ;
; fbpspwmdt:PWM1_FA03|comp_int[13]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[13]  ;
; fbpspwmdt:PWM1_FA01|comp_int[14]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[14]  ;
; fbpspwmdt:PWM2_FA01|comp_int[14]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[14]  ;
; fbpspwmdt:PWM1_FA02|comp_int[14]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[14]  ;
; fbpspwmdt:PWM2_FA02|comp_int[14]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[14]  ;
; fbpspwmdt:PWM1_FA03|comp_int[14]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[14]  ;
; fbpspwmdt:PWM1_FA01|comp_int[15]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[15]  ;
; fbpspwmdt:PWM2_FA01|comp_int[15]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[15]  ;
; fbpspwmdt:PWM1_FA02|comp_int[15]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[15]  ;
; fbpspwmdt:PWM2_FA02|comp_int[15]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[15]  ;
; fbpspwmdt:PWM1_FA03|comp_int[15]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[15]  ;
; portadora_tringular:ucr2|c_int[0]       ; Merged with portadora_tringular:ucr6|c_int[0] ;
; portadora_tringular:ucr3|c_int[0]       ; Merged with portadora_tringular:ucr6|c_int[0] ;
; portadora_tringular:ucr1|c_int[0]       ; Merged with portadora_tringular:ucr5|c_int[0] ;
; portadora_tringular:ucr4|c_int[0]       ; Merged with portadora_tringular:ucr5|c_int[0] ;
; tabela_sin:usin_a|va[13]                ; Merged with tabela_sin:usin_a|va[14]          ;
; tabela_sin:usin_b|va[13]                ; Merged with tabela_sin:usin_b|va[14]          ;
; tabela_sin:usin_c|va[13]                ; Merged with tabela_sin:usin_c|va[14]          ;
; fbpspwmdt:PWM2_FA03|comp_int[13]        ; Merged with fbpspwmdt:PWM2_FA03|comp_int[14]  ;
; fbpspwmdt:PWM2_FB03|comp_int[13]        ; Merged with fbpspwmdt:PWM2_FB03|comp_int[14]  ;
; fbpspwmdt:PWM2_FC03|comp_int[13]        ; Merged with fbpspwmdt:PWM2_FC03|comp_int[14]  ;
; Total Number of Removed Registers = 250 ;                                               ;
+-----------------------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 716   ;
; Number of registers using Synchronous Clear  ; 62    ;
; Number of registers using Synchronous Load   ; 54    ;
; Number of registers using Asynchronous Clear ; 257   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 285   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; en_PWM                                  ; 6       ;
; portadora_tringular:ucr3|c_int[8]       ; 7       ;
; portadora_tringular:ucr3|c_int[7]       ; 7       ;
; portadora_tringular:ucr3|c_int[3]       ; 7       ;
; portadora_tringular:ucr3|c_int[2]       ; 7       ;
; portadora_tringular:ucr6|c_int[0]       ; 20      ;
; portadora_tringular:ucr3|c_int[4]       ; 10      ;
; portadora_tringular:ucr3|c_int[5]       ; 10      ;
; portadora_tringular:ucr5|c_int[9]       ; 6       ;
; portadora_tringular:ucr5|c_int[8]       ; 6       ;
; portadora_tringular:ucr5|c_int[6]       ; 6       ;
; portadora_tringular:ucr5|c_int[3]       ; 6       ;
; portadora_tringular:ucr5|c_int[1]       ; 6       ;
; portadora_tringular:ucr5|c_int[4]       ; 9       ;
; portadora_tringular:ucr5|c_int[5]       ; 9       ;
; portadora_tringular:ucr2|c_int[8]       ; 7       ;
; portadora_tringular:ucr2|c_int[2]       ; 7       ;
; portadora_tringular:ucr2|c_int[1]       ; 7       ;
; portadora_tringular:ucr2|c_int[4]       ; 10      ;
; portadora_tringular:ucr2|c_int[5]       ; 10      ;
; portadora_tringular:ucr2|c_int[10]      ; 9       ;
; portadora_tringular:ucr4|c_int[9]       ; 7       ;
; portadora_tringular:ucr4|c_int[8]       ; 7       ;
; portadora_tringular:ucr4|c_int[6]       ; 7       ;
; portadora_tringular:ucr4|c_int[3]       ; 7       ;
; portadora_tringular:ucr4|c_int[1]       ; 7       ;
; portadora_tringular:ucr4|c_int[4]       ; 10      ;
; portadora_tringular:ucr4|c_int[5]       ; 10      ;
; portadora_tringular:ucr6|c_int[8]       ; 6       ;
; portadora_tringular:ucr6|c_int[7]       ; 6       ;
; portadora_tringular:ucr6|c_int[3]       ; 6       ;
; portadora_tringular:ucr6|c_int[2]       ; 6       ;
; portadora_tringular:ucr6|c_int[4]       ; 9       ;
; portadora_tringular:ucr6|c_int[5]       ; 9       ;
; rst                                     ; 194     ;
; portadora_tringular:ucr3|dir_int        ; 1       ;
; portadora_tringular:ucr5|dir_int        ; 1       ;
; vfcontrol:uVF|msignal[-14]              ; 4       ;
; vfcontrol:uVF|msignal[-17]              ; 2       ;
; vfcontrol:uVF|msignal[-19]              ; 2       ;
; vfcontrol:uVF|msignal[-21]              ; 2       ;
; vfcontrol:uVF|msignal[-23]              ; 2       ;
; vfcontrol:uVF|msignal[-4]               ; 3       ;
; vfcontrol:uVF|msignal[-6]               ; 3       ;
; vfcontrol:uVF|msignal[-9]               ; 3       ;
; vfcontrol:uVF|msignal[-10]              ; 3       ;
; vfcontrol:uVF|msignal[-12]              ; 3       ;
; vfcontrol:uVF|incsignal[8]              ; 3       ;
; vfcontrol:uVF|incsignal[7]              ; 3       ;
; vfcontrol:uVF|incsignal[6]              ; 3       ;
; vfcontrol:uVF|incsignal[5]              ; 3       ;
; vfcontrol:uVF|incsignal[1]              ; 2       ;
; vfcontrol:uVF|incsignal[0]              ; 3       ;
; Total number of inverted registers = 53 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_VF|tabela_sin:usin_a|va[8]             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_VF|tabela_sin:usin_b|va[5]             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_VF|tabela_sin:usin_c|va[11]            ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |DE0_NANO_VF|vfcontrol:uVF|msignal[-22]          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE0_NANO_VF|portadora_tringular:ucr1|c_int[3]   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_NANO_VF|portadora_tringular:ucr5|c_int[15]  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_NANO_VF|portadora_tringular:ucr3|c_int[9]   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_NANO_VF|portadora_tringular:ucr6|c_int[11]  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_NANO_VF|portadora_tringular:ucr2|c_int[6]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO_VF|portadora_tringular:ucr4|c_int[13]  ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |DE0_NANO_VF|vfcontrol:uVF|msignal[-17]          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_NANO_VF|portadora_tringular:ucr5|c_int[4]   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO_VF|portadora_tringular:ucr3|c_int[4]   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_NANO_VF|portadora_tringular:ucr6|c_int[5]   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO_VF|portadora_tringular:ucr2|c_int[1]   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_NANO_VF|portadora_tringular:ucr4|c_int[1]   ;
; 6:1                ; 14 bits   ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |DE0_NANO_VF|tabela_sin:usin_a|va_Q14[-9]        ;
; 6:1                ; 14 bits   ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |DE0_NANO_VF|tabela_sin:usin_b|va_Q14[-7]        ;
; 6:1                ; 14 bits   ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |DE0_NANO_VF|tabela_sin:usin_c|va_Q14[-8]        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|vfcontrol:uVF|m_vf[-5]              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM1_FA01|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM1_FA02|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM1_FA03|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM1_FA01|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM1_FA02|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM1_FA03|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM2_FA01|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM2_FA02|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM2_FA03|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM2_FA01|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM2_FA02|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM2_FA03|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM1_FB01|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM1_FB02|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM1_FB03|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM1_FB01|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM1_FB02|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM1_FB03|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM2_FB01|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM2_FB02|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM2_FB03|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM2_FB01|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM2_FB02|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM2_FB03|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM1_FC01|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM1_FC02|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM1_FC03|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM1_FC01|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM1_FC02|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM1_FC03|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM2_FC01|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM2_FC02|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM2_FC03|var_Dead_Count1 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM2_FC01|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM2_FC02|var_Dead_Count2 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|fbpspwmdt:PWM2_FC03|var_Dead_Count2 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|tabela_sin:usin_a|Result            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|tabela_sin:usin_b|Result            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_VF|tabela_sin:usin_c|Result            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE0_NANO_VF ;
+-------------------+-------+-------------------------------------------------+
; Parameter Name    ; Value ; Type                                            ;
+-------------------+-------+-------------------------------------------------+
; N                 ; 3     ; Signed Integer                                  ;
; Nin               ; 13    ; Signed Integer                                  ;
; Nout              ; 30    ; Signed Integer                                  ;
; n_bits_phase      ; 30    ; Signed Integer                                  ;
; n_bits_c          ; 16    ; Signed Integer                                  ;
; TAM_MEM           ; 32    ; Signed Integer                                  ;
; NBITS_MEM_ADDRESS ; 6     ; Signed Integer                                  ;
; ID_MEM_DAC        ; 28    ; Signed Integer                                  ;
; ID_MEM_SW1        ; 30    ; Signed Integer                                  ;
; I                 ; 1     ; Signed Integer                                  ;
; F                 ; 14    ; Signed Integer                                  ;
+-------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:upll|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 16                    ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK0_DIVIDE_BY                ; 15                    ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_USED             ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vfcontrol:uVF       ;
+----------------+-------------------------------+-----------------+
; Parameter Name ; Value                         ; Type            ;
+----------------+-------------------------------+-----------------+
; n_bits_c       ; 16                            ; Signed Integer  ;
; incMAX         ; 1001011100000                 ; Unsigned Binary ;
; incMIN         ; 0000111100011                 ; Unsigned Binary ;
; I              ; 1                             ; Signed Integer  ;
; F              ; 14                            ; Signed Integer  ;
; mMAX           ; 00110100000100111010100100101 ; Unsigned Binary ;
; mMIN           ; 00000101001101010010101010000 ; Unsigned Binary ;
+----------------+-------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integrador:u5 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; Nin            ; 13    ; Signed Integer                    ;
; Nout           ; 30    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: portadora_tringular:ucr1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: portadora_tringular:ucr2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: portadora_tringular:ucr3 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: portadora_tringular:ucr4 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: portadora_tringular:ucr5 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: portadora_tringular:ucr6 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: theta_abc:u6 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; Nin            ; 30    ; Signed Integer                   ;
; Nout           ; 16    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tabela_sin:usin_a ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n_bits_phase   ; 16    ; Signed Integer                        ;
; n_bits_c       ; 16    ; Signed Integer                        ;
; I              ; 1     ; Signed Integer                        ;
; F              ; 14    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tabela_sin:usin_b ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n_bits_phase   ; 16    ; Signed Integer                        ;
; n_bits_c       ; 16    ; Signed Integer                        ;
; I              ; 1     ; Signed Integer                        ;
; F              ; 14    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tabela_sin:usin_c ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n_bits_phase   ; 16    ; Signed Integer                        ;
; n_bits_c       ; 16    ; Signed Integer                        ;
; I              ; 1     ; Signed Integer                        ;
; F              ; 14    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FA01 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 45    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FA01 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 45    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FA02 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 45    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FA02 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 45    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FA03 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 45    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FA03 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 45    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FB01 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 45    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FB01 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 45    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FB02 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 45    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FB02 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 45    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FB03 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 45    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FB03 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 45    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FC01 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 45    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FC01 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 45    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FC02 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 45    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FC02 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 45    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM1_FC03 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 45    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fbpspwmdt:PWM2_FC03 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                          ;
; c_Dead_t       ; 45    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tabela_sin:usin_a|lpm_mult:Mult1   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 28           ; Untyped             ;
; LPM_WIDTHR                                     ; 28           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tabela_sin:usin_b|lpm_mult:Mult1   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 28           ; Untyped             ;
; LPM_WIDTHR                                     ; 28           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tabela_sin:usin_c|lpm_mult:Mult1   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 28           ; Untyped             ;
; LPM_WIDTHR                                     ; 28           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tabela_sin:usin_a|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tabela_sin:usin_b|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tabela_sin:usin_c|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; pll:upll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 6                                ;
; Entity Instance                       ; tabela_sin:usin_a|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                               ;
;     -- LPM_WIDTHB                     ; 12                               ;
;     -- LPM_WIDTHP                     ; 28                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; tabela_sin:usin_b|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                               ;
;     -- LPM_WIDTHB                     ; 12                               ;
;     -- LPM_WIDTHP                     ; 28                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; tabela_sin:usin_c|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                               ;
;     -- LPM_WIDTHB                     ; 12                               ;
;     -- LPM_WIDTHP                     ; 28                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; tabela_sin:usin_a|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                               ;
;     -- LPM_WIDTHB                     ; 16                               ;
;     -- LPM_WIDTHP                     ; 32                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; tabela_sin:usin_b|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                               ;
;     -- LPM_WIDTHB                     ; 16                               ;
;     -- LPM_WIDTHP                     ; 32                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; tabela_sin:usin_c|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                               ;
;     -- LPM_WIDTHB                     ; 16                               ;
;     -- LPM_WIDTHP                     ; 32                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "tabela_sin:usin_c" ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; max[5..4]   ; Input ; Info     ; Stuck at VCC ;
; max[2..0]   ; Input ; Info     ; Stuck at VCC ;
; max[15..11] ; Input ; Info     ; Stuck at GND ;
; max[7..6]   ; Input ; Info     ; Stuck at GND ;
; max[10]     ; Input ; Info     ; Stuck at VCC ;
; max[9]      ; Input ; Info     ; Stuck at GND ;
; max[8]      ; Input ; Info     ; Stuck at VCC ;
; max[3]      ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "tabela_sin:usin_b" ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; max[5..4]   ; Input ; Info     ; Stuck at VCC ;
; max[2..0]   ; Input ; Info     ; Stuck at VCC ;
; max[15..11] ; Input ; Info     ; Stuck at GND ;
; max[7..6]   ; Input ; Info     ; Stuck at GND ;
; max[10]     ; Input ; Info     ; Stuck at VCC ;
; max[9]      ; Input ; Info     ; Stuck at GND ;
; max[8]      ; Input ; Info     ; Stuck at VCC ;
; max[3]      ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "tabela_sin:usin_a" ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; max[5..4]   ; Input ; Info     ; Stuck at VCC ;
; max[2..0]   ; Input ; Info     ; Stuck at VCC ;
; max[15..11] ; Input ; Info     ; Stuck at GND ;
; max[7..6]   ; Input ; Info     ; Stuck at GND ;
; max[10]     ; Input ; Info     ; Stuck at VCC ;
; max[9]      ; Input ; Info     ; Stuck at GND ;
; max[8]      ; Input ; Info     ; Stuck at VCC ;
; max[3]      ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "theta_abc:u6" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; en   ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "portadora_tringular:ucr6"                                                                       ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; en               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[8..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[5..2]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[15..9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[6]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dir_ini          ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[5..4]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[2..0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[15..11]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[7..6]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[10]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[9]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[8]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[3]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "portadora_tringular:ucr5"                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; en                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[6..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[15..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[7]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[2]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[1]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir_ini           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[5..4]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[2..0]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[15..11]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[7..6]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[10]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[9]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[8]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[3]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "portadora_tringular:ucr4"                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; en                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[6..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[15..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[7]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[2]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[1]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir_ini           ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[5..4]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[2..0]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[15..11]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[7..6]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[10]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[9]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[8]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[3]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "portadora_tringular:ucr3"                                                                       ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; en               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[8..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[5..2]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[15..9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[6]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dir_ini          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[5..4]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[2..0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[15..11]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[7..6]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[10]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[9]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[8]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[3]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "portadora_tringular:ucr2"                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; en                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[5..4]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[2..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[15..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[7..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[10]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[9]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[8]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir_ini           ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[5..4]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[2..0]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[15..11]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[7..6]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[10]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[9]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[8]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[3]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "portadora_tringular:ucr1"                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; en          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_ini   ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir_ini     ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[5..4]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[2..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[15..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[7..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[10]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[9]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[8]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integrador:u5"                                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; en         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sinc       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; max[28..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[29]    ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "clk_div:uclkVF"    ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; en          ; Input ; Info     ; Stuck at VCC ;
; div[13..11] ; Input ; Info     ; Stuck at VCC ;
; div[9..5]   ; Input ; Info     ; Stuck at VCC ;
; div[15..14] ; Input ; Info     ; Stuck at GND ;
; div[4..1]   ; Input ; Info     ; Stuck at GND ;
; div[10]     ; Input ; Info     ; Stuck at GND ;
; div[0]      ; Input ; Info     ; Stuck at VCC ;
+-------------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "clk_div:u1"       ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; en         ; Input ; Info     ; Stuck at VCC ;
; div[15..3] ; Input ; Info     ; Stuck at GND ;
; div[1..0]  ; Input ; Info     ; Stuck at GND ;
; div[2]     ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:upll"                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 73                          ;
; cycloneiii_ff         ; 716                         ;
;     CLR               ; 212                         ;
;     CLR SCLR          ; 30                          ;
;     CLR SLD           ; 15                          ;
;     ENA               ; 285                         ;
;     SCLR              ; 32                          ;
;     SLD               ; 39                          ;
;     plain             ; 103                         ;
; cycloneiii_lcell_comb ; 8384                        ;
;     arith             ; 753                         ;
;         2 data inputs ; 547                         ;
;         3 data inputs ; 206                         ;
;     normal            ; 7631                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 82                          ;
;         2 data inputs ; 361                         ;
;         3 data inputs ; 487                         ;
;         4 data inputs ; 6697                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 6.42                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:28     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Tue Jul 07 15:37:31 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_VF -c DE0_NANO_VF
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 0 entities, in source file my_types_pkg.vhd
    Info (12022): Found design unit 1: my_types_pkg
Info (12021): Found 2 design units, including 0 entities, in source file fixed_pkg_c.vhdl
    Info (12022): Found design unit 1: fixed_pkg
    Info (12022): Found design unit 2: fixed_pkg-body
Info (12021): Found 1 design units, including 0 entities, in source file fixed_float_types_c.vhdl
    Info (12022): Found design unit 1: fixed_float_types
Info (12021): Found 2 design units, including 1 entities, in source file contador.vhd
    Info (12022): Found design unit 1: contador-contador
    Info (12023): Found entity 1: contador
Info (12021): Found 2 design units, including 1 entities, in source file tabela_sin.vhd
    Info (12022): Found design unit 1: tabela_sin-tabela_sin
    Info (12023): Found entity 1: tabela_sin
Info (12021): Found 2 design units, including 1 entities, in source file theta_abc.vhd
    Info (12022): Found design unit 1: theta_abc-theta_abc
    Info (12023): Found entity 1: theta_abc
Info (12021): Found 2 design units, including 1 entities, in source file portadora_tringular.vhd
    Info (12022): Found design unit 1: portadora_tringular-portadora_tringular
    Info (12023): Found entity 1: portadora_tringular
Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd
    Info (12022): Found design unit 1: clk_div-div
    Info (12023): Found entity 1: clk_div
Info (12021): Found 2 design units, including 1 entities, in source file leds.vhd
    Info (12022): Found design unit 1: LEDs-LEDs
    Info (12023): Found entity 1: LEDs
Info (12021): Found 2 design units, including 1 entities, in source file integrador.vhd
    Info (12022): Found design unit 1: integrador-integrador
    Info (12023): Found entity 1: integrador
Info (12021): Found 2 design units, including 1 entities, in source file fbpspwmdt.vhd
    Info (12022): Found design unit 1: fbpspwmdt-fbpspwmdt_arch
    Info (12023): Found entity 1: fbpspwmdt
Info (12021): Found 2 design units, including 1 entities, in source file wt.vhd
    Info (12022): Found design unit 1: wt-wt_arch
    Info (12023): Found entity 1: wt
Info (12021): Found 2 design units, including 1 entities, in source file de0_nano_vf.vhd
    Info (12022): Found design unit 1: DE0_NANO_VF-MAIN
    Info (12023): Found entity 1: DE0_NANO_VF
Info (12021): Found 2 design units, including 1 entities, in source file vfcontrol.vhd
    Info (12022): Found design unit 1: vfcontrol-vfcontrol_arch
    Info (12023): Found entity 1: vfcontrol
Info (12127): Elaborating entity "DE0_NANO_VF" for the top level hierarchy
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_VF.vhd(38): used implicit default value for signal "RESET_FA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_VF.vhd(46): used implicit default value for signal "RESET_FB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_VF.vhd(55): used implicit default value for signal "RESET_FC" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_VF.vhd(63): used implicit default value for signal "GPIO_0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO_VF.vhd(199): object "pll_lock" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO_VF.vhd(209): object "sinc_int" assigned a value but never read
Warning (10492): VHDL Process Statement warning at DE0_NANO_VF.vhd(415): signal "clk_pll" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10873): Using initial value X (don't care) for net "LED[5..4]" at DE0_NANO_VF.vhd(30)
Info (12128): Elaborating entity "pll" for hierarchy "pll:upll"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:upll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:upll|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:upll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "16"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:upll|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:u1"
Info (12128): Elaborating entity "vfcontrol" for hierarchy "vfcontrol:uVF"
Warning (10540): VHDL Signal Declaration warning at vfcontrol.vhd(39): used explicit default value for signal "incstep" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at vfcontrol.vhd(40): used explicit default value for signal "mstep" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at vfcontrol.vhd(46): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "integrador" for hierarchy "integrador:u5"
Warning (10492): VHDL Process Statement warning at integrador.vhd(33): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at integrador.vhd(35): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "portadora_tringular" for hierarchy "portadora_tringular:ucr1"
Warning (10492): VHDL Process Statement warning at portadora_tringular.vhd(33): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at portadora_tringular.vhd(34): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at portadora_tringular.vhd(35): signal "count_ini" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at portadora_tringular.vhd(36): signal "dir_ini" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at portadora_tringular.vhd(51): signal "count_ini" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at portadora_tringular.vhd(52): signal "dir_ini" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "theta_abc" for hierarchy "theta_abc:u6"
Warning (10492): VHDL Process Statement warning at theta_abc.vhd(35): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at theta_abc.vhd(36): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "tabela_sin" for hierarchy "tabela_sin:usin_a"
Info (12128): Elaborating entity "fbpspwmdt" for hierarchy "fbpspwmdt:PWM1_FA01"
Warning (10492): VHDL Process Statement warning at fbpspwmdt.vhd(44): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at fbpspwmdt.vhd(72): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (278001): Inferred 6 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tabela_sin:usin_a|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tabela_sin:usin_b|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tabela_sin:usin_c|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tabela_sin:usin_a|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tabela_sin:usin_b|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tabela_sin:usin_c|Mult0"
Info (12130): Elaborated megafunction instantiation "tabela_sin:usin_a|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "tabela_sin:usin_a|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "tabela_sin:usin_a|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "tabela_sin:usin_a|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "tabela_sin:usin_a|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "tabela_sin:usin_a|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "tabela_sin:usin_a|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "tabela_sin:usin_a|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf
    Info (12023): Found entity 1: add_sub_gkh
Info (12131): Elaborated megafunction instantiation "tabela_sin:usin_a|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "tabela_sin:usin_a|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_m9h.tdf
    Info (12023): Found entity 1: add_sub_m9h
Info (12131): Elaborated megafunction instantiation "tabela_sin:usin_a|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "tabela_sin:usin_a|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "tabela_sin:usin_a|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "tabela_sin:usin_a|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf
    Info (12023): Found entity 1: add_sub_bkh
Info (12131): Elaborated megafunction instantiation "tabela_sin:usin_a|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "tabela_sin:usin_a|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "tabela_sin:usin_a|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "tabela_sin:usin_a|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[4]" is stuck at GND
    Warning (13410): Pin "LED[5]" is stuck at GND
    Warning (13410): Pin "RESET_FA[0]" is stuck at GND
    Warning (13410): Pin "RESET_FA[1]" is stuck at GND
    Warning (13410): Pin "RESET_FA[2]" is stuck at GND
    Warning (13410): Pin "RESET_FB[0]" is stuck at GND
    Warning (13410): Pin "RESET_FB[1]" is stuck at GND
    Warning (13410): Pin "RESET_FB[2]" is stuck at GND
    Warning (13410): Pin "RESET_FC[0]" is stuck at GND
    Warning (13410): Pin "RESET_FC[1]" is stuck at GND
    Warning (13410): Pin "RESET_FC[2]" is stuck at GND
    Warning (13410): Pin "GPIO_0[0]" is stuck at GND
    Warning (13410): Pin "GPIO_0[1]" is stuck at GND
    Warning (13410): Pin "GPIO_0[2]" is stuck at GND
    Warning (13410): Pin "GPIO_0[3]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register vfcontrol:uVF|incsignal[8] will power up to High
    Critical Warning (18010): Register vfcontrol:uVF|incsignal[7] will power up to High
    Critical Warning (18010): Register vfcontrol:uVF|incsignal[6] will power up to High
    Critical Warning (18010): Register vfcontrol:uVF|incsignal[5] will power up to High
    Critical Warning (18010): Register vfcontrol:uVF|incsignal[1] will power up to High
    Critical Warning (18010): Register vfcontrol:uVF|incsignal[0] will power up to High
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
Info (21057): Implemented 8689 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 57 output pins
    Info (21061): Implemented 8609 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 762 megabytes
    Info: Processing ended: Tue Jul 07 15:39:36 2015
    Info: Elapsed time: 00:02:05
    Info: Total CPU time (on all processors): 00:02:11


