# Reading C:/Programms/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Task1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Programms/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Files/Programming/Verilog\ and\ FPGA/Lessons/Week\ 12 {C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/MUX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:54 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Files/Programming/Verilog and FPGA/Lessons/Week 12" C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/MUX.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 15:47:55 on Nov 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Files/Programming/Verilog\ and\ FPGA/Lessons/Week\ 12 {C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/add.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:55 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Files/Programming/Verilog and FPGA/Lessons/Week 12" C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/add.v 
# -- Compiling module add
# 
# Top level modules:
# 	add
# End time: 15:47:55 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Files/Programming/Verilog\ and\ FPGA/Lessons/Week\ 12 {C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/sub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:55 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Files/Programming/Verilog and FPGA/Lessons/Week 12" C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/sub.v 
# -- Compiling module sub
# 
# Top level modules:
# 	sub
# End time: 15:47:55 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Files/Programming/Verilog\ and\ FPGA/Lessons/Week\ 12 {C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/srl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:55 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Files/Programming/Verilog and FPGA/Lessons/Week 12" C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/srl.v 
# -- Compiling module srl
# 
# Top level modules:
# 	srl
# End time: 15:47:55 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Files/Programming/Verilog\ and\ FPGA/Lessons/Week\ 12 {C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:56 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Files/Programming/Verilog and FPGA/Lessons/Week 12" C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:47:56 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/alu_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:11 on Nov 19,2020
# vlog -reportprogress 300 -work work C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/alu_testbench.v 
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 15:48:11 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/glob.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:14 on Nov 19,2020
# vlog -reportprogress 300 -work work C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/glob.v 
# -- Compiling module glob
# 
# Top level modules:
# 	glob
# End time: 15:48:15 on Nov 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.alu_testbench
# vsim work.alu_testbench 
# Start time: 15:48:41 on Nov 19,2020
# Loading work.alu_testbench
# Loading work.glob
# Loading work.alu
# Loading work.add
# Loading work.sub
# Loading work.srl
# Loading work.mux
# ** Warning: (vsim-3015) C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/alu_testbench.v(8): [PCDPC] - Port size (6) does not match connection size (5) for port 'funct'. The port definition is at: C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/alu.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/alu File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/alu.v
# ** Warning: (vsim-3015) C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/alu_testbench.v(8): [PCDPC] - Port size (5) does not match connection size (6) for port 'shamt'. The port definition is at: C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/alu File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 12/alu.v
add wave -position insertpoint sim:/alu_testbench/*
run
# rs = 00000 rt = 00001 rd = 00010 r0 = 00000000000000000000000000000001 r1 = 00000000000000000000000000000010 r2 = 00000000000000000000000000000010 funct = 100000 shamt = xxxxx
# rs = 00000 rt = 00010 rd = 00001 r0 = 00000000000000000000000000000001 r1 = 00000000000000000000000000000010 r2 = 00000000000000000000000000000010 funct = 100000 shamt = xxxxx
# rs = 00000 rt = 00001 rd = 00010 r0 = 00000000000000000000000000000001 r1 = 00000000000000000000000000000010 r2 = 00000000000000000000000000000000 funct = 000010 shamt = 00010
# rs = 00001 rt = 00010 rd = 00000 r0 = 00000000000000000000000000000000 r1 = 00000000000000000000000000000010 r2 = 00000000000000000000000000000000 funct = 100010 shamt = 00010
# End time: 15:52:48 on Nov 19,2020, Elapsed time: 0:04:07
# Errors: 0, Warnings: 2
