module up_down_tb;
reg clk;
reg rst;
reg up_down;
wire [3:0] count;
up_down dut (clk,rst,up_down,count);
initial
begin
clk = 0;
forever #5 clk = ~clk;
end
initial
begin
clk=0;
rst = 1;
up_down = 0;
#10 rst = 0;
up_down = 1;
#100;
up_down = 0;
#100;
rst = 1;
#10 rst = 0;
#50;
$stop;
end
initial
begin
$monitor($time, "up_down=%b count=%d", up_down, count);
end
endmodule
