{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1402973290892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1402973290892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 17 10:48:01 2014 " "Processing started: Tue Jun 17 10:48:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1402973290892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1402973290892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB5_121220307_mul_cpu -c LAB5_121220307_mul_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB5_121220307_mul_cpu -c LAB5_121220307_mul_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1402973290892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1402973293486 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LAB5_121220307_mul_cpu.v(751) " "Verilog HDL information at LAB5_121220307_mul_cpu.v(751): always construct contains both blocking and non-blocking assignments" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 751 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1402973293533 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LAB5_121220307_mul_cpu.v(953) " "Verilog HDL information at LAB5_121220307_mul_cpu.v(953): always construct contains both blocking and non-blocking assignments" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 953 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1402973293533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_121220307_mul_cpu.v 20 20 " "Found 20 design units, including 20 entities, in source file lab5_121220307_mul_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB5_121220307_mul_cpu " "Found entity 1: LAB5_121220307_mul_cpu" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""} { "Info" "ISGN_ENTITY_NAME" "2 Cpu_control " "Found entity 2: Cpu_control" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg_shift " "Found entity 3: reg_shift" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""} { "Info" "ISGN_ENTITY_NAME" "4 mem_shift " "Found entity 4: mem_shift" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 508 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""} { "Info" "ISGN_ENTITY_NAME" "5 sel_8_4 " "Found entity 5: sel_8_4" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""} { "Info" "ISGN_ENTITY_NAME" "6 sel_8_8 " "Found entity 6: sel_8_8" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""} { "Info" "ISGN_ENTITY_NAME" "7 sel_5 " "Found entity 7: sel_5" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""} { "Info" "ISGN_ENTITY_NAME" "8 sel_5_4 " "Found entity 8: sel_5_4" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 607 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""} { "Info" "ISGN_ENTITY_NAME" "9 sel_32 " "Found entity 9: sel_32" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""} { "Info" "ISGN_ENTITY_NAME" "10 sel_32_4 " "Found entity 10: sel_32_4" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""} { "Info" "ISGN_ENTITY_NAME" "11 sel_32_5 " "Found entity 11: sel_32_5" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""} { "Info" "ISGN_ENTITY_NAME" "12 sel_1_8 " "Found entity 12: sel_1_8" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 685 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""} { "Info" "ISGN_ENTITY_NAME" "13 Extend16_32 " "Found entity 13: Extend16_32" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 714 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""} { "Info" "ISGN_ENTITY_NAME" "14 registers_32 " "Found entity 14: registers_32" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 726 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""} { "Info" "ISGN_ENTITY_NAME" "15 shift_reg " "Found entity 15: shift_reg" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 768 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""} { "Info" "ISGN_ENTITY_NAME" "16 ALU " "Found entity 16: ALU" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""} { "Info" "ISGN_ENTITY_NAME" "17 Mem_reg " "Found entity 17: Mem_reg" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""} { "Info" "ISGN_ENTITY_NAME" "18 addr_reg " "Found entity 18: addr_reg" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 964 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""} { "Info" "ISGN_ENTITY_NAME" "19 IR_reg " "Found entity 19: IR_reg" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 979 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""} { "Info" "ISGN_ENTITY_NAME" "20 PC_counter " "Found entity 20: PC_counter" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 993 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402973293533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402973293533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB5_121220307_mul_cpu " "Elaborating entity \"LAB5_121220307_mul_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1402973293595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_counter PC_counter:PC_counter_1 " "Elaborating entity \"PC_counter\" for hierarchy \"PC_counter:PC_counter_1\"" {  } { { "LAB5_121220307_mul_cpu.v" "PC_counter_1" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402973293626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_32 sel_32:sel_32_3 " "Elaborating entity \"sel_32\" for hierarchy \"sel_32:sel_32_3\"" {  } { { "LAB5_121220307_mul_cpu.v" "sel_32_3" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402973293642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_reg Mem_reg:Mem_reg_1 " "Elaborating entity \"Mem_reg\" for hierarchy \"Mem_reg:Mem_reg_1\"" {  } { { "LAB5_121220307_mul_cpu.v" "Mem_reg_1" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402973293673 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 127 LAB5_121220307_mul_cpu.v(916) " "Verilog HDL warning at LAB5_121220307_mul_cpu.v(916): number of words (32) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 916 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(1) " "Verilog HDL assignment warning at testcode(1): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(2) " "Verilog HDL assignment warning at testcode(2): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(3) " "Verilog HDL assignment warning at testcode(3): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(4) " "Verilog HDL assignment warning at testcode(4): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(5) " "Verilog HDL assignment warning at testcode(5): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(6) " "Verilog HDL assignment warning at testcode(6): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(7) " "Verilog HDL assignment warning at testcode(7): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(8) " "Verilog HDL assignment warning at testcode(8): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(9) " "Verilog HDL assignment warning at testcode(9): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(10) " "Verilog HDL assignment warning at testcode(10): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(11) " "Verilog HDL assignment warning at testcode(11): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(12) " "Verilog HDL assignment warning at testcode(12): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(13) " "Verilog HDL assignment warning at testcode(13): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(14) " "Verilog HDL assignment warning at testcode(14): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(15) " "Verilog HDL assignment warning at testcode(15): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(16) " "Verilog HDL assignment warning at testcode(16): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(17) " "Verilog HDL assignment warning at testcode(17): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(18) " "Verilog HDL assignment warning at testcode(18): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(19) " "Verilog HDL assignment warning at testcode(19): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(20) " "Verilog HDL assignment warning at testcode(20): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(21) " "Verilog HDL assignment warning at testcode(21): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(22) " "Verilog HDL assignment warning at testcode(22): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(23) " "Verilog HDL assignment warning at testcode(23): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(24) " "Verilog HDL assignment warning at testcode(24): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(25) " "Verilog HDL assignment warning at testcode(25): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(26) " "Verilog HDL assignment warning at testcode(26): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(27) " "Verilog HDL assignment warning at testcode(27): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(28) " "Verilog HDL assignment warning at testcode(28): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(29) " "Verilog HDL assignment warning at testcode(29): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(30) " "Verilog HDL assignment warning at testcode(30): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(31) " "Verilog HDL assignment warning at testcode(31): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testcode(32) " "Verilog HDL assignment warning at testcode(32): truncated value with size 32 to match size of target (8)" {  } { { "testcode" "" { Text "F:/LAB5_121220307_mul_cpu/testcode" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem LAB5_121220307_mul_cpu.v(915) " "Verilog HDL warning at LAB5_121220307_mul_cpu.v(915): initial value for variable mem should be constant" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 915 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1 1402973293673 "|LAB5_121220307_mul_cpu|Mem_reg:Mem_reg_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_reg IR_reg:IR_reg_1 " "Elaborating entity \"IR_reg\" for hierarchy \"IR_reg:IR_reg_1\"" {  } { { "LAB5_121220307_mul_cpu.v" "IR_reg_1" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402973294080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cpu_control Cpu_control:Cpu_1 " "Elaborating entity \"Cpu_control\" for hierarchy \"Cpu_control:Cpu_1\"" {  } { { "LAB5_121220307_mul_cpu.v" "Cpu_1" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402973294080 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LAB5_121220307_mul_cpu.v(332) " "Verilog HDL Case Statement warning at LAB5_121220307_mul_cpu.v(332): incomplete case statement has no default case item" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 332 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1402973294095 "|LAB5_121220307_mul_cpu|Cpu_control:Cpu_1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LAB5_121220307_mul_cpu.v(379) " "Verilog HDL Case Statement warning at LAB5_121220307_mul_cpu.v(379): incomplete case statement has no default case item" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 379 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1402973294095 "|LAB5_121220307_mul_cpu|Cpu_control:Cpu_1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LAB5_121220307_mul_cpu.v(329) " "Verilog HDL Case Statement warning at LAB5_121220307_mul_cpu.v(329): incomplete case statement has no default case item" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 329 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1402973294095 "|LAB5_121220307_mul_cpu|Cpu_control:Cpu_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_5 sel_5:sel_5_1 " "Elaborating entity \"sel_5\" for hierarchy \"sel_5:sel_5_1\"" {  } { { "LAB5_121220307_mul_cpu.v" "sel_5_1" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402973294111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_5_4 sel_5_4:sel_5_4_1 " "Elaborating entity \"sel_5_4\" for hierarchy \"sel_5_4:sel_5_4_1\"" {  } { { "LAB5_121220307_mul_cpu.v" "sel_5_4_1" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402973294126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend16_32 Extend16_32:Ext_1 " "Elaborating entity \"Extend16_32\" for hierarchy \"Extend16_32:Ext_1\"" {  } { { "LAB5_121220307_mul_cpu.v" "Ext_1" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402973294142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_32 registers_32:reg_32 " "Elaborating entity \"registers_32\" for hierarchy \"registers_32:reg_32\"" {  } { { "LAB5_121220307_mul_cpu.v" "reg_32" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402973294142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_32_5 sel_32_5:sel_32_5_1 " "Elaborating entity \"sel_32_5\" for hierarchy \"sel_32_5:sel_32_5_1\"" {  } { { "LAB5_121220307_mul_cpu.v" "sel_32_5_1" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402973294345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_1\"" {  } { { "LAB5_121220307_mul_cpu.v" "ALU_1" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402973294361 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j LAB5_121220307_mul_cpu.v(830) " "Verilog HDL Always Construct warning at LAB5_121220307_mul_cpu.v(830): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 830 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1402973294392 "|LAB5_121220307_mul_cpu|ALU:ALU_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k LAB5_121220307_mul_cpu.v(830) " "Verilog HDL Always Construct warning at LAB5_121220307_mul_cpu.v(830): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 830 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1402973294392 "|LAB5_121220307_mul_cpu|ALU:ALU_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i LAB5_121220307_mul_cpu.v(830) " "Verilog HDL Always Construct warning at LAB5_121220307_mul_cpu.v(830): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 830 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1402973294392 "|LAB5_121220307_mul_cpu|ALU:ALU_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg shift_reg:shift_reg_1 " "Elaborating entity \"shift_reg\" for hierarchy \"shift_reg:shift_reg_1\"" {  } { { "LAB5_121220307_mul_cpu.v" "shift_reg_1" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402973294423 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i LAB5_121220307_mul_cpu.v(778) " "Verilog HDL Always Construct warning at LAB5_121220307_mul_cpu.v(778): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 778 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1402973294439 "|LAB5_121220307_mul_cpu|shift_reg:shift_reg_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_32_4 sel_32_4:sel_32_4_1 " "Elaborating entity \"sel_32_4\" for hierarchy \"sel_32_4:sel_32_4_1\"" {  } { { "LAB5_121220307_mul_cpu.v" "sel_32_4_1" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402973294470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_1_8 sel_1_8:sel_1_8_1 " "Elaborating entity \"sel_1_8\" for hierarchy \"sel_1_8:sel_1_8_1\"" {  } { { "LAB5_121220307_mul_cpu.v" "sel_1_8_1" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402973294486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_reg addr_reg:addr_reg_1 " "Elaborating entity \"addr_reg\" for hierarchy \"addr_reg:addr_reg_1\"" {  } { { "LAB5_121220307_mul_cpu.v" "addr_reg_1" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402973294486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_shift mem_shift:mem_shift_1 " "Elaborating entity \"mem_shift\" for hierarchy \"mem_shift:mem_shift_1\"" {  } { { "LAB5_121220307_mul_cpu.v" "mem_shift_1" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402973294501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_8_4 mem_shift:mem_shift_1\|sel_8_4:sel_8_4_9 " "Elaborating entity \"sel_8_4\" for hierarchy \"mem_shift:mem_shift_1\|sel_8_4:sel_8_4_9\"" {  } { { "LAB5_121220307_mul_cpu.v" "sel_8_4_9" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402973294517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_8_8 mem_shift:mem_shift_1\|sel_8_8:sel_8_8_5 " "Elaborating entity \"sel_8_8\" for hierarchy \"mem_shift:mem_shift_1\|sel_8_8:sel_8_8_5\"" {  } { { "LAB5_121220307_mul_cpu.v" "sel_8_8_5" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402973294548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_shift reg_shift:reg_shift_1 " "Elaborating entity \"reg_shift\" for hierarchy \"reg_shift:reg_shift_1\"" {  } { { "LAB5_121220307_mul_cpu.v" "reg_shift_1" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402973294548 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1402973319965 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Condition\[2\] GND " "Pin \"Condition\[2\]\" is stuck at GND" {  } { { "LAB5_121220307_mul_cpu.v" "" { Text "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402973339312 "|LAB5_121220307_mul_cpu|Condition[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1402973339312 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1402973340175 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.map.smsg " "Generated suppressed messages file F:/LAB5_121220307_mul_cpu/LAB5_121220307_mul_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1402973375817 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1402973377488 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1402973377488 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7460 " "Implemented 7460 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1402973379749 ""} { "Info" "ICUT_CUT_TM_OPINS" "474 " "Implemented 474 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1402973379749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6985 " "Implemented 6985 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1402973379749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1402973379749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1402973379880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 17 10:49:39 2014 " "Processing ended: Tue Jun 17 10:49:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1402973379880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:38 " "Elapsed time: 00:01:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1402973379880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1402973379880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1402973379880 ""}
