// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "11/05/2018 18:34:53"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Typhoon (
	SRAM_DQ,
	SRAM_ADDR,
	SRAM_UB_N,
	SRAM_LB_N,
	SRAM_CE_N,
	SRAM_OE_N,
	SRAM_WE_N,
	BOARD_CLK,
	SRAM_CLK);
output 	[15:0] SRAM_DQ;
output 	[19:0] SRAM_ADDR;
output 	SRAM_UB_N;
output 	SRAM_LB_N;
output 	SRAM_CE_N;
output 	SRAM_OE_N;
output 	SRAM_WE_N;
input 	BOARD_CLK;
input 	SRAM_CLK;

// Design Ports Information
// SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_UB_N	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_LB_N	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_CLK	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BOARD_CLK	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Typhoon_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \SRAM_DQ[0]~input_o ;
wire \SRAM_DQ[1]~input_o ;
wire \SRAM_DQ[2]~input_o ;
wire \SRAM_DQ[3]~input_o ;
wire \SRAM_DQ[4]~input_o ;
wire \SRAM_DQ[5]~input_o ;
wire \SRAM_DQ[6]~input_o ;
wire \SRAM_DQ[7]~input_o ;
wire \SRAM_DQ[8]~input_o ;
wire \SRAM_DQ[9]~input_o ;
wire \SRAM_DQ[10]~input_o ;
wire \SRAM_DQ[11]~input_o ;
wire \SRAM_DQ[12]~input_o ;
wire \SRAM_DQ[13]~input_o ;
wire \SRAM_DQ[14]~input_o ;
wire \SRAM_DQ[15]~input_o ;
wire \SRAM_DQ[0]~output_o ;
wire \SRAM_DQ[1]~output_o ;
wire \SRAM_DQ[2]~output_o ;
wire \SRAM_DQ[3]~output_o ;
wire \SRAM_DQ[4]~output_o ;
wire \SRAM_DQ[5]~output_o ;
wire \SRAM_DQ[6]~output_o ;
wire \SRAM_DQ[7]~output_o ;
wire \SRAM_DQ[8]~output_o ;
wire \SRAM_DQ[9]~output_o ;
wire \SRAM_DQ[10]~output_o ;
wire \SRAM_DQ[11]~output_o ;
wire \SRAM_DQ[12]~output_o ;
wire \SRAM_DQ[13]~output_o ;
wire \SRAM_DQ[14]~output_o ;
wire \SRAM_DQ[15]~output_o ;
wire \SRAM_ADDR[0]~output_o ;
wire \SRAM_ADDR[1]~output_o ;
wire \SRAM_ADDR[2]~output_o ;
wire \SRAM_ADDR[3]~output_o ;
wire \SRAM_ADDR[4]~output_o ;
wire \SRAM_ADDR[5]~output_o ;
wire \SRAM_ADDR[6]~output_o ;
wire \SRAM_ADDR[7]~output_o ;
wire \SRAM_ADDR[8]~output_o ;
wire \SRAM_ADDR[9]~output_o ;
wire \SRAM_ADDR[10]~output_o ;
wire \SRAM_ADDR[11]~output_o ;
wire \SRAM_ADDR[12]~output_o ;
wire \SRAM_ADDR[13]~output_o ;
wire \SRAM_ADDR[14]~output_o ;
wire \SRAM_ADDR[15]~output_o ;
wire \SRAM_ADDR[16]~output_o ;
wire \SRAM_ADDR[17]~output_o ;
wire \SRAM_ADDR[18]~output_o ;
wire \SRAM_ADDR[19]~output_o ;
wire \SRAM_UB_N~output_o ;
wire \SRAM_LB_N~output_o ;
wire \SRAM_CE_N~output_o ;
wire \SRAM_OE_N~output_o ;
wire \SRAM_WE_N~output_o ;
wire \SRAM_CLK~input_o ;
wire \SRAM_CLK~inputclkctrl_outclk ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|FIFOread~1_combout ;
wire \SRAM|FIFOread~12_combout ;
wire \SRAM|FIFOread~11_combout ;
wire \SRAM|FIFOread~13_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \BOARD_CLK~input_o ;
wire \BOARD_CLK~inputclkctrl_outclk ;
wire \~GND~combout ;
wire \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SRAM|FIFOread~2_combout ;
wire \SRAM|FIFOread~0_combout ;
wire \SRAM|FIFOread~3_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|FIFOread~9_combout ;
wire \SRAM|FIFOread~8_combout ;
wire \SRAM|FIFOread~10_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SRAM|Mux20~0_combout ;
wire \SRAM|Mux20~1_combout ;
wire \SRAM|SRAM_WE_N~q ;
wire \SRAM|FIFOread~5_combout ;
wire \SRAM|FIFOread~6_combout ;
wire \SRAM|FIFOread~4_combout ;
wire \SRAM|FIFOread~7_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|Mux54~11_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \SRAM|Mux54~12_combout ;
wire \SRAM|Mux54~8_combout ;
wire \SRAM|Mux54~9_combout ;
wire \SRAM|Mux55~0_combout ;
wire \SRAM|Mux53~0_combout ;
wire \SRAM|roundRobin[0]~2_combout ;
wire \SRAM|Mux54~10_combout ;
wire \SRAM|controllerIdle~0_combout ;
wire \SRAM|roundRobin[1]~0_combout ;
wire \SRAM|roundRobin[1]~1_combout ;
wire \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \SRAM|Mux36~0_combout ;
wire \SRAM|Mux36~1_combout ;
wire \SRAM|DQ_buffer[0]~0_combout ;
wire \SRAM|Mux35~0_combout ;
wire \SRAM|Mux35~1_combout ;
wire \SRAM|Mux34~0_combout ;
wire \SRAM|Mux34~1_combout ;
wire \SRAM|Mux33~0_combout ;
wire \SRAM|Mux33~1_combout ;
wire \SRAM|Mux32~0_combout ;
wire \SRAM|Mux32~1_combout ;
wire \SRAM|Mux31~0_combout ;
wire \SRAM|Mux31~1_combout ;
wire \SRAM|Mux30~0_combout ;
wire \SRAM|Mux30~1_combout ;
wire \SRAM|Mux29~0_combout ;
wire \SRAM|Mux29~1_combout ;
wire \SRAM|Mux28~0_combout ;
wire \SRAM|Mux28~1_combout ;
wire \SRAM|Mux27~0_combout ;
wire \SRAM|Mux27~1_combout ;
wire \SRAM|Mux26~0_combout ;
wire \SRAM|Mux26~1_combout ;
wire \SRAM|Mux25~0_combout ;
wire \SRAM|Mux25~1_combout ;
wire \SRAM|Mux24~0_combout ;
wire \SRAM|Mux24~1_combout ;
wire \SRAM|Mux23~0_combout ;
wire \SRAM|Mux23~1_combout ;
wire \SRAM|Mux22~0_combout ;
wire \SRAM|Mux22~1_combout ;
wire \SRAM|Mux21~0_combout ;
wire \SRAM|Mux21~1_combout ;
wire \SRAM|Mux19~0_combout ;
wire \SRAM|Mux19~1_combout ;
wire \SRAM|Mux18~0_combout ;
wire \SRAM|Mux18~1_combout ;
wire \SRAM|Mux17~0_combout ;
wire \SRAM|Mux17~1_combout ;
wire \SRAM|Mux16~0_combout ;
wire \SRAM|Mux16~1_combout ;
wire \SRAM|Mux15~0_combout ;
wire \SRAM|Mux15~1_combout ;
wire \SRAM|Mux14~0_combout ;
wire \SRAM|Mux14~1_combout ;
wire \SRAM|Mux13~0_combout ;
wire \SRAM|Mux13~1_combout ;
wire \SRAM|Mux12~0_combout ;
wire \SRAM|Mux12~1_combout ;
wire \SRAM|Mux11~0_combout ;
wire \SRAM|Mux11~1_combout ;
wire \SRAM|Mux10~0_combout ;
wire \SRAM|Mux10~1_combout ;
wire \SRAM|Mux9~0_combout ;
wire \SRAM|Mux9~1_combout ;
wire \SRAM|Mux8~0_combout ;
wire \SRAM|Mux8~1_combout ;
wire \SRAM|Mux7~0_combout ;
wire \SRAM|Mux7~1_combout ;
wire \SRAM|Mux6~0_combout ;
wire \SRAM|Mux6~1_combout ;
wire \SRAM|Mux5~0_combout ;
wire \SRAM|Mux5~1_combout ;
wire \SRAM|Mux4~0_combout ;
wire \SRAM|Mux4~1_combout ;
wire \SRAM|Mux3~0_combout ;
wire \SRAM|Mux3~1_combout ;
wire \SRAM|Mux2~0_combout ;
wire \SRAM|Mux2~1_combout ;
wire \SRAM|Mux1~0_combout ;
wire \SRAM|Mux1~1_combout ;
wire \SRAM|Mux0~0_combout ;
wire \SRAM|Mux0~1_combout ;
wire \SRAM|SRAM_OE_N~0_combout ;
wire \SRAM|SRAM_OE_N~q ;
wire [31:0] \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [31:0] \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [31:0] \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [1:0] \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [3:0] \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [31:0] \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [31:0] \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [31:0] \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [1:0] \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [31:0] \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [19:0] \SRAM|SRAM_ADDR ;
wire [31:0] \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [1:0] \SRAM|roundRobin ;
wire [3:0] \SRAM|FIFOread ;
wire [3:0] \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [3:0] \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [3:0] \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [4:0] \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [4:0] \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [4:0] \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [4:0] \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [4:0] \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [15:0] \SRAM|DQ_buffer ;
wire [1:0] \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [1:0] \SRAM|lastRoundRobin ;
wire [4:0] \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [4:0] \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [4:0] \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g ;
wire [1:0] \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [1:0] \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [1:0] \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [1:0] \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [1:0] \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [3:0] \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [3:0] \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [3:0] \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_b ;
wire [3:0] \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|ram_address_b ;

wire [35:0] \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ;
wire [35:0] \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ;

assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [0];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [1];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [2];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [3];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [4];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [5];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [6];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [7];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [8];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [9];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [10];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [11];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [12];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [13];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [14];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [15];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [16];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [17];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [18];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [19];
assign \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [20];

assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [0];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [1];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [2];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [3];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [4];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [5];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [6];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [7];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [8];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [9];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [10];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [11];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [12];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [13];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [14];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [15];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [16];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [17];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [18];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [19];
assign \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [20];

assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [0];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [1];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [2];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [3];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [4];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [5];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [6];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [7];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [8];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [9];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [10];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [11];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [12];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [13];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [14];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [15];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [16];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [17];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [18];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [19];
assign \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [20];

assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [0];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [1];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [2];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [3];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [4];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [5];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [6];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [7];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [8];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [9];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [10];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [11];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [12];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [13];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [14];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [15];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [16];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [17];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [18];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [19];
assign \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [20];

assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [0];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [1];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [2];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [3];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [4];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [5];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [6];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [7];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [8];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [9];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [10];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [11];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [12];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [13];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [14];
assign \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [15];

assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [0];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [1];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [2];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [3];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [4];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [5];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [6];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [7];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [8];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [9];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [10];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [11];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [12];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [13];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [14];
assign \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [15];

assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [0];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [1];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [2];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [3];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [4];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [5];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [6];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [7];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [8];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [9];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [10];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [11];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [12];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [13];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [14];
assign \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [15];

assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [0];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [1];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [2];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [3];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [4];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [5];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [6];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [7];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [8];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [9];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [10];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [11];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [12];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [13];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [14];
assign \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [15];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DQ[0]~output (
	.i(\SRAM|DQ_buffer [0]),
	.oe(\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[0]~output .bus_hold = "false";
defparam \SRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_DQ[1]~output (
	.i(\SRAM|DQ_buffer [1]),
	.oe(\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[1]~output .bus_hold = "false";
defparam \SRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SRAM_DQ[2]~output (
	.i(\SRAM|DQ_buffer [2]),
	.oe(\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[2]~output .bus_hold = "false";
defparam \SRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SRAM_DQ[3]~output (
	.i(\SRAM|DQ_buffer [3]),
	.oe(\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[3]~output .bus_hold = "false";
defparam \SRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SRAM_DQ[4]~output (
	.i(\SRAM|DQ_buffer [4]),
	.oe(\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[4]~output .bus_hold = "false";
defparam \SRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SRAM_DQ[5]~output (
	.i(\SRAM|DQ_buffer [5]),
	.oe(\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[5]~output .bus_hold = "false";
defparam \SRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DQ[6]~output (
	.i(\SRAM|DQ_buffer [6]),
	.oe(\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[6]~output .bus_hold = "false";
defparam \SRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SRAM_DQ[7]~output (
	.i(\SRAM|DQ_buffer [7]),
	.oe(\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[7]~output .bus_hold = "false";
defparam \SRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \SRAM_DQ[8]~output (
	.i(\SRAM|DQ_buffer [8]),
	.oe(\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[8]~output .bus_hold = "false";
defparam \SRAM_DQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \SRAM_DQ[9]~output (
	.i(\SRAM|DQ_buffer [9]),
	.oe(\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[9]~output .bus_hold = "false";
defparam \SRAM_DQ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \SRAM_DQ[10]~output (
	.i(\SRAM|DQ_buffer [10]),
	.oe(\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[10]~output .bus_hold = "false";
defparam \SRAM_DQ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_DQ[11]~output (
	.i(\SRAM|DQ_buffer [11]),
	.oe(\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[11]~output .bus_hold = "false";
defparam \SRAM_DQ[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SRAM_DQ[12]~output (
	.i(\SRAM|DQ_buffer [12]),
	.oe(\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[12]~output .bus_hold = "false";
defparam \SRAM_DQ[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SRAM_DQ[13]~output (
	.i(\SRAM|DQ_buffer [13]),
	.oe(\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[13]~output .bus_hold = "false";
defparam \SRAM_DQ[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \SRAM_DQ[14]~output (
	.i(\SRAM|DQ_buffer [14]),
	.oe(\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[14]~output .bus_hold = "false";
defparam \SRAM_DQ[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_DQ[15]~output (
	.i(\SRAM|DQ_buffer [15]),
	.oe(\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[15]~output .bus_hold = "false";
defparam \SRAM_DQ[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[0]~output (
	.i(\SRAM|SRAM_ADDR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[0]~output .bus_hold = "false";
defparam \SRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[1]~output (
	.i(\SRAM|SRAM_ADDR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[1]~output .bus_hold = "false";
defparam \SRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[2]~output (
	.i(\SRAM|SRAM_ADDR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[2]~output .bus_hold = "false";
defparam \SRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[3]~output (
	.i(\SRAM|SRAM_ADDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[3]~output .bus_hold = "false";
defparam \SRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \SRAM_ADDR[4]~output (
	.i(\SRAM|SRAM_ADDR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[4]~output .bus_hold = "false";
defparam \SRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[5]~output (
	.i(\SRAM|SRAM_ADDR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[5]~output .bus_hold = "false";
defparam \SRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SRAM_ADDR[6]~output (
	.i(\SRAM|SRAM_ADDR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[6]~output .bus_hold = "false";
defparam \SRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_ADDR[7]~output (
	.i(\SRAM|SRAM_ADDR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[7]~output .bus_hold = "false";
defparam \SRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[8]~output (
	.i(\SRAM|SRAM_ADDR [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[8]~output .bus_hold = "false";
defparam \SRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_ADDR[9]~output (
	.i(\SRAM|SRAM_ADDR [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[9]~output .bus_hold = "false";
defparam \SRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \SRAM_ADDR[10]~output (
	.i(\SRAM|SRAM_ADDR [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[10]~output .bus_hold = "false";
defparam \SRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_ADDR[11]~output (
	.i(\SRAM|SRAM_ADDR [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[11]~output .bus_hold = "false";
defparam \SRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_ADDR[12]~output (
	.i(\SRAM|SRAM_ADDR [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[12]~output .bus_hold = "false";
defparam \SRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_ADDR[13]~output (
	.i(\SRAM|SRAM_ADDR [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[13]~output .bus_hold = "false";
defparam \SRAM_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \SRAM_ADDR[14]~output (
	.i(\SRAM|SRAM_ADDR [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[14]~output .bus_hold = "false";
defparam \SRAM_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[15]~output (
	.i(\SRAM|SRAM_ADDR [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[15]~output .bus_hold = "false";
defparam \SRAM_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[16]~output (
	.i(\SRAM|SRAM_ADDR [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[16]~output .bus_hold = "false";
defparam \SRAM_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[17]~output (
	.i(\SRAM|SRAM_ADDR [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[17]~output .bus_hold = "false";
defparam \SRAM_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[18]~output (
	.i(\SRAM|SRAM_ADDR [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[18]~output .bus_hold = "false";
defparam \SRAM_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \SRAM_ADDR[19]~output (
	.i(\SRAM|SRAM_ADDR [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[19]~output .bus_hold = "false";
defparam \SRAM_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \SRAM_UB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_UB_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_N~output .bus_hold = "false";
defparam \SRAM_UB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SRAM_LB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_LB_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_N~output .bus_hold = "false";
defparam \SRAM_LB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SRAM_CE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_CE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_N~output .bus_hold = "false";
defparam \SRAM_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SRAM_OE_N~output (
	.i(\SRAM|SRAM_OE_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_OE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_N~output .bus_hold = "false";
defparam \SRAM_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \SRAM_WE_N~output (
	.i(\SRAM|SRAM_WE_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_N~output .bus_hold = "false";
defparam \SRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \SRAM_CLK~input (
	.i(SRAM_CLK),
	.ibar(gnd),
	.o(\SRAM_CLK~input_o ));
// synopsys translate_off
defparam \SRAM_CLK~input .bus_hold = "false";
defparam \SRAM_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \SRAM_CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SRAM_CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SRAM_CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \SRAM_CLK~inputclkctrl .clock_type = "global clock";
defparam \SRAM_CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N8
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N24
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// !\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h0033;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N6
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N7
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N27
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N18
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N19
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N5
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N4
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2] & 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0] & (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1] & 
// !\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0001;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N12
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// (((!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )) # 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h070F;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N13
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N7
dffeas \SRAM|lastRoundRobin[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|roundRobin [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|lastRoundRobin [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|lastRoundRobin[0] .is_wysiwyg = "true";
defparam \SRAM|lastRoundRobin[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N29
dffeas \SRAM|lastRoundRobin[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|roundRobin [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|lastRoundRobin [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|lastRoundRobin[1] .is_wysiwyg = "true";
defparam \SRAM|lastRoundRobin[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
cycloneive_lcell_comb \SRAM|FIFOread~1 (
// Equation(s):
// \SRAM|FIFOread~1_combout  = (\SRAM|lastRoundRobin [1] & \SRAM|SRAM_WE_N~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|lastRoundRobin [1]),
	.datad(\SRAM|SRAM_WE_N~q ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~1 .lut_mask = 16'hF000;
defparam \SRAM|FIFOread~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
cycloneive_lcell_comb \SRAM|FIFOread~12 (
// Equation(s):
// \SRAM|FIFOread~12_combout  = (\SRAM|roundRobin [0] & (!\SRAM|roundRobin [1] & ((!\SRAM|FIFOread~1_combout ) # (!\SRAM|lastRoundRobin [0])))) # (!\SRAM|roundRobin [0] & (((!\SRAM|FIFOread~1_combout ) # (!\SRAM|lastRoundRobin [0]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|lastRoundRobin [0]),
	.datad(\SRAM|FIFOread~1_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~12 .lut_mask = 16'h0777;
defparam \SRAM|FIFOread~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N10
cycloneive_lcell_comb \SRAM|FIFOread~11 (
// Equation(s):
// \SRAM|FIFOread~11_combout  = (\SRAM|Mux20~1_combout  & (\SRAM|roundRobin [1] & (\SRAM|roundRobin [0] & \SRAM|controllerIdle~0_combout )))

	.dataa(\SRAM|Mux20~1_combout ),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|controllerIdle~0_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~11 .lut_mask = 16'h8000;
defparam \SRAM|FIFOread~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneive_lcell_comb \SRAM|FIFOread~13 (
// Equation(s):
// \SRAM|FIFOread~13_combout  = (\SRAM|FIFOread~11_combout ) # ((\SRAM|FIFOread [3] & ((\SRAM|FIFOread~12_combout ) # (!\SRAM|controllerIdle~0_combout ))))

	.dataa(\SRAM|FIFOread~12_combout ),
	.datab(\SRAM|controllerIdle~0_combout ),
	.datac(\SRAM|FIFOread [3]),
	.datad(\SRAM|FIFOread~11_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~13 .lut_mask = 16'hFFB0;
defparam \SRAM|FIFOread~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N27
dffeas \SRAM|FIFOread[3] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|FIFOread~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|FIFOread [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|FIFOread[3] .is_wysiwyg = "true";
defparam \SRAM|FIFOread[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N9
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0B4;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N17
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h9669;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N23
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h1000;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout  = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .lut_mask = 16'hA5F0;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N1
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N5
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0] $ 
// (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1])

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'hA5A5;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N13
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h4000;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N27
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'h5AF0;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N31
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N23
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N13
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]) # 
// (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4])

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFAFA;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ) # (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )))) # 
// (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hFCAA;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N29
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N11
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N7
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1] & 
// !\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h000F;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hF0F0;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N3
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0200;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// (((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]) # (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )) # 
// (!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h0F0D;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N19
dffeas \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [3] & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ) # 
// (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )))

	.dataa(\SRAM|FIFOread [3]),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hAA88;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \BOARD_CLK~input (
	.i(BOARD_CLK),
	.ibar(gnd),
	.o(\BOARD_CLK~input_o ));
// synopsys translate_off
defparam \BOARD_CLK~input .bus_hold = "false";
defparam \BOARD_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \BOARD_CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\BOARD_CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\BOARD_CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \BOARD_CLK~inputclkctrl .clock_type = "global clock";
defparam \BOARD_CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N20
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q )

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h55AA;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\SRAM_CLK~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .clk1_output_clock_enable = "ena1";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ALTSYNCRAM";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .operation_mode = "dual_port";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneive_lcell_comb \SRAM|FIFOread~2 (
// Equation(s):
// \SRAM|FIFOread~2_combout  = (\SRAM|lastRoundRobin [0] & (((\SRAM|roundRobin [0])) # (!\SRAM|roundRobin [1]))) # (!\SRAM|lastRoundRobin [0] & (!\SRAM|FIFOread~1_combout  & ((\SRAM|roundRobin [0]) # (!\SRAM|roundRobin [1]))))

	.dataa(\SRAM|lastRoundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|FIFOread~1_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~2 .lut_mask = 16'hA2F3;
defparam \SRAM|FIFOread~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cycloneive_lcell_comb \SRAM|FIFOread~0 (
// Equation(s):
// \SRAM|FIFOread~0_combout  = (\SRAM|Mux20~1_combout  & (\SRAM|roundRobin [1] & (!\SRAM|roundRobin [0] & \SRAM|controllerIdle~0_combout )))

	.dataa(\SRAM|Mux20~1_combout ),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|controllerIdle~0_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~0 .lut_mask = 16'h0800;
defparam \SRAM|FIFOread~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N8
cycloneive_lcell_comb \SRAM|FIFOread~3 (
// Equation(s):
// \SRAM|FIFOread~3_combout  = (\SRAM|FIFOread~0_combout ) # ((\SRAM|FIFOread [2] & ((\SRAM|FIFOread~2_combout ) # (!\SRAM|controllerIdle~0_combout ))))

	.dataa(\SRAM|FIFOread~2_combout ),
	.datab(\SRAM|controllerIdle~0_combout ),
	.datac(\SRAM|FIFOread [2]),
	.datad(\SRAM|FIFOread~0_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~3 .lut_mask = 16'hFFB0;
defparam \SRAM|FIFOread~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N9
dffeas \SRAM|FIFOread[2] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|FIFOread~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|FIFOread [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|FIFOread[2] .is_wysiwyg = "true";
defparam \SRAM|FIFOread[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N23
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0080;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N10
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N11
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0040;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N20
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'h5AF0;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N21
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N26
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h9669;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N27
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N14
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout  = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .lut_mask = 16'hA5F0;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N15
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N0
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout  = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .lut_mask = 16'hF0F0;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N1
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0] $ 
// (!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'hF00F;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N19
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// !\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0D2;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N13
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N27
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N29
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N31
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y21_N31
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N16
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N17
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N30
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]) # 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFFF0;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N4
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ) # (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q )))) # 
// (!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hFCAA;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N5
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2] & 
// (((!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & !\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )) # (!\SRAM|FIFOread [2])))

	.dataa(\SRAM|FIFOread [2]),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h0507;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & (!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// !\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0008;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]) # ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]) # 
// (!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h00EF;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N17
dffeas \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [2] & ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(\SRAM|FIFOread [2]),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hAA88;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N8
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\SRAM_CLK~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .clk1_output_clock_enable = "ena1";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ALTSYNCRAM";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .operation_mode = "dual_port";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X38_Y19_N27
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h1000;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'h3CF0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N25
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h9669;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N11
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1] $ 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'hF00F;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N13
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  $ 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )

	.dataa(gnd),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h3C3C;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N17
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// !\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0D2;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N29
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0800;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N3
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout  = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .lut_mask = 16'hC3F0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N1
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N9
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N31
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]) # 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFFF0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ) # (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q )))) # 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hEEE4;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N23
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N19
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N5
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N15
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1] & 
// !\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h000F;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// !\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0008;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]) # ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # 
// (!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h00FB;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N21
dffeas \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneive_lcell_comb \SRAM|FIFOread~9 (
// Equation(s):
// \SRAM|FIFOread~9_combout  = (\SRAM|lastRoundRobin [0] & ((\SRAM|roundRobin [1]) # ((\SRAM|roundRobin [0])))) # (!\SRAM|lastRoundRobin [0] & (!\SRAM|FIFOread~5_combout  & ((\SRAM|roundRobin [1]) # (\SRAM|roundRobin [0]))))

	.dataa(\SRAM|lastRoundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|FIFOread~5_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~9 .lut_mask = 16'hA8FC;
defparam \SRAM|FIFOread~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneive_lcell_comb \SRAM|FIFOread~8 (
// Equation(s):
// \SRAM|FIFOread~8_combout  = (\SRAM|Mux20~1_combout  & (!\SRAM|roundRobin [1] & (!\SRAM|roundRobin [0] & \SRAM|controllerIdle~0_combout )))

	.dataa(\SRAM|Mux20~1_combout ),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|controllerIdle~0_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~8 .lut_mask = 16'h0200;
defparam \SRAM|FIFOread~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneive_lcell_comb \SRAM|FIFOread~10 (
// Equation(s):
// \SRAM|FIFOread~10_combout  = (\SRAM|FIFOread~8_combout ) # ((\SRAM|FIFOread [0] & ((\SRAM|FIFOread~9_combout ) # (!\SRAM|controllerIdle~0_combout ))))

	.dataa(\SRAM|FIFOread~9_combout ),
	.datab(\SRAM|controllerIdle~0_combout ),
	.datac(\SRAM|FIFOread [0]),
	.datad(\SRAM|FIFOread~8_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~10 .lut_mask = 16'hFFB0;
defparam \SRAM|FIFOread~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N5
dffeas \SRAM|FIFOread[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|FIFOread~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|FIFOread [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|FIFOread[0] .is_wysiwyg = "true";
defparam \SRAM|FIFOread[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [0] & ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ) # 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(gnd),
	.datad(\SRAM|FIFOread [0]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hEE00;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h0F0F;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N16
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\SRAM_CLK~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .clk1_output_clock_enable = "ena1";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ALTSYNCRAM";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .operation_mode = "dual_port";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X39_Y17_N7
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N8
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  $ 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h5A5A;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N9
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N0
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h1000;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'h5AF0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N29
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N28
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N29
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]) # 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFFF0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ) # (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q )))) # 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hFCAA;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N25
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N12
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout  = (\SRAM|FIFOread [1] & (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ))))

	.dataa(\SRAM|FIFOread [1]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0 .lut_mask = 16'h0A08;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N10
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout  & (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h78F0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N11
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N4
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .lut_mask = 16'hA5F0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N5
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y17_N27
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N6
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h9669;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N7
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N30
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1] $ 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'hF00F;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N31
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N16
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0B4;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N17
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y17_N23
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y17_N3
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N2
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2] & 
// (((!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & !\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )) # (!\SRAM|FIFOread [1])))

	.dataa(\SRAM|FIFOread [1]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h0507;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N14
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N15
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N18
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0400;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N20
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]) # ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]) # 
// (!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h00FB;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N21
dffeas \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N22
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [1] & ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(\SRAM|FIFOread [1]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hAA88;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N26
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N24
cycloneive_lcell_comb \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h0FF0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\SRAM_CLK~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .clk1_output_clock_enable = "ena1";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ALTSYNCRAM";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .operation_mode = "dual_port";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clock = "none";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_width = 4;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clear = "none";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_width = 36;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_address = 0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_bit_number = 0;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_last_address = 15;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_width = 32;
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N18
cycloneive_lcell_comb \SRAM|Mux20~0 (
// Equation(s):
// \SRAM|Mux20~0_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1]) # ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21])))) # (!\SRAM|roundRobin [0] & (!\SRAM|roundRobin [1] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21])))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.cin(gnd),
	.combout(\SRAM|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux20~0 .lut_mask = 16'hBA98;
defparam \SRAM|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
cycloneive_lcell_comb \SRAM|Mux20~1 (
// Equation(s):
// \SRAM|Mux20~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux20~0_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21])) # (!\SRAM|Mux20~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21]))))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux20~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.datad(\SRAM|Mux20~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux20~1 .lut_mask = 16'hDDA0;
defparam \SRAM|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N21
dffeas \SRAM|SRAM_WE_N (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|controllerIdle~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_WE_N .is_wysiwyg = "true";
defparam \SRAM|SRAM_WE_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N28
cycloneive_lcell_comb \SRAM|FIFOread~5 (
// Equation(s):
// \SRAM|FIFOread~5_combout  = (!\SRAM|lastRoundRobin [1] & \SRAM|SRAM_WE_N~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|lastRoundRobin [1]),
	.datad(\SRAM|SRAM_WE_N~q ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~5 .lut_mask = 16'h0F00;
defparam \SRAM|FIFOread~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
cycloneive_lcell_comb \SRAM|FIFOread~6 (
// Equation(s):
// \SRAM|FIFOread~6_combout  = (\SRAM|lastRoundRobin [0] & (!\SRAM|FIFOread~5_combout  & ((\SRAM|roundRobin [1]) # (!\SRAM|roundRobin [0])))) # (!\SRAM|lastRoundRobin [0] & ((\SRAM|roundRobin [1]) # ((!\SRAM|roundRobin [0]))))

	.dataa(\SRAM|lastRoundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|FIFOread~5_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~6 .lut_mask = 16'h45CF;
defparam \SRAM|FIFOread~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N18
cycloneive_lcell_comb \SRAM|FIFOread~4 (
// Equation(s):
// \SRAM|FIFOread~4_combout  = (\SRAM|Mux20~1_combout  & (!\SRAM|roundRobin [1] & (\SRAM|roundRobin [0] & \SRAM|controllerIdle~0_combout )))

	.dataa(\SRAM|Mux20~1_combout ),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|controllerIdle~0_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~4 .lut_mask = 16'h2000;
defparam \SRAM|FIFOread~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N14
cycloneive_lcell_comb \SRAM|FIFOread~7 (
// Equation(s):
// \SRAM|FIFOread~7_combout  = (\SRAM|FIFOread~4_combout ) # ((\SRAM|FIFOread [1] & ((\SRAM|FIFOread~6_combout ) # (!\SRAM|controllerIdle~0_combout ))))

	.dataa(\SRAM|FIFOread~6_combout ),
	.datab(\SRAM|controllerIdle~0_combout ),
	.datac(\SRAM|FIFOread [1]),
	.datad(\SRAM|FIFOread~4_combout ),
	.cin(gnd),
	.combout(\SRAM|FIFOread~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|FIFOread~7 .lut_mask = 16'hFFB0;
defparam \SRAM|FIFOread~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N15
dffeas \SRAM|FIFOread[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|FIFOread~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|FIFOread [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|FIFOread[1] .is_wysiwyg = "true";
defparam \SRAM|FIFOread[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N26
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [1] & ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(gnd),
	.datad(\SRAM|FIFOread [1]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hEE00;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N9
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0A00;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'hD2F0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N17
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N14
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h9669;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N15
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N30
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1] $ 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0])

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'hC3C3;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N31
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N4
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ))))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0B4;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N5
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N2
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout )))

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h3CF0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N3
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N14
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout  = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .lut_mask = 16'hE1F0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N15
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N21
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N25
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N20
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]) # 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFFF0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N22
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ) # ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )))) # 
// (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hFACC;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N23
dffeas \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N0
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|int_rdempty (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout  = (!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q  & 
// !\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|int_rdempty .lut_mask = 16'h000F;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|int_rdempty .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  $ 
// (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h5A5A;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'hB4F0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N23
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N7
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N3
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]) # 
// (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4])

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFCFC;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ) # ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q )))) # 
// (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hEEF0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N25
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [3] & ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ) # 
// (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datab(\SRAM|FIFOread [3]),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hCC88;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N17
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N6
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & 
// (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h4400;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout  = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .lut_mask = 16'hE1F0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N9
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N29
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h9669;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N19
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1] $ 
// (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0])

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'hC3C3;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N21
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hE1F0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N5
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h5AF0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N31
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N27
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N15
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N11
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2] & 
// (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1] & (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0] & 
// !\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0001;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N14
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// !\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h000F;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// (((!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ) # (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout )) # 
// (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h1555;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N1
dffeas \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout  = (!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & 
// !\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty .lut_mask = 16'h0033;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N24
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  $ 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h5A5A;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N8
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .lut_mask = 16'hE1F0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N9
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N27
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N20
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N21
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N26
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]) # 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFFF0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ) # (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )))) # 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hFACA;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N27
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [0] & ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ) # 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )))

	.dataa(gnd),
	.datab(\SRAM|FIFOread [0]),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hCCC0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N25
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ))

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0C00;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N4
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout )))

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h3CF0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N5
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N30
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'hD2F0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N31
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h9669;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N29
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N7
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N22
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0] $ 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1])

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'hCC33;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N23
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N14
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hE1F0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N15
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N10
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// !\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h0303;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N12
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N13
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N1
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N19
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N18
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0] & 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2] & (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1] & 
// !\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0001;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N8
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// (((!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )) # 
// (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h007F;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N9
dffeas \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N24
cycloneive_lcell_comb \SRAM|Mux54~11 (
// Equation(s):
// \SRAM|Mux54~11_combout  = (\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0]) # ((!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & 
// !\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))) # (!\SRAM|roundRobin [1] & (((!\SRAM|roundRobin [0]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datad(\SRAM|roundRobin [0]),
	.cin(gnd),
	.combout(\SRAM|Mux54~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux54~11 .lut_mask = 16'hAA57;
defparam \SRAM|Mux54~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout  = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .lut_mask = 16'hF0F0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N25
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N4
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (((!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'hB4F0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N5
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h9669;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N11
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1] $ 
// (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0])

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'hCC33;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N29
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ 
// (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N7
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & !\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ))

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h00C0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h5AF0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N9
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// !\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h0055;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N17
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N3
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N1
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N2
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0] & 
// (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1] & 
// !\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2])))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h0001;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// (((!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )) # 
// (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout )))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h007F;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N17
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\SRAM|FIFOread [2] & ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # 
// (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(\SRAM|FIFOread [2]),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hF0C0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// !\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ))))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0D2;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N31
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout  = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (((!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .lut_mask = 16'hE1F0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N27
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N15
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N21
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]) # 
// (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'hFFF0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ) # ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )))) # 
// (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hEEF0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N13
dffeas \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N2
cycloneive_lcell_comb \SRAM|Mux54~12 (
// Equation(s):
// \SRAM|Mux54~12_combout  = (\SRAM|Mux54~11_combout  & ((\SRAM|roundRobin [1]) # ((!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q  & 
// !\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|Mux54~11_combout ),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\SRAM|Mux54~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux54~12 .lut_mask = 16'h888C;
defparam \SRAM|Mux54~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
cycloneive_lcell_comb \SRAM|Mux54~8 (
// Equation(s):
// \SRAM|Mux54~8_combout  = (\SRAM|roundRobin [0] & ((\SRAM|Mux54~12_combout  & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout )) # (!\SRAM|Mux54~12_combout  & 
// ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ))))) # (!\SRAM|roundRobin [0] & (((\SRAM|Mux54~12_combout ))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ),
	.datad(\SRAM|Mux54~12_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux54~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux54~8 .lut_mask = 16'hDDA0;
defparam \SRAM|Mux54~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N16
cycloneive_lcell_comb \SRAM|Mux54~9 (
// Equation(s):
// \SRAM|Mux54~9_combout  = (\SRAM|roundRobin [0] & (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & (!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q 
// ))) # (!\SRAM|roundRobin [0] & (((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cin(gnd),
	.combout(\SRAM|Mux54~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux54~9 .lut_mask = 16'h1F10;
defparam \SRAM|Mux54~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N14
cycloneive_lcell_comb \SRAM|Mux55~0 (
// Equation(s):
// \SRAM|Mux55~0_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & ((\SRAM|Mux54~9_combout ))) # (!\SRAM|roundRobin [1] & (\SRAM|Mux54~10_combout )))) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & (\SRAM|Mux54~10_combout )) # 
// (!\SRAM|roundRobin [1] & ((\SRAM|Mux54~9_combout )))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|Mux54~10_combout ),
	.datad(\SRAM|Mux54~9_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux55~0 .lut_mask = 16'hF960;
defparam \SRAM|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N28
cycloneive_lcell_comb \SRAM|Mux53~0 (
// Equation(s):
// \SRAM|Mux53~0_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & (\SRAM|Mux54~10_combout )) # (!\SRAM|roundRobin [1] & ((\SRAM|Mux54~9_combout ))))) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & ((\SRAM|Mux54~9_combout ))) # 
// (!\SRAM|roundRobin [1] & (\SRAM|Mux54~10_combout ))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|Mux54~10_combout ),
	.datad(\SRAM|Mux54~9_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux53~0 .lut_mask = 16'hF690;
defparam \SRAM|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N12
cycloneive_lcell_comb \SRAM|roundRobin[0]~2 (
// Equation(s):
// \SRAM|roundRobin[0]~2_combout  = \SRAM|roundRobin [0] $ (((\SRAM|Mux53~0_combout ) # ((!\SRAM|Mux54~8_combout  & \SRAM|Mux55~0_combout ))))

	.dataa(\SRAM|Mux54~8_combout ),
	.datab(\SRAM|Mux55~0_combout ),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|Mux53~0_combout ),
	.cin(gnd),
	.combout(\SRAM|roundRobin[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|roundRobin[0]~2 .lut_mask = 16'h0FB4;
defparam \SRAM|roundRobin[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N13
dffeas \SRAM|roundRobin[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|roundRobin[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|roundRobin [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|roundRobin[0] .is_wysiwyg = "true";
defparam \SRAM|roundRobin[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N30
cycloneive_lcell_comb \SRAM|Mux54~10 (
// Equation(s):
// \SRAM|Mux54~10_combout  = (\SRAM|roundRobin [0] & (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q  & (!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q 
// ))) # (!\SRAM|roundRobin [0] & (((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cin(gnd),
	.combout(\SRAM|Mux54~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux54~10 .lut_mask = 16'h5702;
defparam \SRAM|Mux54~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
cycloneive_lcell_comb \SRAM|controllerIdle~0 (
// Equation(s):
// \SRAM|controllerIdle~0_combout  = (\SRAM|Mux54~10_combout ) # ((\SRAM|Mux54~8_combout ) # (\SRAM|Mux54~9_combout ))

	.dataa(\SRAM|Mux54~10_combout ),
	.datab(gnd),
	.datac(\SRAM|Mux54~8_combout ),
	.datad(\SRAM|Mux54~9_combout ),
	.cin(gnd),
	.combout(\SRAM|controllerIdle~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|controllerIdle~0 .lut_mask = 16'hFFFA;
defparam \SRAM|controllerIdle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cycloneive_lcell_comb \SRAM|roundRobin[1]~0 (
// Equation(s):
// \SRAM|roundRobin[1]~0_combout  = (\SRAM|Mux53~0_combout  & (!\SRAM|roundRobin [0])) # (!\SRAM|Mux53~0_combout  & (!\SRAM|Mux54~8_combout  & ((\SRAM|roundRobin [0]) # (!\SRAM|Mux55~0_combout ))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|Mux55~0_combout ),
	.datac(\SRAM|Mux54~8_combout ),
	.datad(\SRAM|Mux53~0_combout ),
	.cin(gnd),
	.combout(\SRAM|roundRobin[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|roundRobin[1]~0 .lut_mask = 16'h550B;
defparam \SRAM|roundRobin[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N22
cycloneive_lcell_comb \SRAM|roundRobin[1]~1 (
// Equation(s):
// \SRAM|roundRobin[1]~1_combout  = \SRAM|roundRobin [1] $ (((\SRAM|controllerIdle~0_combout  & !\SRAM|roundRobin[1]~0_combout )))

	.dataa(\SRAM|controllerIdle~0_combout ),
	.datab(gnd),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|roundRobin[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM|roundRobin[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|roundRobin[1]~1 .lut_mask = 16'hF05A;
defparam \SRAM|roundRobin[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N23
dffeas \SRAM|roundRobin[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|roundRobin[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|roundRobin [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|roundRobin[1] .is_wysiwyg = "true";
defparam \SRAM|roundRobin[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N16
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\SRAM_CLK~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .clk1_output_clock_enable = "ena1";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ALTSYNCRAM";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .operation_mode = "dual_port";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h3333;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h5A5A;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\SRAM_CLK~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .clk1_output_clock_enable = "ena1";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ALTSYNCRAM";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .operation_mode = "dual_port";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N10
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h0F0F;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N28
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\SRAM_CLK~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .clk1_output_clock_enable = "ena1";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ALTSYNCRAM";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .operation_mode = "dual_port";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N6
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N14
cycloneive_lcell_comb \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] (
// Equation(s):
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3] = \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.cin(gnd),
	.combout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3]),
	.cout());
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .lut_mask = 16'h0FF0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_b[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\BOARD_CLK~inputclkctrl_outclk ),
	.clk1(\SRAM_CLK~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|ram_address_b [3],\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,
\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .clk1_output_clock_enable = "ena1";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_offset_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_width_in_bits = 1;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .logical_ram_name = "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ALTSYNCRAM";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .mixed_port_feed_through_mode = "dont_care";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .operation_mode = "dual_port";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_byte_enable_clock = "none";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clock = "none";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clear = "none";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_width = 4;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clear = "none";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_width = 36;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_address = 0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_bit_number = 0;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_last_address = 15;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_depth = 16;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_width = 32;
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_enable_clock = "clock1";
defparam \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N16
cycloneive_lcell_comb \SRAM|Mux36~0 (
// Equation(s):
// \SRAM|Mux36~0_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1]) # ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0])))) # (!\SRAM|roundRobin [0] & (!\SRAM|roundRobin [1] & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\SRAM|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux36~0 .lut_mask = 16'hB9A8;
defparam \SRAM|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneive_lcell_comb \SRAM|Mux36~1 (
// Equation(s):
// \SRAM|Mux36~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux36~0_combout  & (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0])) # (!\SRAM|Mux36~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]))))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux36~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(\SRAM|Mux36~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux36~1 .lut_mask = 16'hDDA0;
defparam \SRAM|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N10
cycloneive_lcell_comb \SRAM|DQ_buffer[0]~0 (
// Equation(s):
// \SRAM|DQ_buffer[0]~0_combout  = (!\SRAM|Mux20~1_combout  & ((\SRAM|Mux54~10_combout ) # ((\SRAM|Mux54~9_combout ) # (\SRAM|Mux54~8_combout ))))

	.dataa(\SRAM|Mux54~10_combout ),
	.datab(\SRAM|Mux54~9_combout ),
	.datac(\SRAM|Mux54~8_combout ),
	.datad(\SRAM|Mux20~1_combout ),
	.cin(gnd),
	.combout(\SRAM|DQ_buffer[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DQ_buffer[0]~0 .lut_mask = 16'h00FE;
defparam \SRAM|DQ_buffer[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N3
dffeas \SRAM|DQ_buffer[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux36~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[0] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneive_lcell_comb \SRAM|Mux35~0 (
// Equation(s):
// \SRAM|Mux35~0_combout  = (\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0]) # ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1])))) # (!\SRAM|roundRobin [1] & (!\SRAM|roundRobin [0] & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\SRAM|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux35~0 .lut_mask = 16'hB9A8;
defparam \SRAM|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneive_lcell_comb \SRAM|Mux35~1 (
// Equation(s):
// \SRAM|Mux35~1_combout  = (\SRAM|roundRobin [0] & ((\SRAM|Mux35~0_combout  & (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1])) # (!\SRAM|Mux35~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]))))) # (!\SRAM|roundRobin [0] & (((\SRAM|Mux35~0_combout ))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(\SRAM|Mux35~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\SRAM|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux35~1 .lut_mask = 16'hDAD0;
defparam \SRAM|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N5
dffeas \SRAM|DQ_buffer[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux35~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[1] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N18
cycloneive_lcell_comb \SRAM|Mux34~0 (
// Equation(s):
// \SRAM|Mux34~0_combout  = (\SRAM|roundRobin [1] & (((\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2])) # (!\SRAM|roundRobin [0] & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2])))))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\SRAM|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux34~0 .lut_mask = 16'hE3E0;
defparam \SRAM|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneive_lcell_comb \SRAM|Mux34~1 (
// Equation(s):
// \SRAM|Mux34~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux34~0_combout  & (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2])) # (!\SRAM|Mux34~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]))))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux34~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datac(\SRAM|Mux34~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\SRAM|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux34~1 .lut_mask = 16'hDAD0;
defparam \SRAM|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N7
dffeas \SRAM|DQ_buffer[2] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux34~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[2] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
cycloneive_lcell_comb \SRAM|Mux33~0 (
// Equation(s):
// \SRAM|Mux33~0_combout  = (\SRAM|roundRobin [0] & (\SRAM|roundRobin [1])) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3])) # (!\SRAM|roundRobin [1] & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3])))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\SRAM|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux33~0 .lut_mask = 16'hD9C8;
defparam \SRAM|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneive_lcell_comb \SRAM|Mux33~1 (
// Equation(s):
// \SRAM|Mux33~1_combout  = (\SRAM|Mux33~0_combout  & ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]) # ((!\SRAM|roundRobin [0])))) # (!\SRAM|Mux33~0_combout  & 
// (((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3] & \SRAM|roundRobin [0]))))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datab(\SRAM|Mux33~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(\SRAM|roundRobin [0]),
	.cin(gnd),
	.combout(\SRAM|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux33~1 .lut_mask = 16'hB8CC;
defparam \SRAM|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N21
dffeas \SRAM|DQ_buffer[3] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux33~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[3] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N30
cycloneive_lcell_comb \SRAM|Mux32~0 (
// Equation(s):
// \SRAM|Mux32~0_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1]) # ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4])))) # (!\SRAM|roundRobin [0] & (!\SRAM|roundRobin [1] & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\SRAM|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux32~0 .lut_mask = 16'hB9A8;
defparam \SRAM|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneive_lcell_comb \SRAM|Mux32~1 (
// Equation(s):
// \SRAM|Mux32~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux32~0_combout  & ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]))) # (!\SRAM|Mux32~0_combout  & 
// (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux32~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datad(\SRAM|Mux32~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux32~1 .lut_mask = 16'hF588;
defparam \SRAM|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N23
dffeas \SRAM|DQ_buffer[4] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux32~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[4] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N8
cycloneive_lcell_comb \SRAM|Mux31~0 (
// Equation(s):
// \SRAM|Mux31~0_combout  = (\SRAM|roundRobin [0] & (\SRAM|roundRobin [1])) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]))) # (!\SRAM|roundRobin [1] & 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\SRAM|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux31~0 .lut_mask = 16'hDC98;
defparam \SRAM|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneive_lcell_comb \SRAM|Mux31~1 (
// Equation(s):
// \SRAM|Mux31~1_combout  = (\SRAM|roundRobin [0] & ((\SRAM|Mux31~0_combout  & (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5])) # (!\SRAM|Mux31~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]))))) # (!\SRAM|roundRobin [0] & (((\SRAM|Mux31~0_combout ))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\SRAM|Mux31~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux31~1 .lut_mask = 16'hDDA0;
defparam \SRAM|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N29
dffeas \SRAM|DQ_buffer[5] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux31~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[5] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneive_lcell_comb \SRAM|Mux30~0 (
// Equation(s):
// \SRAM|Mux30~0_combout  = (\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1]) # ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6])))) # (!\SRAM|roundRobin [0] & (!\SRAM|roundRobin [1] & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\SRAM|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux30~0 .lut_mask = 16'hB9A8;
defparam \SRAM|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneive_lcell_comb \SRAM|Mux30~1 (
// Equation(s):
// \SRAM|Mux30~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux30~0_combout  & (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6])) # (!\SRAM|Mux30~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]))))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux30~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datac(\SRAM|Mux30~0_combout ),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\SRAM|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux30~1 .lut_mask = 16'hDAD0;
defparam \SRAM|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N11
dffeas \SRAM|DQ_buffer[6] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux30~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[6] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
cycloneive_lcell_comb \SRAM|Mux29~0 (
// Equation(s):
// \SRAM|Mux29~0_combout  = (\SRAM|roundRobin [0] & (\SRAM|roundRobin [1])) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7])) # (!\SRAM|roundRobin [1] & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7])))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\SRAM|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux29~0 .lut_mask = 16'hD9C8;
defparam \SRAM|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneive_lcell_comb \SRAM|Mux29~1 (
// Equation(s):
// \SRAM|Mux29~1_combout  = (\SRAM|roundRobin [0] & ((\SRAM|Mux29~0_combout  & ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]))) # (!\SRAM|Mux29~0_combout  & 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7])))) # (!\SRAM|roundRobin [0] & (\SRAM|Mux29~0_combout ))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|Mux29~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datad(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\SRAM|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux29~1 .lut_mask = 16'hEC64;
defparam \SRAM|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N13
dffeas \SRAM|DQ_buffer[7] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[7] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneive_lcell_comb \SRAM|Mux28~0 (
// Equation(s):
// \SRAM|Mux28~0_combout  = (\SRAM|roundRobin [1] & (((\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8])) # (!\SRAM|roundRobin [0] & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8])))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.cin(gnd),
	.combout(\SRAM|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux28~0 .lut_mask = 16'hE5E0;
defparam \SRAM|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
cycloneive_lcell_comb \SRAM|Mux28~1 (
// Equation(s):
// \SRAM|Mux28~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux28~0_combout  & ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]))) # (!\SRAM|Mux28~0_combout  & 
// (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux28~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|Mux28~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux28~1 .lut_mask = 16'hCFA0;
defparam \SRAM|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N5
dffeas \SRAM|DQ_buffer[8] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux28~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[8] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N2
cycloneive_lcell_comb \SRAM|Mux27~0 (
// Equation(s):
// \SRAM|Mux27~0_combout  = (\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0]) # ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9])))) # (!\SRAM|roundRobin [1] & (!\SRAM|roundRobin [0] & 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9])))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.cin(gnd),
	.combout(\SRAM|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux27~0 .lut_mask = 16'hBA98;
defparam \SRAM|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneive_lcell_comb \SRAM|Mux27~1 (
// Equation(s):
// \SRAM|Mux27~1_combout  = (\SRAM|roundRobin [0] & ((\SRAM|Mux27~0_combout  & (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9])) # (!\SRAM|Mux27~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]))))) # (!\SRAM|roundRobin [0] & (((\SRAM|Mux27~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(\SRAM|Mux27~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux27~1 .lut_mask = 16'hBBC0;
defparam \SRAM|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N23
dffeas \SRAM|DQ_buffer[9] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux27~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[9] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N10
cycloneive_lcell_comb \SRAM|Mux26~0 (
// Equation(s):
// \SRAM|Mux26~0_combout  = (\SRAM|roundRobin [1] & (((\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]))) # (!\SRAM|roundRobin [0] & 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]))))

	.dataa(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.cin(gnd),
	.combout(\SRAM|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux26~0 .lut_mask = 16'hF2C2;
defparam \SRAM|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N24
cycloneive_lcell_comb \SRAM|Mux26~1 (
// Equation(s):
// \SRAM|Mux26~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux26~0_combout  & ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]))) # (!\SRAM|Mux26~0_combout  & 
// (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux26~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|Mux26~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux26~1 .lut_mask = 16'hCFA0;
defparam \SRAM|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N25
dffeas \SRAM|DQ_buffer[10] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux26~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[10] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N12
cycloneive_lcell_comb \SRAM|Mux25~0 (
// Equation(s):
// \SRAM|Mux25~0_combout  = (\SRAM|roundRobin [1] & ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]) # ((\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & (((!\SRAM|roundRobin [0] & 
// \SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]))))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.cin(gnd),
	.combout(\SRAM|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux25~0 .lut_mask = 16'hCBC8;
defparam \SRAM|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N28
cycloneive_lcell_comb \SRAM|Mux25~1 (
// Equation(s):
// \SRAM|Mux25~1_combout  = (\SRAM|roundRobin [0] & ((\SRAM|Mux25~0_combout  & ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]))) # (!\SRAM|Mux25~0_combout  & 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11])))) # (!\SRAM|roundRobin [0] & (((\SRAM|Mux25~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datad(\SRAM|Mux25~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux25~1 .lut_mask = 16'hF388;
defparam \SRAM|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N29
dffeas \SRAM|DQ_buffer[11] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux25~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[11] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
cycloneive_lcell_comb \SRAM|Mux24~0 (
// Equation(s):
// \SRAM|Mux24~0_combout  = (\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1]) # (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12])))) # (!\SRAM|roundRobin [0] & 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12] & (!\SRAM|roundRobin [1])))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.cin(gnd),
	.combout(\SRAM|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux24~0 .lut_mask = 16'hAEA4;
defparam \SRAM|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N22
cycloneive_lcell_comb \SRAM|Mux24~1 (
// Equation(s):
// \SRAM|Mux24~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux24~0_combout  & (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12])) # (!\SRAM|Mux24~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]))))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux24~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datab(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|Mux24~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux24~1 .lut_mask = 16'hAFC0;
defparam \SRAM|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N23
dffeas \SRAM|DQ_buffer[12] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[12] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
cycloneive_lcell_comb \SRAM|Mux23~0 (
// Equation(s):
// \SRAM|Mux23~0_combout  = (\SRAM|roundRobin [0] & (\SRAM|roundRobin [1])) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]))) # (!\SRAM|roundRobin [1] & 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|roundRobin [1]),
	.datac(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.cin(gnd),
	.combout(\SRAM|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux23~0 .lut_mask = 16'hDC98;
defparam \SRAM|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneive_lcell_comb \SRAM|Mux23~1 (
// Equation(s):
// \SRAM|Mux23~1_combout  = (\SRAM|roundRobin [0] & ((\SRAM|Mux23~0_combout  & ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]))) # (!\SRAM|Mux23~0_combout  & 
// (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13])))) # (!\SRAM|roundRobin [0] & (((\SRAM|Mux23~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|Mux23~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux23~1 .lut_mask = 16'hCFA0;
defparam \SRAM|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N27
dffeas \SRAM|DQ_buffer[13] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[13] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N20
cycloneive_lcell_comb \SRAM|Mux22~0 (
// Equation(s):
// \SRAM|Mux22~0_combout  = (\SRAM|roundRobin [1] & (\SRAM|roundRobin [0])) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & (\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14])) # (!\SRAM|roundRobin [0] & 
// ((\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14])))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datad(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.cin(gnd),
	.combout(\SRAM|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux22~0 .lut_mask = 16'hD9C8;
defparam \SRAM|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
cycloneive_lcell_comb \SRAM|Mux22~1 (
// Equation(s):
// \SRAM|Mux22~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux22~0_combout  & ((\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]))) # (!\SRAM|Mux22~0_combout  & 
// (\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux22~0_combout ))))

	.dataa(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datab(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|Mux22~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux22~1 .lut_mask = 16'hCFA0;
defparam \SRAM|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N7
dffeas \SRAM|DQ_buffer[14] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux22~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[14] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N4
cycloneive_lcell_comb \SRAM|Mux21~0 (
// Equation(s):
// \SRAM|Mux21~0_combout  = (\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1])))) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & ((\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]))) # (!\SRAM|roundRobin [1] & 
// (\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|DATA_FIFO_generate[0].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|DATA_FIFO_generate[2].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.cin(gnd),
	.combout(\SRAM|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux21~0 .lut_mask = 16'hF4A4;
defparam \SRAM|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneive_lcell_comb \SRAM|Mux21~1 (
// Equation(s):
// \SRAM|Mux21~1_combout  = (\SRAM|roundRobin [0] & ((\SRAM|Mux21~0_combout  & (\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15])) # (!\SRAM|Mux21~0_combout  & 
// ((\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]))))) # (!\SRAM|roundRobin [0] & (\SRAM|Mux21~0_combout ))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|Mux21~0_combout ),
	.datac(\SRAM|DATA_FIFO_generate[3].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datad(\SRAM|DATA_FIFO_generate[1].data_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.cin(gnd),
	.combout(\SRAM|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux21~1 .lut_mask = 16'hE6C4;
defparam \SRAM|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N17
dffeas \SRAM|DQ_buffer[15] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|DQ_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DQ_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DQ_buffer[15] .is_wysiwyg = "true";
defparam \SRAM|DQ_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
cycloneive_lcell_comb \SRAM|Mux19~0 (
// Equation(s):
// \SRAM|Mux19~0_combout  = (\SRAM|roundRobin [1] & (\SRAM|roundRobin [0])) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]))) # (!\SRAM|roundRobin [0] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\SRAM|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux19~0 .lut_mask = 16'hDC98;
defparam \SRAM|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneive_lcell_comb \SRAM|Mux19~1 (
// Equation(s):
// \SRAM|Mux19~1_combout  = (\SRAM|Mux19~0_combout  & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]) # ((!\SRAM|roundRobin [1])))) # (!\SRAM|Mux19~0_combout  & 
// (((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0] & \SRAM|roundRobin [1]))))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datab(\SRAM|Mux19~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(\SRAM|roundRobin [1]),
	.cin(gnd),
	.combout(\SRAM|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux19~1 .lut_mask = 16'hB8CC;
defparam \SRAM|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N13
dffeas \SRAM|SRAM_ADDR[0] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[0] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
cycloneive_lcell_comb \SRAM|Mux18~0 (
// Equation(s):
// \SRAM|Mux18~0_combout  = (\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0]) # ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1])))) # (!\SRAM|roundRobin [1] & (!\SRAM|roundRobin [0] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1])))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\SRAM|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux18~0 .lut_mask = 16'hBA98;
defparam \SRAM|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneive_lcell_comb \SRAM|Mux18~1 (
// Equation(s):
// \SRAM|Mux18~1_combout  = (\SRAM|roundRobin [0] & ((\SRAM|Mux18~0_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1])) # (!\SRAM|Mux18~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]))))) # (!\SRAM|roundRobin [0] & (((\SRAM|Mux18~0_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datad(\SRAM|Mux18~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux18~1 .lut_mask = 16'hBBC0;
defparam \SRAM|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N3
dffeas \SRAM|SRAM_ADDR[1] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[1] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N16
cycloneive_lcell_comb \SRAM|Mux17~0 (
// Equation(s):
// \SRAM|Mux17~0_combout  = (\SRAM|roundRobin [1] & (\SRAM|roundRobin [0])) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2])) # (!\SRAM|roundRobin [0] & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2])))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\SRAM|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux17~0 .lut_mask = 16'hD9C8;
defparam \SRAM|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N8
cycloneive_lcell_comb \SRAM|Mux17~1 (
// Equation(s):
// \SRAM|Mux17~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux17~0_combout  & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]))) # (!\SRAM|Mux17~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2])))) # (!\SRAM|roundRobin [1] & (\SRAM|Mux17~0_combout ))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|Mux17~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\SRAM|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux17~1 .lut_mask = 16'hEC64;
defparam \SRAM|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N9
dffeas \SRAM|SRAM_ADDR[2] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[2] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneive_lcell_comb \SRAM|Mux16~0 (
// Equation(s):
// \SRAM|Mux16~0_combout  = (\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0]) # ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3])))) # (!\SRAM|roundRobin [1] & (!\SRAM|roundRobin [0] & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\SRAM|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux16~0 .lut_mask = 16'hB9A8;
defparam \SRAM|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneive_lcell_comb \SRAM|Mux16~1 (
// Equation(s):
// \SRAM|Mux16~1_combout  = (\SRAM|roundRobin [0] & ((\SRAM|Mux16~0_combout  & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]))) # (!\SRAM|Mux16~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3])))) # (!\SRAM|roundRobin [0] & (((\SRAM|Mux16~0_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datac(\SRAM|roundRobin [0]),
	.datad(\SRAM|Mux16~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux16~1 .lut_mask = 16'hCFA0;
defparam \SRAM|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N17
dffeas \SRAM|SRAM_ADDR[3] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[3] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneive_lcell_comb \SRAM|Mux15~0 (
// Equation(s):
// \SRAM|Mux15~0_combout  = (\SRAM|roundRobin [0] & ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]) # ((\SRAM|roundRobin [1])))) # (!\SRAM|roundRobin [0] & (((!\SRAM|roundRobin [1] & 
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\SRAM|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~0 .lut_mask = 16'hADA8;
defparam \SRAM|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N4
cycloneive_lcell_comb \SRAM|Mux15~1 (
// Equation(s):
// \SRAM|Mux15~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux15~0_combout  & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]))) # (!\SRAM|Mux15~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux15~0_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|Mux15~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux15~1 .lut_mask = 16'hCFA0;
defparam \SRAM|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N5
dffeas \SRAM|SRAM_ADDR[4] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[4] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N22
cycloneive_lcell_comb \SRAM|Mux14~0 (
// Equation(s):
// \SRAM|Mux14~0_combout  = (\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0]) # ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5])))) # (!\SRAM|roundRobin [1] & (!\SRAM|roundRobin [0] & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\SRAM|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~0 .lut_mask = 16'hB9A8;
defparam \SRAM|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N26
cycloneive_lcell_comb \SRAM|Mux14~1 (
// Equation(s):
// \SRAM|Mux14~1_combout  = (\SRAM|Mux14~0_combout  & (((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5])) # (!\SRAM|roundRobin [0]))) # (!\SRAM|Mux14~0_combout  & (\SRAM|roundRobin [0] & 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5])))

	.dataa(\SRAM|Mux14~0_combout ),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\SRAM|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux14~1 .lut_mask = 16'hEA62;
defparam \SRAM|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N27
dffeas \SRAM|SRAM_ADDR[5] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[5] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N14
cycloneive_lcell_comb \SRAM|Mux13~0 (
// Equation(s):
// \SRAM|Mux13~0_combout  = (\SRAM|roundRobin [0] & ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]) # ((\SRAM|roundRobin [1])))) # (!\SRAM|roundRobin [0] & (((!\SRAM|roundRobin [1] & 
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\SRAM|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~0 .lut_mask = 16'hCBC8;
defparam \SRAM|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneive_lcell_comb \SRAM|Mux13~1 (
// Equation(s):
// \SRAM|Mux13~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux13~0_combout  & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]))) # (!\SRAM|Mux13~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux13~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datac(\SRAM|Mux13~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\SRAM|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux13~1 .lut_mask = 16'hF858;
defparam \SRAM|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N31
dffeas \SRAM|SRAM_ADDR[6] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[6] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneive_lcell_comb \SRAM|Mux12~0 (
// Equation(s):
// \SRAM|Mux12~0_combout  = (\SRAM|roundRobin [1] & ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]) # ((\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & 
// (((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] & !\SRAM|roundRobin [0]))))

	.dataa(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|roundRobin [0]),
	.cin(gnd),
	.combout(\SRAM|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~0 .lut_mask = 16'hF0AC;
defparam \SRAM|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cycloneive_lcell_comb \SRAM|Mux12~1 (
// Equation(s):
// \SRAM|Mux12~1_combout  = (\SRAM|Mux12~0_combout  & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]) # ((!\SRAM|roundRobin [0])))) # (!\SRAM|Mux12~0_combout  & 
// (((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7] & \SRAM|roundRobin [0]))))

	.dataa(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datac(\SRAM|Mux12~0_combout ),
	.datad(\SRAM|roundRobin [0]),
	.cin(gnd),
	.combout(\SRAM|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux12~1 .lut_mask = 16'hACF0;
defparam \SRAM|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N15
dffeas \SRAM|SRAM_ADDR[7] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[7] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N4
cycloneive_lcell_comb \SRAM|Mux11~0 (
// Equation(s):
// \SRAM|Mux11~0_combout  = (\SRAM|roundRobin [1] & (\SRAM|roundRobin [0])) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]))) # (!\SRAM|roundRobin [0] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.cin(gnd),
	.combout(\SRAM|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~0 .lut_mask = 16'hDC98;
defparam \SRAM|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
cycloneive_lcell_comb \SRAM|Mux11~1 (
// Equation(s):
// \SRAM|Mux11~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux11~0_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8])) # (!\SRAM|Mux11~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]))))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux11~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datac(\SRAM|Mux11~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.cin(gnd),
	.combout(\SRAM|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux11~1 .lut_mask = 16'hDAD0;
defparam \SRAM|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N1
dffeas \SRAM|SRAM_ADDR[8] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[8] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N6
cycloneive_lcell_comb \SRAM|Mux10~0 (
// Equation(s):
// \SRAM|Mux10~0_combout  = (\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0]) # ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9])))) # (!\SRAM|roundRobin [1] & (!\SRAM|roundRobin [0] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9])))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.cin(gnd),
	.combout(\SRAM|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~0 .lut_mask = 16'hBA98;
defparam \SRAM|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N30
cycloneive_lcell_comb \SRAM|Mux10~1 (
// Equation(s):
// \SRAM|Mux10~1_combout  = (\SRAM|Mux10~0_combout  & (((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]) # (!\SRAM|roundRobin [0])))) # (!\SRAM|Mux10~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9] & ((\SRAM|roundRobin [0]))))

	.dataa(\SRAM|Mux10~0_combout ),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(\SRAM|roundRobin [0]),
	.cin(gnd),
	.combout(\SRAM|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux10~1 .lut_mask = 16'hE4AA;
defparam \SRAM|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N31
dffeas \SRAM|SRAM_ADDR[9] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[9] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneive_lcell_comb \SRAM|Mux9~0 (
// Equation(s):
// \SRAM|Mux9~0_combout  = (\SRAM|roundRobin [1] & (\SRAM|roundRobin [0])) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]))) # (!\SRAM|roundRobin [0] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.cin(gnd),
	.combout(\SRAM|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~0 .lut_mask = 16'hDC98;
defparam \SRAM|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneive_lcell_comb \SRAM|Mux9~1 (
// Equation(s):
// \SRAM|Mux9~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux9~0_combout  & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]))) # (!\SRAM|Mux9~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10])))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux9~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datad(\SRAM|Mux9~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux9~1 .lut_mask = 16'hF588;
defparam \SRAM|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N9
dffeas \SRAM|SRAM_ADDR[10] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[10] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
cycloneive_lcell_comb \SRAM|Mux8~0 (
// Equation(s):
// \SRAM|Mux8~0_combout  = (\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0]) # ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11])))) # (!\SRAM|roundRobin [1] & (!\SRAM|roundRobin [0] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11])))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.cin(gnd),
	.combout(\SRAM|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~0 .lut_mask = 16'hBA98;
defparam \SRAM|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cycloneive_lcell_comb \SRAM|Mux8~1 (
// Equation(s):
// \SRAM|Mux8~1_combout  = (\SRAM|roundRobin [0] & ((\SRAM|Mux8~0_combout  & ((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]))) # (!\SRAM|Mux8~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11])))) # (!\SRAM|roundRobin [0] & (((\SRAM|Mux8~0_combout ))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datad(\SRAM|Mux8~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux8~1 .lut_mask = 16'hF388;
defparam \SRAM|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N21
dffeas \SRAM|SRAM_ADDR[11] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[11] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cycloneive_lcell_comb \SRAM|Mux7~0 (
// Equation(s):
// \SRAM|Mux7~0_combout  = (\SRAM|roundRobin [1] & (((\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]))) # (!\SRAM|roundRobin [0] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(\SRAM|roundRobin [0]),
	.cin(gnd),
	.combout(\SRAM|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~0 .lut_mask = 16'hFA44;
defparam \SRAM|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneive_lcell_comb \SRAM|Mux7~1 (
// Equation(s):
// \SRAM|Mux7~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux7~0_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12])) # (!\SRAM|Mux7~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]))))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux7~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(\SRAM|Mux7~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux7~1 .lut_mask = 16'hDDA0;
defparam \SRAM|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N1
dffeas \SRAM|SRAM_ADDR[12] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[12] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
cycloneive_lcell_comb \SRAM|Mux6~0 (
// Equation(s):
// \SRAM|Mux6~0_combout  = (\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1])))) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]))) # (!\SRAM|roundRobin [1] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.cin(gnd),
	.combout(\SRAM|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~0 .lut_mask = 16'hF4A4;
defparam \SRAM|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
cycloneive_lcell_comb \SRAM|Mux6~1 (
// Equation(s):
// \SRAM|Mux6~1_combout  = (\SRAM|roundRobin [0] & ((\SRAM|Mux6~0_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13])) # (!\SRAM|Mux6~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]))))) # (!\SRAM|roundRobin [0] & (((\SRAM|Mux6~0_combout ))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datad(\SRAM|Mux6~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux6~1 .lut_mask = 16'hDDA0;
defparam \SRAM|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N11
dffeas \SRAM|SRAM_ADDR[13] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[13] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N14
cycloneive_lcell_comb \SRAM|Mux5~0 (
// Equation(s):
// \SRAM|Mux5~0_combout  = (\SRAM|roundRobin [1] & (\SRAM|roundRobin [0])) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]))) # (!\SRAM|roundRobin [0] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.cin(gnd),
	.combout(\SRAM|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~0 .lut_mask = 16'hDC98;
defparam \SRAM|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N10
cycloneive_lcell_comb \SRAM|Mux5~1 (
// Equation(s):
// \SRAM|Mux5~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux5~0_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14])) # (!\SRAM|Mux5~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]))))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux5~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datac(\SRAM|Mux5~0_combout ),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.cin(gnd),
	.combout(\SRAM|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux5~1 .lut_mask = 16'hDAD0;
defparam \SRAM|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N11
dffeas \SRAM|SRAM_ADDR[14] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[14] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N16
cycloneive_lcell_comb \SRAM|Mux4~0 (
// Equation(s):
// \SRAM|Mux4~0_combout  = (\SRAM|roundRobin [1] & (((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]) # (\SRAM|roundRobin [0])))) # (!\SRAM|roundRobin [1] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ((!\SRAM|roundRobin [0]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datad(\SRAM|roundRobin [0]),
	.cin(gnd),
	.combout(\SRAM|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~0 .lut_mask = 16'hAAE4;
defparam \SRAM|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneive_lcell_comb \SRAM|Mux4~1 (
// Equation(s):
// \SRAM|Mux4~1_combout  = (\SRAM|Mux4~0_combout  & (((\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]) # (!\SRAM|roundRobin [0])))) # (!\SRAM|Mux4~0_combout  & 
// (\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ((\SRAM|roundRobin [0]))))

	.dataa(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datab(\SRAM|Mux4~0_combout ),
	.datac(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datad(\SRAM|roundRobin [0]),
	.cin(gnd),
	.combout(\SRAM|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux4~1 .lut_mask = 16'hE2CC;
defparam \SRAM|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N21
dffeas \SRAM|SRAM_ADDR[15] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[15] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cycloneive_lcell_comb \SRAM|Mux3~0 (
// Equation(s):
// \SRAM|Mux3~0_combout  = (\SRAM|roundRobin [0] & ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16]) # ((\SRAM|roundRobin [1])))) # (!\SRAM|roundRobin [0] & (((!\SRAM|roundRobin [1] & 
// \SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.cin(gnd),
	.combout(\SRAM|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~0 .lut_mask = 16'hADA8;
defparam \SRAM|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N30
cycloneive_lcell_comb \SRAM|Mux3~1 (
// Equation(s):
// \SRAM|Mux3~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux3~0_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16])) # (!\SRAM|Mux3~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16]))))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux3~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.datad(\SRAM|Mux3~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux3~1 .lut_mask = 16'hDDA0;
defparam \SRAM|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N31
dffeas \SRAM|SRAM_ADDR[16] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[16] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
cycloneive_lcell_comb \SRAM|Mux2~0 (
// Equation(s):
// \SRAM|Mux2~0_combout  = (\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1])))) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]))) # (!\SRAM|roundRobin [1] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.cin(gnd),
	.combout(\SRAM|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~0 .lut_mask = 16'hF4A4;
defparam \SRAM|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneive_lcell_comb \SRAM|Mux2~1 (
// Equation(s):
// \SRAM|Mux2~1_combout  = (\SRAM|roundRobin [0] & ((\SRAM|Mux2~0_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17])) # (!\SRAM|Mux2~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]))))) # (!\SRAM|roundRobin [0] & (((\SRAM|Mux2~0_combout ))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datad(\SRAM|Mux2~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux2~1 .lut_mask = 16'hDDA0;
defparam \SRAM|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N9
dffeas \SRAM|SRAM_ADDR[17] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[17] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneive_lcell_comb \SRAM|Mux1~0 (
// Equation(s):
// \SRAM|Mux1~0_combout  = (\SRAM|roundRobin [1] & (\SRAM|roundRobin [0])) # (!\SRAM|roundRobin [1] & ((\SRAM|roundRobin [0] & ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]))) # (!\SRAM|roundRobin [0] & 
// (\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|roundRobin [0]),
	.datac(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.datad(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.cin(gnd),
	.combout(\SRAM|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~0 .lut_mask = 16'hDC98;
defparam \SRAM|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneive_lcell_comb \SRAM|Mux1~1 (
// Equation(s):
// \SRAM|Mux1~1_combout  = (\SRAM|roundRobin [1] & ((\SRAM|Mux1~0_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18])) # (!\SRAM|Mux1~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]))))) # (!\SRAM|roundRobin [1] & (((\SRAM|Mux1~0_combout ))))

	.dataa(\SRAM|roundRobin [1]),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.datac(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.datad(\SRAM|Mux1~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux1~1 .lut_mask = 16'hDDA0;
defparam \SRAM|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N27
dffeas \SRAM|SRAM_ADDR[18] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[18] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
cycloneive_lcell_comb \SRAM|Mux0~0 (
// Equation(s):
// \SRAM|Mux0~0_combout  = (\SRAM|roundRobin [0] & (((\SRAM|roundRobin [1])))) # (!\SRAM|roundRobin [0] & ((\SRAM|roundRobin [1] & (\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19])) # (!\SRAM|roundRobin [1] & 
// ((\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19])))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[2].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.datac(\SRAM|roundRobin [1]),
	.datad(\SRAM|ADDR_FIFO_generate[0].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.cin(gnd),
	.combout(\SRAM|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~0 .lut_mask = 16'hE5E0;
defparam \SRAM|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cycloneive_lcell_comb \SRAM|Mux0~1 (
// Equation(s):
// \SRAM|Mux0~1_combout  = (\SRAM|roundRobin [0] & ((\SRAM|Mux0~0_combout  & (\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19])) # (!\SRAM|Mux0~0_combout  & 
// ((\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19]))))) # (!\SRAM|roundRobin [0] & (((\SRAM|Mux0~0_combout ))))

	.dataa(\SRAM|roundRobin [0]),
	.datab(\SRAM|ADDR_FIFO_generate[3].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.datac(\SRAM|ADDR_FIFO_generate[1].addr_inputPort|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.datad(\SRAM|Mux0~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux0~1 .lut_mask = 16'hDDA0;
defparam \SRAM|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N23
dffeas \SRAM|SRAM_ADDR[19] (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[19] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneive_lcell_comb \SRAM|SRAM_OE_N~0 (
// Equation(s):
// \SRAM|SRAM_OE_N~0_combout  = !\SRAM|Mux20~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|Mux20~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_OE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_OE_N~0 .lut_mask = 16'h0F0F;
defparam \SRAM|SRAM_OE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N25
dffeas \SRAM|SRAM_OE_N (
	.clk(\SRAM_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_OE_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|controllerIdle~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_OE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_OE_N .is_wysiwyg = "true";
defparam \SRAM|SRAM_OE_N .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[0]~input (
	.i(SRAM_DQ[0]),
	.ibar(gnd),
	.o(\SRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[0]~input .bus_hold = "false";
defparam \SRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[1]~input (
	.i(SRAM_DQ[1]),
	.ibar(gnd),
	.o(\SRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[1]~input .bus_hold = "false";
defparam \SRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[2]~input (
	.i(SRAM_DQ[2]),
	.ibar(gnd),
	.o(\SRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[2]~input .bus_hold = "false";
defparam \SRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[3]~input (
	.i(SRAM_DQ[3]),
	.ibar(gnd),
	.o(\SRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[3]~input .bus_hold = "false";
defparam \SRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[4]~input (
	.i(SRAM_DQ[4]),
	.ibar(gnd),
	.o(\SRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[4]~input .bus_hold = "false";
defparam \SRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[5]~input (
	.i(SRAM_DQ[5]),
	.ibar(gnd),
	.o(\SRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[5]~input .bus_hold = "false";
defparam \SRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[6]~input (
	.i(SRAM_DQ[6]),
	.ibar(gnd),
	.o(\SRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[6]~input .bus_hold = "false";
defparam \SRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[7]~input (
	.i(SRAM_DQ[7]),
	.ibar(gnd),
	.o(\SRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[7]~input .bus_hold = "false";
defparam \SRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \SRAM_DQ[8]~input (
	.i(SRAM_DQ[8]),
	.ibar(gnd),
	.o(\SRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[8]~input .bus_hold = "false";
defparam \SRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \SRAM_DQ[9]~input (
	.i(SRAM_DQ[9]),
	.ibar(gnd),
	.o(\SRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[9]~input .bus_hold = "false";
defparam \SRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SRAM_DQ[10]~input (
	.i(SRAM_DQ[10]),
	.ibar(gnd),
	.o(\SRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[10]~input .bus_hold = "false";
defparam \SRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_DQ[11]~input (
	.i(SRAM_DQ[11]),
	.ibar(gnd),
	.o(\SRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[11]~input .bus_hold = "false";
defparam \SRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \SRAM_DQ[12]~input (
	.i(SRAM_DQ[12]),
	.ibar(gnd),
	.o(\SRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[12]~input .bus_hold = "false";
defparam \SRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[13]~input (
	.i(SRAM_DQ[13]),
	.ibar(gnd),
	.o(\SRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[13]~input .bus_hold = "false";
defparam \SRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[14]~input (
	.i(SRAM_DQ[14]),
	.ibar(gnd),
	.o(\SRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[14]~input .bus_hold = "false";
defparam \SRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[15]~input (
	.i(SRAM_DQ[15]),
	.ibar(gnd),
	.o(\SRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[15]~input .bus_hold = "false";
defparam \SRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

assign SRAM_ADDR[0] = \SRAM_ADDR[0]~output_o ;

assign SRAM_ADDR[1] = \SRAM_ADDR[1]~output_o ;

assign SRAM_ADDR[2] = \SRAM_ADDR[2]~output_o ;

assign SRAM_ADDR[3] = \SRAM_ADDR[3]~output_o ;

assign SRAM_ADDR[4] = \SRAM_ADDR[4]~output_o ;

assign SRAM_ADDR[5] = \SRAM_ADDR[5]~output_o ;

assign SRAM_ADDR[6] = \SRAM_ADDR[6]~output_o ;

assign SRAM_ADDR[7] = \SRAM_ADDR[7]~output_o ;

assign SRAM_ADDR[8] = \SRAM_ADDR[8]~output_o ;

assign SRAM_ADDR[9] = \SRAM_ADDR[9]~output_o ;

assign SRAM_ADDR[10] = \SRAM_ADDR[10]~output_o ;

assign SRAM_ADDR[11] = \SRAM_ADDR[11]~output_o ;

assign SRAM_ADDR[12] = \SRAM_ADDR[12]~output_o ;

assign SRAM_ADDR[13] = \SRAM_ADDR[13]~output_o ;

assign SRAM_ADDR[14] = \SRAM_ADDR[14]~output_o ;

assign SRAM_ADDR[15] = \SRAM_ADDR[15]~output_o ;

assign SRAM_ADDR[16] = \SRAM_ADDR[16]~output_o ;

assign SRAM_ADDR[17] = \SRAM_ADDR[17]~output_o ;

assign SRAM_ADDR[18] = \SRAM_ADDR[18]~output_o ;

assign SRAM_ADDR[19] = \SRAM_ADDR[19]~output_o ;

assign SRAM_UB_N = \SRAM_UB_N~output_o ;

assign SRAM_LB_N = \SRAM_LB_N~output_o ;

assign SRAM_CE_N = \SRAM_CE_N~output_o ;

assign SRAM_OE_N = \SRAM_OE_N~output_o ;

assign SRAM_WE_N = \SRAM_WE_N~output_o ;

assign SRAM_DQ[0] = \SRAM_DQ[0]~output_o ;

assign SRAM_DQ[1] = \SRAM_DQ[1]~output_o ;

assign SRAM_DQ[2] = \SRAM_DQ[2]~output_o ;

assign SRAM_DQ[3] = \SRAM_DQ[3]~output_o ;

assign SRAM_DQ[4] = \SRAM_DQ[4]~output_o ;

assign SRAM_DQ[5] = \SRAM_DQ[5]~output_o ;

assign SRAM_DQ[6] = \SRAM_DQ[6]~output_o ;

assign SRAM_DQ[7] = \SRAM_DQ[7]~output_o ;

assign SRAM_DQ[8] = \SRAM_DQ[8]~output_o ;

assign SRAM_DQ[9] = \SRAM_DQ[9]~output_o ;

assign SRAM_DQ[10] = \SRAM_DQ[10]~output_o ;

assign SRAM_DQ[11] = \SRAM_DQ[11]~output_o ;

assign SRAM_DQ[12] = \SRAM_DQ[12]~output_o ;

assign SRAM_DQ[13] = \SRAM_DQ[13]~output_o ;

assign SRAM_DQ[14] = \SRAM_DQ[14]~output_o ;

assign SRAM_DQ[15] = \SRAM_DQ[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
