{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 19 11:15:32 2011 " "Info: Processing started: Sat Feb 19 11:15:32 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[0\] " "Warning: Node \"char_7seg:H0\|OUT\[0\]\" is a latch" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[1\] " "Warning: Node \"char_7seg:H0\|OUT\[1\]\" is a latch" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[2\] " "Warning: Node \"char_7seg:H0\|OUT\[2\]\" is a latch" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[3\] " "Warning: Node \"char_7seg:H0\|OUT\[3\]\" is a latch" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[4\] " "Warning: Node \"char_7seg:H0\|OUT\[4\]\" is a latch" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[5\] " "Warning: Node \"char_7seg:H0\|OUT\[5\]\" is a latch" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[6\] " "Warning: Node \"char_7seg:H0\|OUT\[6\]\" is a latch" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "char_7seg:H0\|OUT\[8\] " "Warning: Node \"char_7seg:H0\|OUT\[8\]\" is a latch" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[7\] " "Info: Assuming node \"SW\[7\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[1\] " "Info: Assuming node \"SW\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[5\] " "Info: Assuming node \"SW\[5\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[8\] " "Info: Assuming node \"SW\[8\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[4\] " "Info: Assuming node \"SW\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[0\] " "Info: Assuming node \"SW\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[2\] " "Info: Assuming node \"SW\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[6\] " "Info: Assuming node \"SW\[6\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[3\] " "Info: Assuming node \"SW\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "char_7seg:H0\|Mux7~16 " "Info: Detected gated clock \"char_7seg:H0\|Mux7~16\" as buffer" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 100 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "char_7seg:H0\|Mux7~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "full_adder:comb_46\|Add1~131 " "Info: Detected gated clock \"full_adder:comb_46\|Add1~131\" as buffer" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 72 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "full_adder:comb_46\|Add1~131" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "full_adder:comb_46\|Add1~130 " "Info: Detected gated clock \"full_adder:comb_46\|Add1~130\" as buffer" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 72 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "full_adder:comb_46\|Add1~130" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "full_adder:comb_45\|Add1~138 " "Info: Detected gated clock \"full_adder:comb_45\|Add1~138\" as buffer" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 72 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "full_adder:comb_45\|Add1~138" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "full_adder:comb_44\|Add1~69 " "Info: Detected gated clock \"full_adder:comb_44\|Add1~69\" as buffer" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 72 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "full_adder:comb_44\|Add1~69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "char_7seg:H0\|OUT\[1\] SW\[0\] SW\[3\] 4.650 ns register " "Info: tsu for register \"char_7seg:H0\|OUT\[1\]\" (data pin = \"SW\[0\]\", clock pin = \"SW\[3\]\") is 4.650 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.688 ns + Longest pin register " "Info: + Longest pin to register delay is 8.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 3; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.018 ns) + CELL(0.438 ns) 3.455 ns full_adder:comb_44\|Add1~69 2 COMB LCCOMB_X31_Y2_N10 2 " "Info: 2: + IC(2.018 ns) + CELL(0.438 ns) = 3.455 ns; Loc. = LCCOMB_X31_Y2_N10; Fanout = 2; COMB Node = 'full_adder:comb_44\|Add1~69'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { SW[0] full_adder:comb_44|Add1~69 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.437 ns) 4.164 ns full_adder:comb_45\|Add1~138 3 COMB LCCOMB_X31_Y2_N22 2 " "Info: 3: + IC(0.272 ns) + CELL(0.437 ns) = 4.164 ns; Loc. = LCCOMB_X31_Y2_N22; Fanout = 2; COMB Node = 'full_adder:comb_45\|Add1~138'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { full_adder:comb_44|Add1~69 full_adder:comb_45|Add1~138 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 4.566 ns full_adder:comb_46\|Add1~131 4 COMB LCCOMB_X31_Y2_N8 5 " "Info: 4: + IC(0.252 ns) + CELL(0.150 ns) = 4.566 ns; Loc. = LCCOMB_X31_Y2_N8; Fanout = 5; COMB Node = 'full_adder:comb_46\|Add1~131'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { full_adder:comb_45|Add1~138 full_adder:comb_46|Add1~131 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.420 ns) 6.275 ns full_adder:comb_47\|Add1~29 5 COMB LCCOMB_X30_Y2_N24 9 " "Info: 5: + IC(1.289 ns) + CELL(0.420 ns) = 6.275 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 9; COMB Node = 'full_adder:comb_47\|Add1~29'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { full_adder:comb_46|Add1~131 full_adder:comb_47|Add1~29 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.275 ns) 6.852 ns char_7seg:H0\|Mux1~44 6 COMB LCCOMB_X30_Y2_N22 1 " "Info: 6: + IC(0.302 ns) + CELL(0.275 ns) = 6.852 ns; Loc. = LCCOMB_X30_Y2_N22; Fanout = 1; COMB Node = 'char_7seg:H0\|Mux1~44'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { full_adder:comb_47|Add1~29 char_7seg:H0|Mux1~44 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 7.516 ns char_7seg:H0\|Mux1~46 7 COMB LCCOMB_X30_Y2_N16 1 " "Info: 7: + IC(0.244 ns) + CELL(0.420 ns) = 7.516 ns; Loc. = LCCOMB_X30_Y2_N16; Fanout = 1; COMB Node = 'char_7seg:H0\|Mux1~46'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { char_7seg:H0|Mux1~44 char_7seg:H0|Mux1~46 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.271 ns) 8.688 ns char_7seg:H0\|OUT\[1\] 8 REG LCCOMB_X25_Y1_N0 1 " "Info: 8: + IC(0.901 ns) + CELL(0.271 ns) = 8.688 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 1; REG Node = 'char_7seg:H0\|OUT\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { char_7seg:H0|Mux1~46 char_7seg:H0|OUT[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.410 ns ( 39.25 % ) " "Info: Total cell delay = 3.410 ns ( 39.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.278 ns ( 60.75 % ) " "Info: Total interconnect delay = 5.278 ns ( 60.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.688 ns" { SW[0] full_adder:comb_44|Add1~69 full_adder:comb_45|Add1~138 full_adder:comb_46|Add1~131 full_adder:comb_47|Add1~29 char_7seg:H0|Mux1~44 char_7seg:H0|Mux1~46 char_7seg:H0|OUT[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.688 ns" { SW[0] SW[0]~combout full_adder:comb_44|Add1~69 full_adder:comb_45|Add1~138 full_adder:comb_46|Add1~131 full_adder:comb_47|Add1~29 char_7seg:H0|Mux1~44 char_7seg:H0|Mux1~46 char_7seg:H0|OUT[1] } { 0.000ns 0.000ns 2.018ns 0.272ns 0.252ns 1.289ns 0.302ns 0.244ns 0.901ns } { 0.000ns 0.999ns 0.438ns 0.437ns 0.150ns 0.420ns 0.275ns 0.420ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.818 ns + " "Info: + Micro setup delay of destination is 0.818 ns" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] destination 4.856 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[3\]\" to destination register is 4.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 CLK PIN_AE14 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 7; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.438 ns) 2.406 ns char_7seg:H0\|Mux7~16 2 COMB LCCOMB_X30_Y2_N20 1 " "Info: 2: + IC(0.969 ns) + CELL(0.438 ns) = 2.406 ns; Loc. = LCCOMB_X30_Y2_N20; Fanout = 1; COMB Node = 'char_7seg:H0\|Mux7~16'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { SW[3] char_7seg:H0|Mux7~16 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.000 ns) 3.354 ns char_7seg:H0\|Mux7~16clkctrl 3 COMB CLKCTRL_G13 8 " "Info: 3: + IC(0.948 ns) + CELL(0.000 ns) = 3.354 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'char_7seg:H0\|Mux7~16clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { char_7seg:H0|Mux7~16 char_7seg:H0|Mux7~16clkctrl } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.150 ns) 4.856 ns char_7seg:H0\|OUT\[1\] 4 REG LCCOMB_X25_Y1_N0 1 " "Info: 4: + IC(1.352 ns) + CELL(0.150 ns) = 4.856 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 1; REG Node = 'char_7seg:H0\|OUT\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { char_7seg:H0|Mux7~16clkctrl char_7seg:H0|OUT[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.587 ns ( 32.68 % ) " "Info: Total cell delay = 1.587 ns ( 32.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.269 ns ( 67.32 % ) " "Info: Total interconnect delay = 3.269 ns ( 67.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.856 ns" { SW[3] char_7seg:H0|Mux7~16 char_7seg:H0|Mux7~16clkctrl char_7seg:H0|OUT[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.856 ns" { SW[3] SW[3]~combout char_7seg:H0|Mux7~16 char_7seg:H0|Mux7~16clkctrl char_7seg:H0|OUT[1] } { 0.000ns 0.000ns 0.969ns 0.948ns 1.352ns } { 0.000ns 0.999ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.688 ns" { SW[0] full_adder:comb_44|Add1~69 full_adder:comb_45|Add1~138 full_adder:comb_46|Add1~131 full_adder:comb_47|Add1~29 char_7seg:H0|Mux1~44 char_7seg:H0|Mux1~46 char_7seg:H0|OUT[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.688 ns" { SW[0] SW[0]~combout full_adder:comb_44|Add1~69 full_adder:comb_45|Add1~138 full_adder:comb_46|Add1~131 full_adder:comb_47|Add1~29 char_7seg:H0|Mux1~44 char_7seg:H0|Mux1~46 char_7seg:H0|OUT[1] } { 0.000ns 0.000ns 2.018ns 0.272ns 0.252ns 1.289ns 0.302ns 0.244ns 0.901ns } { 0.000ns 0.999ns 0.438ns 0.437ns 0.150ns 0.420ns 0.275ns 0.420ns 0.271ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.856 ns" { SW[3] char_7seg:H0|Mux7~16 char_7seg:H0|Mux7~16clkctrl char_7seg:H0|OUT[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.856 ns" { SW[3] SW[3]~combout char_7seg:H0|Mux7~16 char_7seg:H0|Mux7~16clkctrl char_7seg:H0|OUT[1] } { 0.000ns 0.000ns 0.969ns 0.948ns 1.352ns } { 0.000ns 0.999ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "SW\[0\] HEX1\[1\] char_7seg:H0\|OUT\[8\] 14.129 ns register " "Info: tco from clock \"SW\[0\]\" to destination pin \"HEX1\[1\]\" through register \"char_7seg:H0\|OUT\[8\]\" is 14.129 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] source 7.953 ns + Longest register " "Info: + Longest clock path from clock \"SW\[0\]\" to source register is 7.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 3; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.018 ns) + CELL(0.438 ns) 3.455 ns full_adder:comb_44\|Add1~69 2 COMB LCCOMB_X31_Y2_N10 2 " "Info: 2: + IC(2.018 ns) + CELL(0.438 ns) = 3.455 ns; Loc. = LCCOMB_X31_Y2_N10; Fanout = 2; COMB Node = 'full_adder:comb_44\|Add1~69'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { SW[0] full_adder:comb_44|Add1~69 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.437 ns) 4.164 ns full_adder:comb_45\|Add1~138 3 COMB LCCOMB_X31_Y2_N22 2 " "Info: 3: + IC(0.272 ns) + CELL(0.437 ns) = 4.164 ns; Loc. = LCCOMB_X31_Y2_N22; Fanout = 2; COMB Node = 'full_adder:comb_45\|Add1~138'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { full_adder:comb_44|Add1~69 full_adder:comb_45|Add1~138 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 4.566 ns full_adder:comb_46\|Add1~130 4 COMB LCCOMB_X31_Y2_N14 10 " "Info: 4: + IC(0.252 ns) + CELL(0.150 ns) = 4.566 ns; Loc. = LCCOMB_X31_Y2_N14; Fanout = 10; COMB Node = 'full_adder:comb_46\|Add1~130'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { full_adder:comb_45|Add1~138 full_adder:comb_46|Add1~130 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.420 ns) 5.492 ns char_7seg:H0\|Mux7~16 5 COMB LCCOMB_X30_Y2_N20 1 " "Info: 5: + IC(0.506 ns) + CELL(0.420 ns) = 5.492 ns; Loc. = LCCOMB_X30_Y2_N20; Fanout = 1; COMB Node = 'char_7seg:H0\|Mux7~16'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { full_adder:comb_46|Add1~130 char_7seg:H0|Mux7~16 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.000 ns) 6.440 ns char_7seg:H0\|Mux7~16clkctrl 6 COMB CLKCTRL_G13 8 " "Info: 6: + IC(0.948 ns) + CELL(0.000 ns) = 6.440 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'char_7seg:H0\|Mux7~16clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { char_7seg:H0|Mux7~16 char_7seg:H0|Mux7~16clkctrl } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.150 ns) 7.953 ns char_7seg:H0\|OUT\[8\] 7 REG LCCOMB_X32_Y2_N22 2 " "Info: 7: + IC(1.363 ns) + CELL(0.150 ns) = 7.953 ns; Loc. = LCCOMB_X32_Y2_N22; Fanout = 2; REG Node = 'char_7seg:H0\|OUT\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { char_7seg:H0|Mux7~16clkctrl char_7seg:H0|OUT[8] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 32.62 % ) " "Info: Total cell delay = 2.594 ns ( 32.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.359 ns ( 67.38 % ) " "Info: Total interconnect delay = 5.359 ns ( 67.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { SW[0] full_adder:comb_44|Add1~69 full_adder:comb_45|Add1~138 full_adder:comb_46|Add1~130 char_7seg:H0|Mux7~16 char_7seg:H0|Mux7~16clkctrl char_7seg:H0|OUT[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { SW[0] SW[0]~combout full_adder:comb_44|Add1~69 full_adder:comb_45|Add1~138 full_adder:comb_46|Add1~130 char_7seg:H0|Mux7~16 char_7seg:H0|Mux7~16clkctrl char_7seg:H0|OUT[8] } { 0.000ns 0.000ns 2.018ns 0.272ns 0.252ns 0.506ns 0.948ns 1.363ns } { 0.000ns 0.999ns 0.438ns 0.437ns 0.150ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.176 ns + Longest register pin " "Info: + Longest register to pin delay is 6.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns char_7seg:H0\|OUT\[8\] 1 REG LCCOMB_X32_Y2_N22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y2_N22; Fanout = 2; REG Node = 'char_7seg:H0\|OUT\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { char_7seg:H0|OUT[8] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.387 ns) + CELL(2.789 ns) 6.176 ns HEX1\[1\] 2 PIN PIN_V21 0 " "Info: 2: + IC(3.387 ns) + CELL(2.789 ns) = 6.176 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'HEX1\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.176 ns" { char_7seg:H0|OUT[8] HEX1[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.789 ns ( 45.16 % ) " "Info: Total cell delay = 2.789 ns ( 45.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.387 ns ( 54.84 % ) " "Info: Total interconnect delay = 3.387 ns ( 54.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.176 ns" { char_7seg:H0|OUT[8] HEX1[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.176 ns" { char_7seg:H0|OUT[8] HEX1[1] } { 0.000ns 3.387ns } { 0.000ns 2.789ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { SW[0] full_adder:comb_44|Add1~69 full_adder:comb_45|Add1~138 full_adder:comb_46|Add1~130 char_7seg:H0|Mux7~16 char_7seg:H0|Mux7~16clkctrl char_7seg:H0|OUT[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { SW[0] SW[0]~combout full_adder:comb_44|Add1~69 full_adder:comb_45|Add1~138 full_adder:comb_46|Add1~130 char_7seg:H0|Mux7~16 char_7seg:H0|Mux7~16clkctrl char_7seg:H0|OUT[8] } { 0.000ns 0.000ns 2.018ns 0.272ns 0.252ns 0.506ns 0.948ns 1.363ns } { 0.000ns 0.999ns 0.438ns 0.437ns 0.150ns 0.420ns 0.000ns 0.150ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.176 ns" { char_7seg:H0|OUT[8] HEX1[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.176 ns" { char_7seg:H0|OUT[8] HEX1[1] } { 0.000ns 3.387ns } { 0.000ns 2.789ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[17\] LEDR\[17\] 9.765 ns Longest " "Info: Longest tpd from source pin \"SW\[17\]\" to destination pin \"LEDR\[17\]\" is 9.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 PIN PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; PIN Node = 'SW\[17\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.115 ns) + CELL(2.798 ns) 9.765 ns LEDR\[17\] 2 PIN PIN_AD12 0 " "Info: 2: + IC(6.115 ns) + CELL(2.798 ns) = 9.765 ns; Loc. = PIN_AD12; Fanout = 0; PIN Node = 'LEDR\[17\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.913 ns" { SW[17] LEDR[17] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.650 ns ( 37.38 % ) " "Info: Total cell delay = 3.650 ns ( 37.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.115 ns ( 62.62 % ) " "Info: Total interconnect delay = 6.115 ns ( 62.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.765 ns" { SW[17] LEDR[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.765 ns" { SW[17] SW[17]~combout LEDR[17] } { 0.000ns 0.000ns 6.115ns } { 0.000ns 0.852ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "char_7seg:H0\|OUT\[0\] SW\[3\] SW\[0\] 5.032 ns register " "Info: th for register \"char_7seg:H0\|OUT\[0\]\" (data pin = \"SW\[3\]\", clock pin = \"SW\[0\]\") is 5.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] destination 7.946 ns + Longest register " "Info: + Longest clock path from clock \"SW\[0\]\" to destination register is 7.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 3; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.018 ns) + CELL(0.438 ns) 3.455 ns full_adder:comb_44\|Add1~69 2 COMB LCCOMB_X31_Y2_N10 2 " "Info: 2: + IC(2.018 ns) + CELL(0.438 ns) = 3.455 ns; Loc. = LCCOMB_X31_Y2_N10; Fanout = 2; COMB Node = 'full_adder:comb_44\|Add1~69'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { SW[0] full_adder:comb_44|Add1~69 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.437 ns) 4.164 ns full_adder:comb_45\|Add1~138 3 COMB LCCOMB_X31_Y2_N22 2 " "Info: 3: + IC(0.272 ns) + CELL(0.437 ns) = 4.164 ns; Loc. = LCCOMB_X31_Y2_N22; Fanout = 2; COMB Node = 'full_adder:comb_45\|Add1~138'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { full_adder:comb_44|Add1~69 full_adder:comb_45|Add1~138 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 4.566 ns full_adder:comb_46\|Add1~130 4 COMB LCCOMB_X31_Y2_N14 10 " "Info: 4: + IC(0.252 ns) + CELL(0.150 ns) = 4.566 ns; Loc. = LCCOMB_X31_Y2_N14; Fanout = 10; COMB Node = 'full_adder:comb_46\|Add1~130'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { full_adder:comb_45|Add1~138 full_adder:comb_46|Add1~130 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.420 ns) 5.492 ns char_7seg:H0\|Mux7~16 5 COMB LCCOMB_X30_Y2_N20 1 " "Info: 5: + IC(0.506 ns) + CELL(0.420 ns) = 5.492 ns; Loc. = LCCOMB_X30_Y2_N20; Fanout = 1; COMB Node = 'char_7seg:H0\|Mux7~16'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { full_adder:comb_46|Add1~130 char_7seg:H0|Mux7~16 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.000 ns) 6.440 ns char_7seg:H0\|Mux7~16clkctrl 6 COMB CLKCTRL_G13 8 " "Info: 6: + IC(0.948 ns) + CELL(0.000 ns) = 6.440 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'char_7seg:H0\|Mux7~16clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { char_7seg:H0|Mux7~16 char_7seg:H0|Mux7~16clkctrl } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.150 ns) 7.946 ns char_7seg:H0\|OUT\[0\] 7 REG LCCOMB_X30_Y2_N0 1 " "Info: 7: + IC(1.356 ns) + CELL(0.150 ns) = 7.946 ns; Loc. = LCCOMB_X30_Y2_N0; Fanout = 1; REG Node = 'char_7seg:H0\|OUT\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { char_7seg:H0|Mux7~16clkctrl char_7seg:H0|OUT[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 32.65 % ) " "Info: Total cell delay = 2.594 ns ( 32.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.352 ns ( 67.35 % ) " "Info: Total interconnect delay = 5.352 ns ( 67.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.946 ns" { SW[0] full_adder:comb_44|Add1~69 full_adder:comb_45|Add1~138 full_adder:comb_46|Add1~130 char_7seg:H0|Mux7~16 char_7seg:H0|Mux7~16clkctrl char_7seg:H0|OUT[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.946 ns" { SW[0] SW[0]~combout full_adder:comb_44|Add1~69 full_adder:comb_45|Add1~138 full_adder:comb_46|Add1~130 char_7seg:H0|Mux7~16 char_7seg:H0|Mux7~16clkctrl char_7seg:H0|OUT[0] } { 0.000ns 0.000ns 2.018ns 0.272ns 0.252ns 0.506ns 0.948ns 1.356ns } { 0.000ns 0.999ns 0.438ns 0.437ns 0.150ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.914 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 CLK PIN_AE14 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 7; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.275 ns) 2.212 ns char_7seg:H0\|Mux0~30 2 COMB LCCOMB_X30_Y2_N26 1 " "Info: 2: + IC(0.938 ns) + CELL(0.275 ns) = 2.212 ns; Loc. = LCCOMB_X30_Y2_N26; Fanout = 1; COMB Node = 'char_7seg:H0\|Mux0~30'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { SW[3] char_7seg:H0|Mux0~30 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.271 ns) 2.914 ns char_7seg:H0\|OUT\[0\] 3 REG LCCOMB_X30_Y2_N0 1 " "Info: 3: + IC(0.431 ns) + CELL(0.271 ns) = 2.914 ns; Loc. = LCCOMB_X30_Y2_N0; Fanout = 1; REG Node = 'char_7seg:H0\|OUT\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { char_7seg:H0|Mux0~30 char_7seg:H0|OUT[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.545 ns ( 53.02 % ) " "Info: Total cell delay = 1.545 ns ( 53.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.369 ns ( 46.98 % ) " "Info: Total interconnect delay = 1.369 ns ( 46.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { SW[3] char_7seg:H0|Mux0~30 char_7seg:H0|OUT[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.914 ns" { SW[3] SW[3]~combout char_7seg:H0|Mux0~30 char_7seg:H0|OUT[0] } { 0.000ns 0.000ns 0.938ns 0.431ns } { 0.000ns 0.999ns 0.275ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.946 ns" { SW[0] full_adder:comb_44|Add1~69 full_adder:comb_45|Add1~138 full_adder:comb_46|Add1~130 char_7seg:H0|Mux7~16 char_7seg:H0|Mux7~16clkctrl char_7seg:H0|OUT[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.946 ns" { SW[0] SW[0]~combout full_adder:comb_44|Add1~69 full_adder:comb_45|Add1~138 full_adder:comb_46|Add1~130 char_7seg:H0|Mux7~16 char_7seg:H0|Mux7~16clkctrl char_7seg:H0|OUT[0] } { 0.000ns 0.000ns 2.018ns 0.272ns 0.252ns 0.506ns 0.948ns 1.356ns } { 0.000ns 0.999ns 0.438ns 0.437ns 0.150ns 0.420ns 0.000ns 0.150ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { SW[3] char_7seg:H0|Mux0~30 char_7seg:H0|OUT[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.914 ns" { SW[3] SW[3]~combout char_7seg:H0|Mux0~30 char_7seg:H0|OUT[0] } { 0.000ns 0.000ns 0.938ns 0.431ns } { 0.000ns 0.999ns 0.275ns 0.271ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "116 " "Info: Allocated 116 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 19 11:15:34 2011 " "Info: Processing ended: Sat Feb 19 11:15:34 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
