ARM GAS  C:\Users\17832\AppData\Local\Temp\ccwWumfE.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"dma.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_DMA_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_DMA_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_DMA_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/dma.c"
   1:Core/Src/dma.c **** /* USER CODE BEGIN Header */
   2:Core/Src/dma.c **** /**
   3:Core/Src/dma.c ****   ******************************************************************************
   4:Core/Src/dma.c ****   * @file    dma.c
   5:Core/Src/dma.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/dma.c ****   *          of all the requested memory to memory DMA transfers.
   7:Core/Src/dma.c ****   ******************************************************************************
   8:Core/Src/dma.c ****   * @attention
   9:Core/Src/dma.c ****   *
  10:Core/Src/dma.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/dma.c ****   * All rights reserved.
  12:Core/Src/dma.c ****   *
  13:Core/Src/dma.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/dma.c ****   * in the root directory of this software component.
  15:Core/Src/dma.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/dma.c ****   *
  17:Core/Src/dma.c ****   ******************************************************************************
  18:Core/Src/dma.c ****   */
  19:Core/Src/dma.c **** /* USER CODE END Header */
  20:Core/Src/dma.c **** 
  21:Core/Src/dma.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/dma.c **** #include "dma.h"
  23:Core/Src/dma.c **** 
  24:Core/Src/dma.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/dma.c **** 
  26:Core/Src/dma.c **** /* USER CODE END 0 */
  27:Core/Src/dma.c **** 
  28:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/dma.c **** /* Configure DMA                                                              */
  30:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
ARM GAS  C:\Users\17832\AppData\Local\Temp\ccwWumfE.s 			page 2


  31:Core/Src/dma.c **** 
  32:Core/Src/dma.c **** /* USER CODE BEGIN 1 */
  33:Core/Src/dma.c **** 
  34:Core/Src/dma.c **** /* USER CODE END 1 */
  35:Core/Src/dma.c **** DMA_HandleTypeDef hdma_memtomem_dma2_stream0;
  36:Core/Src/dma.c **** 
  37:Core/Src/dma.c **** /**
  38:Core/Src/dma.c ****   * Enable DMA controller clock
  39:Core/Src/dma.c ****   * Configure DMA for memory to memory transfers
  40:Core/Src/dma.c ****   *   hdma_memtomem_dma2_stream0
  41:Core/Src/dma.c ****   */
  42:Core/Src/dma.c **** void MX_DMA_Init(void)
  43:Core/Src/dma.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  44:Core/Src/dma.c **** 
  45:Core/Src/dma.c ****   /* DMA controller clock enable */
  46:Core/Src/dma.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
  40              		.loc 1 46 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 46 3 view .LVU2
  43 0004 0023     		movs	r3, #0
  44 0006 0193     		str	r3, [sp, #4]
  45              		.loc 1 46 3 view .LVU3
  46 0008 264A     		ldr	r2, .L5
  47 000a 116B     		ldr	r1, [r2, #48]
  48 000c 41F48001 		orr	r1, r1, #4194304
  49 0010 1163     		str	r1, [r2, #48]
  50              		.loc 1 46 3 view .LVU4
  51 0012 126B     		ldr	r2, [r2, #48]
  52 0014 02F48002 		and	r2, r2, #4194304
  53 0018 0192     		str	r2, [sp, #4]
  54              		.loc 1 46 3 view .LVU5
  55 001a 019A     		ldr	r2, [sp, #4]
  56              	.LBE2:
  57              		.loc 1 46 3 view .LVU6
  47:Core/Src/dma.c **** 
  48:Core/Src/dma.c ****   /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  49:Core/Src/dma.c ****   hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
  58              		.loc 1 49 3 view .LVU7
  59              		.loc 1 49 39 is_stmt 0 view .LVU8
  60 001c 2248     		ldr	r0, .L5+4
  61 001e 234A     		ldr	r2, .L5+8
  62 0020 0260     		str	r2, [r0]
  50:Core/Src/dma.c ****   hdma_memtomem_dma2_stream0.Init.Channel = DMA_CHANNEL_0;
  63              		.loc 1 50 3 is_stmt 1 view .LVU9
  64              		.loc 1 50 43 is_stmt 0 view .LVU10
  65 0022 4360     		str	r3, [r0, #4]
ARM GAS  C:\Users\17832\AppData\Local\Temp\ccwWumfE.s 			page 3


  51:Core/Src/dma.c ****   hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
  66              		.loc 1 51 3 is_stmt 1 view .LVU11
  67              		.loc 1 51 45 is_stmt 0 view .LVU12
  68 0024 8022     		movs	r2, #128
  69 0026 8260     		str	r2, [r0, #8]
  52:Core/Src/dma.c ****   hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_DISABLE;
  70              		.loc 1 52 3 is_stmt 1 view .LVU13
  71              		.loc 1 52 45 is_stmt 0 view .LVU14
  72 0028 C360     		str	r3, [r0, #12]
  53:Core/Src/dma.c ****   hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
  73              		.loc 1 53 3 is_stmt 1 view .LVU15
  74              		.loc 1 53 42 is_stmt 0 view .LVU16
  75 002a 4FF48062 		mov	r2, #1024
  76 002e 0261     		str	r2, [r0, #16]
  54:Core/Src/dma.c ****   hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
  77              		.loc 1 54 3 is_stmt 1 view .LVU17
  78              		.loc 1 54 55 is_stmt 0 view .LVU18
  79 0030 4FF40062 		mov	r2, #2048
  80 0034 4261     		str	r2, [r0, #20]
  55:Core/Src/dma.c ****   hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
  81              		.loc 1 55 3 is_stmt 1 view .LVU19
  82              		.loc 1 55 52 is_stmt 0 view .LVU20
  83 0036 4FF40052 		mov	r2, #8192
  84 003a 8261     		str	r2, [r0, #24]
  56:Core/Src/dma.c ****   hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
  85              		.loc 1 56 3 is_stmt 1 view .LVU21
  86              		.loc 1 56 40 is_stmt 0 view .LVU22
  87 003c C361     		str	r3, [r0, #28]
  57:Core/Src/dma.c ****   hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_VERY_HIGH;
  88              		.loc 1 57 3 is_stmt 1 view .LVU23
  89              		.loc 1 57 44 is_stmt 0 view .LVU24
  90 003e 4FF44032 		mov	r2, #196608
  91 0042 0262     		str	r2, [r0, #32]
  58:Core/Src/dma.c ****   hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
  92              		.loc 1 58 3 is_stmt 1 view .LVU25
  93              		.loc 1 58 44 is_stmt 0 view .LVU26
  94 0044 0422     		movs	r2, #4
  95 0046 4262     		str	r2, [r0, #36]
  59:Core/Src/dma.c ****   hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
  96              		.loc 1 59 3 is_stmt 1 view .LVU27
  97              		.loc 1 59 49 is_stmt 0 view .LVU28
  98 0048 0322     		movs	r2, #3
  99 004a 8262     		str	r2, [r0, #40]
  60:Core/Src/dma.c ****   hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 100              		.loc 1 60 3 is_stmt 1 view .LVU29
 101              		.loc 1 60 44 is_stmt 0 view .LVU30
 102 004c C362     		str	r3, [r0, #44]
  61:Core/Src/dma.c ****   hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 103              		.loc 1 61 3 is_stmt 1 view .LVU31
 104              		.loc 1 61 47 is_stmt 0 view .LVU32
 105 004e 0363     		str	r3, [r0, #48]
  62:Core/Src/dma.c ****   if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 106              		.loc 1 62 3 is_stmt 1 view .LVU33
 107              		.loc 1 62 7 is_stmt 0 view .LVU34
 108 0050 FFF7FEFF 		bl	HAL_DMA_Init
 109              	.LVL0:
 110              		.loc 1 62 6 view .LVU35
ARM GAS  C:\Users\17832\AppData\Local\Temp\ccwWumfE.s 			page 4


 111 0054 10BB     		cbnz	r0, .L4
 112              	.L2:
  63:Core/Src/dma.c ****   {
  64:Core/Src/dma.c ****     Error_Handler();
  65:Core/Src/dma.c ****   }
  66:Core/Src/dma.c **** 
  67:Core/Src/dma.c ****   /* DMA interrupt init */
  68:Core/Src/dma.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
  69:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 113              		.loc 1 69 3 is_stmt 1 view .LVU36
 114 0056 0022     		movs	r2, #0
 115 0058 1146     		mov	r1, r2
 116 005a 3820     		movs	r0, #56
 117 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 118              	.LVL1:
  70:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 119              		.loc 1 70 3 view .LVU37
 120 0060 3820     		movs	r0, #56
 121 0062 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 122              	.LVL2:
  71:Core/Src/dma.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
  72:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 123              		.loc 1 72 3 view .LVU38
 124 0066 0022     		movs	r2, #0
 125 0068 1146     		mov	r1, r2
 126 006a 3B20     		movs	r0, #59
 127 006c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 128              	.LVL3:
  73:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 129              		.loc 1 73 3 view .LVU39
 130 0070 3B20     		movs	r0, #59
 131 0072 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 132              	.LVL4:
  74:Core/Src/dma.c ****   /* DMA2_Stream6_IRQn interrupt configuration */
  75:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 133              		.loc 1 75 3 view .LVU40
 134 0076 0022     		movs	r2, #0
 135 0078 1146     		mov	r1, r2
 136 007a 4520     		movs	r0, #69
 137 007c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 138              	.LVL5:
  76:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 139              		.loc 1 76 3 view .LVU41
 140 0080 4520     		movs	r0, #69
 141 0082 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 142              	.LVL6:
  77:Core/Src/dma.c ****   /* DMA2_Stream7_IRQn interrupt configuration */
  78:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 143              		.loc 1 78 3 view .LVU42
 144 0086 0022     		movs	r2, #0
 145 0088 1146     		mov	r1, r2
 146 008a 4620     		movs	r0, #70
 147 008c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 148              	.LVL7:
  79:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 149              		.loc 1 79 3 view .LVU43
 150 0090 4620     		movs	r0, #70
ARM GAS  C:\Users\17832\AppData\Local\Temp\ccwWumfE.s 			page 5


 151 0092 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 152              	.LVL8:
  80:Core/Src/dma.c **** 
  81:Core/Src/dma.c **** }
 153              		.loc 1 81 1 is_stmt 0 view .LVU44
 154 0096 03B0     		add	sp, sp, #12
 155              	.LCFI2:
 156              		.cfi_remember_state
 157              		.cfi_def_cfa_offset 4
 158              		@ sp needed
 159 0098 5DF804FB 		ldr	pc, [sp], #4
 160              	.L4:
 161              	.LCFI3:
 162              		.cfi_restore_state
  64:Core/Src/dma.c ****   }
 163              		.loc 1 64 5 is_stmt 1 view .LVU45
 164 009c FFF7FEFF 		bl	Error_Handler
 165              	.LVL9:
 166 00a0 D9E7     		b	.L2
 167              	.L6:
 168 00a2 00BF     		.align	2
 169              	.L5:
 170 00a4 00380240 		.word	1073887232
 171 00a8 00000000 		.word	.LANCHOR0
 172 00ac 10640240 		.word	1073898512
 173              		.cfi_endproc
 174              	.LFE130:
 176              		.global	hdma_memtomem_dma2_stream0
 177              		.section	.bss.hdma_memtomem_dma2_stream0,"aw",%nobits
 178              		.align	2
 179              		.set	.LANCHOR0,. + 0
 182              	hdma_memtomem_dma2_stream0:
 183 0000 00000000 		.space	96
 183      00000000 
 183      00000000 
 183      00000000 
 183      00000000 
 184              		.text
 185              	.Letext0:
 186              		.file 2 "d:\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\machine\\_default_typ
 187              		.file 3 "d:\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 188              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f417xx.h"
 189              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 190              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 191              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 192              		.file 8 "Core/Inc/main.h"
 193              		.file 9 "Core/Inc/dma.h"
ARM GAS  C:\Users\17832\AppData\Local\Temp\ccwWumfE.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 dma.c
C:\Users\17832\AppData\Local\Temp\ccwWumfE.s:20     .text.MX_DMA_Init:00000000 $t
C:\Users\17832\AppData\Local\Temp\ccwWumfE.s:26     .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\17832\AppData\Local\Temp\ccwWumfE.s:170    .text.MX_DMA_Init:000000a4 $d
C:\Users\17832\AppData\Local\Temp\ccwWumfE.s:182    .bss.hdma_memtomem_dma2_stream0:00000000 hdma_memtomem_dma2_stream0
C:\Users\17832\AppData\Local\Temp\ccwWumfE.s:178    .bss.hdma_memtomem_dma2_stream0:00000000 $d

UNDEFINED SYMBOLS
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
