aig 299 38 41 0 220 0 0 1
165 78
231 80
232 82
240 84
250 86
260 88
270 90
280 92
290 94
300 96
310 98
320 100
330 102
340 104
350 106
360 108
370 110
380 112
390 114
400 116
410 118
420 120
430 122
440 124
450 126
460 128
470 130
480 132
490 134
500 136
510 138
520 140
530 142
538 144
34
70
72
74
76
588
1
2
596
598
DBSQQQQQQQQQQQQQQQQQQQQQQQQQQQQQO>U@ñó\ûùõf
ú•£p
§≠´z
¨µ≥Ñ
¥Ωªé
º≈√ò
ƒÕÀ¢
Ã’”¨
‘›€∂
‹Â„¿
‰ÌÎ 
ÏıÛ‘
Ù˝˚ﬁ
¸ÖÉË
ÑçãÚ
åïì¸
îùõÜ
ú•£ê
§≠´ö
¨µ≥§
¥ΩªÆ
º≈√∏
ƒÕÀ¬
Ã’”Ã
‘›€÷
‹Â„‡
‰ÌÎÍ
ÏıÛÙ
Ù˝˚˛≤Q≥SÜ‘H’‘”ÉåM“·‡îîÕS–Q!Ö$É®™´&∏ππ∑∫i0 convert.input30
i1 convert.input28
i2 convert.input27
i3 convert.input26
i4 convert.input25
i5 convert.input24
i6 convert.input23
i7 convert.input22
i8 convert.input21
i9 convert.input20
i10 convert.input19
i11 convert.input1
i12 convert.input31
i13 Verilog.BLINK.clk
i14 convert.input29
i15 convert.input0
i16 AIGER_NEXT_Verilog.BLINK.rst
i17 convert.input3
i18 convert.input2
i19 convert.input5
i20 convert.input7
i21 convert.input13
i22 convert.input15
i23 convert.input4
i24 convert.input6
i25 convert.input8
i26 convert.input9
i27 convert.input10
i28 convert.input11
i29 convert.input12
i30 convert.input14
i31 convert.input16
i32 convert.input17
i33 convert.input18
i34 AIGER_NEXT_LTL_1_SPECF_3
i35 AIGER_NEXT_LTL_1_SPECF_2
i36 AIGER_NEXT_LTL_1_SPECF_1
i37 AIGER_NEXT_IGNORE_LTL_1
l0 Verilog.BLINK.led
l1 Verilog.BLINK.flg
l2 Verilog.BLINK.cnt[0]
l3 Verilog.BLINK.cnt[1]
l4 Verilog.BLINK.cnt[2]
l5 Verilog.BLINK.cnt[3]
l6 Verilog.BLINK.cnt[4]
l7 Verilog.BLINK.cnt[5]
l8 Verilog.BLINK.cnt[6]
l9 Verilog.BLINK.cnt[7]
l10 Verilog.BLINK.cnt[8]
l11 Verilog.BLINK.cnt[9]
l12 Verilog.BLINK.cnt[10]
l13 Verilog.BLINK.cnt[11]
l14 Verilog.BLINK.cnt[12]
l15 Verilog.BLINK.cnt[13]
l16 Verilog.BLINK.cnt[14]
l17 Verilog.BLINK.cnt[15]
l18 Verilog.BLINK.cnt[16]
l19 Verilog.BLINK.cnt[17]
l20 Verilog.BLINK.cnt[18]
l21 Verilog.BLINK.cnt[19]
l22 Verilog.BLINK.cnt[20]
l23 Verilog.BLINK.cnt[21]
l24 Verilog.BLINK.cnt[22]
l25 Verilog.BLINK.cnt[23]
l26 Verilog.BLINK.cnt[24]
l27 Verilog.BLINK.cnt[25]
l28 Verilog.BLINK.cnt[26]
l29 Verilog.BLINK.cnt[27]
l30 Verilog.BLINK.cnt[28]
l31 Verilog.BLINK.cnt[29]
l32 Verilog.BLINK.cnt[30]
l33 Verilog.BLINK.mode
l34 Verilog.BLINK.rst
l35 LTL_1_SPECF_3
l36 LTL_1_SPECF_2
l37 LTL_1_SPECF_1
l38 IGNORE_LTL_1
l39 AIGER_VALID
l40 AIGER_INITIALIZED
j0 AIGER_JUST_0
c
smvtoaig
1.9
../../Tools/abc_mc/SMV/blink_24.smv
