INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab2_1/lab2_1.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module sort
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab2_1/lab2_1.srcs/sim_1/new/cu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab2_1/lab2_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
