INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.gen/sources_1/ip/axi_gpio_0/sim/axi_gpio_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_gpio_0'
