{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 09:14:53 2018 " "Info: Processing started: Mon Jun 11 09:14:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RadarSingalProcess -c RadarSingalProcess --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RadarSingalProcess -c RadarSingalProcess --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "auto_stp_external_clock_1 " "Info: Assuming node \"auto_stp_external_clock_1\" is an undefined clock" {  } { { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "auto_stp_external_clock_1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL:Pll_U\|altpll:altpll_component\|_clk0 register Rst register ddc:ddc_u\|Data_in_buffer\[1\]\[7\] -1.25 ns " "Info: Slack time is -1.25 ns for clock \"PLL:Pll_U\|altpll:altpll_component\|_clk0\" between source register \"Rst\" and destination register \"ddc:ddc_u\|Data_in_buffer\[1\]\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.231 ns + Largest register register " "Info: + Largest register to register requirement is 0.231 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "0.250 ns + " "Info: + Setup relationship between source and destination is 0.250 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.250 ns " "Info: + Latch edge is 0.250 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL:Pll_U\|altpll:altpll_component\|_clk0 6.250 ns -3.500 ns  50 " "Info: Clock period of Destination clock \"PLL:Pll_U\|altpll:altpll_component\|_clk0\" is 6.250 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Clk_25 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"Clk_25\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.194 ns + Largest " "Info: + Largest clock skew is 0.194 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:Pll_U\|altpll:altpll_component\|_clk0 destination 3.676 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL:Pll_U\|altpll:altpll_component\|_clk0\" to destination register is 3.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:Pll_U\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL:Pll_U\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:Pll_U|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns PLL:Pll_U\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G7 7358 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G7; Fanout = 7358; COMB Node = 'PLL:Pll_U\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.710 ns) 3.676 ns ddc:ddc_u\|Data_in_buffer\[1\]\[7\] 3 REG LCFF_X24_Y49_N11 2 " "Info: 3: + IC(1.468 ns) + CELL(0.710 ns) = 3.676 ns; Loc. = LCFF_X24_Y49_N11; Fanout = 2; REG Node = 'ddc:ddc_u\|Data_in_buffer\[1\]\[7\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl ddc:ddc_u|Data_in_buffer[1][7] } "NODE_NAME" } } { "ddc.v" "" { Text "E:/tttt/ddc.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.31 % ) " "Info: Total cell delay = 0.710 ns ( 19.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.966 ns ( 80.69 % ) " "Info: Total interconnect delay = 2.966 ns ( 80.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl ddc:ddc_u|Data_in_buffer[1][7] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 {} PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl {} ddc:ddc_u|Data_in_buffer[1][7] {} } { 0.000ns 1.498ns 1.468ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_25 source 3.482 ns - Longest register " "Info: - Longest clock path from clock \"Clk_25\" to source register is 3.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns Clk_25 1 CLK PIN_AM17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_AM17; Fanout = 6; CLK Node = 'Clk_25'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_25 } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.000 ns) 1.292 ns Clk_25~clkctrl 2 COMB CLKCTRL_G5 4 " "Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.292 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'Clk_25~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Clk_25 Clk_25~clkctrl } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.710 ns) 3.482 ns Rst 3 REG LCFF_X28_Y48_N7 6126 " "Info: 3: + IC(1.480 ns) + CELL(0.710 ns) = 3.482 ns; Loc. = LCFF_X28_Y48_N7; Fanout = 6126; REG Node = 'Rst'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { Clk_25~clkctrl Rst } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 46.81 % ) " "Info: Total cell delay = 1.630 ns ( 46.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.852 ns ( 53.19 % ) " "Info: Total interconnect delay = 1.852 ns ( 53.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.482 ns" { Clk_25 Clk_25~clkctrl Rst } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.482 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst {} } { 0.000ns 0.000ns 0.372ns 1.480ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl ddc:ddc_u|Data_in_buffer[1][7] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 {} PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl {} ddc:ddc_u|Data_in_buffer[1][7] {} } { 0.000ns 1.498ns 1.468ns } { 0.000ns 0.000ns 0.710ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.482 ns" { Clk_25 Clk_25~clkctrl Rst } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.482 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst {} } { 0.000ns 0.000ns 0.372ns 1.480ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns - " "Info: - Micro clock to output delay of source is 0.109 ns" {  } { { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns - " "Info: - Micro setup delay of destination is 0.104 ns" {  } { { "ddc.v" "" { Text "E:/tttt/ddc.v" 51 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl ddc:ddc_u|Data_in_buffer[1][7] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 {} PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl {} ddc:ddc_u|Data_in_buffer[1][7] {} } { 0.000ns 1.498ns 1.468ns } { 0.000ns 0.000ns 0.710ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.482 ns" { Clk_25 Clk_25~clkctrl Rst } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.482 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst {} } { 0.000ns 0.000ns 0.372ns 1.480ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.481 ns - Longest register register " "Info: - Longest register to register delay is 1.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rst 1 REG LCFF_X28_Y48_N7 6126 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y48_N7; Fanout = 6126; REG Node = 'Rst'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rst } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.579 ns) 1.481 ns ddc:ddc_u\|Data_in_buffer\[1\]\[7\] 2 REG LCFF_X24_Y49_N11 2 " "Info: 2: + IC(0.902 ns) + CELL(0.579 ns) = 1.481 ns; Loc. = LCFF_X24_Y49_N11; Fanout = 2; REG Node = 'ddc:ddc_u\|Data_in_buffer\[1\]\[7\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { Rst ddc:ddc_u|Data_in_buffer[1][7] } "NODE_NAME" } } { "ddc.v" "" { Text "E:/tttt/ddc.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.579 ns ( 39.10 % ) " "Info: Total cell delay = 0.579 ns ( 39.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.902 ns ( 60.90 % ) " "Info: Total interconnect delay = 0.902 ns ( 60.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { Rst ddc:ddc_u|Data_in_buffer[1][7] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.481 ns" { Rst {} ddc:ddc_u|Data_in_buffer[1][7] {} } { 0.000ns 0.902ns } { 0.000ns 0.579ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl ddc:ddc_u|Data_in_buffer[1][7] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 {} PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl {} ddc:ddc_u|Data_in_buffer[1][7] {} } { 0.000ns 1.498ns 1.468ns } { 0.000ns 0.000ns 0.710ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.482 ns" { Clk_25 Clk_25~clkctrl Rst } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.482 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst {} } { 0.000ns 0.000ns 0.372ns 1.480ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { Rst ddc:ddc_u|Data_in_buffer[1][7] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.481 ns" { Rst {} ddc:ddc_u|Data_in_buffer[1][7] {} } { 0.000ns 0.902ns } { 0.000ns 0.579ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'PLL:Pll_U\|altpll:altpll_component\|_clk0' 83 " "Warning: Can't achieve timing requirement Clock Setup: 'PLL:Pll_U\|altpll:altpll_component\|_clk0' along 83 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL:Pll_U\|altpll:altpll_component\|_clk1 register Rst register pc:PC_u\|Fir_64_I_1:Fir_Q_1_u\|Fir_64_I_1_ast:Fir_64_I_1_ast_inst\|Fir_64_I_1_st:fircore\|tdl_da_lc:Utdldalc12n\|data_out\[19\] -3.909 ns " "Info: Slack time is -3.909 ns for clock \"PLL:Pll_U\|altpll:altpll_component\|_clk1\" between source register \"Rst\" and destination register \"pc:PC_u\|Fir_64_I_1:Fir_Q_1_u\|Fir_64_I_1_ast:Fir_64_I_1_ast_inst\|Fir_64_I_1_st:fircore\|tdl_da_lc:Utdldalc12n\|data_out\[19\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.425 ns + Largest register register " "Info: + Largest register to register requirement is 1.425 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.500 ns + " "Info: + Setup relationship between source and destination is 1.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.500 ns " "Info: + Latch edge is 1.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL:Pll_U\|altpll:altpll_component\|_clk1 25.000 ns -3.500 ns  50 " "Info: Clock period of Destination clock \"PLL:Pll_U\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Clk_25 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"Clk_25\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.138 ns + Largest " "Info: + Largest clock skew is 0.138 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:Pll_U\|altpll:altpll_component\|_clk1 destination 3.620 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL:Pll_U\|altpll:altpll_component\|_clk1\" to destination register is 3.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:Pll_U\|altpll:altpll_component\|_clk1 1 CLK PLL_12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 5; CLK Node = 'PLL:Pll_U\|altpll:altpll_component\|_clk1'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:Pll_U|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns PLL:Pll_U\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G4 30657 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G4; Fanout = 30657; COMB Node = 'PLL:Pll_U\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.710 ns) 3.620 ns pc:PC_u\|Fir_64_I_1:Fir_Q_1_u\|Fir_64_I_1_ast:Fir_64_I_1_ast_inst\|Fir_64_I_1_st:fircore\|tdl_da_lc:Utdldalc12n\|data_out\[19\] 3 REG LCFF_X57_Y22_N9 11 " "Info: 3: + IC(1.412 ns) + CELL(0.710 ns) = 3.620 ns; Loc. = LCFF_X57_Y22_N9; Fanout = 11; REG Node = 'pc:PC_u\|Fir_64_I_1:Fir_Q_1_u\|Fir_64_I_1_ast:Fir_64_I_1_ast_inst\|Fir_64_I_1_st:fircore\|tdl_da_lc:Utdldalc12n\|data_out\[19\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc12n|data_out[19] } "NODE_NAME" } } { "tdl_da_lc.v" "" { Text "E:/tttt/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.61 % ) " "Info: Total cell delay = 0.710 ns ( 19.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.910 ns ( 80.39 % ) " "Info: Total interconnect delay = 2.910 ns ( 80.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.620 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc12n|data_out[19] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.620 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 {} PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl {} pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc12n|data_out[19] {} } { 0.000ns 1.498ns 1.412ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_25 source 3.482 ns - Longest register " "Info: - Longest clock path from clock \"Clk_25\" to source register is 3.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns Clk_25 1 CLK PIN_AM17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_AM17; Fanout = 6; CLK Node = 'Clk_25'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_25 } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.000 ns) 1.292 ns Clk_25~clkctrl 2 COMB CLKCTRL_G5 4 " "Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.292 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'Clk_25~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Clk_25 Clk_25~clkctrl } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.710 ns) 3.482 ns Rst 3 REG LCFF_X28_Y48_N7 6126 " "Info: 3: + IC(1.480 ns) + CELL(0.710 ns) = 3.482 ns; Loc. = LCFF_X28_Y48_N7; Fanout = 6126; REG Node = 'Rst'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { Clk_25~clkctrl Rst } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 46.81 % ) " "Info: Total cell delay = 1.630 ns ( 46.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.852 ns ( 53.19 % ) " "Info: Total interconnect delay = 1.852 ns ( 53.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.482 ns" { Clk_25 Clk_25~clkctrl Rst } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.482 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst {} } { 0.000ns 0.000ns 0.372ns 1.480ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.620 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc12n|data_out[19] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.620 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 {} PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl {} pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc12n|data_out[19] {} } { 0.000ns 1.498ns 1.412ns } { 0.000ns 0.000ns 0.710ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.482 ns" { Clk_25 Clk_25~clkctrl Rst } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.482 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst {} } { 0.000ns 0.000ns 0.372ns 1.480ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns - " "Info: - Micro clock to output delay of source is 0.109 ns" {  } { { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns - " "Info: - Micro setup delay of destination is 0.104 ns" {  } { { "tdl_da_lc.v" "" { Text "E:/tttt/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.620 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc12n|data_out[19] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.620 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 {} PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl {} pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc12n|data_out[19] {} } { 0.000ns 1.498ns 1.412ns } { 0.000ns 0.000ns 0.710ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.482 ns" { Clk_25 Clk_25~clkctrl Rst } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.482 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst {} } { 0.000ns 0.000ns 0.372ns 1.480ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.334 ns - Longest register register " "Info: - Longest register to register delay is 5.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rst 1 REG LCFF_X28_Y48_N7 6126 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y48_N7; Fanout = 6126; REG Node = 'Rst'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rst } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.711 ns) + CELL(0.060 ns) 2.771 ns pc:PC_u\|Fir_64_I_1:Fir_Q_1_u\|Fir_64_I_1_ast:Fir_64_I_1_ast_inst\|Fir_64_I_1_st:fircore\|tdl_da_lc:Utdldalc26n\|data_out\[11\]~0 2 COMB LCCOMB_X52_Y16_N24 1280 " "Info: 2: + IC(2.711 ns) + CELL(0.060 ns) = 2.771 ns; Loc. = LCCOMB_X52_Y16_N24; Fanout = 1280; COMB Node = 'pc:PC_u\|Fir_64_I_1:Fir_Q_1_u\|Fir_64_I_1_ast:Fir_64_I_1_ast_inst\|Fir_64_I_1_st:fircore\|tdl_da_lc:Utdldalc26n\|data_out\[11\]~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { Rst pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc26n|data_out[11]~0 } "NODE_NAME" } } { "tdl_da_lc.v" "" { Text "E:/tttt/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(0.858 ns) 5.334 ns pc:PC_u\|Fir_64_I_1:Fir_Q_1_u\|Fir_64_I_1_ast:Fir_64_I_1_ast_inst\|Fir_64_I_1_st:fircore\|tdl_da_lc:Utdldalc12n\|data_out\[19\] 3 REG LCFF_X57_Y22_N9 11 " "Info: 3: + IC(1.705 ns) + CELL(0.858 ns) = 5.334 ns; Loc. = LCFF_X57_Y22_N9; Fanout = 11; REG Node = 'pc:PC_u\|Fir_64_I_1:Fir_Q_1_u\|Fir_64_I_1_ast:Fir_64_I_1_ast_inst\|Fir_64_I_1_st:fircore\|tdl_da_lc:Utdldalc12n\|data_out\[19\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc26n|data_out[11]~0 pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc12n|data_out[19] } "NODE_NAME" } } { "tdl_da_lc.v" "" { Text "E:/tttt/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.918 ns ( 17.21 % ) " "Info: Total cell delay = 0.918 ns ( 17.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.416 ns ( 82.79 % ) " "Info: Total interconnect delay = 4.416 ns ( 82.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.334 ns" { Rst pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc26n|data_out[11]~0 pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc12n|data_out[19] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.334 ns" { Rst {} pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc26n|data_out[11]~0 {} pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc12n|data_out[19] {} } { 0.000ns 2.711ns 1.705ns } { 0.000ns 0.060ns 0.858ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.620 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc12n|data_out[19] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.620 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 {} PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl {} pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc12n|data_out[19] {} } { 0.000ns 1.498ns 1.412ns } { 0.000ns 0.000ns 0.710ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.482 ns" { Clk_25 Clk_25~clkctrl Rst } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.482 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst {} } { 0.000ns 0.000ns 0.372ns 1.480ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.334 ns" { Rst pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc26n|data_out[11]~0 pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc12n|data_out[19] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.334 ns" { Rst {} pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc26n|data_out[11]~0 {} pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc12n|data_out[19] {} } { 0.000ns 2.711ns 1.705ns } { 0.000ns 0.060ns 0.858ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'PLL:Pll_U\|altpll:altpll_component\|_clk1' 6012 " "Warning: Can't achieve timing requirement Clock Setup: 'PLL:Pll_U\|altpll:altpll_component\|_clk1' along 6012 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PLL:Pll_U\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"PLL:Pll_U\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "Clk_25 register Rst_cont\[0\] register Rst 37.167 ns " "Info: Slack time is 37.167 ns for clock \"Clk_25\" between source register \"Rst_cont\[0\]\" and destination register \"Rst\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "352.98 MHz 2.833 ns " "Info: Fmax is 352.98 MHz (period= 2.833 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.803 ns + Largest register register " "Info: + Largest register to register requirement is 39.803 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Clk_25 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"Clk_25\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Clk_25 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"Clk_25\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.016 ns + Largest " "Info: + Largest clock skew is 0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_25 destination 3.482 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_25\" to destination register is 3.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns Clk_25 1 CLK PIN_AM17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_AM17; Fanout = 6; CLK Node = 'Clk_25'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_25 } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.000 ns) 1.292 ns Clk_25~clkctrl 2 COMB CLKCTRL_G5 4 " "Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.292 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'Clk_25~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Clk_25 Clk_25~clkctrl } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.710 ns) 3.482 ns Rst 3 REG LCFF_X28_Y48_N7 6126 " "Info: 3: + IC(1.480 ns) + CELL(0.710 ns) = 3.482 ns; Loc. = LCFF_X28_Y48_N7; Fanout = 6126; REG Node = 'Rst'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { Clk_25~clkctrl Rst } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 46.81 % ) " "Info: Total cell delay = 1.630 ns ( 46.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.852 ns ( 53.19 % ) " "Info: Total interconnect delay = 1.852 ns ( 53.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.482 ns" { Clk_25 Clk_25~clkctrl Rst } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.482 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst {} } { 0.000ns 0.000ns 0.372ns 1.480ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_25 source 3.466 ns - Longest register " "Info: - Longest clock path from clock \"Clk_25\" to source register is 3.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns Clk_25 1 CLK PIN_AM17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_AM17; Fanout = 6; CLK Node = 'Clk_25'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_25 } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.000 ns) 1.292 ns Clk_25~clkctrl 2 COMB CLKCTRL_G5 4 " "Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.292 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'Clk_25~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Clk_25 Clk_25~clkctrl } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.710 ns) 3.466 ns Rst_cont\[0\] 3 REG LCFF_X29_Y56_N19 4 " "Info: 3: + IC(1.464 ns) + CELL(0.710 ns) = 3.466 ns; Loc. = LCFF_X29_Y56_N19; Fanout = 4; REG Node = 'Rst_cont\[0\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { Clk_25~clkctrl Rst_cont[0] } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 47.03 % ) " "Info: Total cell delay = 1.630 ns ( 47.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.836 ns ( 52.97 % ) " "Info: Total interconnect delay = 1.836 ns ( 52.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.466 ns" { Clk_25 Clk_25~clkctrl Rst_cont[0] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.466 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst_cont[0] {} } { 0.000ns 0.000ns 0.372ns 1.464ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.482 ns" { Clk_25 Clk_25~clkctrl Rst } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.482 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst {} } { 0.000ns 0.000ns 0.372ns 1.480ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.466 ns" { Clk_25 Clk_25~clkctrl Rst_cont[0] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.466 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst_cont[0] {} } { 0.000ns 0.000ns 0.372ns 1.464ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns - " "Info: - Micro clock to output delay of source is 0.109 ns" {  } { { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns - " "Info: - Micro setup delay of destination is 0.104 ns" {  } { { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.482 ns" { Clk_25 Clk_25~clkctrl Rst } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.482 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst {} } { 0.000ns 0.000ns 0.372ns 1.480ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.466 ns" { Clk_25 Clk_25~clkctrl Rst_cont[0] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.466 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst_cont[0] {} } { 0.000ns 0.000ns 0.372ns 1.464ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.636 ns - Longest register register " "Info: - Longest register to register delay is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rst_cont\[0\] 1 REG LCFF_X29_Y56_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y56_N19; Fanout = 4; REG Node = 'Rst_cont\[0\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rst_cont[0] } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.398 ns) 0.704 ns Equal0~0 2 COMB LCCOMB_X29_Y56_N22 1 " "Info: 2: + IC(0.306 ns) + CELL(0.398 ns) = 0.704 ns; Loc. = LCCOMB_X29_Y56_N22; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { Rst_cont[0] Equal0~0 } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.421 ns) 2.458 ns Rst~feeder 3 COMB LCCOMB_X28_Y48_N6 1 " "Info: 3: + IC(1.333 ns) + CELL(0.421 ns) = 2.458 ns; Loc. = LCCOMB_X28_Y48_N6; Fanout = 1; COMB Node = 'Rst~feeder'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { Equal0~0 Rst~feeder } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 2.636 ns Rst 4 REG LCFF_X28_Y48_N7 6126 " "Info: 4: + IC(0.000 ns) + CELL(0.178 ns) = 2.636 ns; Loc. = LCFF_X28_Y48_N7; Fanout = 6126; REG Node = 'Rst'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Rst~feeder Rst } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.997 ns ( 37.82 % ) " "Info: Total cell delay = 0.997 ns ( 37.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 62.18 % ) " "Info: Total interconnect delay = 1.639 ns ( 62.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { Rst_cont[0] Equal0~0 Rst~feeder Rst } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { Rst_cont[0] {} Equal0~0 {} Rst~feeder {} Rst {} } { 0.000ns 0.306ns 1.333ns 0.000ns } { 0.000ns 0.398ns 0.421ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.482 ns" { Clk_25 Clk_25~clkctrl Rst } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.482 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst {} } { 0.000ns 0.000ns 0.372ns 1.480ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.466 ns" { Clk_25 Clk_25~clkctrl Rst_cont[0] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.466 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst_cont[0] {} } { 0.000ns 0.000ns 0.372ns 1.464ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { Rst_cont[0] Equal0~0 Rst~feeder Rst } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { Rst_cont[0] {} Equal0~0 {} Rst~feeder {} Rst {} } { 0.000ns 0.306ns 1.333ns 0.000ns } { 0.000ns 0.398ns 0.421ns 0.178ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irf_reg\[1\]\[4\] register sld_hub:auto_hub\|tdo 64.74 MHz 15.446 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 64.74 MHz between source register \"sld_hub:auto_hub\|irf_reg\[1\]\[4\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 15.446 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.496 ns + Longest register register " "Info: + Longest register to register delay is 7.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irf_reg\[1\]\[4\] 1 REG LCFF_X35_Y7_N23 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y7_N23; Fanout = 11; REG Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[4\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irf_reg[1][4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.435 ns) 1.626 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~2 2 COMB LCCOMB_X33_Y10_N30 1 " "Info: 2: + IC(1.191 ns) + CELL(0.435 ns) = 1.626 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~2'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { sld_hub:auto_hub|irf_reg[1][4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.005 ns) + CELL(0.410 ns) 4.041 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3 3 COMB LCCOMB_X34_Y23_N10 1 " "Info: 3: + IC(2.005 ns) + CELL(0.410 ns) = 4.041 ns; Loc. = LCCOMB_X34_Y23_N10; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.415 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.965 ns) + CELL(0.435 ns) 6.441 ns sld_hub:auto_hub\|tdo~4 4 COMB LCCOMB_X35_Y9_N12 1 " "Info: 4: + IC(1.965 ns) + CELL(0.435 ns) = 6.441 ns; Loc. = LCCOMB_X35_Y9_N12; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~4'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~4 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.410 ns) 7.318 ns sld_hub:auto_hub\|tdo~5 5 COMB LCCOMB_X35_Y9_N2 1 " "Info: 5: + IC(0.467 ns) + CELL(0.410 ns) = 7.318 ns; Loc. = LCCOMB_X35_Y9_N2; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 7.496 ns sld_hub:auto_hub\|tdo 6 REG LCFF_X35_Y9_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 7.496 ns; Loc. = LCFF_X35_Y9_N3; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.868 ns ( 24.92 % ) " "Info: Total cell delay = 1.868 ns ( 24.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.628 ns ( 75.08 % ) " "Info: Total interconnect delay = 5.628 ns ( 75.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.496 ns" { sld_hub:auto_hub|irf_reg[1][4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.496 ns" { sld_hub:auto_hub|irf_reg[1][4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.191ns 2.005ns 1.965ns 0.467ns 0.000ns } { 0.000ns 0.435ns 0.410ns 0.435ns 0.410ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns - Smallest " "Info: - Smallest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 3.220 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 3.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.000 ns) 1.061 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 5502 " "Info: 2: + IC(1.061 ns) + CELL(0.000 ns) = 1.061 ns; Loc. = CLKCTRL_G0; Fanout = 5502; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.710 ns) 3.220 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X35_Y9_N3 2 " "Info: 3: + IC(1.449 ns) + CELL(0.710 ns) = 3.220 ns; Loc. = LCFF_X35_Y9_N3; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 22.05 % ) " "Info: Total cell delay = 0.710 ns ( 22.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.510 ns ( 77.95 % ) " "Info: Total interconnect delay = 2.510 ns ( 77.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.220 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.220 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.061ns 1.449ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 3.234 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 3.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.000 ns) 1.061 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 5502 " "Info: 2: + IC(1.061 ns) + CELL(0.000 ns) = 1.061 ns; Loc. = CLKCTRL_G0; Fanout = 5502; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.710 ns) 3.234 ns sld_hub:auto_hub\|irf_reg\[1\]\[4\] 3 REG LCFF_X35_Y7_N23 11 " "Info: 3: + IC(1.463 ns) + CELL(0.710 ns) = 3.234 ns; Loc. = LCFF_X35_Y7_N23; Fanout = 11; REG Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[4\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.173 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 21.95 % ) " "Info: Total cell delay = 0.710 ns ( 21.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.524 ns ( 78.05 % ) " "Info: Total interconnect delay = 2.524 ns ( 78.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.234 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][4] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.234 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][4] {} } { 0.000ns 1.061ns 1.463ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.220 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.220 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.061ns 1.449ns } { 0.000ns 0.000ns 0.710ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.234 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][4] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.234 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][4] {} } { 0.000ns 1.061ns 1.463ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns + " "Info: + Micro clock to output delay of source is 0.109 ns" {  } { { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns + " "Info: + Micro setup delay of destination is 0.104 ns" {  } { { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } } { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.496 ns" { sld_hub:auto_hub|irf_reg[1][4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.496 ns" { sld_hub:auto_hub|irf_reg[1][4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.191ns 2.005ns 1.965ns 0.467ns 0.000ns } { 0.000ns 0.435ns 0.410ns 0.435ns 0.410ns 0.178ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.220 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.220 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.061ns 1.449ns } { 0.000ns 0.000ns 0.710ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.234 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][4] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.234 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][4] {} } { 0.000ns 1.061ns 1.463ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "auto_stp_external_clock_1 register sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|final_trigger_set register sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig 251.0 MHz 3.984 ns Internal " "Info: Clock \"auto_stp_external_clock_1\" has Internal fmax of 251.0 MHz between source register \"sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|final_trigger_set\" and destination register \"sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\" (period= 3.984 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.768 ns + Longest register register " "Info: + Longest register to register delay is 3.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|final_trigger_set 1 REG LCFF_X35_Y5_N1 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y5_N1; Fanout = 15; REG Node = 'sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|final_trigger_set'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set } "NODE_NAME" } } { "sld_buffer_manager.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.259 ns) 1.149 ns sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|process_0~0 2 COMB LCCOMB_X34_Y4_N8 3 " "Info: 2: + IC(0.890 ns) + CELL(0.259 ns) = 1.149 ns; Loc. = LCCOMB_X34_Y4_N8; Fanout = 3; COMB Node = 'sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|process_0~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.410 ns) 2.271 ns sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|process_0~1 3 COMB LCCOMB_X34_Y5_N18 23 " "Info: 3: + IC(0.712 ns) + CELL(0.410 ns) = 2.271 ns; Loc. = LCCOMB_X34_Y5_N18; Fanout = 23; COMB Node = 'sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|process_0~1'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0 sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.398 ns) 2.970 ns sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|base_address~0 4 COMB LCCOMB_X34_Y5_N8 2 " "Info: 4: + IC(0.301 ns) + CELL(0.398 ns) = 2.970 ns; Loc. = LCCOMB_X34_Y5_N8; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|base_address~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1 sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0 } "NODE_NAME" } } { "sld_buffer_manager.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 339 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.313 ns) 3.590 ns sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig~0 5 COMB LCCOMB_X34_Y5_N4 1 " "Info: 5: + IC(0.307 ns) + CELL(0.313 ns) = 3.590 ns; Loc. = LCCOMB_X34_Y5_N4; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0 sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 } "NODE_NAME" } } { "sld_buffer_manager.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 3.768 ns sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig 6 REG LCFF_X34_Y5_N5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 3.768 ns; Loc. = LCFF_X34_Y5_N5; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig } "NODE_NAME" } } { "sld_buffer_manager.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.558 ns ( 41.35 % ) " "Info: Total cell delay = 1.558 ns ( 41.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.210 ns ( 58.65 % ) " "Info: Total interconnect delay = 2.210 ns ( 58.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.768 ns" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0 sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1 sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0 sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.768 ns" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set {} sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0 {} sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1 {} sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0 {} sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 {} sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig {} } { 0.000ns 0.890ns 0.712ns 0.301ns 0.307ns 0.000ns } { 0.000ns 0.259ns 0.410ns 0.398ns 0.313ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "auto_stp_external_clock_1 destination 3.544 ns + Shortest register " "Info: + Shortest clock path from clock \"auto_stp_external_clock_1\" to destination register is 3.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns auto_stp_external_clock_1 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'auto_stp_external_clock_1'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.000 ns) 1.343 ns auto_stp_external_clock_1~clkctrl 2 COMB CLKCTRL_G3 127 " "Info: 2: + IC(0.359 ns) + CELL(0.000 ns) = 1.343 ns; Loc. = CLKCTRL_G3; Fanout = 127; COMB Node = 'auto_stp_external_clock_1~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { auto_stp_external_clock_1 auto_stp_external_clock_1~clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.710 ns) 3.544 ns sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig 3 REG LCFF_X34_Y5_N5 2 " "Info: 3: + IC(1.491 ns) + CELL(0.710 ns) = 3.544 ns; Loc. = LCFF_X34_Y5_N5; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.201 ns" { auto_stp_external_clock_1~clkctrl sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig } "NODE_NAME" } } { "sld_buffer_manager.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 47.80 % ) " "Info: Total cell delay = 1.694 ns ( 47.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.850 ns ( 52.20 % ) " "Info: Total interconnect delay = 1.850 ns ( 52.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.544 ns" { auto_stp_external_clock_1 auto_stp_external_clock_1~clkctrl sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.544 ns" { auto_stp_external_clock_1 {} auto_stp_external_clock_1~combout {} auto_stp_external_clock_1~clkctrl {} sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig {} } { 0.000ns 0.000ns 0.359ns 1.491ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "auto_stp_external_clock_1 source 3.547 ns - Longest register " "Info: - Longest clock path from clock \"auto_stp_external_clock_1\" to source register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns auto_stp_external_clock_1 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'auto_stp_external_clock_1'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.000 ns) 1.343 ns auto_stp_external_clock_1~clkctrl 2 COMB CLKCTRL_G3 127 " "Info: 2: + IC(0.359 ns) + CELL(0.000 ns) = 1.343 ns; Loc. = CLKCTRL_G3; Fanout = 127; COMB Node = 'auto_stp_external_clock_1~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { auto_stp_external_clock_1 auto_stp_external_clock_1~clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.710 ns) 3.547 ns sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|final_trigger_set 3 REG LCFF_X35_Y5_N1 15 " "Info: 3: + IC(1.494 ns) + CELL(0.710 ns) = 3.547 ns; Loc. = LCFF_X35_Y5_N1; Fanout = 15; REG Node = 'sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|final_trigger_set'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { auto_stp_external_clock_1~clkctrl sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set } "NODE_NAME" } } { "sld_buffer_manager.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 47.76 % ) " "Info: Total cell delay = 1.694 ns ( 47.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.853 ns ( 52.24 % ) " "Info: Total interconnect delay = 1.853 ns ( 52.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { auto_stp_external_clock_1 auto_stp_external_clock_1~clkctrl sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { auto_stp_external_clock_1 {} auto_stp_external_clock_1~combout {} auto_stp_external_clock_1~clkctrl {} sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set {} } { 0.000ns 0.000ns 0.359ns 1.494ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.544 ns" { auto_stp_external_clock_1 auto_stp_external_clock_1~clkctrl sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.544 ns" { auto_stp_external_clock_1 {} auto_stp_external_clock_1~combout {} auto_stp_external_clock_1~clkctrl {} sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig {} } { 0.000ns 0.000ns 0.359ns 1.491ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { auto_stp_external_clock_1 auto_stp_external_clock_1~clkctrl sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { auto_stp_external_clock_1 {} auto_stp_external_clock_1~combout {} auto_stp_external_clock_1~clkctrl {} sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set {} } { 0.000ns 0.000ns 0.359ns 1.494ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns + " "Info: + Micro clock to output delay of source is 0.109 ns" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns + " "Info: + Micro setup delay of destination is 0.104 ns" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.768 ns" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0 sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1 sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0 sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.768 ns" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set {} sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0 {} sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1 {} sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0 {} sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 {} sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig {} } { 0.000ns 0.890ns 0.712ns 0.301ns 0.307ns 0.000ns } { 0.000ns 0.259ns 0.410ns 0.398ns 0.313ns 0.178ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.544 ns" { auto_stp_external_clock_1 auto_stp_external_clock_1~clkctrl sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.544 ns" { auto_stp_external_clock_1 {} auto_stp_external_clock_1~combout {} auto_stp_external_clock_1~clkctrl {} sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig {} } { 0.000ns 0.000ns 0.359ns 1.491ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { auto_stp_external_clock_1 auto_stp_external_clock_1~clkctrl sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { auto_stp_external_clock_1 {} auto_stp_external_clock_1~combout {} auto_stp_external_clock_1~clkctrl {} sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set {} } { 0.000ns 0.000ns 0.359ns 1.494ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL:Pll_U\|altpll:altpll_component\|_clk0 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:is_buffer_wrapped register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:is_buffer_wrapped 393 ps " "Info: Minimum slack time is 393 ps for clock \"PLL:Pll_U\|altpll:altpll_component\|_clk0\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:is_buffer_wrapped\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:is_buffer_wrapped\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.456 ns + Shortest register register " "Info: + Shortest register to register delay is 0.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:is_buffer_wrapped 1 REG LCFF_X33_Y14_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y14_N25; Fanout = 5; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:is_buffer_wrapped'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.278 ns) 0.278 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped~1 2 COMB LCCOMB_X33_Y14_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.278 ns) = 0.278 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped~1'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~1 } "NODE_NAME" } } { "sld_buffer_manager.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 0.456 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:is_buffer_wrapped 3 REG LCFF_X33_Y14_N25 5 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 0.456 ns; Loc. = LCFF_X33_Y14_N25; Fanout = 5; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:is_buffer_wrapped'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.456 ns ( 100.00 % ) " "Info: Total cell delay = 0.456 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.456 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.278ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.063 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.063 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -3.500 ns " "Info: + Latch edge is -3.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL:Pll_U\|altpll:altpll_component\|_clk0 6.250 ns -3.500 ns  50 " "Info: Clock period of Destination clock \"PLL:Pll_U\|altpll:altpll_component\|_clk0\" is 6.250 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.500 ns " "Info: - Launch edge is -3.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL:Pll_U\|altpll:altpll_component\|_clk0 6.250 ns -3.500 ns  50 " "Info: Clock period of Source clock \"PLL:Pll_U\|altpll:altpll_component\|_clk0\" is 6.250 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:Pll_U\|altpll:altpll_component\|_clk0 destination 3.694 ns + Longest register " "Info: + Longest clock path from clock \"PLL:Pll_U\|altpll:altpll_component\|_clk0\" to destination register is 3.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:Pll_U\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL:Pll_U\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:Pll_U|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns PLL:Pll_U\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G7 7358 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G7; Fanout = 7358; COMB Node = 'PLL:Pll_U\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.710 ns) 3.694 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:is_buffer_wrapped 3 REG LCFF_X33_Y14_N25 5 " "Info: 3: + IC(1.486 ns) + CELL(0.710 ns) = 3.694 ns; Loc. = LCFF_X33_Y14_N25; Fanout = 5; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:is_buffer_wrapped'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.22 % ) " "Info: Total cell delay = 0.710 ns ( 19.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.984 ns ( 80.78 % ) " "Info: Total interconnect delay = 2.984 ns ( 80.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.694 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.694 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 {} PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped {} } { 0.000ns 1.498ns 1.486ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:Pll_U\|altpll:altpll_component\|_clk0 source 3.694 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL:Pll_U\|altpll:altpll_component\|_clk0\" to source register is 3.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:Pll_U\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL:Pll_U\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:Pll_U|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns PLL:Pll_U\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G7 7358 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G7; Fanout = 7358; COMB Node = 'PLL:Pll_U\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.710 ns) 3.694 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:is_buffer_wrapped 3 REG LCFF_X33_Y14_N25 5 " "Info: 3: + IC(1.486 ns) + CELL(0.710 ns) = 3.694 ns; Loc. = LCFF_X33_Y14_N25; Fanout = 5; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:is_buffer_wrapped'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.22 % ) " "Info: Total cell delay = 0.710 ns ( 19.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.984 ns ( 80.78 % ) " "Info: Total interconnect delay = 2.984 ns ( 80.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.694 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.694 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 {} PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped {} } { 0.000ns 1.498ns 1.486ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.694 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.694 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 {} PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped {} } { 0.000ns 1.498ns 1.486ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns - " "Info: - Micro clock to output delay of source is 0.109 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.172 ns + " "Info: + Micro hold delay of destination is 0.172 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.694 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.694 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 {} PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped {} } { 0.000ns 1.498ns 1.486ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.456 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.278ns 0.178ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.694 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.694 ns" { PLL:Pll_U|altpll:altpll_component|_clk0 {} PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped {} } { 0.000ns 1.498ns 1.486ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL:Pll_U\|altpll:altpll_component\|_clk1 register pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_fah1:auto_generated\|dffe_af register pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_fah1:auto_generated\|dffe_af 393 ps " "Info: Minimum slack time is 393 ps for clock \"PLL:Pll_U\|altpll:altpll_component\|_clk1\" between source register \"pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_fah1:auto_generated\|dffe_af\" and destination register \"pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_fah1:auto_generated\|dffe_af\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.456 ns + Shortest register register " "Info: + Shortest register to register delay is 0.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_fah1:auto_generated\|dffe_af 1 REG LCFF_X59_Y34_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y34_N21; Fanout = 2; REG Node = 'pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_fah1:auto_generated\|dffe_af'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af } "NODE_NAME" } } { "db/scfifo_fah1.tdf" "" { Text "E:/tttt/db/scfifo_fah1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.278 ns) 0.278 ns pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_fah1:auto_generated\|dffe_af~0 2 COMB LCCOMB_X59_Y34_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.278 ns) = 0.278 ns; Loc. = LCCOMB_X59_Y34_N20; Fanout = 1; COMB Node = 'pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_fah1:auto_generated\|dffe_af~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af~0 } "NODE_NAME" } } { "db/scfifo_fah1.tdf" "" { Text "E:/tttt/db/scfifo_fah1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 0.456 ns pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_fah1:auto_generated\|dffe_af 3 REG LCFF_X59_Y34_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 0.456 ns; Loc. = LCFF_X59_Y34_N21; Fanout = 2; REG Node = 'pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_fah1:auto_generated\|dffe_af'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af~0 pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af } "NODE_NAME" } } { "db/scfifo_fah1.tdf" "" { Text "E:/tttt/db/scfifo_fah1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.456 ns ( 100.00 % ) " "Info: Total cell delay = 0.456 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af~0 pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.456 ns" { pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af {} pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af~0 {} pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.278ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.063 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.063 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -3.500 ns " "Info: + Latch edge is -3.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL:Pll_U\|altpll:altpll_component\|_clk1 25.000 ns -3.500 ns  50 " "Info: Clock period of Destination clock \"PLL:Pll_U\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.500 ns " "Info: - Launch edge is -3.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL:Pll_U\|altpll:altpll_component\|_clk1 25.000 ns -3.500 ns  50 " "Info: Clock period of Source clock \"PLL:Pll_U\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -3.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:Pll_U\|altpll:altpll_component\|_clk1 destination 3.642 ns + Longest register " "Info: + Longest clock path from clock \"PLL:Pll_U\|altpll:altpll_component\|_clk1\" to destination register is 3.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:Pll_U\|altpll:altpll_component\|_clk1 1 CLK PLL_12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 5; CLK Node = 'PLL:Pll_U\|altpll:altpll_component\|_clk1'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:Pll_U|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns PLL:Pll_U\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G4 30657 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G4; Fanout = 30657; COMB Node = 'PLL:Pll_U\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.710 ns) 3.642 ns pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_fah1:auto_generated\|dffe_af 3 REG LCFF_X59_Y34_N21 2 " "Info: 3: + IC(1.434 ns) + CELL(0.710 ns) = 3.642 ns; Loc. = LCFF_X59_Y34_N21; Fanout = 2; REG Node = 'pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_fah1:auto_generated\|dffe_af'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af } "NODE_NAME" } } { "db/scfifo_fah1.tdf" "" { Text "E:/tttt/db/scfifo_fah1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.49 % ) " "Info: Total cell delay = 0.710 ns ( 19.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.932 ns ( 80.51 % ) " "Info: Total interconnect delay = 2.932 ns ( 80.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.642 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.642 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 {} PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl {} pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af {} } { 0.000ns 1.498ns 1.434ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:Pll_U\|altpll:altpll_component\|_clk1 source 3.642 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL:Pll_U\|altpll:altpll_component\|_clk1\" to source register is 3.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:Pll_U\|altpll:altpll_component\|_clk1 1 CLK PLL_12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 5; CLK Node = 'PLL:Pll_U\|altpll:altpll_component\|_clk1'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:Pll_U|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 1.498 ns PLL:Pll_U\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G4 30657 " "Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G4; Fanout = 30657; COMB Node = 'PLL:Pll_U\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.710 ns) 3.642 ns pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_fah1:auto_generated\|dffe_af 3 REG LCFF_X59_Y34_N21 2 " "Info: 3: + IC(1.434 ns) + CELL(0.710 ns) = 3.642 ns; Loc. = LCFF_X59_Y34_N21; Fanout = 2; REG Node = 'pc:PC_u\|Fir_64_Q_1:Fir_Q_0_u\|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst\|auk_dspip_avalon_streaming_sink_fir_91:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_fah1:auto_generated\|dffe_af'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af } "NODE_NAME" } } { "db/scfifo_fah1.tdf" "" { Text "E:/tttt/db/scfifo_fah1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 19.49 % ) " "Info: Total cell delay = 0.710 ns ( 19.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.932 ns ( 80.51 % ) " "Info: Total interconnect delay = 2.932 ns ( 80.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.642 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.642 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 {} PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl {} pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af {} } { 0.000ns 1.498ns 1.434ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.642 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.642 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 {} PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl {} pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af {} } { 0.000ns 1.498ns 1.434ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns - " "Info: - Micro clock to output delay of source is 0.109 ns" {  } { { "db/scfifo_fah1.tdf" "" { Text "E:/tttt/db/scfifo_fah1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.172 ns + " "Info: + Micro hold delay of destination is 0.172 ns" {  } { { "db/scfifo_fah1.tdf" "" { Text "E:/tttt/db/scfifo_fah1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.642 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.642 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 {} PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl {} pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af {} } { 0.000ns 1.498ns 1.434ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af~0 pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.456 ns" { pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af {} pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af~0 {} pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.278ns 0.178ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.642 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.642 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 {} PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl {} pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af {} } { 0.000ns 1.498ns 1.434ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "Clk_25 register Rst_cont\[2\] register Rst_cont\[2\] 393 ps " "Info: Minimum slack time is 393 ps for clock \"Clk_25\" between source register \"Rst_cont\[2\]\" and destination register \"Rst_cont\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.456 ns + Shortest register register " "Info: + Shortest register to register delay is 0.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rst_cont\[2\] 1 REG LCFF_X29_Y56_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y56_N15; Fanout = 4; REG Node = 'Rst_cont\[2\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rst_cont[2] } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.278 ns) 0.278 ns Rst_cont~0 2 COMB LCCOMB_X29_Y56_N14 1 " "Info: 2: + IC(0.000 ns) + CELL(0.278 ns) = 0.278 ns; Loc. = LCCOMB_X29_Y56_N14; Fanout = 1; COMB Node = 'Rst_cont~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Rst_cont[2] Rst_cont~0 } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 0.456 ns Rst_cont\[2\] 3 REG LCFF_X29_Y56_N15 4 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 0.456 ns; Loc. = LCFF_X29_Y56_N15; Fanout = 4; REG Node = 'Rst_cont\[2\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Rst_cont~0 Rst_cont[2] } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.456 ns ( 100.00 % ) " "Info: Total cell delay = 0.456 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { Rst_cont[2] Rst_cont~0 Rst_cont[2] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.456 ns" { Rst_cont[2] {} Rst_cont~0 {} Rst_cont[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.278ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.063 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.063 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Clk_25 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"Clk_25\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Clk_25 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"Clk_25\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_25 destination 3.466 ns + Longest register " "Info: + Longest clock path from clock \"Clk_25\" to destination register is 3.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns Clk_25 1 CLK PIN_AM17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_AM17; Fanout = 6; CLK Node = 'Clk_25'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_25 } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.000 ns) 1.292 ns Clk_25~clkctrl 2 COMB CLKCTRL_G5 4 " "Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.292 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'Clk_25~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Clk_25 Clk_25~clkctrl } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.710 ns) 3.466 ns Rst_cont\[2\] 3 REG LCFF_X29_Y56_N15 4 " "Info: 3: + IC(1.464 ns) + CELL(0.710 ns) = 3.466 ns; Loc. = LCFF_X29_Y56_N15; Fanout = 4; REG Node = 'Rst_cont\[2\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { Clk_25~clkctrl Rst_cont[2] } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 47.03 % ) " "Info: Total cell delay = 1.630 ns ( 47.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.836 ns ( 52.97 % ) " "Info: Total interconnect delay = 1.836 ns ( 52.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.466 ns" { Clk_25 Clk_25~clkctrl Rst_cont[2] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.466 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst_cont[2] {} } { 0.000ns 0.000ns 0.372ns 1.464ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_25 source 3.466 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_25\" to source register is 3.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns Clk_25 1 CLK PIN_AM17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_AM17; Fanout = 6; CLK Node = 'Clk_25'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_25 } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.000 ns) 1.292 ns Clk_25~clkctrl 2 COMB CLKCTRL_G5 4 " "Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.292 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'Clk_25~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Clk_25 Clk_25~clkctrl } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.710 ns) 3.466 ns Rst_cont\[2\] 3 REG LCFF_X29_Y56_N15 4 " "Info: 3: + IC(1.464 ns) + CELL(0.710 ns) = 3.466 ns; Loc. = LCFF_X29_Y56_N15; Fanout = 4; REG Node = 'Rst_cont\[2\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { Clk_25~clkctrl Rst_cont[2] } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 47.03 % ) " "Info: Total cell delay = 1.630 ns ( 47.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.836 ns ( 52.97 % ) " "Info: Total interconnect delay = 1.836 ns ( 52.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.466 ns" { Clk_25 Clk_25~clkctrl Rst_cont[2] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.466 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst_cont[2] {} } { 0.000ns 0.000ns 0.372ns 1.464ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.466 ns" { Clk_25 Clk_25~clkctrl Rst_cont[2] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.466 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst_cont[2] {} } { 0.000ns 0.000ns 0.372ns 1.464ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns - " "Info: - Micro clock to output delay of source is 0.109 ns" {  } { { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.172 ns + " "Info: + Micro hold delay of destination is 0.172 ns" {  } { { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 63 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.466 ns" { Clk_25 Clk_25~clkctrl Rst_cont[2] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.466 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst_cont[2] {} } { 0.000ns 0.000ns 0.372ns 1.464ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { Rst_cont[2] Rst_cont~0 Rst_cont[2] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.456 ns" { Rst_cont[2] {} Rst_cont~0 {} Rst_cont[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.278ns 0.178ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.466 ns" { Clk_25 Clk_25~clkctrl Rst_cont[2] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.466 ns" { Clk_25 {} Clk_25~combout {} Clk_25~clkctrl {} Rst_cont[2] {} } { 0.000ns 0.000ns 0.372ns 1.464ns } { 0.000ns 0.920ns 0.000ns 0.710ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:auto_hub\|shadow_irf_reg\[2\]\[0\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 3.224 ns register " "Info: tsu for register \"sld_hub:auto_hub\|shadow_irf_reg\[2\]\[0\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.224 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.350 ns + Longest pin register " "Info: + Longest pin to register delay is 6.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X0_Y34_N1 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.056 ns) + CELL(0.421 ns) 3.477 ns sld_hub:auto_hub\|irf_proc~0 2 COMB LCCOMB_X34_Y9_N28 5 " "Info: 2: + IC(3.056 ns) + CELL(0.421 ns) = 3.477 ns; Loc. = LCCOMB_X34_Y9_N28; Fanout = 5; COMB Node = 'sld_hub:auto_hub\|irf_proc~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.477 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.410 ns) 4.884 ns sld_hub:auto_hub\|shadow_irf_reg\[2\]\[0\]~1 3 COMB LCCOMB_X36_Y7_N24 8 " "Info: 3: + IC(0.997 ns) + CELL(0.410 ns) = 4.884 ns; Loc. = LCCOMB_X36_Y7_N24; Fanout = 8; COMB Node = 'sld_hub:auto_hub\|shadow_irf_reg\[2\]\[0\]~1'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[2][0]~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.858 ns) 6.350 ns sld_hub:auto_hub\|shadow_irf_reg\[2\]\[0\] 4 REG LCFF_X34_Y7_N23 1 " "Info: 4: + IC(0.608 ns) + CELL(0.858 ns) = 6.350 ns; Loc. = LCFF_X34_Y7_N23; Fanout = 1; REG Node = 'sld_hub:auto_hub\|shadow_irf_reg\[2\]\[0\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { sld_hub:auto_hub|shadow_irf_reg[2][0]~1 sld_hub:auto_hub|shadow_irf_reg[2][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 26.60 % ) " "Info: Total cell delay = 1.689 ns ( 26.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.661 ns ( 73.40 % ) " "Info: Total interconnect delay = 4.661 ns ( 73.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.350 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[2][0]~1 sld_hub:auto_hub|shadow_irf_reg[2][0] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.350 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|shadow_irf_reg[2][0]~1 {} sld_hub:auto_hub|shadow_irf_reg[2][0] {} } { 0.000ns 3.056ns 0.997ns 0.608ns } { 0.000ns 0.421ns 0.410ns 0.858ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns + " "Info: + Micro setup delay of destination is 0.104 ns" {  } { { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 3.230 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 3.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.000 ns) 1.061 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 5502 " "Info: 2: + IC(1.061 ns) + CELL(0.000 ns) = 1.061 ns; Loc. = CLKCTRL_G0; Fanout = 5502; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.710 ns) 3.230 ns sld_hub:auto_hub\|shadow_irf_reg\[2\]\[0\] 3 REG LCFF_X34_Y7_N23 1 " "Info: 3: + IC(1.459 ns) + CELL(0.710 ns) = 3.230 ns; Loc. = LCFF_X34_Y7_N23; Fanout = 1; REG Node = 'sld_hub:auto_hub\|shadow_irf_reg\[2\]\[0\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.169 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[2][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "e:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 21.98 % ) " "Info: Total cell delay = 0.710 ns ( 21.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.520 ns ( 78.02 % ) " "Info: Total interconnect delay = 2.520 ns ( 78.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.230 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[2][0] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.230 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|shadow_irf_reg[2][0] {} } { 0.000ns 1.061ns 1.459ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.350 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[2][0]~1 sld_hub:auto_hub|shadow_irf_reg[2][0] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.350 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|shadow_irf_reg[2][0]~1 {} sld_hub:auto_hub|shadow_irf_reg[2][0] {} } { 0.000ns 3.056ns 0.997ns 0.608ns } { 0.000ns 0.421ns 0.410ns 0.858ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.230 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[2][0] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.230 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|shadow_irf_reg[2][0] {} } { 0.000ns 1.061ns 1.459ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_25 Da4_clk PLL:Pll_U\|altpll:altpll_component\|_clk1 0.348 ns clock " "Info: tco from clock \"Clk_25\" to destination pin \"Da4_clk\" through clock \"PLL:Pll_U\|altpll:altpll_component\|_clk1\" is 0.348 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "Clk_25 PLL:Pll_U\|altpll:altpll_component\|_clk1 -3.500 ns + " "Info: + Offset between input clock \"Clk_25\" and output clock \"PLL:Pll_U\|altpll:altpll_component\|_clk1\" is -3.500 ns" {  } { { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 15 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.848 ns + Longest clock pin " "Info: + Longest clock to pin delay is 3.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:Pll_U\|altpll:altpll_component\|_clk1 1 CLK PLL_12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 5; CLK Node = 'PLL:Pll_U\|altpll:altpll_component\|_clk1'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:Pll_U|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Da4_clk~clkctrl_e 2 COMB CLKCTRL_X46_Y0_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = CLKCTRL_X46_Y0_N6; Fanout = 1; COMB Node = 'Da4_clk~clkctrl_e'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 Da4_clk~clkctrl_e } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(2.352 ns) 3.848 ns Da4_clk 3 PIN PIN_AL19 0 " "Info: 3: + IC(1.496 ns) + CELL(2.352 ns) = 3.848 ns; Loc. = PIN_AL19; Fanout = 0; PIN Node = 'Da4_clk'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.848 ns" { Da4_clk~clkctrl_e Da4_clk } "NODE_NAME" } } { "RadarSingalProcessTop.v" "" { Text "E:/tttt/RadarSingalProcessTop.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.352 ns ( 61.12 % ) " "Info: Total cell delay = 2.352 ns ( 61.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.496 ns ( 38.88 % ) " "Info: Total interconnect delay = 1.496 ns ( 38.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.848 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 Da4_clk~clkctrl_e Da4_clk } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.848 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 {} Da4_clk~clkctrl_e {} Da4_clk {} } { 0.000ns 0.000ns 1.496ns } { 0.000ns 0.000ns 2.352ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.848 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 Da4_clk~clkctrl_e Da4_clk } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.848 ns" { PLL:Pll_U|altpll:altpll_component|_clk1 {} Da4_clk~clkctrl_e {} Da4_clk {} } { 0.000ns 0.000ns 1.496ns } { 0.000ns 0.000ns 2.352ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.267 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.267 ns) 2.267 ns altera_reserved_tdo 2 PIN PIN_C3 0 " "Info: 2: + IC(0.000 ns) + CELL(2.267 ns) = 2.267 ns; Loc. = PIN_C3; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.267 ns ( 100.00 % ) " "Info: Total cell delay = 2.267 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.267 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.267ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[548\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.321 ns register " "Info: th for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[548\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.321 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 3.250 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 3.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.000 ns) 1.061 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 5502 " "Info: 2: + IC(1.061 ns) + CELL(0.000 ns) = 1.061 ns; Loc. = CLKCTRL_G0; Fanout = 5502; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.710 ns) 3.250 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[548\] 3 REG LCFF_X30_Y29_N21 2 " "Info: 3: + IC(1.479 ns) + CELL(0.710 ns) = 3.250 ns; Loc. = LCFF_X30_Y29_N21; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[548\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.189 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.710 ns ( 21.85 % ) " "Info: Total cell delay = 0.710 ns ( 21.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.540 ns ( 78.15 % ) " "Info: Total interconnect delay = 2.540 ns ( 78.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.250 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.250 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548] {} } { 0.000ns 1.061ns 1.479ns } { 0.000ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.172 ns + " "Info: + Micro hold delay of destination is 0.172 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.101 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X0_Y34_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 14; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.355 ns) 2.101 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[548\] 2 REG LCFF_X30_Y29_N21 2 " "Info: 2: + IC(1.746 ns) + CELL(0.355 ns) = 2.101 ns; Loc. = LCFF_X30_Y29_N21; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[548\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { altera_internal_jtag~TDIUTAP sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.355 ns ( 16.90 % ) " "Info: Total cell delay = 0.355 ns ( 16.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.746 ns ( 83.10 % ) " "Info: Total interconnect delay = 1.746 ns ( 83.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { altera_internal_jtag~TDIUTAP sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.101 ns" { altera_internal_jtag~TDIUTAP {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548] {} } { 0.000ns 1.746ns } { 0.000ns 0.355ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.250 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.250 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548] {} } { 0.000ns 1.061ns 1.479ns } { 0.000ns 0.000ns 0.710ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { altera_internal_jtag~TDIUTAP sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.101 ns" { altera_internal_jtag~TDIUTAP {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548] {} } { 0.000ns 1.746ns } { 0.000ns 0.355ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Info: Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 09:15:20 2018 " "Info: Processing ended: Mon Jun 11 09:15:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Info: Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
