EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# 7400
#
DEF 7400 IC 0 51 Y N 4 F N
F0 "IC" -125 -275 51 H V L BNN
F1 "7400" -125 -350 51 H V L BNN
F2 "bel_ic:S_SO14" -125 950 51 H I L BNN
F3 "www.blunk-electronic.de" -125 850 51 H I L BNN
F4 "1975-02-21T23:04:22" -125 750 51 H I L BNN "commissioned"
F5 "2011-01-21T23:04:22" -125 650 51 H I L BNN "updated"
F6 "MBL" -125 550 51 H I L BNN "author"
F7 "IC_PAC_S_SO14_VAL_" -125 450 51 H I L BNN "partcode"
F8 "YES" -125 350 51 H I L BNN "bom"
F9 "?PURPOSE?" -125 250 51 H I L BNN "purpose"
$FPLIST
 14DIP300*
 SO14*
$ENDFPLIST
DRAW
X GND 7 -200 -200 0 U 51 51 0 0 W N
X VCC 14 -200 200 0 D 51 51 0 0 W N
A 100 0 200 -899 899 0 1 0 N 100 -200 100 200
P 4 0 1 0 100 200 -300 200 -300 -200 100 -200 N
X I1A 1 -600 100 300 R 51 51 1 1 I
X I1B 2 -600 -100 300 R 51 51 1 1 I
X O1 3 600 0 300 L 51 51 1 1 O I
X I1A 4 -600 100 300 R 51 51 2 1 I
X I2B 5 -600 -100 300 R 51 51 2 1 I
X O1 6 600 0 300 L 51 51 2 1 O I
X O1 8 600 0 300 L 51 51 3 1 O I
X I1A 9 -600 100 300 R 51 51 3 1 I
X I3A 10 -600 -100 300 R 51 51 3 1 I
X O1 11 600 0 300 L 51 51 4 1 O I
X I1A 12 -600 100 300 R 51 51 4 1 I
X I4A 13 -600 -100 300 R 51 51 4 1 I
ENDDRAW
ENDDEF
#
# 74193
#
DEF 74193 IC 0 51 Y Y 1 L N
F0 "IC" -300 550 51 H V C CNN
F1 "74193" -300 -650 51 H V C CNN
F2 "bel_ic:S_SO16" 250 -800 51 H I L BNN
F3 "www.blunk-electronic.de" 200 -900 51 H I L BNN
F4 "1975-02-21T23:04:22" 200 -1100 51 H I L BNN "commissioned"
F5 "2011-01-21T23:04:22" 250 -1200 51 H I L BNN "updated"
F6 "MBL" 700 -1300 51 H I L BNN "author"
F7 "IC_PAC_S_SO16_VAL_" 250 -1000 51 H I L BNN "partcode"
F8 "YES" 300 -1300 51 H I L BNN "bom"
F9 "?PURPOSE?" 350 -1400 51 H I L BNN "purpose"
$FPLIST
 DIP?16*
$ENDFPLIST
DRAW
X P1 1 -500 300 200 R 51 51 1 0 I
X Q1 2 500 300 200 L 51 51 1 0 O
X Q0 3 500 400 200 L 51 51 1 0 O
X CTD 4 -500 -400 200 R 51 51 1 0 I C
X CTU 5 -500 -300 200 R 51 51 1 0 I C
X Q2 6 500 200 200 L 51 51 1 0 O
X Q3 7 500 100 200 L 51 51 1 0 O
X GND 8 0 -800 200 U 51 51 1 0 W
X P3 9 -500 100 200 R 51 51 1 0 I
X P2 10 -500 200 200 R 51 51 1 0 I
X PL 11 -500 -100 200 R 51 51 1 0 I I
X CAU 12 500 -300 200 L 51 51 1 0 O I
X CAD 13 500 -400 200 L 51 51 1 0 O I
X R 14 -500 -500 200 R 51 51 1 0 I
X P0 15 -500 400 200 R 51 51 1 0 I
X VCC 16 0 700 200 D 51 51 1 0 W
S -300 500 300 -600 1 1 10 N
ENDDRAW
ENDDEF

#
# STM32F030C6Tx
#
DEF STM32F030C6TX IC 0 40 Y Y 1 L N
F0 "IC" -2300 1725 50 H V L BNN
F1 "STM32F030C6TX" 2300 1725 50 H V R BNN
F2 "bel_ic:S_LQFP48" 2300 1675 50 H V R TNN
F3 "" 0 0 50 H V C CNN
F4 "1974-12-22T23:04:22" 650 100 60 H V C CNN "commissioned"
F5 "2017-01-22T23:04:22" 650 0 60 H V C CNN "updated"
F6 "MBL" 450 -100 60 H V C CNN "author"
F7 "IC_PAC_S_LQFP48" 750 200 60 H V C CNN "partcode"
F8 "YES" 750 200 60 H V C CNN "bom"
F9 "?purpose?" -50 500 50 H I C CNN "purpose"
DRAW
S -2300 -1700 2300 1700 0 1 10 f
X VDD 1 -200 1800 100 D 50 50 1 1 W
X PC13/RTC_OUT_ALARM/RTC_OUT_CALIB/RTC_TAMP1/RTC_TS/SYS_WKUP2 2 -2400 500 100 R 50 50 1 1 B
X PC14/RCC_OSC32_IN 3 -2400 400 100 R 50 50 1 1 B
X PC15/RCC_OSC32_OUT 4 -2400 300 100 R 50 50 1 1 B
X PF0/RCC_OSC_IN 5 -2400 1000 100 R 50 50 1 1 I
X PF1/RCC_OSC_OUT 6 -2400 900 100 R 50 50 1 1 I
X NRST 7 -2400 1400 100 R 50 50 1 1 I
X VSSA 8 100 -1800 100 U 50 50 1 1 W
X VDDA 9 100 1800 100 D 50 50 1 1 W
X ADC_IN0/RTC_TAMP2/SYS_WKUP1/USART1_CTS/PA0 10 2400 100 100 L 50 50 1 1 B
X PB2 20 -2400 -100 100 R 50 50 1 1 B
X I2C1_SCL/TIM1_CH2/USART1_TX/PA9 30 2400 -800 100 L 50 50 1 1 B
X PB4/SPI1_MISO/TIM3_CH1 40 -2400 -300 100 R 50 50 1 1 B
X ADC_IN1/USART1_DE/USART1_RTS/PA1 11 2400 0 100 L 50 50 1 1 B
X PB10/I2C1_SCL 21 -2400 -900 100 R 50 50 1 1 B
X I2C1_SDA/TIM17_BKIN/TIM1_CH3/USART1_RX/PA10 31 2400 -900 100 L 50 50 1 1 B
X PB5/I2C1_SMBA/SPI1_MOSI/TIM16_BKIN/TIM3_CH2 41 -2400 -400 100 R 50 50 1 1 B
X ADC_IN2/USART1_TX/PA2 12 2400 -100 100 L 50 50 1 1 B
X PB11/I2C1_SDA 22 -2400 -1000 100 R 50 50 1 1 B
X TIM1_CH4/USART1_CTS/PA11 32 2400 -1000 100 L 50 50 1 1 B
X PB6/I2C1_SCL/TIM16_CH1N/USART1_TX 42 -2400 -500 100 R 50 50 1 1 B
X ADC_IN3/USART1_RX/PA3 13 2400 -200 100 L 50 50 1 1 B
X VSS 23 -100 -1800 100 U 50 50 1 1 W
X TIM1_ETR/USART1_DE/USART1_RTS/PA12 33 2400 -1100 100 L 50 50 1 1 B
X PB7/I2C1_SDA/TIM17_CH1N/USART1_RX 43 -2400 -600 100 R 50 50 1 1 B
X ADC_IN4/SPI1_NSS/TIM14_CH1/USART1_CK/PA4 14 2400 -300 100 L 50 50 1 1 B
X VDD 24 -100 1800 100 D 50 50 1 1 W
X IR_OUT/SYS_SWDIO/PA13 34 2400 -1200 100 L 50 50 1 1 B
X BOOT0 44 -2400 1200 100 R 50 50 1 1 I
X ADC_IN5/SPI1_SCK/PA5 15 2400 -400 100 L 50 50 1 1 B
X PB12/SPI1_NSS/TIM1_BKIN 25 -2400 -1100 100 R 50 50 1 1 B
X PF6/I2C1_SCL 35 -2400 800 100 R 50 50 1 1 B
X PB8/I2C1_SCL/TIM16_CH1 45 -2400 -700 100 R 50 50 1 1 B
X ADC_IN6/SPI1_MISO/TIM16_CH1/TIM1_BKIN/TIM3_CH1/PA6 16 2400 -500 100 L 50 50 1 1 B
X PB13/SPI1_SCK/TIM1_CH1N 26 -2400 -1200 100 R 50 50 1 1 B
X PF7/I2C1_SDA 36 -2400 700 100 R 50 50 1 1 B
X PB9/I2C1_SDA/IR_OUT/TIM17_CH1 46 -2400 -800 100 R 50 50 1 1 B
X ADC_IN7/SPI1_MOSI/TIM14_CH1/TIM17_CH1/TIM1_CH1N/TIM3_CH2/PA7 17 2400 -600 100 L 50 50 1 1 B
X PB14/SPI1_MISO/TIM1_CH2N 27 -2400 -1300 100 R 50 50 1 1 B
X SYS_SWCLK/USART1_TX/PA14 37 2400 -1300 100 L 50 50 1 1 B
X VSS 47 0 -1800 100 U 50 50 1 1 W
X PB0/ADC_IN8/TIM1_CH2N/TIM3_CH3 18 -2400 100 100 R 50 50 1 1 B
X PB15/RTC_REFIN/SPI1_MOSI/TIM1_CH3N 28 -2400 -1400 100 R 50 50 1 1 B
X SPI1_NSS/USART1_RX/PA15 38 2400 -1400 100 L 50 50 1 1 B
X VDD 48 0 1800 100 D 50 50 1 1 W
X PB1/ADC_IN9/TIM14_CH1/TIM1_CH3N/TIM3_CH4 19 -2400 0 100 R 50 50 1 1 B
X RCC_MCO/TIM1_CH1/USART1_CK/PA8 29 2400 -700 100 L 50 50 1 1 B
X PB3/SPI1_SCK 39 -2400 -200 100 R 50 50 1 1 B
ENDDRAW
ENDDEF


#
#End Library
