

================================================================
== Vitis HLS Report for 'alveo_hls4ml'
================================================================
* Date:           Tue Dec 19 04:32:21 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  4.019 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    29862|    29935|  0.120 ms|  0.120 ms|  29791|  29864|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |                                |                             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
        |            Instance            |            Module           |   min   |   max   |    min    |    max    |  min  |  max  |   Type   |
        +--------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |entry_proc_U0                   |entry_proc                   |        0|        0|       0 ns|       0 ns|      0|      0|        no|
        |Loop_VITIS_LOOP_67_1_proc39_U0  |Loop_VITIS_LOOP_67_1_proc39  |     5184|     5184|  20.736 us|  20.736 us|   5184|   5184|        no|
        |Loop_VITIS_LOOP_74_3_proc40_U0  |Loop_VITIS_LOOP_74_3_proc40  |     4746|     4746|  18.984 us|  18.984 us|   4746|   4746|        no|
        |myproject_U0                    |myproject                    |    29790|    29863|   0.120 ms|   0.120 ms|  29791|  29864|  dataflow|
        |Loop_VITIS_LOOP_93_5_proc41_U0  |Loop_VITIS_LOOP_93_5_proc41  |     5184|     5184|  20.736 us|  20.736 us|   5184|   5184|        no|
        +--------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       16|    -|
|FIFO                 |        0|     -|    14897|    21462|    -|
|Instance             |      228|  2189|   428658|   425055|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        6|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      228|  2189|   443561|   446560|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       16|    72|       51|      102|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        5|    24|       17|       34|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+------+--------+--------+-----+
    |            Instance            |            Module           | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
    +--------------------------------+-----------------------------+---------+------+--------+--------+-----+
    |Loop_VITIS_LOOP_67_1_proc39_U0  |Loop_VITIS_LOOP_67_1_proc39  |        0|     0|     230|    1929|    0|
    |Loop_VITIS_LOOP_74_3_proc40_U0  |Loop_VITIS_LOOP_74_3_proc40  |        0|     0|    1183|    2222|    0|
    |Loop_VITIS_LOOP_93_5_proc41_U0  |Loop_VITIS_LOOP_93_5_proc41  |        0|     0|     220|    2412|    0|
    |control_s_axi_U                 |control_s_axi                |        0|     0|     246|     424|    0|
    |entry_proc_U0                   |entry_proc                   |        0|     0|       3|      29|    0|
    |gmem0_m_axi_U                   |gmem0_m_axi                  |        0|     0|     764|    1118|    0|
    |gmem1_m_axi_U                   |gmem1_m_axi                  |        0|     0|    4567|    8001|    0|
    |gmem2_m_axi_U                   |gmem2_m_axi                  |        0|     0|     764|    1118|    0|
    |myproject_U0                    |myproject                    |      228|  2189|  420681|  407802|    0|
    +--------------------------------+-----------------------------+---------+------+--------+--------+-----+
    |Total                           |                             |      228|  2189|  428658|  425055|    0|
    +--------------------------------+-----------------------------+---------+------+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |in_stream1_0_U   |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_10_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_11_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_12_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_13_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_14_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_15_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_16_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_17_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_18_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_19_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_1_U   |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_20_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_21_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_22_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_23_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_24_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_25_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_26_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_27_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_28_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_29_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_2_U   |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_30_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_31_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_32_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_33_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_34_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_35_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_36_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_37_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_38_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_39_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_3_U   |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_40_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_41_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_42_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_43_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_44_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_45_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_46_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_47_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_48_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_49_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_4_U   |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_50_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_51_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_52_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_53_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_54_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_55_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_56_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_57_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_58_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_59_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_5_U   |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_60_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_61_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_62_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_63_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_64_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_65_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_66_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_67_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_68_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_69_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_6_U   |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_7_U   |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_8_U   |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream1_9_U   |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_0_U   |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_10_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_11_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_12_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_13_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_14_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_15_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_16_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_17_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_18_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_19_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_1_U   |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_20_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_21_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_22_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_23_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_24_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_25_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_26_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_27_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_28_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_29_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_2_U   |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_30_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_31_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_32_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_33_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_34_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_35_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_36_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_37_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_38_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_39_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_3_U   |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_40_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_41_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_42_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_43_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_44_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_45_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_46_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_47_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_48_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_49_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_4_U   |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_50_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_51_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_52_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_53_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_54_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_55_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_56_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_57_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_58_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_59_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_5_U   |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_60_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_61_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_62_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_63_U  |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_6_U   |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_7_U   |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_8_U   |        0|   73|   0|    -|    73|   16|     1168|
    |in_stream2_9_U   |        0|   73|   0|    -|    73|   16|     1168|
    |out_r_c_U        |        0|    5|   0|    -|     4|   64|      256|
    |out_stream_0_U   |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_10_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_11_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_12_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_13_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_14_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_15_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_16_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_17_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_18_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_19_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_1_U   |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_20_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_21_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_22_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_23_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_24_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_25_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_26_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_27_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_28_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_29_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_2_U   |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_30_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_31_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_32_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_33_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_34_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_35_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_36_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_37_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_38_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_39_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_3_U   |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_40_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_41_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_42_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_43_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_44_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_45_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_46_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_47_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_48_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_49_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_4_U   |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_50_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_51_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_52_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_53_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_54_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_55_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_56_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_57_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_58_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_59_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_5_U   |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_60_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_61_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_62_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_63_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_64_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_65_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_66_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_67_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_68_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_69_U  |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_6_U   |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_7_U   |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_8_U   |        0|   73|   0|    -|    73|   16|     1168|
    |out_stream_9_U   |        0|   73|   0|    -|    73|   16|     1168|
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |Total            |        0|14897|   0|    0| 14896| 3328|   238528|
    +-----------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |Loop_VITIS_LOOP_67_1_proc39_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Loop_VITIS_LOOP_74_3_proc40_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_idle                                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                    |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                           |       and|   0|  0|   2|           1|           1|
    |ap_sync_Loop_VITIS_LOOP_67_1_proc39_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_Loop_VITIS_LOOP_74_3_proc40_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                   |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                            |          |   0|  0|  16|           8|           8|
    +-------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                        | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Loop_VITIS_LOOP_67_1_proc39_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Loop_VITIS_LOOP_74_3_proc40_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                   |   9|          2|    1|          2|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                |  27|          6|    3|          6|
    +-----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                                         |  1|   0|    1|          0|
    |ap_rst_reg_1                                         |  1|   0|    1|          0|
    |ap_rst_reg_2                                         |  1|   0|    1|          0|
    |ap_sync_reg_Loop_VITIS_LOOP_67_1_proc39_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Loop_VITIS_LOOP_74_3_proc40_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                   |  1|   0|    1|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                |  6|   0|    6|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  alveo_hls4ml|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  alveo_hls4ml|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  alveo_hls4ml|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  512|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  512|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|          m_axi|         gmem2|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

