{
  "module_name": "rockchip_drm_vop2.h",
  "hash_id": "5c9b9378cd1da3a02e2b24d5b2723576665b521f5ac6dab318036f1a2cd95ed0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/rockchip/rockchip_drm_vop2.h",
  "human_readable_source": " \n \n\n#ifndef _ROCKCHIP_DRM_VOP2_H\n#define _ROCKCHIP_DRM_VOP2_H\n\n#include \"rockchip_drm_vop.h\"\n\n#include <linux/regmap.h>\n#include <drm/drm_modes.h>\n\n#define VOP_FEATURE_OUTPUT_10BIT        BIT(0)\n\n#define WIN_FEATURE_AFBDC\t\tBIT(0)\n#define WIN_FEATURE_CLUSTER\t\tBIT(1)\n\n \nenum win_dly_mode {\n\tVOP2_DLY_MODE_DEFAULT,    \n\tVOP2_DLY_MODE_HISO_S,     \n\tVOP2_DLY_MODE_HIHO_H,     \n\tVOP2_DLY_MODE_MAX,\n};\n\nenum vop2_scale_up_mode {\n\tVOP2_SCALE_UP_NRST_NBOR,\n\tVOP2_SCALE_UP_BIL,\n\tVOP2_SCALE_UP_BIC,\n};\n\nenum vop2_scale_down_mode {\n\tVOP2_SCALE_DOWN_NRST_NBOR,\n\tVOP2_SCALE_DOWN_BIL,\n\tVOP2_SCALE_DOWN_AVG,\n};\n\nenum vop2_win_regs {\n\tVOP2_WIN_ENABLE,\n\tVOP2_WIN_FORMAT,\n\tVOP2_WIN_CSC_MODE,\n\tVOP2_WIN_XMIRROR,\n\tVOP2_WIN_YMIRROR,\n\tVOP2_WIN_RB_SWAP,\n\tVOP2_WIN_UV_SWAP,\n\tVOP2_WIN_ACT_INFO,\n\tVOP2_WIN_DSP_INFO,\n\tVOP2_WIN_DSP_ST,\n\tVOP2_WIN_YRGB_MST,\n\tVOP2_WIN_UV_MST,\n\tVOP2_WIN_YRGB_VIR,\n\tVOP2_WIN_UV_VIR,\n\tVOP2_WIN_YUV_CLIP,\n\tVOP2_WIN_Y2R_EN,\n\tVOP2_WIN_R2Y_EN,\n\tVOP2_WIN_COLOR_KEY,\n\tVOP2_WIN_COLOR_KEY_EN,\n\tVOP2_WIN_DITHER_UP,\n\n\t \n\tVOP2_WIN_SCALE_YRGB_X,\n\tVOP2_WIN_SCALE_YRGB_Y,\n\tVOP2_WIN_SCALE_CBCR_X,\n\tVOP2_WIN_SCALE_CBCR_Y,\n\tVOP2_WIN_YRGB_HOR_SCL_MODE,\n\tVOP2_WIN_YRGB_HSCL_FILTER_MODE,\n\tVOP2_WIN_YRGB_VER_SCL_MODE,\n\tVOP2_WIN_YRGB_VSCL_FILTER_MODE,\n\tVOP2_WIN_CBCR_VER_SCL_MODE,\n\tVOP2_WIN_CBCR_HSCL_FILTER_MODE,\n\tVOP2_WIN_CBCR_HOR_SCL_MODE,\n\tVOP2_WIN_CBCR_VSCL_FILTER_MODE,\n\tVOP2_WIN_VSD_CBCR_GT2,\n\tVOP2_WIN_VSD_CBCR_GT4,\n\tVOP2_WIN_VSD_YRGB_GT2,\n\tVOP2_WIN_VSD_YRGB_GT4,\n\tVOP2_WIN_BIC_COE_SEL,\n\n\t \n\tVOP2_WIN_CLUSTER_ENABLE,\n\tVOP2_WIN_AFBC_ENABLE,\n\tVOP2_WIN_CLUSTER_LB_MODE,\n\n\t \n\tVOP2_WIN_AFBC_FORMAT,\n\tVOP2_WIN_AFBC_RB_SWAP,\n\tVOP2_WIN_AFBC_UV_SWAP,\n\tVOP2_WIN_AFBC_AUTO_GATING_EN,\n\tVOP2_WIN_AFBC_BLOCK_SPLIT_EN,\n\tVOP2_WIN_AFBC_PIC_VIR_WIDTH,\n\tVOP2_WIN_AFBC_TILE_NUM,\n\tVOP2_WIN_AFBC_PIC_OFFSET,\n\tVOP2_WIN_AFBC_PIC_SIZE,\n\tVOP2_WIN_AFBC_DSP_OFFSET,\n\tVOP2_WIN_AFBC_TRANSFORM_OFFSET,\n\tVOP2_WIN_AFBC_HDR_PTR,\n\tVOP2_WIN_AFBC_HALF_BLOCK_EN,\n\tVOP2_WIN_AFBC_ROTATE_270,\n\tVOP2_WIN_AFBC_ROTATE_90,\n\tVOP2_WIN_MAX_REG,\n};\n\nstruct vop2_win_data {\n\tconst char *name;\n\tunsigned int phys_id;\n\n\tu32 base;\n\tenum drm_plane_type type;\n\n\tu32 nformats;\n\tconst u32 *formats;\n\tconst uint64_t *format_modifiers;\n\tconst unsigned int supported_rotations;\n\n\t \n\tunsigned int layer_sel_id;\n\tuint64_t feature;\n\n\tunsigned int max_upscale_factor;\n\tunsigned int max_downscale_factor;\n\tconst u8 dly[VOP2_DLY_MODE_MAX];\n};\n\nstruct vop2_video_port_data {\n\tunsigned int id;\n\tu32 feature;\n\tu16 gamma_lut_len;\n\tu16 cubic_lut_len;\n\tstruct vop_rect max_output;\n\tconst u8 pre_scan_max_dly[4];\n\tconst struct vop2_video_port_regs *regs;\n\tunsigned int offset;\n};\n\nstruct vop2_data {\n\tu8 nr_vps;\n\tconst struct vop2_ctrl *ctrl;\n\tconst struct vop2_win_data *win;\n\tconst struct vop2_video_port_data *vp;\n\tconst struct vop_csc_table *csc_table;\n\tstruct vop_rect max_input;\n\tstruct vop_rect max_output;\n\n\tunsigned int win_size;\n\tunsigned int soc_id;\n};\n\n \n#define FS_NEW_INTR\t\t\tBIT(4)\n#define ADDR_SAME_INTR\t\t\tBIT(5)\n#define LINE_FLAG1_INTR\t\t\tBIT(6)\n#define WIN0_EMPTY_INTR\t\t\tBIT(7)\n#define WIN1_EMPTY_INTR\t\t\tBIT(8)\n#define WIN2_EMPTY_INTR\t\t\tBIT(9)\n#define WIN3_EMPTY_INTR\t\t\tBIT(10)\n#define HWC_EMPTY_INTR\t\t\tBIT(11)\n#define POST_BUF_EMPTY_INTR\t\tBIT(12)\n#define PWM_GEN_INTR\t\t\tBIT(13)\n#define DMA_FINISH_INTR\t\t\tBIT(14)\n#define FS_FIELD_INTR\t\t\tBIT(15)\n#define FE_INTR\t\t\t\tBIT(16)\n#define WB_UV_FIFO_FULL_INTR\t\tBIT(17)\n#define WB_YRGB_FIFO_FULL_INTR\t\tBIT(18)\n#define WB_COMPLETE_INTR\t\tBIT(19)\n\n \n#define ROCKCHIP_OUT_MODE_P888\t\t0\n#define ROCKCHIP_OUT_MODE_BT1120\t0\n#define ROCKCHIP_OUT_MODE_P666\t\t1\n#define ROCKCHIP_OUT_MODE_P565\t\t2\n#define ROCKCHIP_OUT_MODE_BT656\t\t5\n#define ROCKCHIP_OUT_MODE_S888\t\t8\n#define ROCKCHIP_OUT_MODE_S888_DUMMY\t12\n#define ROCKCHIP_OUT_MODE_YUV420\t14\n \n#define ROCKCHIP_OUT_MODE_AAAA\t\t15\n\nenum vop_csc_format {\n\tCSC_BT601L,\n\tCSC_BT709L,\n\tCSC_BT601F,\n\tCSC_BT2020,\n};\n\nenum src_factor_mode {\n\tSRC_FAC_ALPHA_ZERO,\n\tSRC_FAC_ALPHA_ONE,\n\tSRC_FAC_ALPHA_DST,\n\tSRC_FAC_ALPHA_DST_INVERSE,\n\tSRC_FAC_ALPHA_SRC,\n\tSRC_FAC_ALPHA_SRC_GLOBAL,\n};\n\nenum dst_factor_mode {\n\tDST_FAC_ALPHA_ZERO,\n\tDST_FAC_ALPHA_ONE,\n\tDST_FAC_ALPHA_SRC,\n\tDST_FAC_ALPHA_SRC_INVERSE,\n\tDST_FAC_ALPHA_DST,\n\tDST_FAC_ALPHA_DST_GLOBAL,\n};\n\n#define RK3568_GRF_VO_CON1\t\t\t0x0364\n \n#define RK3568_REG_CFG_DONE\t\t\t0x000\n#define RK3568_VERSION_INFO\t\t\t0x004\n#define RK3568_SYS_AUTO_GATING_CTRL\t\t0x008\n#define RK3568_SYS_AXI_LUT_CTRL\t\t\t0x024\n#define RK3568_DSP_IF_EN\t\t\t0x028\n#define RK3568_DSP_IF_CTRL\t\t\t0x02c\n#define RK3568_DSP_IF_POL\t\t\t0x030\n#define RK3568_WB_CTRL\t\t\t\t0x40\n#define RK3568_WB_XSCAL_FACTOR\t\t\t0x44\n#define RK3568_WB_YRGB_MST\t\t\t0x48\n#define RK3568_WB_CBR_MST\t\t\t0x4C\n#define RK3568_OTP_WIN_EN\t\t\t0x050\n#define RK3568_LUT_PORT_SEL\t\t\t0x058\n#define RK3568_SYS_STATUS0\t\t\t0x060\n#define RK3568_VP_LINE_FLAG(vp)\t\t\t(0x70 + (vp) * 0x4)\n#define RK3568_SYS0_INT_EN\t\t\t0x80\n#define RK3568_SYS0_INT_CLR\t\t\t0x84\n#define RK3568_SYS0_INT_STATUS\t\t\t0x88\n#define RK3568_SYS1_INT_EN\t\t\t0x90\n#define RK3568_SYS1_INT_CLR\t\t\t0x94\n#define RK3568_SYS1_INT_STATUS\t\t\t0x98\n#define RK3568_VP_INT_EN(vp)\t\t\t(0xA0 + (vp) * 0x10)\n#define RK3568_VP_INT_CLR(vp)\t\t\t(0xA4 + (vp) * 0x10)\n#define RK3568_VP_INT_STATUS(vp)\t\t(0xA8 + (vp) * 0x10)\n#define RK3568_VP_INT_RAW_STATUS(vp)\t\t(0xAC + (vp) * 0x10)\n\n \n#define RK3568_VP_DSP_CTRL\t\t\t0x00\n#define RK3568_VP_MIPI_CTRL\t\t\t0x04\n#define RK3568_VP_COLOR_BAR_CTRL\t\t0x08\n#define RK3568_VP_3D_LUT_CTRL\t\t\t0x10\n#define RK3568_VP_3D_LUT_MST\t\t\t0x20\n#define RK3568_VP_DSP_BG\t\t\t0x2C\n#define RK3568_VP_PRE_SCAN_HTIMING\t\t0x30\n#define RK3568_VP_POST_DSP_HACT_INFO\t\t0x34\n#define RK3568_VP_POST_DSP_VACT_INFO\t\t0x38\n#define RK3568_VP_POST_SCL_FACTOR_YRGB\t\t0x3C\n#define RK3568_VP_POST_SCL_CTRL\t\t\t0x40\n#define RK3568_VP_POST_DSP_VACT_INFO_F1\t\t0x44\n#define RK3568_VP_DSP_HTOTAL_HS_END\t\t0x48\n#define RK3568_VP_DSP_HACT_ST_END\t\t0x4C\n#define RK3568_VP_DSP_VTOTAL_VS_END\t\t0x50\n#define RK3568_VP_DSP_VACT_ST_END\t\t0x54\n#define RK3568_VP_DSP_VS_ST_END_F1\t\t0x58\n#define RK3568_VP_DSP_VACT_ST_END_F1\t\t0x5C\n#define RK3568_VP_BCSH_CTRL\t\t\t0x60\n#define RK3568_VP_BCSH_BCS\t\t\t0x64\n#define RK3568_VP_BCSH_H\t\t\t0x68\n#define RK3568_VP_BCSH_COLOR_BAR\t\t0x6C\n\n \n#define RK3568_OVL_CTRL\t\t\t\t0x600\n#define RK3568_OVL_LAYER_SEL\t\t\t0x604\n#define RK3568_OVL_PORT_SEL\t\t\t0x608\n#define RK3568_CLUSTER0_MIX_SRC_COLOR_CTRL\t0x610\n#define RK3568_CLUSTER0_MIX_DST_COLOR_CTRL\t0x614\n#define RK3568_CLUSTER0_MIX_SRC_ALPHA_CTRL\t0x618\n#define RK3568_CLUSTER0_MIX_DST_ALPHA_CTRL\t0x61C\n#define RK3568_MIX0_SRC_COLOR_CTRL\t\t0x650\n#define RK3568_MIX0_DST_COLOR_CTRL\t\t0x654\n#define RK3568_MIX0_SRC_ALPHA_CTRL\t\t0x658\n#define RK3568_MIX0_DST_ALPHA_CTRL\t\t0x65C\n#define RK3568_HDR0_SRC_COLOR_CTRL\t\t0x6C0\n#define RK3568_HDR0_DST_COLOR_CTRL\t\t0x6C4\n#define RK3568_HDR0_SRC_ALPHA_CTRL\t\t0x6C8\n#define RK3568_HDR0_DST_ALPHA_CTRL\t\t0x6CC\n#define RK3568_VP_BG_MIX_CTRL(vp)\t\t(0x6E0 + (vp) * 4)\n#define RK3568_CLUSTER_DLY_NUM\t\t\t0x6F0\n#define RK3568_SMART_DLY_NUM\t\t\t0x6F8\n\n \n#define RK3568_CLUSTER_WIN_CTRL0\t\t0x00\n#define RK3568_CLUSTER_WIN_CTRL1\t\t0x04\n#define RK3568_CLUSTER_WIN_YRGB_MST\t\t0x10\n#define RK3568_CLUSTER_WIN_CBR_MST\t\t0x14\n#define RK3568_CLUSTER_WIN_VIR\t\t\t0x18\n#define RK3568_CLUSTER_WIN_ACT_INFO\t\t0x20\n#define RK3568_CLUSTER_WIN_DSP_INFO\t\t0x24\n#define RK3568_CLUSTER_WIN_DSP_ST\t\t0x28\n#define RK3568_CLUSTER_WIN_SCL_FACTOR_YRGB\t0x30\n#define RK3568_CLUSTER_WIN_AFBCD_TRANSFORM_OFFSET\t0x3C\n#define RK3568_CLUSTER_WIN_AFBCD_OUTPUT_CTRL\t0x50\n#define RK3568_CLUSTER_WIN_AFBCD_ROTATE_MODE\t0x54\n#define RK3568_CLUSTER_WIN_AFBCD_HDR_PTR\t0x58\n#define RK3568_CLUSTER_WIN_AFBCD_VIR_WIDTH\t0x5C\n#define RK3568_CLUSTER_WIN_AFBCD_PIC_SIZE\t0x60\n#define RK3568_CLUSTER_WIN_AFBCD_PIC_OFFSET\t0x64\n#define RK3568_CLUSTER_WIN_AFBCD_DSP_OFFSET\t0x68\n#define RK3568_CLUSTER_WIN_AFBCD_CTRL\t\t0x6C\n\n#define RK3568_CLUSTER_CTRL\t\t\t0x100\n\n \n#define RK3568_SMART_CTRL0\t\t\t0x00\n#define RK3568_SMART_CTRL1\t\t\t0x04\n#define RK3568_SMART_REGION0_CTRL\t\t0x10\n#define RK3568_SMART_REGION0_YRGB_MST\t\t0x14\n#define RK3568_SMART_REGION0_CBR_MST\t\t0x18\n#define RK3568_SMART_REGION0_VIR\t\t0x1C\n#define RK3568_SMART_REGION0_ACT_INFO\t\t0x20\n#define RK3568_SMART_REGION0_DSP_INFO\t\t0x24\n#define RK3568_SMART_REGION0_DSP_ST\t\t0x28\n#define RK3568_SMART_REGION0_SCL_CTRL\t\t0x30\n#define RK3568_SMART_REGION0_SCL_FACTOR_YRGB\t0x34\n#define RK3568_SMART_REGION0_SCL_FACTOR_CBR\t0x38\n#define RK3568_SMART_REGION0_SCL_OFFSET\t\t0x3C\n#define RK3568_SMART_REGION1_CTRL\t\t0x40\n#define RK3568_SMART_REGION1_YRGB_MST\t\t0x44\n#define RK3568_SMART_REGION1_CBR_MST\t\t0x48\n#define RK3568_SMART_REGION1_VIR\t\t0x4C\n#define RK3568_SMART_REGION1_ACT_INFO\t\t0x50\n#define RK3568_SMART_REGION1_DSP_INFO\t\t0x54\n#define RK3568_SMART_REGION1_DSP_ST\t\t0x58\n#define RK3568_SMART_REGION1_SCL_CTRL\t\t0x60\n#define RK3568_SMART_REGION1_SCL_FACTOR_YRGB\t0x64\n#define RK3568_SMART_REGION1_SCL_FACTOR_CBR\t0x68\n#define RK3568_SMART_REGION1_SCL_OFFSET\t\t0x6C\n#define RK3568_SMART_REGION2_CTRL\t\t0x70\n#define RK3568_SMART_REGION2_YRGB_MST\t\t0x74\n#define RK3568_SMART_REGION2_CBR_MST\t\t0x78\n#define RK3568_SMART_REGION2_VIR\t\t0x7C\n#define RK3568_SMART_REGION2_ACT_INFO\t\t0x80\n#define RK3568_SMART_REGION2_DSP_INFO\t\t0x84\n#define RK3568_SMART_REGION2_DSP_ST\t\t0x88\n#define RK3568_SMART_REGION2_SCL_CTRL\t\t0x90\n#define RK3568_SMART_REGION2_SCL_FACTOR_YRGB\t0x94\n#define RK3568_SMART_REGION2_SCL_FACTOR_CBR\t0x98\n#define RK3568_SMART_REGION2_SCL_OFFSET\t\t0x9C\n#define RK3568_SMART_REGION3_CTRL\t\t0xA0\n#define RK3568_SMART_REGION3_YRGB_MST\t\t0xA4\n#define RK3568_SMART_REGION3_CBR_MST\t\t0xA8\n#define RK3568_SMART_REGION3_VIR\t\t0xAC\n#define RK3568_SMART_REGION3_ACT_INFO\t\t0xB0\n#define RK3568_SMART_REGION3_DSP_INFO\t\t0xB4\n#define RK3568_SMART_REGION3_DSP_ST\t\t0xB8\n#define RK3568_SMART_REGION3_SCL_CTRL\t\t0xC0\n#define RK3568_SMART_REGION3_SCL_FACTOR_YRGB\t0xC4\n#define RK3568_SMART_REGION3_SCL_FACTOR_CBR\t0xC8\n#define RK3568_SMART_REGION3_SCL_OFFSET\t\t0xCC\n#define RK3568_SMART_COLOR_KEY_CTRL\t\t0xD0\n\n \n#define RK3568_HDR_LUT_CTRL\t\t\t0x2000\n#define RK3568_HDR_LUT_MST\t\t\t0x2004\n#define RK3568_SDR2HDR_CTRL\t\t\t0x2010\n#define RK3568_HDR2SDR_CTRL\t\t\t0x2020\n#define RK3568_HDR2SDR_SRC_RANGE\t\t0x2024\n#define RK3568_HDR2SDR_NORMFACEETF\t\t0x2028\n#define RK3568_HDR2SDR_DST_RANGE\t\t0x202C\n#define RK3568_HDR2SDR_NORMFACCGAMMA\t\t0x2030\n#define RK3568_HDR_EETF_OETF_Y0\t\t\t0x203C\n#define RK3568_HDR_SAT_Y0\t\t\t0x20C0\n#define RK3568_HDR_EOTF_OETF_Y0\t\t\t0x20F0\n#define RK3568_HDR_OETF_DX_POW1\t\t\t0x2200\n#define RK3568_HDR_OETF_XN1\t\t\t0x2300\n\n#define RK3568_REG_CFG_DONE__GLB_CFG_DONE_EN\t\tBIT(15)\n\n#define RK3568_VP_DSP_CTRL__STANDBY\t\t\tBIT(31)\n#define RK3568_VP_DSP_CTRL__DITHER_DOWN_MODE\t\tBIT(20)\n#define RK3568_VP_DSP_CTRL__DITHER_DOWN_SEL\t\tGENMASK(19, 18)\n#define RK3568_VP_DSP_CTRL__DITHER_DOWN_EN\t\tBIT(17)\n#define RK3568_VP_DSP_CTRL__PRE_DITHER_DOWN_EN\t\tBIT(16)\n#define RK3568_VP_DSP_CTRL__POST_DSP_OUT_R2Y\t\tBIT(15)\n#define RK3568_VP_DSP_CTRL__DSP_RB_SWAP\t\t\tBIT(9)\n#define RK3568_VP_DSP_CTRL__DSP_INTERLACE\t\tBIT(7)\n#define RK3568_VP_DSP_CTRL__DSP_FILED_POL\t\tBIT(6)\n#define RK3568_VP_DSP_CTRL__P2I_EN\t\t\tBIT(5)\n#define RK3568_VP_DSP_CTRL__CORE_DCLK_DIV\t\tBIT(4)\n#define RK3568_VP_DSP_CTRL__OUT_MODE\t\t\tGENMASK(3, 0)\n\n#define RK3568_VP_POST_SCL_CTRL__VSCALEDOWN\t\tBIT(1)\n#define RK3568_VP_POST_SCL_CTRL__HSCALEDOWN\t\tBIT(0)\n\n#define RK3568_SYS_DSP_INFACE_EN_LVDS1_MUX\t\tGENMASK(26, 25)\n#define RK3568_SYS_DSP_INFACE_EN_LVDS1\t\t\tBIT(24)\n#define RK3568_SYS_DSP_INFACE_EN_MIPI1_MUX\t\tGENMASK(22, 21)\n#define RK3568_SYS_DSP_INFACE_EN_MIPI1\t\t\tBIT(20)\n#define RK3568_SYS_DSP_INFACE_EN_LVDS0_MUX\t\tGENMASK(19, 18)\n#define RK3568_SYS_DSP_INFACE_EN_MIPI0_MUX\t\tGENMASK(17, 16)\n#define RK3568_SYS_DSP_INFACE_EN_EDP_MUX\t\tGENMASK(15, 14)\n#define RK3568_SYS_DSP_INFACE_EN_HDMI_MUX\t\tGENMASK(11, 10)\n#define RK3568_SYS_DSP_INFACE_EN_RGB_MUX\t\tGENMASK(9, 8)\n#define RK3568_SYS_DSP_INFACE_EN_LVDS0\t\t\tBIT(5)\n#define RK3568_SYS_DSP_INFACE_EN_MIPI0\t\t\tBIT(4)\n#define RK3568_SYS_DSP_INFACE_EN_EDP\t\t\tBIT(3)\n#define RK3568_SYS_DSP_INFACE_EN_HDMI\t\t\tBIT(1)\n#define RK3568_SYS_DSP_INFACE_EN_RGB\t\t\tBIT(0)\n\n#define RK3568_DSP_IF_POL__MIPI_PIN_POL\t\t\tGENMASK(19, 16)\n#define RK3568_DSP_IF_POL__EDP_PIN_POL\t\t\tGENMASK(15, 12)\n#define RK3568_DSP_IF_POL__HDMI_PIN_POL\t\t\tGENMASK(7, 4)\n#define RK3568_DSP_IF_POL__RGB_LVDS_PIN_POL\t\tGENMASK(3, 0)\n\n#define RK3568_VP0_MIPI_CTRL__DCLK_DIV2_PHASE_LOCK\tBIT(5)\n#define RK3568_VP0_MIPI_CTRL__DCLK_DIV2\t\t\tBIT(4)\n\n#define RK3568_SYS_AUTO_GATING_CTRL__AUTO_GATING_EN\tBIT(31)\n\n#define RK3568_DSP_IF_POL__CFG_DONE_IMD\t\t\tBIT(28)\n\n#define VOP2_SYS_AXI_BUS_NUM\t\t\t\t2\n\n#define VOP2_CLUSTER_YUV444_10\t\t\t\t0x12\n\n#define VOP2_COLOR_KEY_MASK\t\t\t\tBIT(31)\n\n#define RK3568_OVL_CTRL__LAYERSEL_REGDONE_IMD\t\tBIT(28)\n\n#define RK3568_VP_BG_MIX_CTRL__BG_DLY\t\t\tGENMASK(31, 24)\n\n#define RK3568_OVL_PORT_SEL__SEL_PORT\t\t\tGENMASK(31, 16)\n#define RK3568_OVL_PORT_SEL__SMART1\t\t\tGENMASK(31, 30)\n#define RK3568_OVL_PORT_SEL__SMART0\t\t\tGENMASK(29, 28)\n#define RK3568_OVL_PORT_SEL__ESMART1\t\t\tGENMASK(27, 26)\n#define RK3568_OVL_PORT_SEL__ESMART0\t\t\tGENMASK(25, 24)\n#define RK3568_OVL_PORT_SEL__CLUSTER1\t\t\tGENMASK(19, 18)\n#define RK3568_OVL_PORT_SEL__CLUSTER0\t\t\tGENMASK(17, 16)\n#define RK3568_OVL_PORT_SET__PORT2_MUX\t\t\tGENMASK(11, 8)\n#define RK3568_OVL_PORT_SET__PORT1_MUX\t\t\tGENMASK(7, 4)\n#define RK3568_OVL_PORT_SET__PORT0_MUX\t\t\tGENMASK(3, 0)\n#define RK3568_OVL_LAYER_SEL__LAYER(layer, x)\t\t((x) << ((layer) * 4))\n\n#define RK3568_CLUSTER_DLY_NUM__CLUSTER1_1\t\tGENMASK(31, 24)\n#define RK3568_CLUSTER_DLY_NUM__CLUSTER1_0\t\tGENMASK(23, 16)\n#define RK3568_CLUSTER_DLY_NUM__CLUSTER0_1\t\tGENMASK(15, 8)\n#define RK3568_CLUSTER_DLY_NUM__CLUSTER0_0\t\tGENMASK(7, 0)\n\n#define RK3568_SMART_DLY_NUM__SMART1\t\t\tGENMASK(31, 24)\n#define RK3568_SMART_DLY_NUM__SMART0\t\t\tGENMASK(23, 16)\n#define RK3568_SMART_DLY_NUM__ESMART1\t\t\tGENMASK(15, 8)\n#define RK3568_SMART_DLY_NUM__ESMART0\t\t\tGENMASK(7, 0)\n\n#define VP_INT_DSP_HOLD_VALID\tBIT(6)\n#define VP_INT_FS_FIELD\t\tBIT(5)\n#define VP_INT_POST_BUF_EMPTY\tBIT(4)\n#define VP_INT_LINE_FLAG1\tBIT(3)\n#define VP_INT_LINE_FLAG0\tBIT(2)\n#define VOP2_INT_BUS_ERRPR\tBIT(1)\n#define VP_INT_FS\t\tBIT(0)\n\n#define POLFLAG_DCLK_INV\tBIT(3)\n\nenum vop2_layer_phy_id {\n\tROCKCHIP_VOP2_CLUSTER0 = 0,\n\tROCKCHIP_VOP2_CLUSTER1,\n\tROCKCHIP_VOP2_ESMART0,\n\tROCKCHIP_VOP2_ESMART1,\n\tROCKCHIP_VOP2_SMART0,\n\tROCKCHIP_VOP2_SMART1,\n\tROCKCHIP_VOP2_CLUSTER2,\n\tROCKCHIP_VOP2_CLUSTER3,\n\tROCKCHIP_VOP2_ESMART2,\n\tROCKCHIP_VOP2_ESMART3,\n\tROCKCHIP_VOP2_PHY_ID_INVALID = -1,\n};\n\nextern const struct component_ops vop2_component_ops;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}