<stg><name>my_engine</name>


<trans_list>

<trans id="549" from="1" to="2">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="2" to="3">
<condition id="246">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="2"/>
</and_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="3"/>
</and_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="4"/>
</and_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="5"/>
</and_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="6"/>
</and_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="7"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="2" to="4">
<condition id="264">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="3" to="2">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="4" to="4">
<condition id="266">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="4" to="5">
<condition id="268">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="5" to="6">
<condition id="270">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="5" to="10">
<condition id="284">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="6" to="7">
<condition id="271">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="6" to="8">
<condition id="276">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="7" to="6">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="8" to="9">
<condition id="277">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="8" to="5">
<condition id="282">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="9" to="8">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="10" to="11">
<condition id="286">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="10" to="14">
<condition id="299">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="11" to="12">
<condition id="288">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="11" to="10">
<condition id="297">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="12" to="13">
<condition id="289">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="12" to="11">
<condition id="295">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="13" to="12">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="14" to="14">
<condition id="301">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="14" to="15">
<condition id="303">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="15" to="16">
<condition id="305">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="16" to="17">
<condition id="306">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="16" to="15">
<condition id="367">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="17" to="18">
<condition id="309">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="17" to="22">
<condition id="323">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="18" to="19">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="19" to="20">
<condition id="314">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="19" to="17">
<condition id="322">
<or_exp><and_exp><literal name="exitcond18_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="20" to="21">
<condition id="315">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="20" to="19">
<condition id="320">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="21" to="20">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="22" to="23">
<condition id="326">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="22" to="24">
<condition id="331">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="23" to="22">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="24" to="25">
<condition id="332">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="24" to="26">
<condition id="337">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="25" to="24">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="26" to="27">
<condition id="338">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="26" to="29">
<condition id="347">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="27" to="28">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="28" to="28">
<condition id="343">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="28" to="26">
<condition id="345">
<or_exp><and_exp><literal name="exitcond16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="29" to="30">
<condition id="348">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="29" to="31">
<condition id="353">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="30" to="29">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="31" to="32">
<condition id="354">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="31" to="33">
<condition id="359">
<or_exp><and_exp><literal name="exitcond17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="32" to="31">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="33" to="34">
<condition id="360">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="33" to="16">
<condition id="365">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="34" to="33">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %img_V), !map !73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([144 x i8]* %weight_V), !map !79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i24]* %out_V), !map !85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @my_engine_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="24" op_0_bw="64">
<![CDATA[
:4  %pool_buffer_val_0_V = alloca i24, align 4

]]></Node>
<StgValue><ssdm name="pool_buffer_val_0_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="24" op_0_bw="64">
<![CDATA[
:5  %pool_buffer_val_1_V = alloca i24, align 4

]]></Node>
<StgValue><ssdm name="pool_buffer_val_1_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="24" op_0_bw="64">
<![CDATA[
:6  %pool_buffer_val_2_V = alloca i24, align 4

]]></Node>
<StgValue><ssdm name="pool_buffer_val_2_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="24" op_0_bw="64">
<![CDATA[
:7  %pool_buffer_val_3_V = alloca i24, align 4

]]></Node>
<StgValue><ssdm name="pool_buffer_val_3_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="24" op_0_bw="64">
<![CDATA[
:8  %pool_buffer_val_4_V = alloca i24, align 4

]]></Node>
<StgValue><ssdm name="pool_buffer_val_4_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="24" op_0_bw="64">
<![CDATA[
:9  %pool_buffer_val_5_V = alloca i24, align 4

]]></Node>
<StgValue><ssdm name="pool_buffer_val_5_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="24" op_0_bw="64">
<![CDATA[
:10  %pool_buffer_val_6_V = alloca i24, align 4

]]></Node>
<StgValue><ssdm name="pool_buffer_val_6_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="24" op_0_bw="64">
<![CDATA[
:11  %pool_buffer_val_7_V = alloca i24, align 4

]]></Node>
<StgValue><ssdm name="pool_buffer_val_7_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
:12  %linebuf_val_0_V = alloca [128 x i8], align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_0_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
:13  %linebuf_val_1_V = alloca [128 x i8], align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_1_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
:14  %window_val_0_V_0 = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="window_val_0_V_0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
:15  %window_val_0_V_1 = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="window_val_0_V_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
:16  %window_val_0_V_2 = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="window_val_0_V_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
:17  %window_val_1_V_0 = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="window_val_1_V_0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
:18  %window_val_1_V_1 = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="window_val_1_V_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
:19  %window_val_1_V_2 = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="window_val_1_V_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
:20  %window_val_2_V_0 = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="window_val_2_V_0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
:21  %window_val_2_V_1 = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="window_val_2_V_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
:22  %window_val_2_V_2 = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="window_val_2_V_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
:23  %new_pixel_V = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="new_pixel_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:24  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:25  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %row_assign = phi i4 [ 0, %0 ], [ %i, %"operator().exit133" ]

]]></Node>
<StgValue><ssdm name="row_assign"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1 = icmp eq i4 %row_assign, -8

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %row_assign, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %arrayctor.loop.preheader, label %"operator().exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="4">
<![CDATA[
operator().exit:0  %tmp_2 = trunc i4 %row_assign to i3

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
operator().exit:1  switch i3 %tmp_2, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch6:0  store i24 0, i24* %pool_buffer_val_6_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %"operator().exit133"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch5:0  store i24 0, i24* %pool_buffer_val_5_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %"operator().exit133"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch4:0  store i24 0, i24* %pool_buffer_val_4_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %"operator().exit133"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch3:0  store i24 0, i24* %pool_buffer_val_3_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %"operator().exit133"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch2:0  store i24 0, i24* %pool_buffer_val_2_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %"operator().exit133"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch1:0  store i24 0, i24* %pool_buffer_val_1_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %"operator().exit133"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch0:0  store i24 0, i24* %pool_buffer_val_0_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %"operator().exit133"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch7:0  store i24 0, i24* %pool_buffer_val_7_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %"operator().exit133"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.preheader:0  br label %arrayctor.loop

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
operator().exit133:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
arrayctor.loop:0  %tmp_3 = phi i4 [ %tmp_4, %arrayctor.loop ], [ 0, %arrayctor.loop.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop:1  %tmp_4 = add i4 %tmp_3, 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayctor.loop:2  %rbegin_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([57 x i8]* @hls_KD_KD_LineBuffe_1) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
arrayctor.loop:3  %rend_i143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([57 x i8]* @hls_KD_KD_LineBuffe_1, i32 %rbegin_i1) nounwind

]]></Node>
<StgValue><ssdm name="rend_i143"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop:4  %tmp_6 = icmp eq i4 %tmp_3, -1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop:5  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop:6  br i1 %tmp_6, label %.preheader134.preheader, label %arrayctor.loop

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.preheader134.preheader:0  br label %.preheader134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader134:0  %channel = phi i5 [ %channel_1, %.preheader134.loopexit ], [ 0, %.preheader134.preheader ]

]]></Node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader134:1  %exitcond2 = icmp eq i5 %channel, -16

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader134:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader134:3  %channel_1 = add i5 %channel, 1

]]></Node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader134:4  br i1 %exitcond2, label %.preheader131.preheader, label %.preheader133.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader133.preheader:0  %tmp_9 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %channel, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="8">
<![CDATA[
.preheader133.preheader:1  %tmp_17_cast = zext i8 %tmp_9 to i9

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="5">
<![CDATA[
.preheader133.preheader:2  %tmp_5 = trunc i5 %channel to i4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader133.preheader:3  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_5, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader133.preheader:4  %tmp_8 = or i10 %tmp_s, 8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.preheader133.preheader:5  br label %.preheader133

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
.preheader131.preheader:0  br label %.preheader131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader133:0  %col_assign = phi i2 [ %i_1, %"operator().exit152" ], [ 0, %.preheader133.preheader ]

]]></Node>
<StgValue><ssdm name="col_assign"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader133:1  %exitcond3 = icmp eq i2 %col_assign, -2

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader133:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader133:3  %i_1 = add i2 %col_assign, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader133:4  br i1 %exitcond3, label %.preheader132.preheader, label %"operator().exit152"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
operator().exit152:4  %tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2(i4 %tmp_5, i4 0, i2 %col_assign)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="10">
<![CDATA[
operator().exit152:5  %tmp_11 = zext i10 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit152:6  %img_V_addr = getelementptr [1024 x i8]* %img_V, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="img_V_addr"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="10">
<![CDATA[
operator().exit152:7  %img_V_load = load i8* %img_V_addr, align 1

]]></Node>
<StgValue><ssdm name="img_V_load"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
operator().exit152:9  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %tmp_8, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
operator().exit152:10  %tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_12, i2 %col_assign)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="10">
<![CDATA[
operator().exit152:11  %tmp_14 = zext i10 %tmp_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit152:12  %img_V_addr_1 = getelementptr [1024 x i8]* %img_V, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="img_V_addr_1"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="10">
<![CDATA[
operator().exit152:13  %img_V_load_1 = load i8* %img_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_1"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.preheader132.preheader:0  br label %.preheader132

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="1" op_3_bw="2">
<![CDATA[
operator().exit152:0  %tmp_7 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i2(i5 %channel, i1 false, i2 %col_assign)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="8">
<![CDATA[
operator().exit152:1  %tmp_17 = zext i8 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit152:2  %linebuf_val_0_V_add = getelementptr [128 x i8]* %linebuf_val_0_V, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="linebuf_val_0_V_add"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit152:3  %linebuf_val_1_V_add = getelementptr [128 x i8]* %linebuf_val_1_V, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="linebuf_val_1_V_add"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="10">
<![CDATA[
operator().exit152:7  %img_V_load = load i8* %img_V_addr, align 1

]]></Node>
<StgValue><ssdm name="img_V_load"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
operator().exit152:8  store i8 %img_V_load, i8* %linebuf_val_0_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="10">
<![CDATA[
operator().exit152:13  %img_V_load_1 = load i8* %img_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_1"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
operator().exit152:14  store i8 %img_V_load_1, i8* %linebuf_val_1_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
operator().exit152:15  br label %.preheader133

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader132:0  %col_assign_1 = phi i4 [ %i_2, %"operator().exit148" ], [ 2, %.preheader132.preheader ]

]]></Node>
<StgValue><ssdm name="col_assign_1"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader132:1  %exitcond5 = icmp eq i4 %col_assign_1, -8

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader132:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader132:3  br i1 %exitcond5, label %.preheader134.loopexit, label %"operator().exit148"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="4">
<![CDATA[
operator().exit148:0  %tmp_18_cast = zext i4 %col_assign_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
operator().exit148:1  %tmp_18 = add i9 %tmp_17_cast, %tmp_18_cast

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="2" op_3_bw="4">
<![CDATA[
operator().exit148:6  %tmp_19 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i2.i4(i4 %tmp_5, i2 0, i4 %col_assign_1)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="10">
<![CDATA[
operator().exit148:7  %tmp_20 = zext i10 %tmp_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit148:8  %img_V_addr_2 = getelementptr [1024 x i8]* %img_V, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="img_V_addr_2"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="10">
<![CDATA[
operator().exit148:9  %img_V_load_2 = load i8* %img_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_2"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
operator().exit148:11  %i_2 = add i4 %col_assign_1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
.preheader134.loopexit:0  br label %.preheader134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="9">
<![CDATA[
operator().exit148:2  %tmp_51_cast = zext i9 %tmp_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit148:3  %linebuf_val_0_V_add_1 = getelementptr [128 x i8]* %linebuf_val_0_V, i64 0, i64 %tmp_51_cast

]]></Node>
<StgValue><ssdm name="linebuf_val_0_V_add_1"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit148:4  %linebuf_val_1_V_add_1 = getelementptr [128 x i8]* %linebuf_val_1_V, i64 0, i64 %tmp_51_cast

]]></Node>
<StgValue><ssdm name="linebuf_val_1_V_add_1"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
operator().exit148:5  store i8 0, i8* %linebuf_val_0_V_add_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="10">
<![CDATA[
operator().exit148:9  %img_V_load_2 = load i8* %img_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_2"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
operator().exit148:10  store i8 %img_V_load_2, i8* %linebuf_val_1_V_add_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
operator().exit148:12  br label %.preheader132

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader131:0  %channel4 = phi i5 [ %channel_3, %.preheader131.loopexit ], [ 0, %.preheader131.preheader ]

]]></Node>
<StgValue><ssdm name="channel4"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader131:1  %exitcond4 = icmp eq i5 %channel4, -16

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader131:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader131:3  %channel_3 = add i5 %channel4, 1

]]></Node>
<StgValue><ssdm name="channel_3"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader131:4  br i1 %exitcond4, label %.preheader128.preheader, label %.preheader130.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="5">
<![CDATA[
.preheader130.preheader:0  %tmp_1 = zext i5 %channel4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader130.preheader:1  %window_val_0_V_0_a = getelementptr [16 x i8]* %window_val_0_V_0, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="window_val_0_V_0_a"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader130.preheader:2  %window_val_0_V_1_a = getelementptr [16 x i8]* %window_val_0_V_1, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="window_val_0_V_1_a"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader130.preheader:3  %window_val_0_V_2_a = getelementptr [16 x i8]* %window_val_0_V_2, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="window_val_0_V_2_a"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader130.preheader:4  %window_val_1_V_0_a = getelementptr [16 x i8]* %window_val_1_V_0, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="window_val_1_V_0_a"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader130.preheader:5  %window_val_1_V_1_a = getelementptr [16 x i8]* %window_val_1_V_1, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="window_val_1_V_1_a"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader130.preheader:6  %window_val_1_V_2_a = getelementptr [16 x i8]* %window_val_1_V_2, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="window_val_1_V_2_a"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader130.preheader:7  %window_val_2_V_0_a = getelementptr [16 x i8]* %window_val_2_V_0, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="window_val_2_V_0_a"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader130.preheader:8  %window_val_2_V_1_a = getelementptr [16 x i8]* %window_val_2_V_1, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="window_val_2_V_1_a"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader130.preheader:9  %window_val_2_V_2_a = getelementptr [16 x i8]* %window_val_2_V_2, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="window_val_2_V_2_a"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
.preheader130.preheader:10  br label %.preheader130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
.preheader128.preheader:0  br label %.preheader128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader130:0  %row_assign_1 = phi i2 [ 0, %.preheader130.preheader ], [ %i_3, %.preheader130.loopexit ]

]]></Node>
<StgValue><ssdm name="row_assign_1"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader130:1  %exitcond7 = icmp eq i2 %row_assign_1, -1

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader130:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader130:3  %i_3 = add i2 %row_assign_1, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader130:4  br i1 %exitcond7, label %.preheader131.loopexit, label %.preheader129.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader129.preheader:0  %tmp_16 = icmp eq i2 %row_assign_1, 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader129.preheader:1  %cond = icmp eq i2 %row_assign_1, 1

]]></Node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
.preheader129.preheader:2  br label %.preheader129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
.preheader131.loopexit:0  br label %.preheader131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader129:0  %col_assign_2 = phi i2 [ %j, %3 ], [ 0, %.preheader129.preheader ]

]]></Node>
<StgValue><ssdm name="col_assign_2"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader129:1  %exitcond9 = icmp eq i2 %col_assign_2, -1

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader129:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader129:3  %j = add i2 %col_assign_2, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader129:4  br i1 %exitcond9, label %.preheader130.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp_23 = icmp eq i2 %col_assign_2, 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %or_cond = or i1 %tmp_16, %tmp_23

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %or_cond, label %"operator().exit161", label %"operator().exit157"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="5">
<![CDATA[
operator().exit157:0  %tmp_25 = trunc i5 %channel4 to i4

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="1" op_3_bw="2" op_4_bw="3">
<![CDATA[
operator().exit157:1  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i4.i1.i2.i3(i4 %tmp_25, i1 false, i2 %row_assign_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
operator().exit157:2  %tmp26 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 -2, i2 %col_assign_2)

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="4">
<![CDATA[
operator().exit157:3  %tmp1_cast = sext i4 %tmp26 to i10

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator().exit157:4  %tmp_26 = add i10 %tmp1_cast, %tmp

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="10">
<![CDATA[
operator().exit157:5  %tmp_27 = zext i10 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit157:6  %img_V_addr_3 = getelementptr [1024 x i8]* %img_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="img_V_addr_3"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="10">
<![CDATA[
operator().exit157:7  %img_V_load_3 = load i8* %img_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_3"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
operator().exit157:8  %cond1 = icmp eq i2 %col_assign_2, 1

]]></Node>
<StgValue><ssdm name="cond1"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
operator().exit161:0  switch i2 %row_assign_1, label %branch18 [
    i2 0, label %branch16
    i2 1, label %branch17
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch17:0  switch i2 %col_assign_2, label %branch27 [
    i2 0, label %branch25
    i2 1, label %branch26
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="1"/>
<literal name="col_assign_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch26:0  store i8 0, i8* %window_val_1_V_1_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="1"/>
<literal name="col_assign_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %branch17246

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="1"/>
<literal name="col_assign_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch25:0  store i8 0, i8* %window_val_1_V_0_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="1"/>
<literal name="col_assign_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %branch17246

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="1"/>
<literal name="col_assign_2" val="!0"/>
<literal name="col_assign_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch27:0  store i8 0, i8* %window_val_1_V_2_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="1"/>
<literal name="col_assign_2" val="!0"/>
<literal name="col_assign_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %branch17246

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch17246:0  br label %"operator().exit161216"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch16:0  switch i2 %col_assign_2, label %branch21 [
    i2 0, label %branch19
    i2 1, label %branch20
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="0"/>
<literal name="col_assign_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch20:0  store i8 0, i8* %window_val_0_V_1_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="0"/>
<literal name="col_assign_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %branch16220

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="0"/>
<literal name="col_assign_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch19:0  store i8 0, i8* %window_val_0_V_0_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="0"/>
<literal name="col_assign_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %branch16220

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="0"/>
<literal name="col_assign_2" val="!0"/>
<literal name="col_assign_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch21:0  store i8 0, i8* %window_val_0_V_2_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="0"/>
<literal name="col_assign_2" val="!0"/>
<literal name="col_assign_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %branch16220

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch16220:0  br label %"operator().exit161216"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="!0"/>
<literal name="row_assign_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch18:0  switch i2 %col_assign_2, label %branch33 [
    i2 0, label %branch31
    i2 1, label %branch32
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="!0"/>
<literal name="row_assign_1" val="!1"/>
<literal name="col_assign_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch32:0  store i8 0, i8* %window_val_2_V_1_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="!0"/>
<literal name="row_assign_1" val="!1"/>
<literal name="col_assign_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %branch18272

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="!0"/>
<literal name="row_assign_1" val="!1"/>
<literal name="col_assign_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch31:0  store i8 0, i8* %window_val_2_V_0_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="!0"/>
<literal name="row_assign_1" val="!1"/>
<literal name="col_assign_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %branch18272

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="!0"/>
<literal name="row_assign_1" val="!1"/>
<literal name="col_assign_2" val="!0"/>
<literal name="col_assign_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch33:0  store i8 0, i8* %window_val_2_V_2_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="!0"/>
<literal name="row_assign_1" val="!1"/>
<literal name="col_assign_2" val="!0"/>
<literal name="col_assign_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %branch18272

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="row_assign_1" val="!0"/>
<literal name="row_assign_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
branch18272:0  br label %"operator().exit161216"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
operator().exit161216:0  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
.preheader130.loopexit:0  br label %.preheader130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="220" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="10">
<![CDATA[
operator().exit157:7  %img_V_load_3 = load i8* %img_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_3"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
operator().exit157:9  br i1 %cond, label %branch14, label %branch15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch15:0  br i1 %cond1, label %branch35, label %branch36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="cond" val="0"/>
<literal name="cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch36:0  store i8 %img_V_load_3, i8* %window_val_2_V_2_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="cond" val="0"/>
<literal name="cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %branch15277

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="cond" val="0"/>
<literal name="cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch35:0  store i8 %img_V_load_3, i8* %window_val_2_V_1_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="cond" val="0"/>
<literal name="cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %branch15277

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
branch15277:0  br label %"operator().exit157211"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch14:0  br i1 %cond1, label %branch29, label %branch30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="cond" val="1"/>
<literal name="cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch30:0  store i8 %img_V_load_3, i8* %window_val_1_V_2_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="cond" val="1"/>
<literal name="cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %branch14251

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="cond" val="1"/>
<literal name="cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch29:0  store i8 %img_V_load_3, i8* %window_val_1_V_1_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="cond" val="1"/>
<literal name="cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %branch14251

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch14251:0  br label %"operator().exit157211"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
operator().exit157211:0  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader128:0  %channel7 = phi i5 [ %channel_2, %4 ], [ 0, %.preheader128.preheader ]

]]></Node>
<StgValue><ssdm name="channel7"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader128:1  %exitcond6 = icmp eq i5 %channel7, -16

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader128:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader128:3  %channel_2 = add i5 %channel7, 1

]]></Node>
<StgValue><ssdm name="channel_2"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader128:4  br i1 %exitcond6, label %.preheader127.preheader, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_15 = zext i5 %channel7 to i64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %new_pixel_V_addr = getelementptr [16 x i8]* %new_pixel_V, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="new_pixel_V_addr"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:2  store i8 0, i8* %new_pixel_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
.preheader127.preheader:0  %pool_count = alloca i32

]]></Node>
<StgValue><ssdm name="pool_count"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
.preheader127.preheader:1  %read_count = alloca i32

]]></Node>
<StgValue><ssdm name="read_count"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
.preheader127.preheader:2  %pool_buffer_size = alloca i32

]]></Node>
<StgValue><ssdm name="pool_buffer_size"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader127.preheader:3  store i32 0, i32* %pool_buffer_size

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader127.preheader:4  store i32 10, i32* %read_count

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader127.preheader:5  store i32 0, i32* %pool_count

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
.preheader127.preheader:6  br label %.preheader127

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="252" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader127:0  %row_assign_3 = phi i4 [ 0, %.preheader127.preheader ], [ %row, %.preheader127.loopexit ]

]]></Node>
<StgValue><ssdm name="row_assign_3"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="4">
<![CDATA[
.preheader127:1  %tmp_21 = trunc i4 %row_assign_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader127:2  %exitcond8 = icmp eq i4 %row_assign_3, -8

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader127:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader127:4  %row = add i4 1, %row_assign_3

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader127:5  br i1 %exitcond8, label %14, label %.preheader126.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader126.preheader:0  %tmp_22 = icmp ne i4 %row_assign_3, 1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader126.preheader:1  %demorgan = and i1 %tmp_21, %tmp_22

]]></Node>
<StgValue><ssdm name="demorgan"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader126.preheader:2  %tmp_i = icmp ne i4 %row_assign_3, 0

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader126.preheader:3  %tmp_i_16 = icmp ult i4 %row_assign_3, 7

]]></Node>
<StgValue><ssdm name="tmp_i_16"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader126.preheader:4  %tmp2 = and i1 %tmp_i, %tmp_i_16

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
.preheader126.preheader:5  br label %.preheader126

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader126:0  %col_assign_3 = phi i4 [ 0, %.preheader126.preheader ], [ %col, %.preheader126.loopexit ]

]]></Node>
<StgValue><ssdm name="col_assign_3"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="4">
<![CDATA[
.preheader126:1  %tmp_24 = trunc i4 %col_assign_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader126:2  %exitcond10 = icmp eq i4 %col_assign_3, -8

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader126:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader126:4  %col = add i4 1, %col_assign_3

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader126:5  br i1 %exitcond10, label %.preheader127.loopexit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_62_i = icmp ne i4 %col_assign_3, 0

]]></Node>
<StgValue><ssdm name="tmp_62_i"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_63_i = icmp ult i4 %col_assign_3, 7

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp3 = and i1 %tmp_62_i, %tmp_63_i

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %p_i = and i1 %tmp3, %tmp2

]]></Node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %p_i, label %.preheader125.preheader, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
<literal name="p_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
.preheader125.preheader:0  br label %.preheader125

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
.preheader127.loopexit:0  br label %.preheader127

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="p_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
.preheader125:0  %pool_buffer_val_7_V_1 = phi i24 [ %conv_out_V, %conv2D.exit ], [ 0, %.preheader125.preheader ]

]]></Node>
<StgValue><ssdm name="pool_buffer_val_7_V_1"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="p_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader125:1  %channel_assign = phi i5 [ %channel_4, %conv2D.exit ], [ 0, %.preheader125.preheader ]

]]></Node>
<StgValue><ssdm name="channel_assign"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="p_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="5">
<![CDATA[
.preheader125:2  %channel_assign_cast = zext i5 %channel_assign to i8

]]></Node>
<StgValue><ssdm name="channel_assign_cast"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="p_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader125:3  %exitcond11 = icmp eq i5 %channel_assign, -16

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="p_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader125:4  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="p_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader125:5  %channel_4 = add i5 %channel_assign, 1

]]></Node>
<StgValue><ssdm name="channel_4"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="p_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader125:6  br i1 %exitcond11, label %.preheader168.0, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_28 = zext i5 %channel_assign to i64

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="4" op_0_bw="5">
<![CDATA[
:1  %tmp_29 = trunc i5 %channel_assign to i4

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %p_shl_i = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_29, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_i"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="7">
<![CDATA[
:3  %p_shl_i_cast = zext i7 %p_shl_i to i8

]]></Node>
<StgValue><ssdm name="p_shl_i_cast"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp4 = add i8 %channel_assign_cast, %p_shl_i_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %window_val_0_V_0_a_1 = getelementptr [16 x i8]* %window_val_0_V_0, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="window_val_0_V_0_a_1"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="4">
<![CDATA[
:7  %window_val_0_V_0_l = load i8* %window_val_0_V_0_a_1, align 1

]]></Node>
<StgValue><ssdm name="window_val_0_V_0_l"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %window_val_0_V_1_a_1 = getelementptr [16 x i8]* %window_val_0_V_1, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="window_val_0_V_1_a_1"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="4">
<![CDATA[
:9  %window_val_0_V_1_l = load i8* %window_val_0_V_1_a_1, align 1

]]></Node>
<StgValue><ssdm name="window_val_0_V_1_l"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %window_val_0_V_2_a_1 = getelementptr [16 x i8]* %window_val_0_V_2, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="window_val_0_V_2_a_1"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="4">
<![CDATA[
:11  %window_val_0_V_2_l = load i8* %window_val_0_V_2_a_1, align 1

]]></Node>
<StgValue><ssdm name="window_val_0_V_2_l"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %window_val_1_V_0_a_1 = getelementptr [16 x i8]* %window_val_1_V_0, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="window_val_1_V_0_a_1"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="4">
<![CDATA[
:13  %window_val_1_V_0_l = load i8* %window_val_1_V_0_a_1, align 1

]]></Node>
<StgValue><ssdm name="window_val_1_V_0_l"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %window_val_1_V_1_a_1 = getelementptr [16 x i8]* %window_val_1_V_1, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="window_val_1_V_1_a_1"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="4">
<![CDATA[
:15  %window_val_1_V_1_l = load i8* %window_val_1_V_1_a_1, align 1

]]></Node>
<StgValue><ssdm name="window_val_1_V_1_l"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %window_val_1_V_2_a_1 = getelementptr [16 x i8]* %window_val_1_V_2, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="window_val_1_V_2_a_1"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="4">
<![CDATA[
:17  %window_val_1_V_2_l = load i8* %window_val_1_V_2_a_1, align 1

]]></Node>
<StgValue><ssdm name="window_val_1_V_2_l"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %window_val_2_V_0_a_1 = getelementptr [16 x i8]* %window_val_2_V_0, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="window_val_2_V_0_a_1"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="4">
<![CDATA[
:19  %window_val_2_V_0_l = load i8* %window_val_2_V_0_a_1, align 1

]]></Node>
<StgValue><ssdm name="window_val_2_V_0_l"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %window_val_2_V_1_a_1 = getelementptr [16 x i8]* %window_val_2_V_1, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="window_val_2_V_1_a_1"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="4">
<![CDATA[
:21  %window_val_2_V_1_l = load i8* %window_val_2_V_1_a_1, align 1

]]></Node>
<StgValue><ssdm name="window_val_2_V_1_l"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %window_val_2_V_2_a_1 = getelementptr [16 x i8]* %window_val_2_V_2, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="window_val_2_V_2_a_1"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="4">
<![CDATA[
:23  %window_val_2_V_2_l = load i8* %window_val_2_V_2_a_1, align 1

]]></Node>
<StgValue><ssdm name="window_val_2_V_2_l"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32">
<![CDATA[
.preheader168.0:0  %pool_buffer_size_loa = load i32* %pool_buffer_size

]]></Node>
<StgValue><ssdm name="pool_buffer_size_loa"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="24" op_0_bw="24">
<![CDATA[
.preheader168.0:1  %pool_buffer_val_0_V_1 = load i24* %pool_buffer_val_1_V, align 4

]]></Node>
<StgValue><ssdm name="pool_buffer_val_0_V_1"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader168.0:2  store i24 %pool_buffer_val_0_V_1, i24* %pool_buffer_val_0_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24">
<![CDATA[
.preheader168.0:3  %pool_buffer_val_1_V_1 = load i24* %pool_buffer_val_2_V, align 4

]]></Node>
<StgValue><ssdm name="pool_buffer_val_1_V_1"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader168.0:4  store i24 %pool_buffer_val_1_V_1, i24* %pool_buffer_val_1_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="24">
<![CDATA[
.preheader168.0:5  %pool_buffer_val_2_V_1 = load i24* %pool_buffer_val_3_V, align 4

]]></Node>
<StgValue><ssdm name="pool_buffer_val_2_V_1"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader168.0:6  store i24 %pool_buffer_val_2_V_1, i24* %pool_buffer_val_2_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="24" op_0_bw="24">
<![CDATA[
.preheader168.0:7  %pool_buffer_val_3_V_1 = load i24* %pool_buffer_val_4_V, align 4

]]></Node>
<StgValue><ssdm name="pool_buffer_val_3_V_1"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader168.0:8  store i24 %pool_buffer_val_3_V_1, i24* %pool_buffer_val_3_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="24" op_0_bw="24">
<![CDATA[
.preheader168.0:9  %pool_buffer_val_4_V_1 = load i24* %pool_buffer_val_5_V, align 4

]]></Node>
<StgValue><ssdm name="pool_buffer_val_4_V_1"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader168.0:10  store i24 %pool_buffer_val_4_V_1, i24* %pool_buffer_val_4_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="24" op_0_bw="24">
<![CDATA[
.preheader168.0:11  %pool_buffer_val_5_V_1 = load i24* %pool_buffer_val_6_V, align 4

]]></Node>
<StgValue><ssdm name="pool_buffer_val_5_V_1"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader168.0:12  store i24 %pool_buffer_val_5_V_1, i24* %pool_buffer_val_5_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="24" op_0_bw="24">
<![CDATA[
.preheader168.0:13  %pool_buffer_val_6_V_1 = load i24* %pool_buffer_val_7_V, align 4

]]></Node>
<StgValue><ssdm name="pool_buffer_val_6_V_1"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader168.0:14  store i24 %pool_buffer_val_6_V_1, i24* %pool_buffer_val_6_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader168.0:15  store i24 %pool_buffer_val_7_V_1, i24* %pool_buffer_val_7_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader168.0:16  %pool_buffer_size_1 = add nsw i32 %pool_buffer_size_loa, 1

]]></Node>
<StgValue><ssdm name="pool_buffer_size_1"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader168.0:17  br i1 %tmp_21, label %._crit_edge135, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_30 = icmp ne i32 %pool_buffer_size_1, 8

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %demorgan1 = or i1 %tmp_24, %tmp_30

]]></Node>
<StgValue><ssdm name="demorgan1"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %demorgan1, label %._crit_edge135, label %._crit_edge137

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="0"/>
<literal name="demorgan1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge137:0  %pool_count_load = load i32* %pool_count

]]></Node>
<StgValue><ssdm name="pool_count_load"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="0"/>
<literal name="demorgan1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge137:1  %pool_buffer_size_loa_1 = load i32* %pool_buffer_size

]]></Node>
<StgValue><ssdm name="pool_buffer_size_loa_1"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="0"/>
<literal name="demorgan1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge137:2  %tmp_31 = icmp sgt i24 %pool_buffer_val_1_V_1, %pool_buffer_val_0_V_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="0"/>
<literal name="demorgan1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
._crit_edge137:3  %result_V_1 = select i1 %tmp_31, i24 %pool_buffer_val_1_V_1, i24 %pool_buffer_val_0_V_1

]]></Node>
<StgValue><ssdm name="result_V_1"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="0"/>
<literal name="demorgan1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge137:4  %tmp_32 = icmp sgt i24 %pool_buffer_val_6_V_1, %result_V_1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="0"/>
<literal name="demorgan1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
._crit_edge137:5  %result_V_2 = select i1 %tmp_32, i24 %pool_buffer_val_6_V_1, i24 %result_V_1

]]></Node>
<StgValue><ssdm name="result_V_2"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="0"/>
<literal name="demorgan1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge137:6  %tmp_33 = icmp sgt i24 %pool_buffer_val_7_V_1, %result_V_2

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="0"/>
<literal name="demorgan1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
._crit_edge137:7  %result_V_3 = select i1 %tmp_33, i24 %pool_buffer_val_7_V_1, i24 %result_V_2

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="0"/>
<literal name="demorgan1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge137:8  %tmp_34 = sext i32 %pool_count_load to i64

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="0"/>
<literal name="demorgan1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge137:9  %out_V_addr = getelementptr [9 x i24]* %out_V, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="out_V_addr"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="0"/>
<literal name="demorgan1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="24" op_1_bw="4">
<![CDATA[
._crit_edge137:10  store i24 %result_V_3, i24* %out_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="0"/>
<literal name="demorgan1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge137:11  %pool_buffer_size_2 = add nsw i32 %pool_buffer_size_loa_1, -1

]]></Node>
<StgValue><ssdm name="pool_buffer_size_2"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="0"/>
<literal name="demorgan1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge137:12  %pool_count_1 = add nsw i32 %pool_count_load, 1

]]></Node>
<StgValue><ssdm name="pool_count_1"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="0"/>
<literal name="demorgan1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge137:13  store i32 %pool_buffer_size_2, i32* %pool_buffer_size

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="0"/>
<literal name="demorgan1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge137:14  store i32 %pool_count_1, i32* %pool_count

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="0"/>
<literal name="demorgan1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge137:15  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="demorgan1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge135:0  br i1 %demorgan, label %9, label %._crit_edge135.._crit_edge_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="demorgan1" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge135.._crit_edge_crit_edge:0  store i32 %pool_buffer_size_1, i32* %pool_buffer_size

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="demorgan1" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge135.._crit_edge_crit_edge:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="demorgan1" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32">
<![CDATA[
:0  %pool_buffer_size_loa_2 = load i32* %pool_buffer_size

]]></Node>
<StgValue><ssdm name="pool_buffer_size_loa_2"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="demorgan1" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %tmp_35 = xor i1 %tmp_24, true

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="demorgan1" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_36 = icmp eq i32 %pool_buffer_size_1, 8

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="demorgan1" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond3 = and i1 %tmp_36, %tmp_35

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="demorgan1" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %pool_buffer_size_3 = add nsw i32 %pool_buffer_size_loa_2, -1

]]></Node>
<StgValue><ssdm name="pool_buffer_size_3"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="demorgan1" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %p_s = select i1 %or_cond3, i32 %pool_buffer_size_3, i32 %pool_buffer_size_1

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="demorgan1" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %p_s, i32* %pool_buffer_size

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="tmp_21" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="p_i" val="1"/>
<literal name="exitcond11" val="1"/>
<literal name="demorgan1" val="1"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:0  %read_count_load_1 = load i32* %read_count

]]></Node>
<StgValue><ssdm name="read_count_load_1"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1  %tmp_37 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %read_count_load_1, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
._crit_edge:2  %icmp = icmp slt i26 %tmp_37, 1

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3  br i1 %icmp, label %.preheader124.preheader, label %._crit_edge141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="p_i" val="0"/>
<literal name="icmp" val="1"/>
</and_exp><and_exp><literal name="exitcond11" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
.preheader124.preheader:0  br label %.preheader124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="361" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="8">
<![CDATA[
:5  %tmp4_cast = zext i8 %tmp4 to i9

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="362" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="4">
<![CDATA[
:7  %window_val_0_V_0_l = load i8* %window_val_0_V_0_a_1, align 1

]]></Node>
<StgValue><ssdm name="window_val_0_V_0_l"/></StgValue>
</operation>

<operation id="363" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="4">
<![CDATA[
:9  %window_val_0_V_1_l = load i8* %window_val_0_V_1_a_1, align 1

]]></Node>
<StgValue><ssdm name="window_val_0_V_1_l"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="4">
<![CDATA[
:11  %window_val_0_V_2_l = load i8* %window_val_0_V_2_a_1, align 1

]]></Node>
<StgValue><ssdm name="window_val_0_V_2_l"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="4">
<![CDATA[
:13  %window_val_1_V_0_l = load i8* %window_val_1_V_0_a_1, align 1

]]></Node>
<StgValue><ssdm name="window_val_1_V_0_l"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="4">
<![CDATA[
:15  %window_val_1_V_1_l = load i8* %window_val_1_V_1_a_1, align 1

]]></Node>
<StgValue><ssdm name="window_val_1_V_1_l"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="4">
<![CDATA[
:17  %window_val_1_V_2_l = load i8* %window_val_1_V_2_a_1, align 1

]]></Node>
<StgValue><ssdm name="window_val_1_V_2_l"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="4">
<![CDATA[
:19  %window_val_2_V_0_l = load i8* %window_val_2_V_0_a_1, align 1

]]></Node>
<StgValue><ssdm name="window_val_2_V_0_l"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="4">
<![CDATA[
:21  %window_val_2_V_1_l = load i8* %window_val_2_V_1_a_1, align 1

]]></Node>
<StgValue><ssdm name="window_val_2_V_1_l"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="4">
<![CDATA[
:23  %window_val_2_V_2_l = load i8* %window_val_2_V_2_a_1, align 1

]]></Node>
<StgValue><ssdm name="window_val_2_V_2_l"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="372" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
.loopexit:0  %agg_result_V_i = phi i24 [ 0, %6 ], [ %agg_result_V_1_i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
.loopexit:1  %agg_result_V_load2_i = phi i24 [ 0, %6 ], [ %agg_result_V_load_i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="agg_result_V_load2_i"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit:2  %i_i = phi i2 [ 0, %6 ], [ %i_5, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="2">
<![CDATA[
.loopexit:3  %i_i_cast = zext i2 %i_i to i5

]]></Node>
<StgValue><ssdm name="i_i_cast"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="4" op_0_bw="2">
<![CDATA[
.loopexit:4  %i_i_cast1 = zext i2 %i_i to i4

]]></Node>
<StgValue><ssdm name="i_i_cast1"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:5  %exitcond18_i = icmp eq i2 %i_i, -1

]]></Node>
<StgValue><ssdm name="exitcond18_i"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:6  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:7  %i_5 = add i2 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:8  br i1 %exitcond18_i, label %conv2D.exit, label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader.i:0  %p_shl3_i = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_i, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl3_i"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader.i:1  %p_shl3_i_cast = zext i4 %p_shl3_i to i5

]]></Node>
<StgValue><ssdm name="p_shl3_i_cast"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.i:2  %tmp_i1 = sub i5 %p_shl3_i_cast, %i_i_cast

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader.i:3  %tmp_3_i = sub i4 %p_shl3_i, %i_i_cast1

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="385" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond18_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:4  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond18_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
conv2D.exit:0  %conv_out_V = add i24 %agg_result_V_i, %pool_buffer_val_7_V_1

]]></Node>
<StgValue><ssdm name="conv_out_V"/></StgValue>
</operation>

<operation id="387" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond18_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
conv2D.exit:1  br label %.preheader125

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="388" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
.preheader.i:0  %agg_result_V_1_i = phi i24 [ %agg_result_V_i, %.preheader.preheader.i ], [ %result_V_4, %7 ]

]]></Node>
<StgValue><ssdm name="agg_result_V_1_i"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
.preheader.i:1  %agg_result_V_load_i = phi i24 [ %agg_result_V_load2_i, %.preheader.preheader.i ], [ %result_V_4, %7 ]

]]></Node>
<StgValue><ssdm name="agg_result_V_load_i"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i:2  %j_i = phi i2 [ 0, %.preheader.preheader.i ], [ %j_1, %7 ]

]]></Node>
<StgValue><ssdm name="j_i"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="5" op_0_bw="2">
<![CDATA[
.preheader.i:3  %j_i_cast = zext i2 %j_i to i5

]]></Node>
<StgValue><ssdm name="j_i_cast"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:4  %exitcond_i = icmp eq i2 %j_i, -1

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:5  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:6  %j_1 = add i2 %j_i, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:7  br i1 %exitcond_i, label %.loopexit.loopexit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tmp5 = add i5 %tmp_i1, %j_i_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="5">
<![CDATA[
:1  %tmp5_cast = sext i5 %tmp5 to i9

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_58_i = add i9 %tmp5_cast, %tmp4_cast

]]></Node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="9">
<![CDATA[
:3  %tmp_59_i = sext i9 %tmp_58_i to i64

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="4" op_0_bw="2">
<![CDATA[
:4  %tmp_4_i = zext i2 %j_i to i4

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %tmp_5_i = add i4 %tmp_3_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="402" st_id="20" stage="2" lat="2">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="4">
<![CDATA[
:6  %tmp_38 = call i8 @_ssdm_op_Mux.ap_auto.9i8.i4(i8 %window_val_0_V_0_l, i8 %window_val_0_V_1_l, i8 %window_val_0_V_2_l, i8 %window_val_1_V_0_l, i8 %window_val_1_V_1_l, i8 %window_val_1_V_2_l, i8 %window_val_2_V_0_l, i8 %window_val_2_V_1_l, i8 %window_val_2_V_2_l, i4 %tmp_5_i)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %weight_V_addr = getelementptr [144 x i8]* %weight_V, i64 0, i64 %tmp_59_i

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="8">
<![CDATA[
:9  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="406" st_id="21" stage="1" lat="2">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="4">
<![CDATA[
:6  %tmp_38 = call i8 @_ssdm_op_Mux.ap_auto.9i8.i4(i8 %window_val_0_V_0_l, i8 %window_val_0_V_1_l, i8 %window_val_0_V_2_l, i8 %window_val_1_V_0_l, i8 %window_val_1_V_1_l, i8 %window_val_1_V_2_l, i8 %window_val_2_V_0_l, i8 %window_val_2_V_1_l, i8 %window_val_2_V_2_l, i4 %tmp_5_i)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="8">
<![CDATA[
:7  %lhs_V = sext i8 %tmp_38 to i16

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="8">
<![CDATA[
:9  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="8">
<![CDATA[
:10  %rhs_V = sext i8 %weight_V_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %r_V = mul i16 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="16">
<![CDATA[
:12  %tmp_60_i = sext i16 %r_V to i24

]]></Node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:13  %result_V_4 = add i24 %tmp_60_i, %agg_result_V_load_i

]]></Node>
<StgValue><ssdm name="result_V_4"/></StgValue>
</operation>

<operation id="413" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="414" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader124:0  %channel9 = phi i5 [ %channel_5, %10 ], [ 0, %.preheader124.preheader ]

]]></Node>
<StgValue><ssdm name="channel9"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader124:1  %exitcond12 = icmp eq i5 %channel9, -16

]]></Node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader124:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader124:3  %channel_5 = add i5 %channel9, 1

]]></Node>
<StgValue><ssdm name="channel_5"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader124:4  br i1 %exitcond12, label %11, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32">
<![CDATA[
:0  %read_count_load_2 = load i32* %read_count

]]></Node>
<StgValue><ssdm name="read_count_load_2"/></StgValue>
</operation>

<operation id="420" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="4" op_0_bw="5">
<![CDATA[
:2  %tmp_43 = trunc i5 %channel9 to i4

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
:3  %tmp_40 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_43, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="10">
<![CDATA[
:4  %tmp_41_cast = zext i10 %tmp_40 to i32

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_41 = add nsw i32 %tmp_41_cast, %read_count_load_2

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_42 = sext i32 %tmp_41 to i64

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_V_addr_4 = getelementptr [1024 x i8]* %img_V, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="img_V_addr_4"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="10">
<![CDATA[
:8  %img_V_load_4 = load i8* %img_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_4"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32">
<![CDATA[
:0  %read_count_load = load i32* %read_count

]]></Node>
<StgValue><ssdm name="read_count_load"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %read_count_1 = add nsw i32 %read_count_load, 1

]]></Node>
<StgValue><ssdm name="read_count_1"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %read_count_1, i32* %read_count

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge141:0  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="432" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_39 = zext i5 %channel9 to i64

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="10">
<![CDATA[
:8  %img_V_load_4 = load i8* %img_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="img_V_load_4"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %new_pixel_V_addr_1 = getelementptr [16 x i8]* %new_pixel_V, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="new_pixel_V_addr_1"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:10  store i8 %img_V_load_4, i8* %new_pixel_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="437" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %channel6 = phi i5 [ 0, %._crit_edge141 ], [ %channel_6, %shift_left.exit ]

]]></Node>
<StgValue><ssdm name="channel6"/></StgValue>
</operation>

<operation id="438" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond13 = icmp eq i5 %channel6, -16

]]></Node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="439" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="440" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %channel_6 = add i5 %channel6, 1

]]></Node>
<StgValue><ssdm name="channel_6"/></StgValue>
</operation>

<operation id="441" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond13, label %.preheader123.preheader, label %shift_left.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="5">
<![CDATA[
shift_left.exit:0  %tmp_45 = zext i5 %channel6 to i64

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
shift_left.exit:1  %window_val_0_V_1_a_2 = getelementptr [16 x i8]* %window_val_0_V_1, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="window_val_0_V_1_a_2"/></StgValue>
</operation>

<operation id="444" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="4">
<![CDATA[
shift_left.exit:2  %window_val_0_V_1_l_1 = load i8* %window_val_0_V_1_a_2, align 1

]]></Node>
<StgValue><ssdm name="window_val_0_V_1_l_1"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
shift_left.exit:5  %window_val_0_V_2_a_2 = getelementptr [16 x i8]* %window_val_0_V_2, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="window_val_0_V_2_a_2"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="4">
<![CDATA[
shift_left.exit:6  %window_val_0_V_2_l_1 = load i8* %window_val_0_V_2_a_2, align 1

]]></Node>
<StgValue><ssdm name="window_val_0_V_2_l_1"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
shift_left.exit:8  %window_val_1_V_1_a_2 = getelementptr [16 x i8]* %window_val_1_V_1, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="window_val_1_V_1_a_2"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="4">
<![CDATA[
shift_left.exit:9  %window_val_1_V_1_l_1 = load i8* %window_val_1_V_1_a_2, align 1

]]></Node>
<StgValue><ssdm name="window_val_1_V_1_l_1"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
shift_left.exit:12  %window_val_1_V_2_a_2 = getelementptr [16 x i8]* %window_val_1_V_2, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="window_val_1_V_2_a_2"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="4">
<![CDATA[
shift_left.exit:13  %window_val_1_V_2_l_1 = load i8* %window_val_1_V_2_a_2, align 1

]]></Node>
<StgValue><ssdm name="window_val_1_V_2_l_1"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
shift_left.exit:15  %window_val_2_V_1_a_2 = getelementptr [16 x i8]* %window_val_2_V_1, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="window_val_2_V_1_a_2"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="4">
<![CDATA[
shift_left.exit:16  %window_val_2_V_1_l_1 = load i8* %window_val_2_V_1_a_2, align 1

]]></Node>
<StgValue><ssdm name="window_val_2_V_1_l_1"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
shift_left.exit:19  %window_val_2_V_2_a_2 = getelementptr [16 x i8]* %window_val_2_V_2, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="window_val_2_V_2_a_2"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="4">
<![CDATA[
shift_left.exit:20  %window_val_2_V_2_l_1 = load i8* %window_val_2_V_2_a_2, align 1

]]></Node>
<StgValue><ssdm name="window_val_2_V_2_l_1"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="3" op_0_bw="4">
<![CDATA[
.preheader123.preheader:0  %tmp_44 = trunc i4 %col_assign_3 to i3

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader123.preheader:1  %col_assign_4 = add i3 2, %tmp_44

]]></Node>
<StgValue><ssdm name="col_assign_4"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
.preheader123.preheader:2  br label %.preheader123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="458" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="4">
<![CDATA[
shift_left.exit:2  %window_val_0_V_1_l_1 = load i8* %window_val_0_V_1_a_2, align 1

]]></Node>
<StgValue><ssdm name="window_val_0_V_1_l_1"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
shift_left.exit:3  %window_val_0_V_0_a_2 = getelementptr [16 x i8]* %window_val_0_V_0, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="window_val_0_V_0_a_2"/></StgValue>
</operation>

<operation id="460" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
shift_left.exit:4  store i8 %window_val_0_V_1_l_1, i8* %window_val_0_V_0_a_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="4">
<![CDATA[
shift_left.exit:6  %window_val_0_V_2_l_1 = load i8* %window_val_0_V_2_a_2, align 1

]]></Node>
<StgValue><ssdm name="window_val_0_V_2_l_1"/></StgValue>
</operation>

<operation id="462" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
shift_left.exit:7  store i8 %window_val_0_V_2_l_1, i8* %window_val_0_V_1_a_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="4">
<![CDATA[
shift_left.exit:9  %window_val_1_V_1_l_1 = load i8* %window_val_1_V_1_a_2, align 1

]]></Node>
<StgValue><ssdm name="window_val_1_V_1_l_1"/></StgValue>
</operation>

<operation id="464" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
shift_left.exit:10  %window_val_1_V_0_a_2 = getelementptr [16 x i8]* %window_val_1_V_0, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="window_val_1_V_0_a_2"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
shift_left.exit:11  store i8 %window_val_1_V_1_l_1, i8* %window_val_1_V_0_a_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="4">
<![CDATA[
shift_left.exit:13  %window_val_1_V_2_l_1 = load i8* %window_val_1_V_2_a_2, align 1

]]></Node>
<StgValue><ssdm name="window_val_1_V_2_l_1"/></StgValue>
</operation>

<operation id="467" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
shift_left.exit:14  store i8 %window_val_1_V_2_l_1, i8* %window_val_1_V_1_a_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="4">
<![CDATA[
shift_left.exit:16  %window_val_2_V_1_l_1 = load i8* %window_val_2_V_1_a_2, align 1

]]></Node>
<StgValue><ssdm name="window_val_2_V_1_l_1"/></StgValue>
</operation>

<operation id="469" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
shift_left.exit:17  %window_val_2_V_0_a_2 = getelementptr [16 x i8]* %window_val_2_V_0, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="window_val_2_V_0_a_2"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
shift_left.exit:18  store i8 %window_val_2_V_1_l_1, i8* %window_val_2_V_0_a_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="4">
<![CDATA[
shift_left.exit:20  %window_val_2_V_2_l_1 = load i8* %window_val_2_V_2_a_2, align 1

]]></Node>
<StgValue><ssdm name="window_val_2_V_2_l_1"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
shift_left.exit:21  store i8 %window_val_2_V_2_l_1, i8* %window_val_2_V_1_a_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
shift_left.exit:22  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="474" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader123:0  %channel8 = phi i5 [ 0, %.preheader123.preheader ], [ %channel_8, %.preheader123.loopexit ]

]]></Node>
<StgValue><ssdm name="channel8"/></StgValue>
</operation>

<operation id="475" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader123:1  %exitcond14 = icmp eq i5 %channel8, -16

]]></Node>
<StgValue><ssdm name="exitcond14"/></StgValue>
</operation>

<operation id="476" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader123:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="477" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader123:3  %channel_8 = add i5 %channel8, 1

]]></Node>
<StgValue><ssdm name="channel_8"/></StgValue>
</operation>

<operation id="478" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader123:4  br i1 %exitcond14, label %.preheader121.preheader, label %.preheader122.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader122.preheader:1  %tmp_48 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %channel8, i3 %col_assign_4)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="480" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="8">
<![CDATA[
.preheader122.preheader:2  %tmp_50 = zext i8 %tmp_48 to i64

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="481" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader122.preheader:3  %linebuf_val_0_V_add_2 = getelementptr [128 x i8]* %linebuf_val_0_V, i64 0, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="linebuf_val_0_V_add_2"/></StgValue>
</operation>

<operation id="482" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader122.preheader:4  %linebuf_val_1_V_add_2 = getelementptr [128 x i8]* %linebuf_val_1_V, i64 0, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="linebuf_val_1_V_add_2"/></StgValue>
</operation>

<operation id="483" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="7">
<![CDATA[
.preheader122.preheader:5  %linebuf_val_1_V_loa = load i8* %linebuf_val_1_V_add_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_1_V_loa"/></StgValue>
</operation>

<operation id="484" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="7">
<![CDATA[
.preheader122.preheader:8  %linebuf_val_0_V_loa = load i8* %linebuf_val_0_V_add_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_0_V_loa"/></StgValue>
</operation>

<operation id="485" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
.preheader121.preheader:0  br label %.preheader121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="486" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="5">
<![CDATA[
.preheader122.preheader:0  %tmp_46 = zext i5 %channel8 to i64

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="487" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="7">
<![CDATA[
.preheader122.preheader:5  %linebuf_val_1_V_loa = load i8* %linebuf_val_1_V_add_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_1_V_loa"/></StgValue>
</operation>

<operation id="488" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader122.preheader:6  %window_val_0_V_2_a_3 = getelementptr [16 x i8]* %window_val_0_V_2, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="window_val_0_V_2_a_3"/></StgValue>
</operation>

<operation id="489" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader122.preheader:7  %window_val_1_V_2_a_3 = getelementptr [16 x i8]* %window_val_1_V_2, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="window_val_1_V_2_a_3"/></StgValue>
</operation>

<operation id="490" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="7">
<![CDATA[
.preheader122.preheader:8  %linebuf_val_0_V_loa = load i8* %linebuf_val_0_V_add_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_0_V_loa"/></StgValue>
</operation>

<operation id="491" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
.preheader122.preheader:9  br label %.preheader122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="492" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader122:0  %row_assign_2 = phi i2 [ %i_4, %"operator().exit144145207" ], [ 0, %.preheader122.preheader ]

]]></Node>
<StgValue><ssdm name="row_assign_2"/></StgValue>
</operation>

<operation id="493" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader122:1  %exitcond16 = icmp eq i2 %row_assign_2, -2

]]></Node>
<StgValue><ssdm name="exitcond16"/></StgValue>
</operation>

<operation id="494" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader122:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="495" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader122:3  %i_4 = add i2 %row_assign_2, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="496" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader122:4  br i1 %exitcond16, label %.preheader123.loopexit, label %"operator().exit144"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="2">
<![CDATA[
operator().exit144:0  %tmp_51 = trunc i2 %row_assign_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="498" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit144:1  %temp_V = select i1 %tmp_51, i8 %linebuf_val_1_V_loa, i8 %linebuf_val_0_V_loa

]]></Node>
<StgValue><ssdm name="temp_V"/></StgValue>
</operation>

<operation id="499" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
operator().exit144:2  %cond3 = icmp eq i2 %row_assign_2, 0

]]></Node>
<StgValue><ssdm name="cond3"/></StgValue>
</operation>

<operation id="500" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
operator().exit144:3  br i1 %cond3, label %branch10, label %branch11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
<literal name="cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch11:0  store i8 %temp_V, i8* %window_val_1_V_2_a_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
<literal name="cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %"operator().exit144145207"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
<literal name="cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch10:0  store i8 %temp_V, i8* %window_val_0_V_2_a_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
<literal name="cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %"operator().exit144145207"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
operator().exit144145207:0  br label %.preheader122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="exitcond16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
.preheader123.loopexit:0  br label %.preheader123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="507" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader121:0  %channel10 = phi i5 [ %channel_7, %13 ], [ 0, %.preheader121.preheader ]

]]></Node>
<StgValue><ssdm name="channel10"/></StgValue>
</operation>

<operation id="508" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader121:1  %exitcond15 = icmp eq i5 %channel10, -16

]]></Node>
<StgValue><ssdm name="exitcond15"/></StgValue>
</operation>

<operation id="509" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader121:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="510" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader121:3  %channel_7 = add i5 %channel10, 1

]]></Node>
<StgValue><ssdm name="channel_7"/></StgValue>
</operation>

<operation id="511" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader121:4  br i1 %exitcond15, label %.preheader120.preheader, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_47 = zext i5 %channel10 to i64

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="513" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %new_pixel_V_addr_2 = getelementptr [16 x i8]* %new_pixel_V, i64 0, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="new_pixel_V_addr_2"/></StgValue>
</operation>

<operation id="514" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="4">
<![CDATA[
:2  %new_pixel_V_load = load i8* %new_pixel_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="new_pixel_V_load"/></StgValue>
</operation>

<operation id="515" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
.preheader120.preheader:0  br label %.preheader120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="516" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="4">
<![CDATA[
:2  %new_pixel_V_load = load i8* %new_pixel_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="new_pixel_V_load"/></StgValue>
</operation>

<operation id="517" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %window_val_2_V_2_a_3 = getelementptr [16 x i8]* %window_val_2_V_2, i64 0, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="window_val_2_V_2_a_3"/></StgValue>
</operation>

<operation id="518" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:4  store i8 %new_pixel_V_load, i8* %window_val_2_V_2_a_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="520" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader120:0  %channel11 = phi i5 [ %channel_9, %shift_up.exit1 ], [ 0, %.preheader120.preheader ]

]]></Node>
<StgValue><ssdm name="channel11"/></StgValue>
</operation>

<operation id="521" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader120:1  %exitcond17 = icmp eq i5 %channel11, -16

]]></Node>
<StgValue><ssdm name="exitcond17"/></StgValue>
</operation>

<operation id="522" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader120:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="523" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader120:3  %channel_9 = add i5 %channel11, 1

]]></Node>
<StgValue><ssdm name="channel_9"/></StgValue>
</operation>

<operation id="524" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader120:4  br i1 %exitcond17, label %.preheader.preheader, label %shift_up.exit1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
shift_up.exit1:0  %tmp_52 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %channel11, i3 %col_assign_4)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="526" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="8">
<![CDATA[
shift_up.exit1:1  %tmp_53 = zext i8 %tmp_52 to i64

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="527" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
shift_up.exit1:3  %linebuf_val_1_V_add_3 = getelementptr [128 x i8]* %linebuf_val_1_V, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="linebuf_val_1_V_add_3"/></StgValue>
</operation>

<operation id="528" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="7">
<![CDATA[
shift_up.exit1:4  %linebuf_val_1_V_loa_1 = load i8* %linebuf_val_1_V_add_3, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_1_V_loa_1"/></StgValue>
</operation>

<operation id="529" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="530" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
shift_up.exit1:2  %linebuf_val_0_V_add_3 = getelementptr [128 x i8]* %linebuf_val_0_V, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="linebuf_val_0_V_add_3"/></StgValue>
</operation>

<operation id="531" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="7">
<![CDATA[
shift_up.exit1:4  %linebuf_val_1_V_loa_1 = load i8* %linebuf_val_1_V_add_3, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_1_V_loa_1"/></StgValue>
</operation>

<operation id="532" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
shift_up.exit1:5  store i8 %linebuf_val_1_V_loa_1, i8* %linebuf_val_0_V_add_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
shift_up.exit1:6  br label %.preheader120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="534" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %channel12 = phi i5 [ %channel_13, %"operator().exit2" ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="channel12"/></StgValue>
</operation>

<operation id="535" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %exitcond = icmp eq i5 %channel12, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="536" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="537" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %channel_13 = add i5 %channel12, 1

]]></Node>
<StgValue><ssdm name="channel_13"/></StgValue>
</operation>

<operation id="538" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.preheader126.loopexit, label %"operator().exit2"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="5">
<![CDATA[
operator().exit2:0  %tmp_49 = zext i5 %channel12 to i64

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="540" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit2:4  %new_pixel_V_addr_3 = getelementptr [16 x i8]* %new_pixel_V, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="new_pixel_V_addr_3"/></StgValue>
</operation>

<operation id="541" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="4">
<![CDATA[
operator().exit2:5  %new_pixel_V_load_1 = load i8* %new_pixel_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="new_pixel_V_load_1"/></StgValue>
</operation>

<operation id="542" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
.preheader126.loopexit:0  br label %.preheader126

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="543" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
operator().exit2:1  %tmp_54 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %channel12, i3 %col_assign_4)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="544" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="8">
<![CDATA[
operator().exit2:2  %tmp_55 = zext i8 %tmp_54 to i64

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="545" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit2:3  %linebuf_val_1_V_add_4 = getelementptr [128 x i8]* %linebuf_val_1_V, i64 0, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="linebuf_val_1_V_add_4"/></StgValue>
</operation>

<operation id="546" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="4">
<![CDATA[
operator().exit2:5  %new_pixel_V_load_1 = load i8* %new_pixel_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="new_pixel_V_load_1"/></StgValue>
</operation>

<operation id="547" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
operator().exit2:6  store i8 %new_pixel_V_load_1, i8* %linebuf_val_1_V_add_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
operator().exit2:7  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
