vhdl xil_defaultlib  \
"../../../../neural_network.gen/sources_1/ip/ila_0_1/sim/ila_0.vhd" \

# Do not sort compile order
nosort
