#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002230b0b46e0 .scope module, "VerilogMultiplierIntegrated" "VerilogMultiplierIntegrated" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 1 "writeEnableA";
    .port_info 4 /INPUT 1 "writeEnableB";
    .port_info 5 /INPUT 1 "writeEnableOut";
    .port_info 6 /INPUT 1 "readEnableA";
    .port_info 7 /INPUT 1 "readEnableB";
    .port_info 8 /INPUT 1 "readEnableOut";
    .port_info 9 /INPUT 1 "resetA";
    .port_info 10 /INPUT 1 "resetB";
    .port_info 11 /INPUT 1 "resetOut";
    .port_info 12 /OUTPUT 64 "product";
    .port_info 13 /OUTPUT 1 "accessErrorA";
    .port_info 14 /OUTPUT 1 "accessErrorB";
    .port_info 15 /OUTPUT 1 "accessErrorOut";
P_000002230b0ad700 .param/l "N" 0 2 4, +C4<00000000000000000000000000100000>;
o000002230b0c3658 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002230b11e1e0_0 .net/s "a", 31 0, o000002230b0c3658;  0 drivers
v000002230b11eaa0_0 .net "accessErrorA", 0 0, L_000002230b11d7e0;  1 drivers
v000002230b11e500_0 .net "accessErrorB", 0 0, L_000002230b11e820;  1 drivers
v000002230b11ebe0_0 .net "accessErrorOut", 0 0, L_000002230b11d2e0;  1 drivers
o000002230b0c3b08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002230b11d100_0 .net/s "b", 31 0, o000002230b0c3b08;  0 drivers
o000002230b0c3628 .functor BUFZ 1, C4<z>; HiZ drive
v000002230b11d4c0_0 .net "clk", 0 0, o000002230b0c3628;  0 drivers
v000002230b11e3c0_0 .net/s "product", 63 0, v000002230b11afb0_0;  1 drivers
o000002230b0c36b8 .functor BUFZ 1, C4<z>; HiZ drive
v000002230b11e320_0 .net "readEnableA", 0 0, o000002230b0c36b8;  0 drivers
o000002230b0c42e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002230b11e780_0 .net "readEnableB", 0 0, o000002230b0c42e8;  0 drivers
o000002230b0c3fe8 .functor BUFZ 1, C4<z>; HiZ drive
v000002230b11d9c0_0 .net "readEnableOut", 0 0, o000002230b0c3fe8;  0 drivers
v000002230b11e640_0 .net "registerInProduct", 63 0, L_000002230b11ec80;  1 drivers
v000002230b11dc40_0 .net "registerOutA", 31 0, v000002230b11bb90_0;  1 drivers
v000002230b11d560_0 .net "registerOutB", 31 0, v000002230b11c270_0;  1 drivers
o000002230b0c3718 .functor BUFZ 1, C4<z>; HiZ drive
v000002230b11edc0_0 .net "resetA", 0 0, o000002230b0c3718;  0 drivers
o000002230b0c3b98 .functor BUFZ 1, C4<z>; HiZ drive
v000002230b11e5a0_0 .net "resetB", 0 0, o000002230b0c3b98;  0 drivers
o000002230b0c4048 .functor BUFZ 1, C4<z>; HiZ drive
v000002230b11da60_0 .net "resetOut", 0 0, o000002230b0c4048;  0 drivers
o000002230b0c3748 .functor BUFZ 1, C4<z>; HiZ drive
v000002230b11ee60_0 .net "writeEnableA", 0 0, o000002230b0c3748;  0 drivers
o000002230b0c3bc8 .functor BUFZ 1, C4<z>; HiZ drive
v000002230b11e460_0 .net "writeEnableB", 0 0, o000002230b0c3bc8;  0 drivers
o000002230b0c4078 .functor BUFZ 1, C4<z>; HiZ drive
v000002230b11d6a0_0 .net "writeEnableOut", 0 0, o000002230b0c4078;  0 drivers
S_000002230b0b84d0 .scope module, "InputRegisterA" "Register" 2 15, 3 1 0, S_000002230b0b46e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "dataIn";
    .port_info 2 /OUTPUT 32 "dataOut";
    .port_info 3 /INPUT 1 "readEnable";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 1 "accessError";
P_000002230b0ae000 .param/l "N" 0 3 1, +C4<00000000000000000000000000100000>;
L_000002230b0b3c80 .functor AND 1, L_000002230b11e000, L_000002230b11e6e0, C4<1>, C4<1>;
v000002230b0b0130_0 .net *"_ivl_0", 31 0, L_000002230b11ef00;  1 drivers
L_000002230b1200c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002230b0b0630_0 .net *"_ivl_11", 30 0, L_000002230b1200c8;  1 drivers
L_000002230b120110 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002230b0afc30_0 .net/2u *"_ivl_12", 31 0, L_000002230b120110;  1 drivers
v000002230b0afcd0_0 .net *"_ivl_14", 0 0, L_000002230b11e6e0;  1 drivers
v000002230b0afe10_0 .net *"_ivl_17", 0 0, L_000002230b0b3c80;  1 drivers
L_000002230b120158 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002230b0b0310_0 .net/2u *"_ivl_18", 0 0, L_000002230b120158;  1 drivers
L_000002230b1201a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002230b0afeb0_0 .net/2u *"_ivl_20", 0 0, L_000002230b1201a0;  1 drivers
L_000002230b120038 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002230b0aff50_0 .net *"_ivl_3", 30 0, L_000002230b120038;  1 drivers
L_000002230b120080 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002230b0b01d0_0 .net/2u *"_ivl_4", 31 0, L_000002230b120080;  1 drivers
v000002230b0b03b0_0 .net *"_ivl_6", 0 0, L_000002230b11e000;  1 drivers
v000002230b0b0450_0 .net *"_ivl_8", 31 0, L_000002230b11eb40;  1 drivers
v000002230b11c1d0_0 .net "accessError", 0 0, L_000002230b11d7e0;  alias, 1 drivers
v000002230b11b7d0_0 .net "clk", 0 0, o000002230b0c3628;  alias, 0 drivers
v000002230b11c590_0 .net "dataIn", 31 0, o000002230b0c3658;  alias, 0 drivers
v000002230b11bb90_0 .var "dataOut", 31 0;
v000002230b11b4b0_0 .net "readEnable", 0 0, o000002230b0c36b8;  alias, 0 drivers
v000002230b11b730_0 .var "register", 31 0;
v000002230b11baf0_0 .net "reset", 0 0, o000002230b0c3718;  alias, 0 drivers
v000002230b11bd70_0 .net "writeEnable", 0 0, o000002230b0c3748;  alias, 0 drivers
E_000002230b0ad8c0 .event posedge, v000002230b11baf0_0, v000002230b11b7d0_0;
L_000002230b11ef00 .concat [ 1 31 0 0], o000002230b0c36b8, L_000002230b120038;
L_000002230b11e000 .cmp/eq 32, L_000002230b11ef00, L_000002230b120080;
L_000002230b11eb40 .concat [ 1 31 0 0], o000002230b0c3748, L_000002230b1200c8;
L_000002230b11e6e0 .cmp/eq 32, L_000002230b11eb40, L_000002230b120110;
L_000002230b11d7e0 .functor MUXZ 1, L_000002230b1201a0, L_000002230b120158, L_000002230b0b3c80, C4<>;
S_000002230b0b8660 .scope module, "InputRegisterB" "Register" 2 16, 3 1 0, S_000002230b0b46e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "dataIn";
    .port_info 2 /OUTPUT 32 "dataOut";
    .port_info 3 /INPUT 1 "readEnable";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 1 "accessError";
P_000002230b0ae080 .param/l "N" 0 3 1, +C4<00000000000000000000000000100000>;
L_000002230b0b3f90 .functor AND 1, L_000002230b11d240, L_000002230b11d420, C4<1>, C4<1>;
v000002230b11b870_0 .net *"_ivl_0", 31 0, L_000002230b11d380;  1 drivers
L_000002230b120278 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002230b11ad30_0 .net *"_ivl_11", 30 0, L_000002230b120278;  1 drivers
L_000002230b1202c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002230b11ca90_0 .net/2u *"_ivl_12", 31 0, L_000002230b1202c0;  1 drivers
v000002230b11b690_0 .net *"_ivl_14", 0 0, L_000002230b11d420;  1 drivers
v000002230b11c950_0 .net *"_ivl_17", 0 0, L_000002230b0b3f90;  1 drivers
L_000002230b120308 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002230b11b5f0_0 .net/2u *"_ivl_18", 0 0, L_000002230b120308;  1 drivers
L_000002230b120350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002230b11beb0_0 .net/2u *"_ivl_20", 0 0, L_000002230b120350;  1 drivers
L_000002230b1201e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002230b11b910_0 .net *"_ivl_3", 30 0, L_000002230b1201e8;  1 drivers
L_000002230b120230 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002230b11c770_0 .net/2u *"_ivl_4", 31 0, L_000002230b120230;  1 drivers
v000002230b11add0_0 .net *"_ivl_6", 0 0, L_000002230b11d240;  1 drivers
v000002230b11c630_0 .net *"_ivl_8", 31 0, L_000002230b11dec0;  1 drivers
v000002230b11c9f0_0 .net "accessError", 0 0, L_000002230b11e820;  alias, 1 drivers
v000002230b11cbd0_0 .net "clk", 0 0, o000002230b0c3628;  alias, 0 drivers
v000002230b11bf50_0 .net "dataIn", 31 0, o000002230b0c3b08;  alias, 0 drivers
v000002230b11c270_0 .var "dataOut", 31 0;
v000002230b11c130_0 .net "readEnable", 0 0, o000002230b0c36b8;  alias, 0 drivers
v000002230b11b9b0_0 .var "register", 31 0;
v000002230b11ae70_0 .net "reset", 0 0, o000002230b0c3b98;  alias, 0 drivers
v000002230b11c310_0 .net "writeEnable", 0 0, o000002230b0c3bc8;  alias, 0 drivers
E_000002230b0ae100 .event posedge, v000002230b11ae70_0, v000002230b11b7d0_0;
L_000002230b11d380 .concat [ 1 31 0 0], o000002230b0c36b8, L_000002230b1201e8;
L_000002230b11d240 .cmp/eq 32, L_000002230b11d380, L_000002230b120230;
L_000002230b11dec0 .concat [ 1 31 0 0], o000002230b0c3bc8, L_000002230b120278;
L_000002230b11d420 .cmp/eq 32, L_000002230b11dec0, L_000002230b1202c0;
L_000002230b11e820 .functor MUXZ 1, L_000002230b120350, L_000002230b120308, L_000002230b0b3f90, C4<>;
S_000002230b11ccf0 .scope module, "OutputRegister" "Register" 2 21, 3 1 0, S_000002230b0b46e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 64 "dataIn";
    .port_info 2 /OUTPUT 64 "dataOut";
    .port_info 3 /INPUT 1 "readEnable";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 1 "accessError";
P_000002230b0ad400 .param/l "N" 0 3 1, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
L_000002230b0b42a0 .functor AND 1, L_000002230b11e0a0, L_000002230b11d920, C4<1>, C4<1>;
v000002230b11ba50_0 .net *"_ivl_0", 31 0, L_000002230b11e960;  1 drivers
L_000002230b120428 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002230b11bc30_0 .net *"_ivl_11", 30 0, L_000002230b120428;  1 drivers
L_000002230b120470 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002230b11c4f0_0 .net/2u *"_ivl_12", 31 0, L_000002230b120470;  1 drivers
v000002230b11bcd0_0 .net *"_ivl_14", 0 0, L_000002230b11d920;  1 drivers
v000002230b11be10_0 .net *"_ivl_17", 0 0, L_000002230b0b42a0;  1 drivers
L_000002230b1204b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002230b11c3b0_0 .net/2u *"_ivl_18", 0 0, L_000002230b1204b8;  1 drivers
L_000002230b120500 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002230b11cb30_0 .net/2u *"_ivl_20", 0 0, L_000002230b120500;  1 drivers
L_000002230b120398 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002230b11bff0_0 .net *"_ivl_3", 30 0, L_000002230b120398;  1 drivers
L_000002230b1203e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002230b11c090_0 .net/2u *"_ivl_4", 31 0, L_000002230b1203e0;  1 drivers
v000002230b11c450_0 .net *"_ivl_6", 0 0, L_000002230b11e0a0;  1 drivers
v000002230b11c6d0_0 .net *"_ivl_8", 31 0, L_000002230b11ed20;  1 drivers
v000002230b11c810_0 .net "accessError", 0 0, L_000002230b11d2e0;  alias, 1 drivers
v000002230b11c8b0_0 .net "clk", 0 0, o000002230b0c3628;  alias, 0 drivers
v000002230b11af10_0 .net "dataIn", 63 0, L_000002230b11ec80;  alias, 1 drivers
v000002230b11afb0_0 .var "dataOut", 63 0;
v000002230b11b550_0 .net "readEnable", 0 0, o000002230b0c3fe8;  alias, 0 drivers
v000002230b11b050_0 .var "register", 63 0;
v000002230b11b0f0_0 .net "reset", 0 0, o000002230b0c4048;  alias, 0 drivers
v000002230b11b190_0 .net "writeEnable", 0 0, o000002230b0c4078;  alias, 0 drivers
E_000002230b0ad740 .event posedge, v000002230b11b0f0_0, v000002230b11b7d0_0;
L_000002230b11e960 .concat [ 1 31 0 0], o000002230b0c3fe8, L_000002230b120398;
L_000002230b11e0a0 .cmp/eq 32, L_000002230b11e960, L_000002230b1203e0;
L_000002230b11ed20 .concat [ 1 31 0 0], o000002230b0c4078, L_000002230b120428;
L_000002230b11d920 .cmp/eq 32, L_000002230b11ed20, L_000002230b120470;
L_000002230b11d2e0 .functor MUXZ 1, L_000002230b120500, L_000002230b1204b8, L_000002230b0b42a0, C4<>;
S_000002230b11ce80 .scope module, "VerilogMultiplierModule" "VerilogMultiplier" 2 19, 4 1 0, S_000002230b0b46e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 64 "product";
P_000002230b0adbc0 .param/l "N" 0 4 1, +C4<00000000000000000000000000100000>;
v000002230b11b230_0 .net/s *"_ivl_0", 63 0, L_000002230b11e8c0;  1 drivers
v000002230b11b2d0_0 .net/s *"_ivl_2", 63 0, L_000002230b11d1a0;  1 drivers
v000002230b11b370_0 .net/s "a", 31 0, v000002230b11bb90_0;  alias, 1 drivers
v000002230b11b410_0 .net/s "b", 31 0, v000002230b11c270_0;  alias, 1 drivers
v000002230b11d060_0 .net/s "product", 63 0, L_000002230b11ec80;  alias, 1 drivers
L_000002230b11e8c0 .extend/s 64, v000002230b11bb90_0;
L_000002230b11d1a0 .extend/s 64, v000002230b11c270_0;
L_000002230b11ec80 .arith/mult 64, L_000002230b11e8c0, L_000002230b11d1a0;
    .scope S_000002230b0b84d0;
T_0 ;
    %wait E_000002230b0ad8c0;
    %load/vec4 v000002230b11baf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002230b11bb90_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002230b11c1d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002230b11bd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000002230b11c590_0;
    %store/vec4 v000002230b11b730_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000002230b11b4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v000002230b11b730_0;
    %store/vec4 v000002230b11bb90_0, 0, 32;
T_0.6 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002230b0b8660;
T_1 ;
    %wait E_000002230b0ae100;
    %load/vec4 v000002230b11ae70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002230b11c270_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002230b11c9f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000002230b11c310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000002230b11bf50_0;
    %store/vec4 v000002230b11b9b0_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000002230b11c130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000002230b11b9b0_0;
    %store/vec4 v000002230b11c270_0, 0, 32;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002230b11ccf0;
T_2 ;
    %wait E_000002230b0ad740;
    %load/vec4 v000002230b11b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000002230b11afb0_0, 0, 64;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002230b11c810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002230b11b190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000002230b11af10_0;
    %store/vec4 v000002230b11b050_0, 0, 64;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000002230b11b550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v000002230b11b050_0;
    %store/vec4 v000002230b11afb0_0, 0, 64;
T_2.6 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "VerilogMultiplierIntegrated.v";
    "./../Register.v";
    "./VerilogMultiplier.v";
