

================================================================
== Vitis HLS Report for 'load_rows_Loop_LOAD_ROW_proc1'
================================================================
* Date:           Fri Oct  3 21:51:47 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1547|     1547|  15.470 us|  15.470 us|  1547|  1547|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                  |                                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                             |                         Module                         |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76  |load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W  |     1539|     1539|  15.390 us|  15.390 us|  1539|  1539|       no|
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       4|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    1041|     109|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     363|    -|
|Register         |        -|     -|     127|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1168|     476|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+-----+-----+
    |                             Instance                             |                         Module                         | BRAM_18K| DSP|  FF  | LUT | URAM|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+-----+-----+
    |grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76  |load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W  |        0|   0|  1041|  109|    0|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                             |                                                        |        0|   0|  1041|  109|    0|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_io  |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|   4|           2|           2|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  54|         10|    1|         10|
    |ap_done               |   9|          2|    1|          2|
    |gmem0_blk_n_AR        |   9|          2|    1|          2|
    |gmem1_blk_n_AR        |   9|          2|    1|          2|
    |m_axi_gmem0_ARADDR    |  14|          3|   64|        192|
    |m_axi_gmem0_ARBURST   |   9|          2|    2|          4|
    |m_axi_gmem0_ARCACHE   |   9|          2|    4|          8|
    |m_axi_gmem0_ARID      |   9|          2|    1|          2|
    |m_axi_gmem0_ARLEN     |  14|          3|   32|         96|
    |m_axi_gmem0_ARLOCK    |   9|          2|    2|          4|
    |m_axi_gmem0_ARPROT    |   9|          2|    3|          6|
    |m_axi_gmem0_ARQOS     |   9|          2|    4|          8|
    |m_axi_gmem0_ARREGION  |   9|          2|    4|          8|
    |m_axi_gmem0_ARSIZE    |   9|          2|    3|          6|
    |m_axi_gmem0_ARUSER    |   9|          2|    1|          2|
    |m_axi_gmem0_ARVALID   |  14|          3|    1|          3|
    |m_axi_gmem0_RREADY    |   9|          2|    1|          2|
    |m_axi_gmem1_ARADDR    |  14|          3|   64|        192|
    |m_axi_gmem1_ARBURST   |   9|          2|    2|          4|
    |m_axi_gmem1_ARCACHE   |   9|          2|    4|          8|
    |m_axi_gmem1_ARID      |   9|          2|    1|          2|
    |m_axi_gmem1_ARLEN     |  14|          3|   32|         96|
    |m_axi_gmem1_ARLOCK    |   9|          2|    2|          4|
    |m_axi_gmem1_ARPROT    |   9|          2|    3|          6|
    |m_axi_gmem1_ARQOS     |   9|          2|    4|          8|
    |m_axi_gmem1_ARREGION  |   9|          2|    4|          8|
    |m_axi_gmem1_ARSIZE    |   9|          2|    3|          6|
    |m_axi_gmem1_ARUSER    |   9|          2|    1|          2|
    |m_axi_gmem1_ARVALID   |  14|          3|    1|          3|
    |m_axi_gmem1_RREADY    |   9|          2|    1|          2|
    |s_in01_write          |   9|          2|    1|          2|
    |s_in12_write          |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 363|         78|  250|        702|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |   9|   0|    9|          0|
    |ap_done_reg                                                                    |   1|   0|    1|          0|
    |grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln633_1_reg_142                                                          |  58|   0|   58|          0|
    |trunc_ln_reg_132                                                               |  58|   0|   58|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 127|   0|  127|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1|  return value|
|in0                    |   in|   64|     ap_none|                            in0|        scalar|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|   32|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  512|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   64|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|   32|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  512|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RFIFONUM   |   in|   10|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|                          gmem0|       pointer|
|in1                    |   in|   64|     ap_none|                            in1|        scalar|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|   32|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  512|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   64|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|   32|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  512|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_RFIFONUM   |   in|   10|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|                          gmem1|       pointer|
|s_in01_din             |  out|  512|     ap_fifo|                         s_in01|       pointer|
|s_in01_num_data_valid  |   in|    7|     ap_fifo|                         s_in01|       pointer|
|s_in01_fifo_cap        |   in|    7|     ap_fifo|                         s_in01|       pointer|
|s_in01_full_n          |   in|    1|     ap_fifo|                         s_in01|       pointer|
|s_in01_write           |  out|    1|     ap_fifo|                         s_in01|       pointer|
|s_in12_din             |  out|  512|     ap_fifo|                         s_in12|       pointer|
|s_in12_num_data_valid  |   in|    7|     ap_fifo|                         s_in12|       pointer|
|s_in12_fifo_cap        |   in|    7|     ap_fifo|                         s_in12|       pointer|
|s_in12_full_n          |   in|    1|     ap_fifo|                         s_in12|       pointer|
|s_in12_write           |  out|    1|     ap_fifo|                         s_in12|       pointer|
+-----------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in1" [activation_accelerator.cpp:633]   --->   Operation 10 'read' 'in1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in0" [activation_accelerator.cpp:633]   --->   Operation 11 'read' 'in0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %in0_read, i32 6, i32 63" [activation_accelerator.cpp:633]   --->   Operation 12 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln633 = sext i58 %trunc_ln" [activation_accelerator.cpp:633]   --->   Operation 13 'sext' 'sext_ln633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln633" [activation_accelerator.cpp:633]   --->   Operation 14 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln633_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %in1_read, i32 6, i32 63" [activation_accelerator.cpp:633]   --->   Operation 15 'partselect' 'trunc_ln633_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln633_1 = sext i58 %trunc_ln633_1" [activation_accelerator.cpp:633]   --->   Operation 16 'sext' 'sext_ln633_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln633_1" [activation_accelerator.cpp:633]   --->   Operation 17 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 1536" [activation_accelerator.cpp:633]   --->   Operation 18 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 19 [7/7] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem1_addr, i32 1536" [activation_accelerator.cpp:633]   --->   Operation 19 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 20 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 1536" [activation_accelerator.cpp:633]   --->   Operation 20 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 21 [6/7] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem1_addr, i32 1536" [activation_accelerator.cpp:633]   --->   Operation 21 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 22 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 1536" [activation_accelerator.cpp:633]   --->   Operation 22 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 23 [5/7] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem1_addr, i32 1536" [activation_accelerator.cpp:633]   --->   Operation 23 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 24 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 1536" [activation_accelerator.cpp:633]   --->   Operation 24 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 25 [4/7] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem1_addr, i32 1536" [activation_accelerator.cpp:633]   --->   Operation 25 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 26 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 1536" [activation_accelerator.cpp:633]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 27 [3/7] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem1_addr, i32 1536" [activation_accelerator.cpp:633]   --->   Operation 27 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 28 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 1536" [activation_accelerator.cpp:633]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 29 [2/7] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem1_addr, i32 1536" [activation_accelerator.cpp:633]   --->   Operation 29 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 30 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem0_addr, i32 1536" [activation_accelerator.cpp:633]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 31 [1/7] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem1_addr, i32 1536" [activation_accelerator.cpp:633]   --->   Operation 31 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%empty_51 = wait i32 @_ssdm_op_Wait"   --->   Operation 32 'wait' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln633 = call void @load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W, i512 %gmem1, i58 %trunc_ln633_1, i512 %gmem0, i58 %trunc_ln, i512 %s_in01, i512 %s_in12" [activation_accelerator.cpp:633]   --->   Operation 33 'call' 'call_ln633' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 1536, void @empty_31, void @empty_30, void @empty_13, i32 16, i32 16, i32 32, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 1536, void @empty_10, void @empty_30, void @empty_13, i32 16, i32 16, i32 32, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_in01, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_in12, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln633 = call void @load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W, i512 %gmem1, i58 %trunc_ln633_1, i512 %gmem0, i58 %trunc_ln, i512 %s_in01, i512 %s_in12" [activation_accelerator.cpp:633]   --->   Operation 38 'call' 'call_ln633' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ s_in01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_in12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in1_read          (read         ) [ 0000000000]
in0_read          (read         ) [ 0000000000]
trunc_ln          (partselect   ) [ 0011111111]
sext_ln633        (sext         ) [ 0000000000]
gmem0_addr        (getelementptr) [ 0011111100]
trunc_ln633_1     (partselect   ) [ 0011111111]
sext_ln633_1      (sext         ) [ 0000000000]
gmem1_addr        (getelementptr) [ 0011111100]
empty             (readreq      ) [ 0000000000]
empty_50          (readreq      ) [ 0000000000]
empty_51          (wait         ) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
call_ln633        (call         ) [ 0000000000]
ret_ln0           (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_in01">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_in01"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_in12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_in12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="in1_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="in0_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_readreq_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="512" slack="0"/>
<pin id="65" dir="0" index="2" bw="12" slack="0"/>
<pin id="66" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_readreq_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="0"/>
<pin id="71" dir="0" index="1" bw="512" slack="0"/>
<pin id="72" dir="0" index="2" bw="12" slack="0"/>
<pin id="73" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_50/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="512" slack="0"/>
<pin id="79" dir="0" index="2" bw="58" slack="7"/>
<pin id="80" dir="0" index="3" bw="512" slack="0"/>
<pin id="81" dir="0" index="4" bw="58" slack="7"/>
<pin id="82" dir="0" index="5" bw="512" slack="0"/>
<pin id="83" dir="0" index="6" bw="512" slack="0"/>
<pin id="84" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln633/8 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="58" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="0" index="3" bw="7" slack="0"/>
<pin id="95" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln633_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="58" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln633/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="gmem0_addr_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="trunc_ln633_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="58" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="0"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="0" index="3" bw="7" slack="0"/>
<pin id="116" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln633_1/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sext_ln633_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="58" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln633_1/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="gmem1_addr_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="0"/>
<pin id="128" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1005" name="trunc_ln_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="58" slack="7"/>
<pin id="134" dir="1" index="1" bw="58" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="137" class="1005" name="gmem0_addr_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="512" slack="1"/>
<pin id="139" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="142" class="1005" name="trunc_ln633_1_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="58" slack="7"/>
<pin id="144" dir="1" index="1" bw="58" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln633_1 "/>
</bind>
</comp>

<comp id="147" class="1005" name="gmem1_addr_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="512" slack="1"/>
<pin id="149" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="69" pin=2"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="76" pin=5"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="76" pin=6"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="56" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="103"><net_src comp="90" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="100" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="104" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="50" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="111" pin=3"/></net>

<net id="124"><net_src comp="111" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="121" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="131"><net_src comp="125" pin="2"/><net_sink comp="69" pin=1"/></net>

<net id="135"><net_src comp="90" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="76" pin=4"/></net>

<net id="140"><net_src comp="104" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="145"><net_src comp="111" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="150"><net_src comp="125" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="69" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: gmem1 | {}
	Port: s_in01 | {8 9 }
	Port: s_in12 | {8 9 }
 - Input state : 
	Port: load_rows_Loop_LOAD_ROW_proc1 : in0 | {1 }
	Port: load_rows_Loop_LOAD_ROW_proc1 : gmem0 | {1 2 3 4 5 6 7 8 9 }
	Port: load_rows_Loop_LOAD_ROW_proc1 : in1 | {1 }
	Port: load_rows_Loop_LOAD_ROW_proc1 : gmem1 | {1 2 3 4 5 6 7 8 9 }
	Port: load_rows_Loop_LOAD_ROW_proc1 : s_in01 | {}
	Port: load_rows_Loop_LOAD_ROW_proc1 : s_in12 | {}
  - Chain level:
	State 1
		sext_ln633 : 1
		gmem0_addr : 2
		sext_ln633_1 : 1
		gmem1_addr : 2
		empty : 3
		empty_50 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|
| Operation|                          Functional Unit                         |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|
|   call   | grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76 |   1164  |    29   |
|----------|------------------------------------------------------------------|---------|---------|
|   read   |                        in1_read_read_fu_50                       |    0    |    0    |
|          |                        in0_read_read_fu_56                       |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|  readreq |                         grp_readreq_fu_62                        |    0    |    0    |
|          |                         grp_readreq_fu_69                        |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|partselect|                          trunc_ln_fu_90                          |    0    |    0    |
|          |                       trunc_ln633_1_fu_111                       |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|   sext   |                         sext_ln633_fu_100                        |    0    |    0    |
|          |                        sext_ln633_1_fu_121                       |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|   Total  |                                                                  |   1164  |    29   |
|----------|------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  gmem0_addr_reg_137 |   512  |
|  gmem1_addr_reg_147 |   512  |
|trunc_ln633_1_reg_142|   58   |
|   trunc_ln_reg_132  |   58   |
+---------------------+--------+
|        Total        |  1140  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_62 |  p1  |   2  |  512 |  1024  ||    9    |
| grp_readreq_fu_69 |  p1  |   2  |  512 |  1024  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2048  ||  0.854  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  1164  |   29   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |  1140  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  2304  |   47   |
+-----------+--------+--------+--------+
