// Seed: 1601884570
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd67,
    parameter id_4 = 32'd34
) (
    id_1,
    _id_2
);
  output wire _id_2;
  output wire id_1;
  reg id_3;
  always id_3 <= -1;
  logic  [id_2 : id_2] _id_4;
  string [  id_4 : -1] id_5;
  if (1) begin : LABEL_0
    wire id_6;
    always id_3 <= id_5;
    logic id_7;
    ;
  end else begin : LABEL_1
    assign id_3 = id_5;
    assign id_5 = "";
    assign id_3 = (id_5);
  end
  logic [1 : id_2] id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_1,
      id_8,
      id_1,
      id_8,
      id_8,
      id_1
  );
endmodule
