RV64Zicsr control-and-status register instruction set, shared operations
csrrw a0, fflags, a1 ::
  inputs: a1=0x0000000000000001, fcsr=0x0000000000000000
  output: a0=0x0000000000000000, fcsr=0x0000000000000001
csrrw a0, fflags, a1 ::
  inputs: a1=0x000000000000001f, fcsr=0x0000000000000000
  output: a0=0x0000000000000000, fcsr=0x000000000000001f
csrrw a0, fflags, a1 ::
  inputs: a1=0x000000000000001e, fcsr=0x00000000000000ff
  output: a0=0x000000000000001f, fcsr=0x00000000000000fe
csrrw a0, fflags, a1 ::
  inputs: a1=0x0000000000000000, fcsr=0x00000000000000ff
  output: a0=0x000000000000001f, fcsr=0x00000000000000e0
csrrw a0, fflags, a1 ::
  inputs: a1=0x00000000000000ff, fcsr=0x0000000000000000
  output: a0=0x0000000000000000, fcsr=0x000000000000001f
csrrw t5, fflags, t6 ::
  inputs: t6=0x0000000000000001, fcsr=0x0000000000000000
  output: t5=0x0000000000000000, fcsr=0x0000000000000001
csrrw zero, fflags, a1 ::
  inputs: a1=0x0000000000000001, fcsr=0x00000000000000ff
  output: zero=0x0000000000000000, fcsr=0x00000000000000e1
csrrw a0, fflags, zero ::
  inputs: zero=0x0000000000000000, fcsr=0x00000000000000ff
  output: a0=0x000000000000001f, fcsr=0x00000000000000e0
csrrw a0, frm, a1 ::
  inputs: a1=0x0000000000000001, fcsr=0x0000000000000000
  output: a0=0x0000000000000000, fcsr=0x0000000000000020
csrrw a0, frm, a1 ::
  inputs: a1=0x0000000000000007, fcsr=0x0000000000000000
  output: a0=0x0000000000000000, fcsr=0x00000000000000e0
csrrw a0, frm, a1 ::
  inputs: a1=0x0000000000000006, fcsr=0x00000000000000ff
  output: a0=0x0000000000000007, fcsr=0x00000000000000df
csrrw a0, frm, a1 ::
  inputs: a1=0x0000000000000000, fcsr=0x00000000000000ff
  output: a0=0x0000000000000007, fcsr=0x000000000000001f
csrrw a0, frm, a1 ::
  inputs: a1=0x00000000000000ff, fcsr=0x0000000000000000
  output: a0=0x0000000000000000, fcsr=0x00000000000000e0
csrrw t5, frm, t6 ::
  inputs: t6=0x0000000000000001, fcsr=0x0000000000000000
  output: t5=0x0000000000000000, fcsr=0x0000000000000020
csrrw zero, frm, a1 ::
  inputs: a1=0x0000000000000001, fcsr=0x00000000000000ff
  output: zero=0x0000000000000000, fcsr=0x000000000000003f
csrrw a0, frm, zero ::
  inputs: zero=0x0000000000000000, fcsr=0x00000000000000ff
  output: a0=0x0000000000000007, fcsr=0x000000000000001f
csrrw a0, fcsr, a1 ::
  inputs: a1=0x0000000000000001, fcsr=0x0000000000000000
  output: a0=0x0000000000000000, fcsr=0x0000000000000001
csrrw a0, fcsr, a1 ::
  inputs: a1=0x00000000000000ff, fcsr=0x0000000000000000
  output: a0=0x0000000000000000, fcsr=0x00000000000000ff
csrrw a0, fcsr, a1 ::
  inputs: a1=0x00000000000000fe, fcsr=0x00000000000000ff
  output: a0=0x00000000000000ff, fcsr=0x00000000000000fe
csrrw a0, fcsr, a1 ::
  inputs: a1=0x0000000000000000, fcsr=0x00000000000000ff
  output: a0=0x00000000000000ff, fcsr=0x0000000000000000
csrrw a0, fcsr, a1 ::
  inputs: a1=0x00000000000000ff, fcsr=0x0000000000000000
  output: a0=0x0000000000000000, fcsr=0x00000000000000ff
csrrw t5, fcsr, t6 ::
  inputs: t6=0x0000000000000001, fcsr=0x0000000000000000
  output: t5=0x0000000000000000, fcsr=0x0000000000000001
csrrw zero, fcsr, a1 ::
  inputs: a1=0x0000000000000001, fcsr=0x00000000000000ff
  output: zero=0x0000000000000000, fcsr=0x0000000000000001
csrrw a0, fcsr, zero ::
  inputs: zero=0x0000000000000000, fcsr=0x00000000000000ff
  output: a0=0x00000000000000ff, fcsr=0x0000000000000000
csrrs a0, fflags, a1 ::
  inputs: a1=0x0000000000000001, fcsr=0x0000000000000000
  output: a0=0x0000000000000000, fcsr=0x0000000000000001
csrrs a0, fflags, a1 ::
  inputs: a1=0x000000000000001f, fcsr=0x0000000000000000
  output: a0=0x0000000000000000, fcsr=0x000000000000001f
csrrs a0, fflags, a1 ::
  inputs: a1=0x000000000000001e, fcsr=0x00000000000000ff
  output: a0=0x000000000000001f, fcsr=0x00000000000000ff
csrrs a0, fflags, a1 ::
  inputs: a1=0x0000000000000000, fcsr=0x00000000000000ff
  output: a0=0x000000000000001f, fcsr=0x00000000000000ff
csrrs a0, fflags, a1 ::
  inputs: a1=0x00000000000000ff, fcsr=0x0000000000000000
  output: a0=0x0000000000000000, fcsr=0x000000000000001f
csrrs t5, fflags, t6 ::
  inputs: t6=0x0000000000000001, fcsr=0x0000000000000000
  output: t5=0x0000000000000000, fcsr=0x0000000000000001
csrrs zero, fflags, a1 ::
  inputs: a1=0x0000000000000001, fcsr=0x00000000000000ff
  output: zero=0x0000000000000000, fcsr=0x00000000000000ff
csrrs a0, fflags, zero ::
  inputs: zero=0x0000000000000000, fcsr=0x00000000000000ff
  output: a0=0x000000000000001f, fcsr=0x00000000000000ff
csrrs a0, frm, a1 ::
  inputs: a1=0x0000000000000001, fcsr=0x0000000000000000
  output: a0=0x0000000000000000, fcsr=0x0000000000000020
csrrs a0, frm, a1 ::
  inputs: a1=0x0000000000000007, fcsr=0x0000000000000000
  output: a0=0x0000000000000000, fcsr=0x00000000000000e0
csrrs a0, frm, a1 ::
  inputs: a1=0x0000000000000006, fcsr=0x00000000000000ff
  output: a0=0x0000000000000007, fcsr=0x00000000000000ff
csrrs a0, frm, a1 ::
  inputs: a1=0x0000000000000000, fcsr=0x00000000000000ff
  output: a0=0x0000000000000007, fcsr=0x00000000000000ff
csrrs a0, frm, a1 ::
  inputs: a1=0x00000000000000ff, fcsr=0x0000000000000000
  output: a0=0x0000000000000000, fcsr=0x00000000000000e0
csrrs t5, frm, t6 ::
  inputs: t6=0x0000000000000001, fcsr=0x0000000000000000
  output: t5=0x0000000000000000, fcsr=0x0000000000000020
csrrs zero, frm, a1 ::
  inputs: a1=0x0000000000000001, fcsr=0x00000000000000ff
  output: zero=0x0000000000000000, fcsr=0x00000000000000ff
csrrs a0, frm, zero ::
  inputs: zero=0x0000000000000000, fcsr=0x00000000000000ff
  output: a0=0x0000000000000007, fcsr=0x00000000000000ff
csrrs a0, fcsr, a1 ::
  inputs: a1=0x0000000000000001, fcsr=0x0000000000000000
  output: a0=0x0000000000000000, fcsr=0x0000000000000001
csrrs a0, fcsr, a1 ::
  inputs: a1=0x00000000000000ff, fcsr=0x0000000000000000
  output: a0=0x0000000000000000, fcsr=0x00000000000000ff
csrrs a0, fcsr, a1 ::
  inputs: a1=0x00000000000000fe, fcsr=0x00000000000000ff
  output: a0=0x00000000000000ff, fcsr=0x00000000000000ff
csrrs a0, fcsr, a1 ::
  inputs: a1=0x0000000000000000, fcsr=0x00000000000000ff
  output: a0=0x00000000000000ff, fcsr=0x00000000000000ff
csrrs a0, fcsr, a1 ::
  inputs: a1=0x00000000000000ff, fcsr=0x0000000000000000
  output: a0=0x0000000000000000, fcsr=0x00000000000000ff
csrrs t5, fcsr, t6 ::
  inputs: t6=0x0000000000000001, fcsr=0x0000000000000000
  output: t5=0x0000000000000000, fcsr=0x0000000000000001
csrrs zero, fcsr, a1 ::
  inputs: a1=0x0000000000000001, fcsr=0x00000000000000ff
  output: zero=0x0000000000000000, fcsr=0x00000000000000ff
csrrs a0, fcsr, zero ::
  inputs: zero=0x0000000000000000, fcsr=0x00000000000000ff
  output: a0=0x00000000000000ff, fcsr=0x00000000000000ff
