Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/gandhardeshpande/Desktop/CSE240C/HW1/ChampSim/ipc1_public/client_002.champsimtrace.xz
L1I Barca has been initializedCPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3405131 heartbeat IPC: 2.93674 cumulative IPC: 2.93674 (Simulation time: 0 hr 0 min 19 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6861041 heartbeat IPC: 2.89359 cumulative IPC: 2.91501 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10294005 heartbeat IPC: 2.91293 cumulative IPC: 2.91432 (Simulation time: 0 hr 0 min 58 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 13727171 heartbeat IPC: 2.91276 cumulative IPC: 2.91393 (Simulation time: 0 hr 1 min 18 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 17168092 heartbeat IPC: 2.9062 cumulative IPC: 2.91238 (Simulation time: 0 hr 1 min 37 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 17168092 (Simulation time: 0 hr 1 min 37 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 23495031 heartbeat IPC: 1.58054 cumulative IPC: 1.58054 (Simulation time: 0 hr 1 min 56 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 29908816 heartbeat IPC: 1.55914 cumulative IPC: 1.56977 (Simulation time: 0 hr 2 min 14 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 36162721 heartbeat IPC: 1.599 cumulative IPC: 1.57939 (Simulation time: 0 hr 2 min 33 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 43053095 heartbeat IPC: 1.4513 cumulative IPC: 1.5453 (Simulation time: 0 hr 2 min 51 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 49403241 heartbeat IPC: 1.57477 cumulative IPC: 1.5511 (Simulation time: 0 hr 3 min 9 sec) 
Finished CPU 0 instructions: 50000001 cycles: 32235149 cumulative IPC: 1.5511 (Simulation time: 0 hr 3 min 9 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.5511 instructions: 50000001 cycles: 32235149
L1D TOTAL     ACCESS:   19295318  HIT:   18955836  MISS:     339482
L1D LOAD      ACCESS:    6565326  HIT:    6449306  MISS:     116020
L1D RFO       ACCESS:    6427962  HIT:    6338244  MISS:      89718
L1D PREFETCH  ACCESS:    6302030  HIT:    6168286  MISS:     133744
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6575108  ISSUED:    6370875  USEFUL:      54723  USELESS:      79164
L1D AVERAGE MISS LATENCY: 48.6078 cycles
L1I TOTAL     ACCESS:   10243263  HIT:    9494437  MISS:     748826
L1I LOAD      ACCESS:    9528681  HIT:    9289179  MISS:     239502
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:     714582  HIT:     205258  MISS:     509324
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:     817175  ISSUED:     817175  USEFUL:     364887  USELESS:     144434
L1I AVERAGE MISS LATENCY: 17.8832 cycles
L2C TOTAL     ACCESS:    1547423  HIT:    1308365  MISS:     239058
L2C LOAD      ACCESS:     317590  HIT:     206487  MISS:     111103
L2C RFO       ACCESS:      88713  HIT:      23940  MISS:      64773
L2C PREFETCH  ACCESS:    1015601  HIT:     952814  MISS:      62787
L2C WRITEBACK ACCESS:     125519  HIT:     125124  MISS:        395
L2C PREFETCH  REQUESTED:     744066  ISSUED:     744044  USEFUL:       7064  USELESS:      55669
L2C AVERAGE MISS LATENCY: 62.6122 cycles
LLC TOTAL     ACCESS:     536897  HIT:     475917  MISS:      60980
LLC LOAD      ACCESS:     111070  HIT:     104409  MISS:       6661
LLC RFO       ACCESS:      64772  HIT:      35039  MISS:      29733
LLC PREFETCH  ACCESS:     277923  HIT:     253617  MISS:      24306
LLC WRITEBACK ACCESS:      83132  HIT:      82852  MISS:        280
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       5767  USELESS:      17931
LLC AVERAGE MISS LATENCY: 174.028 cycles
Major fault: 0 Minor fault: 3091
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      21869  ROW_BUFFER_MISS:      38831
 DBUS_CONGESTED:      42930
 WQ ROW_BUFFER_HIT:       9051  ROW_BUFFER_MISS:      27896  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.2117% MPKI: 1.49752 Average ROB Occupancy at Mispredict: 103.62

Branch types
NOT_BRANCH: 40501616 81.0032%
BRANCH_DIRECT_JUMP: 517397 1.03479%
BRANCH_INDIRECT: 112348 0.224696%
BRANCH_CONDITIONAL: 6698737 13.3975%
BRANCH_DIRECT_CALL: 960974 1.92195%
BRANCH_INDIRECT_CALL: 123707 0.247414%
BRANCH_RETURN: 1084929 2.16986%
BRANCH_OTHER: 0 0%

