Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Sep 12 16:53:10 2024
| Host         : puftester-Latitude-E7240 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file top_tima_ro_puf_utilization_placed.rpt -pb top_tima_ro_puf_utilization_placed.pb
| Design       : top_tima_ro_puf
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs                | 4278 |  4096 |     70560 |  6.06 |
|   LUT as Logic          | 4278 |  4096 |     70560 |  6.06 |
|   LUT as Memory         |    0 |     0 |     28800 |  0.00 |
| CLB Registers           |  188 |     0 |    141120 |  0.13 |
|   Register as Flip Flop |  175 |     0 |    141120 |  0.12 |
|   Register as Latch     |   13 |     0 |    141120 | <0.01 |
| CARRY8                  |   17 |     0 |      8820 |  0.19 |
| F7 Muxes                |   68 |     0 |     35280 |  0.19 |
| F8 Muxes                |   34 |     0 |     17640 |  0.19 |
| F9 Muxes                |    0 |     0 |      8820 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 2     |          Yes |           - |          Set |
| 141   |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 44    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  576 |     0 |      8820 |  6.53 |
|   CLBL                                     |  374 |     0 |           |       |
|   CLBM                                     |  202 |     0 |           |       |
| LUT as Logic                               | 4278 |  4096 |     70560 |  6.06 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     | 4257 |       |           |       |
|   using O5 and O6                          |   21 |       |           |       |
| LUT as Memory                              |    0 |     0 |     28800 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| CLB Registers                              |  188 |     0 |    141120 |  0.13 |
|   Register driven from within the CLB      |  104 |       |           |       |
|   Register driven from outside the CLB     |   84 |       |           |       |
|     LUT in front of the register is unused |   70 |       |           |       |
|     LUT in front of the register is used   |   14 |       |           |       |
| Unique Control Sets                        |   13 |       |     17640 |  0.07 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       216 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       216 |  0.00 |
|   RAMB18       |    0 |     0 |       432 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+--------+
|     Site Type    | Used | Fixed | Available |  Util% |
+------------------+------+-------+-----------+--------+
| Bonded IOB       |   79 |     0 |        82 |  96.34 |
| HPIOB_M          |   26 |     0 |        26 | 100.00 |
|   INPUT          |    8 |       |           |        |
|   OUTPUT         |   18 |       |           |        |
|   BIDIR          |    0 |       |           |        |
| HPIOB_S          |   25 |     0 |        26 |  96.15 |
|   INPUT          |    5 |       |           |        |
|   OUTPUT         |   20 |       |           |        |
|   BIDIR          |    0 |       |           |        |
| HDIOB_M          |   12 |     0 |        12 | 100.00 |
|   INPUT          |    0 |       |           |        |
|   OUTPUT         |   12 |       |           |        |
|   BIDIR          |    0 |       |           |        |
| HDIOB_S          |   12 |     0 |        12 | 100.00 |
|   INPUT          |    0 |       |           |        |
|   OUTPUT         |   12 |       |           |        |
|   BIDIR          |    0 |       |           |        |
| HPIOB_SNGL       |    4 |     0 |         6 |  66.67 |
|   INPUT          |    0 |       |           |        |
|   OUTPUT         |    4 |       |           |        |
|   BIDIR          |    0 |       |           |        |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |   0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |   0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |   0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |   0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |   0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |   0.00 |
| RIU_OR           |    0 |     0 |        12 |   0.00 |
+------------------+------+-------+-----------+--------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       196 |  1.53 |
|   BUFGCE             |    3 |     0 |        88 |  3.41 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT1     | 3587 |                 CLB |
| LUT2     |  518 |                 CLB |
| LUT6     |  143 |                 CLB |
| FDCE     |  130 |            Register |
| MUXF7    |   68 |                 CLB |
| OBUF     |   66 |                 I/O |
| FDRE     |   44 |            Register |
| MUXF8    |   34 |                 CLB |
| LUT4     |   34 |                 CLB |
| CARRY8   |   17 |                 CLB |
| LUT3     |   15 |                 CLB |
| INBUF    |   13 |                 I/O |
| IBUFCTRL |   13 |              Others |
| LDCE     |   11 |            Register |
| BUFGCE   |    3 |               Clock |
| LUT5     |    2 |                 CLB |
| LDPE     |    2 |            Register |
| FDSE     |    1 |            Register |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


