;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-121
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	ADD 210, 30
	CMP -7, <-20
	SLT -201, 900
	SLT -201, 900
	DJN -1, @-20
	CMP <0, @2
	SUB 0, @2
	ADD 210, 31
	SUB @621, -103
	SLT 270, 0
	CMP 100, 201
	SPL 270
	ADD -1, <-20
	JMN 12, #10
	SUB @125, 105
	ADD -1, <-20
	SLT <0, @2
	SUB 5, 2
	SUB @121, 103
	SPL 0, <2
	DAT #12, <10
	ADD 15, 2
	CMP 0, -0
	CMP @115, 105
	ADD 5, @2
	ADD 15, 2
	SUB @121, 103
	ADD -1, <-20
	SUB 100, 201
	SPL 100, 201
	ADD 15, 2
	ADD 210, 60
	ADD 210, 60
	SLT 5, @2
	SUB <0, @2
	SUB 100, 201
	SUB @21, 1
	CMP 0, -0
	SPL -100, -300
	SPL -100, -300
	SUB @121, 103
	SLT 100, @70
	CMP -207, <-121
	SPL 0, <332
	CMP -207, <-121
	ADD 210, 60
