`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_22(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b111111110110000111111111111101001111111111101110000111111010111100110000010011001000111111111001101011000000000110110111111111100101011111111111111000111;
		2'd1: data <= 153'b000000001001110001111111100100111000000000011001010111111111110100011111110110000101100000000011110001000000010011000100000001000011100011111111111001001;
		2'd2: data <= 153'b111111111010010100000000001111010111111111011101110111111010001011000000000000100011011111111011000010111111110010011010000000101110001000000011001011001;
		2'd3: data <= 153'b000000010001100000000001000110100000000000010101111111111110001110001111101011100010100000001001101111000000000100111000000000101100010111111111011100101;
		endcase
		end
	end
	assign dout = data;
endmodule
