
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003963    0.115122    0.039420    4.039420 ^ ena (in)
                                                         ena (net)
                      0.115122    0.000000    4.039420 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015795    0.309725    0.311507    4.350927 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.309725    0.000074    4.351001 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030753    0.290222    0.232517    4.583518 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.290222    0.000112    4.583630 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003591    0.378087    0.261744    4.845374 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.378087    0.000008    4.845382 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.845382   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000284   20.545530 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295530   clock uncertainty
                                  0.000000   20.295530   clock reconvergence pessimism
                                 -0.350058   19.945473   library setup time
                                             19.945473   data required time
---------------------------------------------------------------------------------------------
                                             19.945473   data required time
                                             -4.845382   data arrival time
---------------------------------------------------------------------------------------------
                                             15.100092   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003963    0.115122    0.039420    4.039420 ^ ena (in)
                                                         ena (net)
                      0.115122    0.000000    4.039420 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015795    0.309725    0.311507    4.350927 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.309725    0.000074    4.351001 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030753    0.290222    0.232517    4.583518 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.290222    0.000136    4.583653 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003480    0.372749    0.259156    4.842809 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.372749    0.000006    4.842815 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.842815   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000297   20.545544 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295544   clock uncertainty
                                  0.000000   20.295544   clock reconvergence pessimism
                                 -0.349232   19.946312   library setup time
                                             19.946312   data required time
---------------------------------------------------------------------------------------------
                                             19.946312   data required time
                                             -4.842815   data arrival time
---------------------------------------------------------------------------------------------
                                             15.103496   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003963    0.115122    0.039420    4.039420 ^ ena (in)
                                                         ena (net)
                      0.115122    0.000000    4.039420 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015795    0.309725    0.311507    4.350927 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.309725    0.000074    4.351001 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030753    0.290222    0.232517    4.583518 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.290222    0.000174    4.583691 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004769    0.275048    0.224556    4.808247 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.275048    0.000028    4.808275 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.808275   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000156   20.546293 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296295   clock uncertainty
                                  0.000000   20.296295   clock reconvergence pessimism
                                 -0.332160   19.964134   library setup time
                                             19.964134   data required time
---------------------------------------------------------------------------------------------
                                             19.964134   data required time
                                             -4.808275   data arrival time
---------------------------------------------------------------------------------------------
                                             15.155859   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003963    0.115122    0.039420    4.039420 ^ ena (in)
                                                         ena (net)
                      0.115122    0.000000    4.039420 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015795    0.309725    0.311507    4.350927 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.309725    0.000074    4.351001 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030753    0.290222    0.232517    4.583518 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.290222    0.000154    4.583672 v _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004693    0.270594    0.224504    4.808176 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.270594    0.000026    4.808202 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.808202   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000146   20.546284 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296284   clock uncertainty
                                  0.000000   20.296284   clock reconvergence pessimism
                                 -0.331319   19.964966   library setup time
                                             19.964966   data required time
---------------------------------------------------------------------------------------------
                                             19.964966   data required time
                                             -4.808202   data arrival time
---------------------------------------------------------------------------------------------
                                             15.156763   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003963    0.115122    0.039420    4.039420 ^ ena (in)
                                                         ena (net)
                      0.115122    0.000000    4.039420 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015795    0.309725    0.311507    4.350927 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.309725    0.000092    4.351019 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004451    0.236569    0.177267    4.528286 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.236569    0.000008    4.528294 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003296    0.305462    0.255966    4.784260 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.305462    0.000004    4.784264 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.784264   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000265   20.545511 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295511   clock uncertainty
                                  0.000000   20.295511   clock reconvergence pessimism
                                 -0.338064   19.957447   library setup time
                                             19.957447   data required time
---------------------------------------------------------------------------------------------
                                             19.957447   data required time
                                             -4.784264   data arrival time
---------------------------------------------------------------------------------------------
                                             15.173184   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003963    0.115122    0.039420    4.039420 ^ ena (in)
                                                         ena (net)
                      0.115122    0.000000    4.039420 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015795    0.309725    0.311507    4.350927 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.309725    0.000074    4.351001 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030753    0.290222    0.232517    4.583518 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.290222    0.000151    4.583668 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003394    0.236002    0.202080    4.785748 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.236002    0.000005    4.785753 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.785753   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000103   20.546242 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296242   clock uncertainty
                                  0.000000   20.296242   clock reconvergence pessimism
                                 -0.324783   19.971458   library setup time
                                             19.971458   data required time
---------------------------------------------------------------------------------------------
                                             19.971458   data required time
                                             -4.785753   data arrival time
---------------------------------------------------------------------------------------------
                                             15.185705   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003963    0.115122    0.039420    4.039420 ^ ena (in)
                                                         ena (net)
                      0.115122    0.000000    4.039420 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015795    0.309725    0.311507    4.350927 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.309725    0.000074    4.351001 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030753    0.290222    0.232517    4.583518 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.290222    0.000184    4.583702 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003297    0.233407    0.200397    4.784099 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.233407    0.000004    4.784103 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.784103   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000027   20.546164 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296165   clock uncertainty
                                  0.000000   20.296165   clock reconvergence pessimism
                                 -0.324293   19.971872   library setup time
                                             19.971872   data required time
---------------------------------------------------------------------------------------------
                                             19.971872   data required time
                                             -4.784103   data arrival time
---------------------------------------------------------------------------------------------
                                             15.187768   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369462    0.000472    5.101520 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101520   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000284   20.545530 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295530   clock uncertainty
                                  0.000000   20.295530   clock reconvergence pessimism
                                  0.203770   20.499300   library recovery time
                                             20.499300   data required time
---------------------------------------------------------------------------------------------
                                             20.499300   data required time
                                             -5.101520   data arrival time
---------------------------------------------------------------------------------------------
                                             15.397781   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369462    0.000353    5.101402 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101402   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000187   20.545433 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295433   clock uncertainty
                                  0.000000   20.295433   clock reconvergence pessimism
                                  0.203770   20.499203   library recovery time
                                             20.499203   data required time
---------------------------------------------------------------------------------------------
                                             20.499203   data required time
                                             -5.101402   data arrival time
---------------------------------------------------------------------------------------------
                                             15.397800   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369462    0.000301    5.101349 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101349   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000265   20.545511 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295511   clock uncertainty
                                  0.000000   20.295511   clock reconvergence pessimism
                                  0.203770   20.499281   library recovery time
                                             20.499281   data required time
---------------------------------------------------------------------------------------------
                                             20.499281   data required time
                                             -5.101349   data arrival time
---------------------------------------------------------------------------------------------
                                             15.397932   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369465    0.001108    5.102157 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.102157   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000126   20.546265 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296265   clock uncertainty
                                  0.000000   20.296265   clock reconvergence pessimism
                                  0.203918   20.500183   library recovery time
                                             20.500183   data required time
---------------------------------------------------------------------------------------------
                                             20.500183   data required time
                                             -5.102157   data arrival time
---------------------------------------------------------------------------------------------
                                             15.398026   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369465    0.001124    5.102172 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.102172   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000133   20.546270 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296272   clock uncertainty
                                  0.000000   20.296272   clock reconvergence pessimism
                                  0.203918   20.500191   library recovery time
                                             20.500191   data required time
---------------------------------------------------------------------------------------------
                                             20.500191   data required time
                                             -5.102172   data arrival time
---------------------------------------------------------------------------------------------
                                             15.398018   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369465    0.001062    5.102110 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.102110   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000101   20.546240 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296240   clock uncertainty
                                  0.000000   20.296240   clock reconvergence pessimism
                                  0.203918   20.500158   library recovery time
                                             20.500158   data required time
---------------------------------------------------------------------------------------------
                                             20.500158   data required time
                                             -5.102110   data arrival time
---------------------------------------------------------------------------------------------
                                             15.398047   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369464    0.000942    5.101991 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101991   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000103   20.546242 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296242   clock uncertainty
                                  0.000000   20.296242   clock reconvergence pessimism
                                  0.203918   20.500160   library recovery time
                                             20.500160   data required time
---------------------------------------------------------------------------------------------
                                             20.500160   data required time
                                             -5.101991   data arrival time
---------------------------------------------------------------------------------------------
                                             15.398170   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369464    0.000925    5.101974 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101974   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000156   20.546293 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296295   clock uncertainty
                                  0.000000   20.296295   clock reconvergence pessimism
                                  0.203918   20.500214   library recovery time
                                             20.500214   data required time
---------------------------------------------------------------------------------------------
                                             20.500214   data required time
                                             -5.101974   data arrival time
---------------------------------------------------------------------------------------------
                                             15.398239   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369464    0.000904    5.101953 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101953   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000146   20.546284 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296284   clock uncertainty
                                  0.000000   20.296284   clock reconvergence pessimism
                                  0.203918   20.500202   library recovery time
                                             20.500202   data required time
---------------------------------------------------------------------------------------------
                                             20.500202   data required time
                                             -5.101953   data arrival time
---------------------------------------------------------------------------------------------
                                             15.398251   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369463    0.000737    5.101786 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101786   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000027   20.546164 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296165   clock uncertainty
                                  0.000000   20.296165   clock reconvergence pessimism
                                  0.203918   20.500084   library recovery time
                                             20.500084   data required time
---------------------------------------------------------------------------------------------
                                             20.500084   data required time
                                             -5.101786   data arrival time
---------------------------------------------------------------------------------------------
                                             15.398298   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000224    4.620255 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.048643    0.426278    0.413819    5.034074 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.426278    0.000253    5.034327 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.034327   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000192   20.545439 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295439   clock uncertainty
                                  0.000000   20.295439   clock reconvergence pessimism
                                  0.194949   20.490387   library recovery time
                                             20.490387   data required time
---------------------------------------------------------------------------------------------
                                             20.490387   data required time
                                             -5.034327   data arrival time
---------------------------------------------------------------------------------------------
                                             15.456060   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000224    4.620255 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.048643    0.426278    0.413819    5.034074 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.426278    0.000232    5.034306 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.034306   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000172   20.545418 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295420   clock uncertainty
                                  0.000000   20.295420   clock reconvergence pessimism
                                  0.194949   20.490368   library recovery time
                                             20.490368   data required time
---------------------------------------------------------------------------------------------
                                             20.490368   data required time
                                             -5.034306   data arrival time
---------------------------------------------------------------------------------------------
                                             15.456061   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000224    4.620255 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.048643    0.426278    0.413819    5.034074 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.426278    0.000067    5.034141 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.034141   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000297   20.545544 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295544   clock uncertainty
                                  0.000000   20.295544   clock reconvergence pessimism
                                  0.194949   20.490492   library recovery time
                                             20.490492   data required time
---------------------------------------------------------------------------------------------
                                             20.490492   data required time
                                             -5.034141   data arrival time
---------------------------------------------------------------------------------------------
                                             15.456351   slack (MET)



