// Seed: 289508542
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4, id_5;
  assign module_1.id_6 = 0;
  wire id_6, id_7;
  logic id_8;
  ;
  logic id_9;
  ;
  logic id_10 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd87
) (
    output wire _id_0,
    input wand id_1,
    input wire id_2,
    input wire id_3,
    input supply1 id_4[-1  +  id_0 : -1],
    input supply1 id_5,
    input supply1 id_6,
    input wire id_7,
    output tri0 id_8,
    output wor id_9,
    input supply1 id_10,
    input supply0 id_11,
    output supply0 id_12
    , id_27,
    input uwire id_13,
    output tri id_14,
    input tri id_15,
    input wand id_16,
    input wor id_17,
    input tri1 id_18,
    output tri1 id_19,
    input uwire id_20,
    input tri1 id_21,
    output tri id_22,
    input uwire id_23,
    input supply0 id_24,
    input tri id_25
);
  wire id_28, id_29, id_30;
  struct packed {logic id_31;} id_32;
  wire id_33;
  module_0 modCall_1 (
      id_29,
      id_33,
      id_29
  );
endmodule
