{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves sim_simple; (run from /app/eda.work/78bf1a71-36c0-43b6-b670-ff6e7fda0c45.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: sim_simple\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_arbiter_simple -o sim.exe +define+SIMULATION /app/eda.work/78bf1a71-36c0-43b6-b670-ff6e7fda0c45.edacmd/round_robin_arbiter.sv /app/eda.work/78bf1a71-36c0-43b6-b670-ff6e7fda0c45.edacmd/tb_arbiter_simple.sv (in eda.work/sim_simple.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 975 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/78bf1a71-36c0-43b6-b670-ff6e7fda0c45.edacmd/eda.work/sim_simple.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_arbiter_simple.cpp Vtb_arbiter_simple___024root__DepSet_hf7b0689d__0.cpp Vtb_arbiter_simple___024root__DepSet_h65613532__0.cpp Vtb_arbiter_simple__main.cpp Vtb_arbiter_simple__Trace__0.cpp Vtb_arbiter_simple__ConstPool_0.cpp Vtb_arbiter_simple___024root__Slow.cpp Vtb_arbiter_simple___024root__DepSet_hf7b0689d__0__Slow.cpp Vtb_arbiter_simple___024root__DepSet_h65613532__0__Slow.cpp Vtb_arbiter_simple__Syms.cpp Vtb_arbiter_simple__Trace__0__Slow.cpp Vtb_arbiter_simple__TraceDecls__0__Slow.cpp > Vtb_arbiter_simple__ALL.cpp\necho \"\" > Vtb_arbiter_simple__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_arbiter_simple__ALL.o Vtb_arbiter_simple__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_arbiter_simple__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_arbiter_simple__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/78bf1a71-36c0-43b6-b670-ff6e7fda0c45.edacmd/eda.work/sim_simple.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.045 MB sources in 3 modules, into 0.056 MB in 12 C++ files needing 0.000 MB\n- Verilator: Walltime 1.259 s (elab=0.000, cvt=0.004, bld=1.251); cpu 0.012 s on 7 threads; alloced 52.020 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/78bf1a71-36c0-43b6-b670-ff6e7fda0c45.edacmd/eda.work/sim_simple.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/sim_simple.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 1012 for ./obj_dir/sim.exe\nTEST START\n\n=== Test 1: Single Requests ===\nPASS: req=0001, grant=0001\nPASS: req=0010, grant=0010\nPASS: req=0100, grant=0100\nPASS: req=1000, grant=1000\n\n=== Test 2: All Requests Active ===\nCycle 1: req=1111, grant=0010\nCycle 2: req=1111, grant=0100\nCycle 3: req=1111, grant=1000\nCycle 4: req=1111, grant=0001\nCycle 5: req=1111, grant=0010\nCycle 6: req=1111, grant=0100\n\n=== Test 3: Two Requests (0 and 1) ===\nCycle 1: req=0011, grant=0001\nCycle 2: req=0011, grant=0010\nCycle 3: req=0011, grant=0001\nCycle 4: req=0011, grant=0010\n\n=== Test 4: No Requests ===\nPASS: req=0000, grant=0000\n\nTEST PASSED\n- /app/eda.work/78bf1a71-36c0-43b6-b670-ff6e7fda0c45.edacmd/tb_arbiter_simple.sv:113: Verilog $finish\n- S i m u l a t i o n   R e p o r t: Verilator 5.038 2025-07-08\n- Verilator: $finish at 225ps; walltime 0.002 s; speed 103.024 ns/s\n- Verilator: cpu 0.002 s on 1 threads; alloced 203 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/78bf1a71-36c0-43b6-b670-ff6e7fda0c45.edacmd/eda.work/sim_simple.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] sim - verilator - tb_arbiter_simple: No errors observed.\nINFO: [EDA] Closing logfile: eda.work/eda.log\nINFO: [EDA] Wrote artifacts JSON: eda.work/sim_simple.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 0 errors\n",
  "stdout_size": 7086,
  "stdout_total_size": 7086,
  "message": "Job completed successfully. Runtime: 1.5415911674499512s, Waveforms captured",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 0,
  "start_time": 1771531021.1311905,
  "stop_time": 1771531022.6727822,
  "waves_returned": true,
  "wave_file": "dumpfile.fst",
  "wave_file_size": 2370,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": null,
  "fst_s3_key": null,
  "fst_s3_bucket": null
}