(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2014-08-03T02:38:14Z")
 (DESIGN "Wavedac_test")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "cydsfit")
 (VERSION "No Version Information Found")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Wavedac_test")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb miso_lcd\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb mosi\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb sclk\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPIS_1\:BSPIS\:es3\:SPISlave\:sR8\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TFTSHIELD_1\:CR_1\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TFTSHIELD_1\:SPIM_1\:BSPIM\:sR8\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TFTSHIELD_1\:SPIM_1\:RxInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TFTSHIELD_1\:SPIM_1\:TxInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\WaveDAC8_1\:Wave1_DMA\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\WaveDAC8_1\:Wave2_DMA\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\WaveDAC8_1\:Net_134\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_0 \\WaveDAC8_1\:Net_107\\.main_1 (5.627:5.627:5.627))
    (INTERCONNECT ClockBlock.dclk_0 \\WaveDAC8_1\:Net_183\\.main_1 (5.627:5.627:5.627))
    (INTERCONNECT ClockBlock.dclk_0 \\WaveDAC8_1\:VDAC8\:viDAC8\\.strobe_udb (9.561:9.561:9.561))
    (INTERCONNECT miso_lcd\(0\).fb \\TFTSHIELD_1\:SPIM_1\:BSPIM\:sR8\:Dp\:u0\\.route_si (8.048:8.048:8.048))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_40.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_41.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_42.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:cnt_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:ld_ident\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:load_cond\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:sR8\:Dp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_40.q Net_40.main_0 (3.491:3.491:3.491))
    (INTERCONNECT Net_40.q mosi_lcd\(0\).pin_input (9.263:9.263:9.263))
    (INTERCONNECT Net_41.q Net_41.main_3 (2.310:2.310:2.310))
    (INTERCONNECT Net_41.q sclk_lcd\(0\).pin_input (8.042:8.042:8.042))
    (INTERCONNECT Net_42.q Net_42.main_3 (3.796:3.796:3.796))
    (INTERCONNECT Net_42.q ss_lcd\(0\).pin_input (8.483:8.483:8.483))
    (INTERCONNECT \\TFTSHIELD_1\:CR_1\:Sync\:ctrl_reg\\.control_0 cs_lcd\(0\).pin_input (8.268:8.268:8.268))
    (INTERCONNECT \\TFTSHIELD_1\:CR_1\:Sync\:ctrl_reg\\.control_1 dc_lcd\(0\).pin_input (7.710:7.710:7.710))
    (INTERCONNECT \\TFTSHIELD_1\:CR_1\:Sync\:ctrl_reg\\.control_2 rt_cs\(0\).pin_input (8.176:8.176:8.176))
    (INTERCONNECT mosi\(0\).fb \\SPIS_1\:BSPIS\:es3\:SPISlave\:mosi_tmp\\.main_0 (6.305:6.305:6.305))
    (INTERCONNECT mosi\(0\).fb \\SPIS_1\:BSPIS\:es3\:SPISlave\:mosi_to_dp\\.main_5 (6.319:6.319:6.319))
    (INTERCONNECT sclk\(0\).fb \\SPIS_1\:BSPIS\:es3\:SPISlave\:BitCounter\\.clock_n (6.683:6.683:6.683))
    (INTERCONNECT sclk\(0\).fb \\SPIS_1\:BSPIS\:es3\:SPISlave\:mosi_tmp\\.clock_0 (7.594:7.594:7.594))
    (INTERCONNECT sclk\(0\).fb \\SPIS_1\:BSPIS\:es3\:SPISlave\:sR8\:Dp\:u0\\.clock (7.594:7.594:7.594))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:sR8\:Dp\:u0\\.so_comb miso\(0\).pin_input (7.149:7.149:7.149))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:byte_complete\\.q \\SPIS_1\:BSPIS\:es3\:SPISlave\:TxStsReg\\.status_6 (2.315:2.315:2.315))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:BitCounter\\.count_0 \\SPIS_1\:BSPIS\:es3\:SPISlave\:mosi_buf_overrun\\.main_4 (2.801:2.801:2.801))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:BitCounter\\.count_0 \\SPIS_1\:BSPIS\:es3\:SPISlave\:mosi_to_dp\\.main_3 (3.718:3.718:3.718))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:BitCounter\\.count_0 \\SPIS_1\:BSPIS\:es3\:SPISlave\:tx_load\\.main_3 (2.799:2.799:2.799))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:BitCounter\\.count_1 \\SPIS_1\:BSPIS\:es3\:SPISlave\:mosi_buf_overrun\\.main_3 (2.835:2.835:2.835))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:BitCounter\\.count_1 \\SPIS_1\:BSPIS\:es3\:SPISlave\:mosi_to_dp\\.main_2 (3.730:3.730:3.730))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:BitCounter\\.count_1 \\SPIS_1\:BSPIS\:es3\:SPISlave\:tx_load\\.main_2 (2.811:2.811:2.811))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:BitCounter\\.count_2 \\SPIS_1\:BSPIS\:es3\:SPISlave\:mosi_buf_overrun\\.main_2 (2.804:2.804:2.804))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:BitCounter\\.count_2 \\SPIS_1\:BSPIS\:es3\:SPISlave\:mosi_to_dp\\.main_1 (3.707:3.707:3.707))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:BitCounter\\.count_2 \\SPIS_1\:BSPIS\:es3\:SPISlave\:tx_load\\.main_1 (2.787:2.787:2.787))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:BitCounter\\.count_3 \\SPIS_1\:BSPIS\:es3\:SPISlave\:mosi_buf_overrun\\.main_1 (2.614:2.614:2.614))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:BitCounter\\.count_3 \\SPIS_1\:BSPIS\:es3\:SPISlave\:mosi_to_dp\\.main_0 (3.535:3.535:3.535))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:BitCounter\\.count_3 \\SPIS_1\:BSPIS\:es3\:SPISlave\:tx_load\\.main_0 (2.611:2.611:2.611))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPIS_1\:BSPIS\:es3\:SPISlave\:sync_2\\.in (2.296:2.296:2.296))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SPIS_1\:BSPIS\:es3\:SPISlave\:mosi_buf_overrun\\.main_0 (4.090:4.090:4.090))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SPIS_1\:BSPIS\:es3\:SPISlave\:sync_4\\.in (4.233:4.233:4.233))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:sync_4\\.out \\SPIS_1\:BSPIS\:es3\:SPISlave\:RxStsReg\\.status_6 (6.085:6.085:6.085))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:sR8\:Dp\:u0\\.f1_bus_stat_comb \\SPIS_1\:BSPIS\:es3\:SPISlave\:RxStsReg\\.status_3 (2.591:2.591:2.591))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:sR8\:Dp\:u0\\.f1_bus_stat_comb \\SPIS_1\:BSPIS\:es3\:SPISlave\:rx_status_4\\.main_0 (2.594:2.594:2.594))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:sync_1\\.out \\SPIS_1\:BSPIS\:es3\:SPISlave\:byte_complete\\.main_0 (3.805:3.805:3.805))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:sync_1\\.out \\SPIS_1\:BSPIS\:es3\:SPISlave\:dpcounter_one_reg\\.main_0 (2.908:2.908:2.908))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:sync_1\\.out \\SPIS_1\:BSPIS\:es3\:SPISlave\:tx_status_0\\.main_0 (3.805:3.805:3.805))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:dpcounter_one_reg\\.q \\SPIS_1\:BSPIS\:es3\:SPISlave\:byte_complete\\.main_1 (2.903:2.903:2.903))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:dpcounter_one_reg\\.q \\SPIS_1\:BSPIS\:es3\:SPISlave\:tx_status_0\\.main_1 (2.903:2.903:2.903))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:sync_2\\.out \\SPIS_1\:BSPIS\:es3\:SPISlave\:TxStsReg\\.status_2 (5.117:5.117:5.117))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:sync_2\\.out \\SPIS_1\:BSPIS\:es3\:SPISlave\:tx_status_0\\.main_2 (4.534:4.534:4.534))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:mosi_buf_overrun\\.q \\SPIS_1\:BSPIS\:es3\:SPISlave\:sync_3\\.in (2.941:2.941:2.941))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:mosi_buf_overrun_fin\\.q \\SPIS_1\:BSPIS\:es3\:SPISlave\:rx_buf_overrun\\.main_1 (2.923:2.923:2.923))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:sync_3\\.out \\SPIS_1\:BSPIS\:es3\:SPISlave\:mosi_buf_overrun_fin\\.main_0 (2.930:2.930:2.930))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:sync_3\\.out \\SPIS_1\:BSPIS\:es3\:SPISlave\:rx_buf_overrun\\.main_0 (3.859:3.859:3.859))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:mosi_tmp\\.q \\SPIS_1\:BSPIS\:es3\:SPISlave\:mosi_to_dp\\.main_4 (2.296:2.296:2.296))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:mosi_to_dp\\.q \\SPIS_1\:BSPIS\:es3\:SPISlave\:sR8\:Dp\:u0\\.route_si (2.300:2.300:2.300))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:rx_buf_overrun\\.q \\SPIS_1\:BSPIS\:es3\:SPISlave\:RxStsReg\\.status_5 (2.308:2.308:2.308))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:rx_status_4\\.q \\SPIS_1\:BSPIS\:es3\:SPISlave\:RxStsReg\\.status_4 (4.196:4.196:4.196))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:tx_load\\.q \\SPIS_1\:BSPIS\:es3\:SPISlave\:sR8\:Dp\:u0\\.cs_addr_0 (3.818:3.818:3.818))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:tx_load\\.q \\SPIS_1\:BSPIS\:es3\:SPISlave\:sR8\:Dp\:u0\\.f1_load (3.818:3.818:3.818))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:tx_load\\.q \\SPIS_1\:BSPIS\:es3\:SPISlave\:sync_1\\.in (4.379:4.379:4.379))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:tx_status_0\\.q \\SPIS_1\:BSPIS\:es3\:SPISlave\:TxStsReg\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\SPIS_1\:BSPIS\:es3\:SPISlave\:sR8\:Dp\:u0\\.f0_bus_stat_comb \\SPIS_1\:BSPIS\:es3\:SPISlave\:TxStsReg\\.status_1 (5.300:5.300:5.300))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\SPIS_1\:BSPIS\:es3\:SPISlave\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\SPIS_1\:BSPIS\:es3\:SPISlave\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\SPIS_1\:BSPIS\:es3\:SPISlave\:dpcounter_one_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\SPIS_1\:BSPIS\:es3\:SPISlave\:mosi_buf_overrun_fin\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\SPIS_1\:BSPIS\:es3\:SPISlave\:sync_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\SPIS_1\:BSPIS\:es3\:SPISlave\:sync_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\SPIS_1\:BSPIS\:es3\:SPISlave\:sync_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\SPIS_1\:BSPIS\:es3\:SPISlave\:sync_4\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:RxStsReg\\.interrupt \\TFTSHIELD_1\:SPIM_1\:RxInternalInterrupt\\.interrupt (8.344:8.344:8.344))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:TxStsReg\\.interrupt \\TFTSHIELD_1\:SPIM_1\:TxInternalInterrupt\\.interrupt (6.381:6.381:6.381))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:cnt_enable\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.enable (3.985:3.985:3.985))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:cnt_enable\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:cnt_enable\\.main_3 (3.447:3.447:3.447))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_0 Net_40.main_9 (4.476:4.476:4.476))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_0 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:ld_ident\\.main_7 (6.733:6.733:6.733))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_0 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:load_cond\\.main_7 (2.699:2.699:2.699))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_0 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:load_rx_data\\.main_4 (6.679:6.679:6.679))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_0 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:rx_status_6\\.main_4 (2.693:2.693:2.693))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_0 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.main_7 (8.260:8.260:8.260))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_0 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.main_7 (3.574:3.574:3.574))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_1 Net_40.main_8 (4.666:4.666:4.666))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_1 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:ld_ident\\.main_6 (7.948:7.948:7.948))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_1 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:load_cond\\.main_6 (3.016:3.016:3.016))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_1 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:load_rx_data\\.main_3 (7.384:7.384:7.384))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_1 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:rx_status_6\\.main_3 (3.014:3.014:3.014))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_1 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.main_6 (7.948:7.948:7.948))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_1 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.main_6 (3.765:3.765:3.765))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_2 Net_40.main_7 (4.369:4.369:4.369))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_2 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:ld_ident\\.main_5 (7.181:7.181:7.181))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_2 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:load_cond\\.main_5 (2.869:2.869:2.869))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_2 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:load_rx_data\\.main_2 (6.483:6.483:6.483))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_2 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:rx_status_6\\.main_2 (2.857:2.857:2.857))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_2 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.main_5 (7.172:7.172:7.172))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_2 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.main_5 (3.474:3.474:3.474))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_3 Net_40.main_6 (4.654:4.654:4.654))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_3 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:ld_ident\\.main_4 (7.458:7.458:7.458))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_3 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:load_cond\\.main_4 (3.010:3.010:3.010))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_3 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:load_rx_data\\.main_1 (6.767:6.767:6.767))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_3 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:rx_status_6\\.main_1 (2.971:2.971:2.971))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_3 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.main_4 (7.449:7.449:7.449))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_3 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.main_4 (3.757:3.757:3.757))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_4 Net_40.main_5 (5.846:5.846:5.846))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_4 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:ld_ident\\.main_3 (6.109:6.109:6.109))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_4 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:load_cond\\.main_3 (2.715:2.715:2.715))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_4 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:load_rx_data\\.main_0 (6.094:6.094:6.094))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_4 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:rx_status_6\\.main_0 (2.716:2.716:2.716))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_4 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.main_3 (6.094:6.094:6.094))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:BitCounter\\.count_4 \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.main_3 (3.602:3.602:3.602))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:ld_ident\\.q Net_40.main_10 (3.737:3.737:3.737))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:ld_ident\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:ld_ident\\.main_8 (2.816:2.816:2.816))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:ld_ident\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.main_9 (2.808:2.808:2.808))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:ld_ident\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.main_9 (4.649:4.649:4.649))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:load_cond\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:load_cond\\.main_8 (2.233:2.233:2.233))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:load_rx_data\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:TxStsReg\\.status_3 (5.832:5.832:5.832))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:load_rx_data\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:sR8\:Dp\:u0\\.f1_load (4.732:4.732:4.732))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:sR8\:Dp\:u0\\.so_comb Net_40.main_4 (2.325:2.325:2.325))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\TFTSHIELD_1\:SPIM_1\:BSPIM\:RxStsReg\\.status_4 (9.674:9.674:9.674))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\TFTSHIELD_1\:SPIM_1\:BSPIM\:rx_status_6\\.main_5 (6.615:6.615:6.615))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:sR8\:Dp\:u0\\.f1_bus_stat_comb \\TFTSHIELD_1\:SPIM_1\:BSPIM\:RxStsReg\\.status_5 (3.616:3.616:3.616))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:rx_status_6\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:RxStsReg\\.status_6 (2.241:2.241:2.241))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_0\\.q Net_40.main_3 (5.296:5.296:5.296))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_0\\.q Net_41.main_2 (6.552:6.552:6.552))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_0\\.q Net_42.main_2 (6.529:6.529:6.529))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_0\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:cnt_enable\\.main_2 (3.309:3.309:3.309))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_0\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:ld_ident\\.main_2 (6.552:6.552:6.552))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_0\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:load_cond\\.main_2 (3.311:3.311:3.311))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_0\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_0 (5.315:5.315:5.315))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_0\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_0\\.main_2 (3.021:3.021:3.021))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_0\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.main_2 (6.529:6.529:6.529))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_0\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.main_2 (4.225:4.225:4.225))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_0\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:tx_status_0\\.main_2 (3.312:3.312:3.312))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_0\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:tx_status_4\\.main_2 (6.533:6.533:6.533))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.q Net_40.main_2 (5.953:5.953:5.953))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.q Net_41.main_1 (3.411:3.411:3.411))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.q Net_42.main_1 (3.413:3.413:3.413))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:cnt_enable\\.main_1 (7.317:7.317:7.317))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:ld_ident\\.main_1 (3.411:3.411:3.411))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:load_cond\\.main_1 (8.237:8.237:8.237))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_1 (5.937:5.937:5.937))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_0\\.main_1 (7.309:7.309:7.309))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.main_1 (3.413:3.413:3.413))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.main_1 (5.598:5.598:5.598))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:tx_status_0\\.main_1 (7.726:7.726:7.726))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:tx_status_4\\.main_1 (3.269:3.269:3.269))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.q Net_40.main_1 (3.530:3.530:3.530))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.q Net_41.main_0 (5.553:5.553:5.553))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.q Net_42.main_0 (5.092:5.092:5.092))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:cnt_enable\\.main_0 (3.828:3.828:3.828))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:ld_ident\\.main_0 (5.553:5.553:5.553))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:load_cond\\.main_0 (3.844:3.844:3.844))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_2 (3.555:3.555:3.555))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_0\\.main_0 (3.352:3.352:3.352))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.main_0 (5.092:5.092:5.092))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.main_0 (2.607:2.607:2.607))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:tx_status_0\\.main_0 (3.845:3.845:3.845))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:tx_status_4\\.main_0 (6.106:6.106:6.106))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:tx_status_0\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:TxStsReg\\.status_0 (3.620:3.620:3.620))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\TFTSHIELD_1\:SPIM_1\:BSPIM\:TxStsReg\\.status_1 (6.673:6.673:6.673))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_0\\.main_3 (6.744:6.744:6.744))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_1\\.main_8 (4.828:4.828:4.828))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\TFTSHIELD_1\:SPIM_1\:BSPIM\:state_2\\.main_8 (4.865:4.865:4.865))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:sR8\:Dp\:u0\\.f0_bus_stat_comb \\TFTSHIELD_1\:SPIM_1\:BSPIM\:TxStsReg\\.status_2 (2.296:2.296:2.296))
    (INTERCONNECT \\TFTSHIELD_1\:SPIM_1\:BSPIM\:tx_status_4\\.q \\TFTSHIELD_1\:SPIM_1\:BSPIM\:TxStsReg\\.status_4 (2.899:2.899:2.899))
    (INTERCONNECT \\WaveDAC8_1\:Net_107\\.q \\WaveDAC8_1\:Wave2_DMA\\.dmareq (7.439:7.439:7.439))
    (INTERCONNECT \\WaveDAC8_1\:Net_134\\.q \\WaveDAC8_1\:Net_107\\.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\WaveDAC8_1\:Net_134\\.q \\WaveDAC8_1\:Net_183\\.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\WaveDAC8_1\:Net_183\\.q \\WaveDAC8_1\:Wave1_DMA\\.dmareq (7.747:7.747:7.747))
    (INTERCONNECT __ONE__.q \\SPIS_1\:BSPIS\:es3\:SPISlave\:sR8\:Dp\:u0\\.cs_addr_2 (2.909:2.909:2.909))
    (INTERCONNECT cs_lcd\(0\).pad_out cs_lcd\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT dc_lcd\(0\).pad_out dc_lcd\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT miso\(0\).pad_out miso\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT mosi_lcd\(0\).pad_out mosi_lcd\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT rt_cs\(0\).pad_out rt_cs\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT sclk_lcd\(0\).pad_out sclk_lcd\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ss_lcd\(0\).pad_out ss_lcd\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT cs_lcd\(0\).pad_out cs_lcd\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT cs_lcd\(0\)_PAD cs_lcd\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT dc_lcd\(0\).pad_out dc_lcd\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT dc_lcd\(0\)_PAD dc_lcd\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT miso\(0\).pad_out miso\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT miso\(0\)_PAD miso\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT miso_lcd\(0\)_PAD miso_lcd\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT mosi\(0\)_PAD mosi\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT mosi_lcd\(0\).pad_out mosi_lcd\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT mosi_lcd\(0\)_PAD mosi_lcd\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT rt_cs\(0\).pad_out rt_cs\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT rt_cs\(0\)_PAD rt_cs\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT sclk\(0\)_PAD sclk\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT sclk_lcd\(0\).pad_out sclk_lcd\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT sclk_lcd\(0\)_PAD sclk_lcd\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ss_lcd\(0\).pad_out ss_lcd\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ss_lcd\(0\)_PAD ss_lcd\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
