ARM GAS  C:\Users\vovua\AppData\Local\Temp\ccsSAcKs.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\vovua\AppData\Local\Temp\ccsSAcKs.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 69 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 69 3 view .LVU2
  38              		.loc 1 69 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 69 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
ARM GAS  C:\Users\vovua\AppData\Local\Temp\ccsSAcKs.s 			page 3


  47              		.loc 1 69 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 70 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 70 3 view .LVU8
  54              		.loc 1 70 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 70 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 70 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  75:Core/Src/stm32f1xx_hal_msp.c ****   */
  76:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 76 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 76 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 76 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 76 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 76 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 76 3 view .LVU18
  77:Core/Src/stm32f1xx_hal_msp.c **** 
  78:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 81 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
  91 003c 00100240 		.word	1073876992
ARM GAS  C:\Users\vovua\AppData\Local\Temp\ccsSAcKs.s 			page 4


  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_TIM_Base_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_TIM_Base_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c **** /**
  84:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  85:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  87:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f1xx_hal_msp.c **** */
  89:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  90:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 90 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 8
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 90 1 is_stmt 0 view .LVU21
 111 0000 00B5     		push	{lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 4
 114              		.cfi_offset 14, -4
 115 0002 83B0     		sub	sp, sp, #12
 116              	.LCFI3:
 117              		.cfi_def_cfa_offset 16
  91:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 118              		.loc 1 91 3 is_stmt 1 view .LVU22
 119              		.loc 1 91 15 is_stmt 0 view .LVU23
 120 0004 0368     		ldr	r3, [r0]
 121              		.loc 1 91 5 view .LVU24
 122 0006 144A     		ldr	r2, .L11
 123 0008 9342     		cmp	r3, r2
 124 000a 05D0     		beq	.L9
  92:Core/Src/stm32f1xx_hal_msp.c ****   {
  93:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  94:Core/Src/stm32f1xx_hal_msp.c **** 
  95:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
  96:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 100:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 101:Core/Src/stm32f1xx_hal_msp.c ****   }
 102:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 125              		.loc 1 102 8 is_stmt 1 view .LVU25
 126              		.loc 1 102 10 is_stmt 0 view .LVU26
 127 000c B3F1804F 		cmp	r3, #1073741824
 128 0010 0DD0     		beq	.L10
 129              	.LVL4:
ARM GAS  C:\Users\vovua\AppData\Local\Temp\ccsSAcKs.s 			page 5


 130              	.L5:
 103:Core/Src/stm32f1xx_hal_msp.c ****   {
 104:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 105:Core/Src/stm32f1xx_hal_msp.c **** 
 106:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 107:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 108:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 109:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 111:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 112:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 113:Core/Src/stm32f1xx_hal_msp.c **** 
 114:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 115:Core/Src/stm32f1xx_hal_msp.c ****   }
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c **** }
 131              		.loc 1 117 1 view .LVU27
 132 0012 03B0     		add	sp, sp, #12
 133              	.LCFI4:
 134              		.cfi_remember_state
 135              		.cfi_def_cfa_offset 4
 136              		@ sp needed
 137 0014 5DF804FB 		ldr	pc, [sp], #4
 138              	.LVL5:
 139              	.L9:
 140              	.LCFI5:
 141              		.cfi_restore_state
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 142              		.loc 1 97 5 is_stmt 1 view .LVU28
 143              	.LBB5:
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 144              		.loc 1 97 5 view .LVU29
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 145              		.loc 1 97 5 view .LVU30
 146 0018 104B     		ldr	r3, .L11+4
 147 001a 9A69     		ldr	r2, [r3, #24]
 148 001c 42F40062 		orr	r2, r2, #2048
 149 0020 9A61     		str	r2, [r3, #24]
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 150              		.loc 1 97 5 view .LVU31
 151 0022 9B69     		ldr	r3, [r3, #24]
 152 0024 03F40063 		and	r3, r3, #2048
 153 0028 0093     		str	r3, [sp]
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 154              		.loc 1 97 5 view .LVU32
 155 002a 009B     		ldr	r3, [sp]
 156              	.LBE5:
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 157              		.loc 1 97 5 view .LVU33
 158 002c F1E7     		b	.L5
 159              	.L10:
 108:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 160              		.loc 1 108 5 view .LVU34
 161              	.LBB6:
 108:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 162              		.loc 1 108 5 view .LVU35
 108:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
ARM GAS  C:\Users\vovua\AppData\Local\Temp\ccsSAcKs.s 			page 6


 163              		.loc 1 108 5 view .LVU36
 164 002e 03F50433 		add	r3, r3, #135168
 165 0032 DA69     		ldr	r2, [r3, #28]
 166 0034 42F00102 		orr	r2, r2, #1
 167 0038 DA61     		str	r2, [r3, #28]
 108:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 168              		.loc 1 108 5 view .LVU37
 169 003a DB69     		ldr	r3, [r3, #28]
 170 003c 03F00103 		and	r3, r3, #1
 171 0040 0193     		str	r3, [sp, #4]
 108:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 172              		.loc 1 108 5 view .LVU38
 173 0042 019B     		ldr	r3, [sp, #4]
 174              	.LBE6:
 108:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 175              		.loc 1 108 5 view .LVU39
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 176              		.loc 1 110 5 view .LVU40
 177 0044 0022     		movs	r2, #0
 178 0046 1146     		mov	r1, r2
 179 0048 1C20     		movs	r0, #28
 180              	.LVL6:
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 181              		.loc 1 110 5 is_stmt 0 view .LVU41
 182 004a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 183              	.LVL7:
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 184              		.loc 1 111 5 is_stmt 1 view .LVU42
 185 004e 1C20     		movs	r0, #28
 186 0050 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 187              	.LVL8:
 188              		.loc 1 117 1 is_stmt 0 view .LVU43
 189 0054 DDE7     		b	.L5
 190              	.L12:
 191 0056 00BF     		.align	2
 192              	.L11:
 193 0058 002C0140 		.word	1073818624
 194 005c 00100240 		.word	1073876992
 195              		.cfi_endproc
 196              	.LFE66:
 198              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 199              		.align	1
 200              		.global	HAL_TIM_Base_MspDeInit
 201              		.syntax unified
 202              		.thumb
 203              		.thumb_func
 205              	HAL_TIM_Base_MspDeInit:
 206              	.LVL9:
 207              	.LFB67:
 118:Core/Src/stm32f1xx_hal_msp.c **** 
 119:Core/Src/stm32f1xx_hal_msp.c **** /**
 120:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 121:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 122:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 123:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 124:Core/Src/stm32f1xx_hal_msp.c **** */
 125:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
ARM GAS  C:\Users\vovua\AppData\Local\Temp\ccsSAcKs.s 			page 7


 126:Core/Src/stm32f1xx_hal_msp.c **** {
 208              		.loc 1 126 1 is_stmt 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		.loc 1 126 1 is_stmt 0 view .LVU45
 213 0000 08B5     		push	{r3, lr}
 214              	.LCFI6:
 215              		.cfi_def_cfa_offset 8
 216              		.cfi_offset 3, -8
 217              		.cfi_offset 14, -4
 127:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 218              		.loc 1 127 3 is_stmt 1 view .LVU46
 219              		.loc 1 127 15 is_stmt 0 view .LVU47
 220 0002 0368     		ldr	r3, [r0]
 221              		.loc 1 127 5 view .LVU48
 222 0004 0B4A     		ldr	r2, .L19
 223 0006 9342     		cmp	r3, r2
 224 0008 03D0     		beq	.L17
 128:Core/Src/stm32f1xx_hal_msp.c ****   {
 129:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 131:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 132:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 134:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 135:Core/Src/stm32f1xx_hal_msp.c **** 
 136:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 137:Core/Src/stm32f1xx_hal_msp.c ****   }
 138:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 225              		.loc 1 138 8 is_stmt 1 view .LVU49
 226              		.loc 1 138 10 is_stmt 0 view .LVU50
 227 000a B3F1804F 		cmp	r3, #1073741824
 228 000e 07D0     		beq	.L18
 229              	.LVL10:
 230              	.L13:
 139:Core/Src/stm32f1xx_hal_msp.c ****   {
 140:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 143:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 144:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 146:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 147:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 148:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 150:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 151:Core/Src/stm32f1xx_hal_msp.c ****   }
 152:Core/Src/stm32f1xx_hal_msp.c **** 
 153:Core/Src/stm32f1xx_hal_msp.c **** }
 231              		.loc 1 153 1 view .LVU51
 232 0010 08BD     		pop	{r3, pc}
 233              	.LVL11:
 234              	.L17:
 133:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 235              		.loc 1 133 5 is_stmt 1 view .LVU52
ARM GAS  C:\Users\vovua\AppData\Local\Temp\ccsSAcKs.s 			page 8


 236 0012 02F56442 		add	r2, r2, #58368
 237 0016 9369     		ldr	r3, [r2, #24]
 238 0018 23F40063 		bic	r3, r3, #2048
 239 001c 9361     		str	r3, [r2, #24]
 240 001e F7E7     		b	.L13
 241              	.L18:
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 242              		.loc 1 144 5 view .LVU53
 243 0020 054A     		ldr	r2, .L19+4
 244 0022 D369     		ldr	r3, [r2, #28]
 245 0024 23F00103 		bic	r3, r3, #1
 246 0028 D361     		str	r3, [r2, #28]
 147:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 247              		.loc 1 147 5 view .LVU54
 248 002a 1C20     		movs	r0, #28
 249              	.LVL12:
 147:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 250              		.loc 1 147 5 is_stmt 0 view .LVU55
 251 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 252              	.LVL13:
 253              		.loc 1 153 1 view .LVU56
 254 0030 EEE7     		b	.L13
 255              	.L20:
 256 0032 00BF     		.align	2
 257              	.L19:
 258 0034 002C0140 		.word	1073818624
 259 0038 00100240 		.word	1073876992
 260              		.cfi_endproc
 261              	.LFE67:
 263              		.text
 264              	.Letext0:
 265              		.file 2 "C:/Users/vovua/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4/Drivers/CMSIS/Device/ST/STM32F
 266              		.file 3 "c:\\arm-gnu-toolchain-12.2.rel1-mingw-w64-i686-arm-none-eabi\\arm-none-eabi\\include\\mac
 267              		.file 4 "c:\\arm-gnu-toolchain-12.2.rel1-mingw-w64-i686-arm-none-eabi\\arm-none-eabi\\include\\sys
 268              		.file 5 "C:/Users/vovua/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4/Drivers/STM32F1xx_HAL_Driver/I
 269              		.file 6 "C:/Users/vovua/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4/Drivers/STM32F1xx_HAL_Driver/I
 270              		.file 7 "C:/Users/vovua/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4/Drivers/STM32F1xx_HAL_Driver/I
 271              		.file 8 "C:/Users/vovua/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4/Drivers/STM32F1xx_HAL_Driver/I
ARM GAS  C:\Users\vovua\AppData\Local\Temp\ccsSAcKs.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\vovua\AppData\Local\Temp\ccsSAcKs.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\vovua\AppData\Local\Temp\ccsSAcKs.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\vovua\AppData\Local\Temp\ccsSAcKs.s:91     .text.HAL_MspInit:0000003c $d
C:\Users\vovua\AppData\Local\Temp\ccsSAcKs.s:97     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\vovua\AppData\Local\Temp\ccsSAcKs.s:103    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\vovua\AppData\Local\Temp\ccsSAcKs.s:193    .text.HAL_TIM_Base_MspInit:00000058 $d
C:\Users\vovua\AppData\Local\Temp\ccsSAcKs.s:199    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\vovua\AppData\Local\Temp\ccsSAcKs.s:205    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\vovua\AppData\Local\Temp\ccsSAcKs.s:258    .text.HAL_TIM_Base_MspDeInit:00000034 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
