{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499571038716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499571038717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 09 00:30:31 2017 " "Processing started: Sun Jul 09 00:30:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499571038717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499571038717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv-CCMM -c riscv-CCMM " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv-CCMM -c riscv-CCMM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499571038718 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1499571040265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/wsbn/wshbn_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/wsbn/wshbn_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wshbn_timer-v1 " "Found design unit 1: wshbn_timer-v1" {  } { { "../wsbn/wshbn_timer.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn/wshbn_timer.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571040928 ""} { "Info" "ISGN_ENTITY_NAME" "1 wshbn_timer " "Found entity 1: wshbn_timer" {  } { { "../wsbn/wshbn_timer.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn/wshbn_timer.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571040928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571040928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/wsbn/wshbn_pio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/wsbn/wshbn_pio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wshbn_pio-v1 " "Found design unit 1: wshbn_pio-v1" {  } { { "../wsbn/wshbn_pio.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn/wshbn_pio.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571040939 ""} { "Info" "ISGN_ENTITY_NAME" "1 wshbn_pio " "Found entity 1: wshbn_pio" {  } { { "../wsbn/wshbn_pio.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn/wshbn_pio.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571040939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571040939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/wsbn/wshbn_master_no.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/wsbn/wshbn_master_no.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wshbn_master-v1 " "Found design unit 1: wshbn_master-v1" {  } { { "../wsbn/wshbn_master_no.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn/wshbn_master_no.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571040952 ""} { "Info" "ISGN_ENTITY_NAME" "1 wshbn_master " "Found entity 1: wshbn_master" {  } { { "../wsbn/wshbn_master_no.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn/wshbn_master_no.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571040952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571040952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50 " "Found entity 1: pll_50" {  } { { "pll_50.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/pll_50.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571040964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571040964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cache/cache_parameters.sv 1 0 " "Found 1 design units, including 0 entities, in source file /workspace/tg/riscv_sv_integracao/cache/cache_parameters.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_parameters (SystemVerilog) " "Found design unit 1: cache_parameters (SystemVerilog)" {  } { { "../cache/cache_parameters.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache_parameters.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571040976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571040976 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache.sv(242) " "Verilog HDL information at cache.sv(242): always construct contains both blocking and non-blocking assignments" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 242 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1499571040989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571040990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571040990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/sram_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/sram_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_mux " "Found entity 1: sram_mux" {  } { { "../cpu/sram_mux.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/sram_mux.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/riscv_regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/riscv_regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_regfile " "Found entity 1: riscv_regfile" {  } { { "../cpu/riscv_regfile.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_regfile.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/riscv_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/riscv_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_fetch " "Found entity 1: riscv_fetch" {  } { { "../cpu/riscv_fetch.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_fetch.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/riscv_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/riscv_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_div " "Found entity 1: riscv_div" {  } { { "../cpu/riscv_div.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_div.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041041 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "riscv_decoder.sv(154) " "Verilog HDL information at riscv_decoder.sv(154): always construct contains both blocking and non-blocking assignments" {  } { { "../cpu/riscv_decoder.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_decoder.sv" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1499571041055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/riscv_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/riscv_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_decoder " "Found entity 1: riscv_decoder" {  } { { "../cpu/riscv_decoder.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_decoder.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/riscv_cpu_no.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/riscv_cpu_no.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu_no " "Found entity 1: riscv_cpu_no" {  } { { "../cpu/riscv_cpu_no.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_cpu_no.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/riscv_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/riscv_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_alu " "Found entity 1: riscv_alu" {  } { { "../cpu/riscv_alu.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_alu.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/memory_mapping.sv 1 0 " "Found 1 design units, including 0 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/memory_mapping.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_mapping (SystemVerilog) " "Found design unit 1: memory_mapping (SystemVerilog)" {  } { { "../cpu/memory_mapping.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/memory_mapping.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/mem_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/mem_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl " "Found entity 1: mem_ctrl" {  } { { "../cpu/mem_ctrl.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/mem_ctrl.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/interrupt_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/interrupt_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "../cpu/interrupt_controller.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/interrupt_controller.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/inst_mem_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/inst_mem_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem_ctrl " "Found entity 1: inst_mem_ctrl" {  } { { "../cpu/inst_mem_ctrl.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/inst_mem_ctrl.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/i_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/i_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_cache-SYN " "Found design unit 1: i_cache-SYN" {  } { { "../cpu/i_cache.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/i_cache.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041140 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_cache " "Found entity 1: i_cache" {  } { { "../cpu/i_cache.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/i_cache.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/d_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/d_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_cache-SYN " "Found design unit 1: d_cache-SYN" {  } { { "../cpu/d_cache.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/d_cache.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041153 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_cache " "Found entity 1: d_cache" {  } { { "../cpu/d_cache.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/d_cache.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../cpu/comparator.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/comparator.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/wsbn_ram_cache/wshbn_slave_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/wsbn_ram_cache/wshbn_slave_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wshbn_slave_ram " "Found entity 1: wshbn_slave_ram" {  } { { "../wsbn_ram_cache/wshbn_slave_ram.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn_ram_cache/wshbn_slave_ram.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/wsbn_ram_cache/wshbn_ports_defs.sv 1 0 " "Found 1 design units, including 0 entities, in source file /workspace/tg/riscv_sv_integracao/wsbn_ram_cache/wshbn_ports_defs.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wshbn_ports_defs (SystemVerilog) " "Found design unit 1: wshbn_ports_defs (SystemVerilog)" {  } { { "../wsbn_ram_cache/wshbn_ports_defs.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn_ram_cache/wshbn_ports_defs.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/wsbn_ram_cache/wshbn_master_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/wsbn_ram_cache/wshbn_master_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wshbn_master_cache " "Found entity 1: wshbn_master_cache" {  } { { "../wsbn_ram_cache/wshbn_master_cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn_ram_cache/wshbn_master_cache.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/riscv_wishbone.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/riscv_wishbone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_wishbone " "Found entity 1: riscv_wishbone" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/riscv_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/riscv_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_top " "Found entity 1: riscv_top" {  } { { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/button_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/button_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "../button_debouncer.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/button_debouncer.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/ram.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/rom.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571041273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571041273 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "whbn_stb riscv_wishbone.sv(213) " "Verilog HDL Implicit Net warning at riscv_wishbone.sv(213): created implicit net for \"whbn_stb\"" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 213 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499571041277 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_top " "Elaborating entity \"riscv_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499571041848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_50 pll_50:pll_50 " "Elaborating entity \"pll_50\" for hierarchy \"pll_50:pll_50\"" {  } { { "../riscv_top.sv" "pll_50" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_50:pll_50\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_50:pll_50\|altpll:altpll_component\"" {  } { { "pll_50.v" "altpll_component" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/pll_50.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_50:pll_50\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_50:pll_50\|altpll:altpll_component\"" {  } { { "pll_50.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/pll_50.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499571041995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_50:pll_50\|altpll:altpll_component " "Instantiated megafunction \"pll_50:pll_50\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_50 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571041998 ""}  } { { "pll_50.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/pll_50.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499571041998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_50_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_50_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50_altpll " "Found entity 1: pll_50_altpll" {  } { { "db/pll_50_altpll.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/pll_50_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571042146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571042146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_50_altpll pll_50:pll_50\|altpll:altpll_component\|pll_50_altpll:auto_generated " "Elaborating entity \"pll_50_altpll\" for hierarchy \"pll_50:pll_50\|altpll:altpll_component\|pll_50_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:debouncer " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:debouncer\"" {  } { { "../riscv_top.sv" "debouncer" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_wishbone riscv_wishbone:cpu " "Elaborating entity \"riscv_wishbone\" for hierarchy \"riscv_wishbone:cpu\"" {  } { { "../riscv_top.sv" "cpu" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042169 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 11 riscv_wishbone.sv(145) " "Verilog HDL assignment warning at riscv_wishbone.sv(145): truncated value with size 30 to match size of target (11)" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499571042174 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_tx riscv_wishbone.sv(29) " "Output port \"spi_tx\" at riscv_wishbone.sv(29) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499571042175 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ssp_en_o riscv_wishbone.sv(30) " "Output port \"ssp_en_o\" at riscv_wishbone.sv(30) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499571042175 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ssp_mosi_o riscv_wishbone.sv(31) " "Output port \"ssp_mosi_o\" at riscv_wishbone.sv(31) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499571042175 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ssp_clk_o riscv_wishbone.sv(33) " "Output port \"ssp_clk_o\" at riscv_wishbone.sv(33) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499571042175 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_tx riscv_wishbone.sv(36) " "Output port \"uart_tx\" at riscv_wishbone.sv(36) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499571042175 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_full riscv_wishbone.sv(37) " "Output port \"uart_full\" at riscv_wishbone.sv(37) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499571042175 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_empty riscv_wishbone.sv(38) " "Output port \"uart_empty\" at riscv_wishbone.sv(38) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499571042175 "|riscv_top|riscv_wishbone:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem_ctrl riscv_wishbone:cpu\|inst_mem_ctrl:inst_mem " "Elaborating entity \"inst_mem_ctrl\" for hierarchy \"riscv_wishbone:cpu\|inst_mem_ctrl:inst_mem\"" {  } { { "../riscv_wishbone.sv" "inst_mem" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom riscv_wishbone:cpu\|rom:M0 " "Elaborating entity \"rom\" for hierarchy \"riscv_wishbone:cpu\|rom:M0\"" {  } { { "../riscv_wishbone.sv" "M0" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram riscv_wishbone:cpu\|rom:M0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"riscv_wishbone:cpu\|rom:M0\|altsyncram:altsyncram_component\"" {  } { { "rom.sv" "altsyncram_component" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/rom.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_wishbone:cpu\|rom:M0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"riscv_wishbone:cpu\|rom:M0\|altsyncram:altsyncram_component\"" {  } { { "rom.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/rom.sv" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499571042335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_wishbone:cpu\|rom:M0\|altsyncram:altsyncram_component " "Instantiated megafunction \"riscv_wishbone:cpu\|rom:M0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Workspace/TG/isa-test/lw/rom.mif " "Parameter \"init_file\" = \"C:/Workspace/TG/isa-test/lw/rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 00000000000000000000100000000000 " "Parameter \"numwords_a\" = \"00000000000000000000100000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042335 ""}  } { { "rom.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/rom.sv" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499571042335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_occ1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_occ1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_occ1 " "Found entity 1: altsyncram_occ1" {  } { { "db/altsyncram_occ1.tdf" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/altsyncram_occ1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571042471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571042471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_occ1 riscv_wishbone:cpu\|rom:M0\|altsyncram:altsyncram_component\|altsyncram_occ1:auto_generated " "Elaborating entity \"altsyncram_occ1\" for hierarchy \"riscv_wishbone:cpu\|rom:M0\|altsyncram:altsyncram_component\|altsyncram_occ1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache riscv_wishbone:cpu\|cache:M1 " "Elaborating entity \"cache\" for hierarchy \"riscv_wishbone:cpu\|cache:M1\"" {  } { { "../riscv_wishbone.sv" "M1" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042489 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hit cache.sv(50) " "Verilog HDL or VHDL warning at cache.sv(50): object \"hit\" assigned a value but never read" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499571042618 "|riscv_top|riscv_wishbone:cpu|cache:M1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 2 cache.sv(168) " "Verilog HDL assignment warning at cache.sv(168): truncated value with size 6 to match size of target (2)" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499571042619 "|riscv_top|riscv_wishbone:cpu|cache:M1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sets " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sets\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1499571042619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_cpu_no riscv_wishbone:cpu\|riscv_cpu_no:cpu1 " "Elaborating entity \"riscv_cpu_no\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\"" {  } { { "../riscv_wishbone.sv" "cpu1" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_regfile riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_regfile:riscv_regfile " "Elaborating entity \"riscv_regfile\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_regfile:riscv_regfile\"" {  } { { "../cpu/riscv_cpu_no.sv" "riscv_regfile" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_cpu_no.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_alu riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu " "Elaborating entity \"riscv_alu\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\"" {  } { { "../cpu/riscv_cpu_no.sv" "riscv_alu" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_cpu_no.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|comparator:comparator " "Elaborating entity \"comparator\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|comparator:comparator\"" {  } { { "../cpu/riscv_alu.sv" "comparator" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_alu.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_div riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|riscv_div:riscv_div " "Elaborating entity \"riscv_div\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|riscv_div:riscv_div\"" {  } { { "../cpu/riscv_alu.sv" "riscv_div" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_alu.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_decoder riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_decoder:riscv_decoder " "Elaborating entity \"riscv_decoder\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_decoder:riscv_decoder\"" {  } { { "../cpu/riscv_cpu_no.sv" "riscv_decoder" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_cpu_no.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_fetch riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_fetch:riscv_fetch " "Elaborating entity \"riscv_fetch\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_fetch:riscv_fetch\"" {  } { { "../cpu/riscv_cpu_no.sv" "riscv_fetch" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_cpu_no.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl riscv_wishbone:cpu\|mem_ctrl:mem_controller " "Elaborating entity \"mem_ctrl\" for hierarchy \"riscv_wishbone:cpu\|mem_ctrl:mem_controller\"" {  } { { "../riscv_wishbone.sv" "mem_controller" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042714 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_i mem_ctrl.sv(88) " "Verilog HDL Always Construct warning at mem_ctrl.sv(88): variable \"addr_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../cpu/mem_ctrl.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/mem_ctrl.sv" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499571042716 "|riscv_top|riscv_wishbone:cpu|mem_ctrl:mem_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_i mem_ctrl.sv(107) " "Verilog HDL Always Construct warning at mem_ctrl.sv(107): variable \"addr_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../cpu/mem_ctrl.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/mem_ctrl.sv" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499571042717 "|riscv_top|riscv_wishbone:cpu|mem_ctrl:mem_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mem_ctrl.sv(118) " "Verilog HDL Case Statement information at mem_ctrl.sv(118): all case item expressions in this case statement are onehot" {  } { { "../cpu/mem_ctrl.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/mem_ctrl.sv" 118 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1499571042717 "|riscv_top|riscv_wishbone:cpu|mem_ctrl:mem_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem1_addr_o mem_ctrl.sv(42) " "Output port \"mem1_addr_o\" at mem_ctrl.sv(42) has no driver" {  } { { "../cpu/mem_ctrl.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/mem_ctrl.sv" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499571042717 "|riscv_top|riscv_wishbone:cpu|mem_ctrl:mem_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem1_rd mem_ctrl.sv(40) " "Output port \"mem1_rd\" at mem_ctrl.sv(40) has no driver" {  } { { "../cpu/mem_ctrl.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/mem_ctrl.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499571042717 "|riscv_top|riscv_wishbone:cpu|mem_ctrl:mem_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem1_wr mem_ctrl.sv(41) " "Output port \"mem1_wr\" at mem_ctrl.sv(41) has no driver" {  } { { "../cpu/mem_ctrl.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/mem_ctrl.sv" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499571042717 "|riscv_top|riscv_wishbone:cpu|mem_ctrl:mem_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller riscv_wishbone:cpu\|interrupt_controller:int_ctrl " "Elaborating entity \"interrupt_controller\" for hierarchy \"riscv_wishbone:cpu\|interrupt_controller:int_ctrl\"" {  } { { "../riscv_wishbone.sv" "int_ctrl" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wshbn_master riscv_wishbone:cpu\|wshbn_master:wbus " "Elaborating entity \"wshbn_master\" for hierarchy \"riscv_wishbone:cpu\|wshbn_master:wbus\"" {  } { { "../riscv_wishbone.sv" "wbus" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wshbn_pio riscv_wishbone:cpu\|wshbn_pio:SLV0 " "Elaborating entity \"wshbn_pio\" for hierarchy \"riscv_wishbone:cpu\|wshbn_pio:SLV0\"" {  } { { "../riscv_wishbone.sv" "SLV0" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wshbn_timer riscv_wishbone:cpu\|wshbn_timer:SLV1 " "Elaborating entity \"wshbn_timer\" for hierarchy \"riscv_wishbone:cpu\|wshbn_timer:SLV1\"" {  } { { "../riscv_wishbone.sv" "SLV1" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wshbn_master_cache riscv_wishbone:cpu\|wshbn_master_cache:MST_CACHE " "Elaborating entity \"wshbn_master_cache\" for hierarchy \"riscv_wishbone:cpu\|wshbn_master_cache:MST_CACHE\"" {  } { { "../riscv_wishbone.sv" "MST_CACHE" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 wshbn_master_cache.sv(52) " "Verilog HDL assignment warning at wshbn_master_cache.sv(52): truncated value with size 32 to match size of target (2)" {  } { { "../wsbn_ram_cache/wshbn_master_cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn_ram_cache/wshbn_master_cache.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499571042754 "|riscv_top|riscv_wishbone:cpu|wshbn_master_cache:MST_CACHE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wshbn_slave_ram riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM " "Elaborating entity \"wshbn_slave_ram\" for hierarchy \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\"" {  } { { "../riscv_wishbone.sv" "SLV_RAM" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1 " "Elaborating entity \"ram\" for hierarchy \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\"" {  } { { "../wsbn_ram_cache/wshbn_slave_ram.sv" "ram1" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn_ram_cache/wshbn_slave_ram.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram.sv" "altsyncram_component" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/ram.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/ram.sv" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499571042794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Workspace/TG/isa-test/lw/ram.mif " "Parameter \"init_file\" = \"C:/Workspace/TG/isa-test/lw/ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 00000000000000000000100000000000 " "Parameter \"numwords_a\" = \"00000000000000000000100000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042794 ""}  } { { "ram.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/ram.sv" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499571042794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cvl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cvl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cvl1 " "Found entity 1: altsyncram_cvl1" {  } { { "db/altsyncram_cvl1.tdf" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/altsyncram_cvl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571042913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571042913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cvl1 riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_cvl1:auto_generated " "Elaborating entity \"altsyncram_cvl1\" for hierarchy \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_cvl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571042916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1bc2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1bc2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1bc2 " "Found entity 1: altsyncram_1bc2" {  } { { "db/altsyncram_1bc2.tdf" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/altsyncram_1bc2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571043049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571043049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1bc2 riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_cvl1:auto_generated\|altsyncram_1bc2:altsyncram1 " "Elaborating entity \"altsyncram_1bc2\" for hierarchy \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_cvl1:auto_generated\|altsyncram_1bc2:altsyncram1\"" {  } { { "db/altsyncram_cvl1.tdf" "altsyncram1" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/altsyncram_cvl1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571043052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_cvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_cvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cvl1.tdf" "mgl_prim2" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/altsyncram_cvl1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571043190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_cvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_cvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cvl1.tdf" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/altsyncram_cvl1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499571043192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_cvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_cvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571043193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571043193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571043193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987569 " "Parameter \"NODE_NAME\" = \"1918987569\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571043193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571043193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571043193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571043193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571043193 ""}  } { { "db/altsyncram_cvl1.tdf" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/altsyncram_cvl1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499571043193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_cvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_cvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571043276 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[0\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[0\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[1\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[1\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[2\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[2\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[3\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[3\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[4\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[4\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[5\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[5\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[6\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[6\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[7\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[7\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[8\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[8\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[9\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[9\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[10\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[10\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[11\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[11\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[12\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[12\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[13\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[13\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[14\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[14\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[15\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[15\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[16\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[16\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[17\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[17\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[18\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[18\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[19\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[19\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[20\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[20\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[21\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[21\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[22\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[22\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[23\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[23\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[24\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[24\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[25\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[25\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[26\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[26\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[27\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[27\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[28\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[28\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[29\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[29\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[30\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[30\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[31\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[31\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499571047409 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1499571047409 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|Mult0\"" {  } { { "../cpu/riscv_alu.sv" "Mult0" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_alu.sv" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499571259142 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1499571259142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|lpm_mult:Mult0\"" {  } { { "../cpu/riscv_alu.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_alu.sv" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499571259280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|lpm_mult:Mult0 " "Instantiated megafunction \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571259280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571259280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571259280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571259280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571259280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571259280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571259280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571259280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499571259280 ""}  } { { "../cpu/riscv_alu.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_alu.sv" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499571259280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1ht.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1ht.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1ht " "Found entity 1: mult_1ht" {  } { { "db/mult_1ht.tdf" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/mult_1ht.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499571259394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499571259394 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1499571262179 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1499571262390 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1499571262390 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 181 -1 0 } } { "../cpu/riscv_fetch.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_fetch.sv" 220 -1 0 } } { "../cpu/riscv_div.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_div.sv" 75 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1499571262637 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1499571262637 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[1\] VCC " "Pin \"HEX0_D\[1\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499571271523 "|riscv_top|HEX0_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[6\] VCC " "Pin \"HEX0_D\[6\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499571271523 "|riscv_top|HEX0_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[0\] VCC " "Pin \"HEX1_D\[0\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499571271523 "|riscv_top|HEX1_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[0\] VCC " "Pin \"HEX2_D\[0\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499571271523 "|riscv_top|HEX2_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[3\] VCC " "Pin \"HEX2_D\[3\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499571271523 "|riscv_top|HEX2_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[4\] VCC " "Pin \"HEX3_D\[4\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499571271523 "|riscv_top|HEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[5\] VCC " "Pin \"HEX3_D\[5\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499571271523 "|riscv_top|HEX3_D[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1499571271523 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499571272935 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1499571298672 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Workspace/TG/riscv_sv_integracao/work_sint2/output_files/riscv-CCMM.map.smsg " "Generated suppressed messages file C:/Workspace/TG/riscv_sv_integracao/work_sint2/output_files/riscv-CCMM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1499571299202 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499571301101 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499571301101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17254 " "Implemented 17254 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499571303193 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499571303193 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17146 " "Implemented 17146 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1499571303193 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1499571303193 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1499571303193 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1499571303193 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499571303193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "786 " "Peak virtual memory: 786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499571303331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 09 00:35:03 2017 " "Processing ended: Sun Jul 09 00:35:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499571303331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:32 " "Elapsed time: 00:04:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499571303331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:24 " "Total CPU time (on all processors): 00:04:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499571303331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499571303331 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499571313782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499571313784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 09 00:35:05 2017 " "Processing started: Sun Jul 09 00:35:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499571313784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1499571313784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off riscv-CCMM -c riscv-CCMM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off riscv-CCMM -c riscv-CCMM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1499571313784 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1499571314181 ""}
{ "Info" "0" "" "Project  = riscv-CCMM" {  } {  } 0 0 "Project  = riscv-CCMM" 0 0 "Fitter" 0 0 1499571314181 ""}
{ "Info" "0" "" "Revision = riscv-CCMM" {  } {  } 0 0 "Revision = riscv-CCMM" 0 0 "Fitter" 0 0 1499571314181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1499571314735 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "riscv-CCMM EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"riscv-CCMM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1499571315010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499571315087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499571315087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499571315087 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1499571316103 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1499571317309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1499571317309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1499571317309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1499571317309 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1499571317309 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 21774 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499571317359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 21776 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499571317359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 21778 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499571317359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 21780 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499571317359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 21782 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499571317359 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1499571317359 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1499571317364 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1499571317618 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_D\[0\] " "Pin HEX0_D\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX0_D[0] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_D\[1\] " "Pin HEX0_D\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX0_D[1] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_D\[2\] " "Pin HEX0_D\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX0_D[2] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_D\[3\] " "Pin HEX0_D\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX0_D[3] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_D\[4\] " "Pin HEX0_D\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX0_D[4] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_D\[5\] " "Pin HEX0_D\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX0_D[5] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_D\[6\] " "Pin HEX0_D\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX0_D[6] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_D\[0\] " "Pin HEX1_D\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX1_D[0] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_D\[1\] " "Pin HEX1_D\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX1_D[1] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_D\[2\] " "Pin HEX1_D\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX1_D[2] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_D\[3\] " "Pin HEX1_D\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX1_D[3] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_D\[4\] " "Pin HEX1_D\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX1_D[4] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_D\[5\] " "Pin HEX1_D\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX1_D[5] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_D\[6\] " "Pin HEX1_D\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX1_D[6] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_D\[0\] " "Pin HEX2_D\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX2_D[0] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_D\[1\] " "Pin HEX2_D\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX2_D[1] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_D\[2\] " "Pin HEX2_D\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX2_D[2] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_D\[3\] " "Pin HEX2_D\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX2_D[3] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_D\[4\] " "Pin HEX2_D\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX2_D[4] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_D\[5\] " "Pin HEX2_D\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX2_D[5] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_D\[6\] " "Pin HEX2_D\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX2_D[6] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_D\[0\] " "Pin HEX3_D\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX3_D[0] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_D\[1\] " "Pin HEX3_D\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX3_D[1] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_D\[2\] " "Pin HEX3_D\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX3_D[2] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_D\[3\] " "Pin HEX3_D\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX3_D[3] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_D\[4\] " "Pin HEX3_D\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX3_D[4] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_D\[5\] " "Pin HEX3_D\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX3_D[5] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_D\[6\] " "Pin HEX3_D\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HEX3_D[6] } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUTTON " "Pin BUTTON not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { BUTTON } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499571320938 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1499571320938 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_50:pll_50\|altpll:altpll_component\|pll_50_altpll:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"pll_50:pll_50\|altpll:altpll_component\|pll_50_altpll:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_50:pll_50\|altpll:altpll_component\|pll_50_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_50:pll_50\|altpll:altpll_component\|pll_50_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_50_altpll.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/pll_50_altpll.v" 48 -1 0 } } { "" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 7841 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1499571321120 ""}  } { { "db/pll_50_altpll.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/pll_50_altpll.v" 48 -1 0 } } { "" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 7841 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1499571321120 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499571323157 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499571323157 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1499571323157 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1499571323157 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "riscv-CCMM.sdc " "Synopsys Design Constraints File file not found: 'riscv-CCMM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1499571323212 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1499571323263 "|riscv_top|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1499571323352 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1499571323352 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1499571323408 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1499571323408 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1499571323409 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1499571323410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1499571323410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1499571323410 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1499571323410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_50:pll_50\|altpll:altpll_component\|pll_50_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_50:pll_50\|altpll:altpll_component\|pll_50_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499571324669 ""}  } { { "db/pll_50_altpll.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/pll_50_altpll.v" 85 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_50:pll_50|altpll:altpll_component|pll_50_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 7841 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499571324669 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499571324669 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 21423 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499571324669 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BUTTON~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node BUTTON~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G26 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G26" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499571324669 ""}  } { { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 21758 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499571324669 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "button_debouncer:debouncer\|data_out  " "Automatically promoted node button_debouncer:debouncer\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499571324669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_wishbone:cpu\|mem_ctrl:mem_controller\|hold_cpu~1 " "Destination node riscv_wishbone:cpu\|mem_ctrl:mem_controller\|hold_cpu~1" {  } { { "../cpu/mem_ctrl.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/mem_ctrl.sv" 22 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_wishbone:cpu|mem_ctrl:mem_controller|hold_cpu~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 10124 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499571324669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_wishbone:cpu\|rom:M0\|altsyncram:altsyncram_component\|altsyncram_occ1:auto_generated\|ram_block1a0~1 " "Destination node riscv_wishbone:cpu\|rom:M0\|altsyncram:altsyncram_component\|altsyncram_occ1:auto_generated\|ram_block1a0~1" {  } { { "db/altsyncram_occ1.tdf" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/altsyncram_occ1.tdf" 36 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_wishbone:cpu|rom:M0|altsyncram:altsyncram_component|altsyncram_occ1:auto_generated|ram_block1a0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 11501 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499571324669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_wishbone:cpu\|inst_mem_ctrl:inst_mem\|addcmp2_r~0 " "Destination node riscv_wishbone:cpu\|inst_mem_ctrl:inst_mem\|addcmp2_r~0" {  } { { "../cpu/inst_mem_ctrl.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/inst_mem_ctrl.sv" 32 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_wishbone:cpu|inst_mem_ctrl:inst_mem|addcmp2_r~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 11755 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499571324669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button_debouncer:debouncer\|data_out~0 " "Destination node button_debouncer:debouncer\|data_out~0" {  } { { "../button_debouncer.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/button_debouncer.v" 52 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button_debouncer:debouncer|data_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 15127 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499571324669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|riscv_div:riscv_div\|div_r\[31\]~3 " "Destination node riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|riscv_div:riscv_div\|div_r\[31\]~3" {  } { { "../cpu/riscv_div.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_div.sv" 75 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_r[31]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 15268 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499571324669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_wishbone:cpu\|cache:M1\|rep_buf.data\[0\]\[0\]~1 " "Destination node riscv_wishbone:cpu\|cache:M1\|rep_buf.data\[0\]\[0\]~1" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 116 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_wishbone:cpu|cache:M1|rep_buf.data[0][0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 15532 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499571324669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_wishbone:cpu\|cache:M1\|sets\[0\].data\[53\]\[0\]\[31\]~3 " "Destination node riscv_wishbone:cpu\|cache:M1\|sets\[0\].data\[53\]\[0\]\[31\]~3" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 31 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_wishbone:cpu|cache:M1|sets[0].data[53][0][31]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 15917 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499571324669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_wishbone:cpu\|cache:M1\|sets\[0\].data\[45\]\[0\]\[31\]~2 " "Destination node riscv_wishbone:cpu\|cache:M1\|sets\[0\].data\[45\]\[0\]\[31\]~2" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 31 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_wishbone:cpu|cache:M1|sets[0].data[45][0][31]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 15923 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499571324669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_wishbone:cpu\|cache:M1\|sets\[0\].data\[37\]\[0\]\[31\]~1 " "Destination node riscv_wishbone:cpu\|cache:M1\|sets\[0\].data\[37\]\[0\]\[31\]~1" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 31 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_wishbone:cpu|cache:M1|sets[0].data[37][0][31]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 15925 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499571324669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_wishbone:cpu\|cache:M1\|sets\[0\].data\[61\]\[0\]\[31\]~1 " "Destination node riscv_wishbone:cpu\|cache:M1\|sets\[0\].data\[61\]\[0\]\[31\]~1" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 31 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_wishbone:cpu|cache:M1|sets[0].data[61][0][31]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 15927 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499571324669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1499571324669 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1499571324669 ""}  } { { "../button_debouncer.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/button_debouncer.v" 52 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button_debouncer:debouncer|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 7836 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499571324669 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_fetch:riscv_fetch\|state.ready  " "Automatically promoted node riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_fetch:riscv_fetch\|state.ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499571324673 ""}  } { { "../cpu/riscv_fetch.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_fetch.sv" 98 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 733 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499571324673 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "riscv_wishbone:cpu\|wshbn_timer:SLV1\|process_3~0  " "Automatically promoted node riscv_wishbone:cpu\|wshbn_timer:SLV1\|process_3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499571324673 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_wishbone:cpu|wshbn_timer:SLV1|process_3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 0 { 0 ""} 0 16896 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499571324673 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1499571327126 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1499571327167 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1499571327169 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1499571327197 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1499571327228 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1499571327264 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1499571327563 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1499571327598 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1499571327598 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 2.5V 0 28 0 " "Number of I/O pins in group: 28 (unused VREF, 2.5V VCCIO, 0 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1499571327614 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1499571327614 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1499571327614 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499571327614 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499571327614 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499571327614 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 1 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499571327614 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499571327614 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 82 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  82 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499571327614 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 66 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499571327614 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499571327614 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 80 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499571327614 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499571327614 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499571327614 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499571327614 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 8 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499571327614 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1499571327614 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1499571327614 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499571328751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1499571334331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499571339427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1499571348704 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1499571355727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499571355727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1499571358689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "94 X47_Y46 X58_Y56 " "Router estimated peak interconnect usage is 94% of the available device resources in the region that extends from location X47_Y46 to location X58_Y56" {  } { { "loc" "" { Generic "C:/Workspace/TG/riscv_sv_integracao/work_sint2/" { { 1 { 0 "Router estimated peak interconnect usage is 94% of the available device resources in the region that extends from location X47_Y46 to location X58_Y56"} { { 11 { 0 "Router estimated peak interconnect usage is 94% of the available device resources in the region that extends from location X47_Y46 to location X58_Y56"} 47 46 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1499571372704 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1499571372704 ""}
