```verilog
module top_module( 
    input [2:0] a,
    input [2:0] b,
    output [2:0] out_or_bitwise,
    output out_or_logical,
    output [5:0] out_not
);

    assign out_or_bitwise = a | b;          // Bitwise OR of a and b
    assign out_or_logical = |(a | b);       // Logical OR of a and b
    assign out_not[5:3] = ~b;               // Inverse of b in upper half
    assign out_not[2:0] = ~a;               // Inverse of a in lower half

endmodule
```