-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Sun May  4 19:09:53 2025
-- Host        : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_noc_tg_pmon_0_sim_netlist.vhdl
-- Design      : design_1_noc_tg_pmon_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvh1582-vsva3697-2MP-e-S
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
UyCWWcMezmLAHpDowUNzu8tDr1s2ab0s49TUFbL1lpEtvmNPp6uq+zCN3Tn3KVczEQlMw1A8PNRS
ev2uqjZkSqDHePQqB41rCtl1M1McR5CPkHG6XoWkMsWLiI+PN40edf2jhyIxONv98TrVRe1mZqkX
l/eJ+JfwN5CpKKrr4NA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JefitVZlZ3FMNOdBu+lkVLKkuOMazacq/FalI+qX0wZjAGV3uGWiofDy9tfoJvN5cMSBTt9kcML7
uC+XiLwp4h8uc8ymCk6l0F/X+011w+J0yNNXxgzyqjsXqjvBHXX9b4et4zL8Rt8mT/W5nHKmjPeo
kK0b6I3K8V4cc5atIrvzju90y/SgYsL0uJQQbEeWhGjZgqHKNfMKvau0tdR6CEWBPAqSyvRYJs3D
n4SOn1fTGd4UmL+a0DvCDpOZCkNyShcqUNv7m59MZaCPjQa6EUxNqzVA+d+gnl6qGRoyA4NWQfQH
YabbSPWMT138KuK2LYdJI4Mc5x1Y/LRI2nWFFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
IeA2bHpz/yvqkYoFNvXWOe5uvdev9J8O3zO1PsxGaqZc2IJIN74eUhjRj/Q+iNCyLiM2vY4lgODF
bLAxBx/KvRqlnozEW7e8hQkwLQKUAIQebfzeyPoL7rekWu04wsMmBj/eMnNJeK2TgBqxteUYZj5f
kDuocp6vKrORpv1SBBQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lleqt/VHBikST6NzZF4T4LbzTyAbZUtWAnX3UHvpoPFxlc1vM/hdVQA7oeA4rC853V+aDISX0REA
XwgKdw9/CnSGPj428JavD68zMnu/23PNsn7jT/3Obe8ZAXeBbGsM4Wosk1cSMcQysrrGbkd3iP78
yFat15NZyU8Iq4NL6KNynZ9qoCr9MC50DVu6n3RcxIcA9X1qAv267Sky+hUbFvXN2j9jCpnNy5Yk
Crh/x+jDBzHDvHDJLvo2X8NULJ791J+kEyzPIgfHKM9Z5Win3Isw8Ubih1CrBxyhnLIzRgxRt+QP
+Cyu4wvo0Ge56EAXM8nLKZbTfUc8SEmkU5VgAg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BiqZbVBvc9yXZl7x8uA8caz135KKQbLLZUfUnl9D/s11P7mIk70iOGJCTYORTZrFQEpBwlgwDNsb
MvJBNh5JS4je2z5kbol10YKpOYwAJ5b3JAqW46NIIJ6QhY95gF+aXoxXC2a0W1i064JGQDHZPSb5
lDBDHUPe+leJLFSAC0FFDcCUPVjxyOPzcFeRFZTkCng6qI1dXN09fB1QCDGeQ23tGkWNe4I7XVNy
3LRlrPue2dJH6gdLooCLKfekhMzEa5holt/WLlKJfQsA8MoMnQ8wcPvEubxtSOUbDgmgKc9VlNO0
tYQnr1FYvieocKspDF3FW0usTAKsyk5R8ji42A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gVMeYwpF9Zcj2ley5PIP34tE/OCAbIacjeV+GrM1tLsgDTfY7yPkJHnC5JqEzPK5qtBjyw4wwyAU
IGnTjI2JN1TgzldC+jZTHfy0VveSJb/vcETCSwhS2QCkgl1KYniF7XPKODeQzvpMsvlUGM9Txrcp
LfkS03QH/VWiMnqnHK1poG8lslfvQ2Soe4DCiTME7/x//aaGFDn7R0RGabXS2xSl0kND4urDptvx
KZG6gl0oPsiZc9s+0aaMFnRIz0sI/y6dtYNCbw+VZ1MalbbNvE5+a0Coq561mhnEd08epPYxLeET
FV1l86LBfo9vQ+58wUvLUS0UMcn0YqPgrpTidQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CcfVRR2xHAGKwG67D3vTmTxbsm4j++MDzGSAoN/BW8BKhS9tbpEyEPBFveR5Px6J/bS7c6BkA5Pl
0jsQyYNRHu16ci9dQ2cURBR3onQxCmPC7d9PMOL+94kr73DNTy2u1Y6y9C+SaRnqbqcC20eXCzFP
xCWPRBMyDd8plLXYAynYTDfH3Aik2BbroecM81J/sQ7m916hwE69AVAQsGrpKipx/pOfrgvNwECl
1YW2gvYfLcMvEl60m7qKU2fJB0bi8OF1SH/OUL6S1Z5X2UuCtNW1S3x4GWczHCxKMJ47TA4n9l6m
guxr2JHiCUyZqZ73HKsZmEn9NaddWWEBDQjUqg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iIZ70GOFfV68mmvcgMcObCVqTosSmuXAhdl1W5Za0aQ4ehwCLGaJT5M91JQiAoKgJAKFjCCstkOB
aPfaIA3jGRZOXbZnJBrjm+/wNsXTIv+SkQpNBOXF0oLAf+skRvIHjypAFZ7NLk+ibApPHSCL1ZI2
KIuFgbVunUJXopL7u72fQvjReIGUxtZ9IOhqi52gr65EJUjYq4sbdhtKxfUBG93ewjy/gT5o278z
ET8m2m4e2l1Mb7Q7+VPS7cmK/lzyxjddOix/3y+gPIY22mtT+KE7Un3HDC0ijXxPfng4n3gwAbCu
VTM7N8A3zFEd9A6qRhis8N+2aPkjFk4Uv3HdD4PaqUNQYJKVH4hvZ7Xzx3hHX4TbBm1hkV6Y7rzG
9oZfF7mXGD91rW7/dFImuTr3ClHMdIF6XCauiri8O+UKgVnaSBKXubvmybUW82hc2x5rJlO2gHn2
lQUnYyLCqeb8ENH5E26U07iEzacN7TJivIDorY7mgxVG99ykiFvhu8W9

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
p65I5fz6JWwL8uPg7/EhUdUns+WRNGw894FcSG86VqqsFUoeolUaXow2mOg1w7G0i4pv+XWxTUZ9
10fx5xV2h6F/NuMmzJy2tX27UqwlOOZbi8M+E802vbcaGotGVZ544aLmn60teU9p4VhoX43ru5nl
yloC7lYpRAkLi7PJs1UTaOb/w2Crw0NUouvJRRzp2XrB+jvHP7v9dNEkOqKIaUcbybbO7abC1No0
y2C5am2mfdLenZMo/8cCNMpj+ST/nUL6fWODXyalXLD9pGGa4pV8fueAYW9qD1ipSrq9eUG2RuBX
OywcyulXtEYcJiIBmlsx4it5K9UvBmOwa0Nzbw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4720)
`protect data_block
Ta6pVHON/szVbeNK0k9ZPIDpzlzSKW2ajsfFWY82U2TJaQA1k7UJBJAy/bTGA4g1nYutbtL69l9D
ZvqEJ0ZqsnjiRIkD4S9H1XFvjlgVgUaFVUT+QNaAVwwuVRo3I5FceW44RXjk47vfkdyA/0WH8TGn
MxdDPK3LGbBuByUjXaEH/dMJ626A2AjmFYbjCUpjvw0lOSOUrFmmpWkw7e0vouhBRWqqDAn6lzOx
drLaI0L2P86A7WWg5DQZvOqiK/OwlGxqemVt9COnlmqE5OMUNjSBmGBVSz9pvhVKfXSC22ndkj/W
SI8bD5veewlq/RrubBvuLKxmqsOcPZGFZWLVA1cYUHPWMRX18EFWJU8T7AERebKP5hTMlhpnmbcT
tJhfYZs3NMahl4fHqyuASgCo/i1XJrxpuF6M06FKM4MYqIf0L3OBDP2OEkEsXtd3+JqtS5wXEmNk
muNUH1CU01MPogY8B1ypzk2NFhz9X0hG2FKiuUMQfyZd91npOVagXx+2XCv5SNGWL61kQ6CDrHJY
A5UBABKCwNRx2IRMZSlk5n1oGZrXtyPlIQAOTPAIcj0hnE/0RbmbiE0SoVu7wdPGLUGck6volIdT
UiSJS0MhPK9cQfZvRx00vYOiI10GuSE2s2/ZnBwXQYE+Q+P2i6AmGFxZUT5RVB0+cgO+pkC2DDMw
bxcQK/DhPqFPMgoa77Opj8FtxQxqT2FW2gUax7flS69EJWdY7yJ8WydgR/9vSkoco5kV5VQF+r/B
cjzKckdR6fEEVnICPKrFYjre9wmnazfXhkXx/e1nsZ/aFwLOeBOf9A1L4npgoyxsHdgQZUKHp7fc
FJ3j/CgbASarNnaGWMXMBpNjLmIU9BVIy2+8Dg0Kcjq5Ou19P/e25UZ4ST0bS4BhhhLaydOcCzN9
/JgAlPrOHWm1FG2sS+gfqMOdy9aL/bIxPWWz8y/VJ5CC1iU2VKiZ/FvnrFU0i2lQzVu4yPmLYD4T
E0rZJny4fswHshW/gT8Pnxkiu7zWwxgTiyjZHbeB1gcqNElhp/uPDHPMsb85XAqZdYDE9L+syvaR
V5HTzxYPTv327WjsXZ+vc6oLTQIEtCLwEgV3pDB/KqnSgkP9j9KonSbt3OnX/Pr0ZUbcBbTpRfZx
cJ0UfXvuLIhcLE5n77YR1RNI3Yv6MRHSaE3g3xf8gQd1t9HTgbrQ6S7Pj02kMqmmljPrBbxLpC0r
0yNfiUpNB1m/RD+40XBfWcS1OV0hpQIl4Av2BIx5jSq7/BcEdt+/8pAMdtpTCtZbGxoFhUtblUoO
3a0CYRdW9i13WP3T35Dj4Vkems59asQeuRcs/hZr7M+1D2VfSZYCbE8bBRRApWGEsEeeF+a9+2G9
MAbhjT9W3uItvlHNnVuJ8VvGKzP9ujdHraF4ah9HQRsnzFxuFt0Zhrql/za7mlzFiGUS7Xp0XzUC
mLrP/u0vMAUTJ6lAEaPu99wGhYTgSrX6uDY6+WDsbYt1FmdwP9kQAVEBxBlMeT17xLslH4PMBUlG
xUmRJl3g7ESElNBgq7ofVd8uOoRvu2l50Q19uAi4QSnrvO080H3kDLXoeNyRTGC8TnqK9mMhbZo3
b+bITjp1wxj/dkv0n/Sb8cSiPtuwdk5MRfyGEik+eaN3WnMa9ebLgngKyU9uXjjMQnj06PSEDrqV
lm92TbUnJL/8nDM1TYLxqLl/gsi4hNzBnYMCYYURgwkxtNJu2tipUnpSkDEnB0ZOk2P71AzmpnAp
+UfH90/ZRr0/7w9s4JAanKSOhkzMA1mEpr8HnD30s1EfOBOYrGEPaXXRvfq3tC/Si9j+lYpZyVAu
GDwtnE/sWKpuHLZt8NmbsVLWsl/LdSdOPW/5aqesaACUWg9+AuJp2HTcJFUqNKnJEmXsj2x5W1Yz
FcNLAGgkf40O26ocG4OLCjcTy2+Gt511GGB3X5e4ij5gsQfmukrfbAwEqW9z+M5DkjYv0W30PaC4
+45KnZhTAKZqyVz0kScPrc6zb7IF73zj3LOqOO0RT8nfXbVvVtoisZx0sOuCA/z3QaYhPAA+BX3v
ZIx1v6FzLt3fQQi7EJh96piteyiKi3aCuxvhXvdXcldyFj3SKXcWaJETDMKxhzEerpVSvmWKdGkR
KU/ReITqmx63qW5vP/OoZe2lBFY82UpdgU37dVSFEw4xWiteCZ74fSdFtaw9tuiltAoodsHgcrbC
ArevqUucM8FHBhWCqU71j7sT/kdM8sBgwsYO64CadHQ8agW6QYZX6tzMoLtAv2UM8s+NSuzzizpm
cSyL1Cla7ek+uZXxbQFyKYRVMQC9pZuWX/kx9ZnIohUhhC2VGY/8btA8hFTnJunbLTbJhYx9Q7y1
j6ZGcq9+6SV7AQ+SINBsVj6hVXw+C4C72vxkYmPcp9+Tqj3CyJge62oJEMXrC7z0KhOaZk3lkRkm
fHw9HoGSbC8tw58pvroR/CzDrqG0/+RM4UHdIO9VUEu2VjZBfCbcZxoH+14k/aYTaVN9pdOaH997
hEMijfi90LiXqkR8tHvg8lR4xiY396dpYeZwpHV6A9+gQyTLcYIix7Eb9htEpDRn6zXI/LeZG89h
NTJXBDp3gOspBqvjOUFG+SpPg0GyvAPmTEx4hDgZNwYuqQEai//R1p+1v2DNO8myLP+KtWOMuUmh
DxVTtAQD4tkDZk556o5vK92v2ndvCvCmfHrggyQtxtOkJjVliaCsenJrErr7joEU3XlqS/NJyDmG
MFuutqWPf9vrPeCfh+yRB8v0kpSVA7mAierys466afNXULwjD5JSPl+/u/aJqz2CzmEIbn0P0VjL
YRL55ppr6Jdz6fpWXk4QYOzWzBtJwSLo9sZXpboFoJRMiRYjm94iGJx/ZtgoTFqO6bNtcPwSyTup
umJaUiRDTojb+CEX98TL4+t5ppBIqdJxKVsq4LaNysVAh2gHsvFnzDx1q9Dvb/BOvAKKtcP9pIX8
WJkhMaJG2sVPuwsIZ5ZIDRODg9K0rEcPdVL2IWmn0vnEDHEB7REKf6cTVwLo4+4I2gx24r7nHAJF
UPN6aiQ92LP3m3fsYYcLR8T+9cqz7uXXS/EoQyYVOPiqv6ansklr2bDQO41pQq1lf0GRMqdK7NIV
N3Bj2ipDYPGh4ZjqvXHfLbaoSGS2+LjM2LFK4rHNeWEh6wvdK1mwPI7j3Mk2MnupFqGbxepx9z2y
CEFkVpT1tmWN4kjU+d15dwqiBmVNsEfsQb4AXSpJ+/x+qVdtYoWA3bcD0l2BDiBoPSHjsNyX7s4e
u5fjh81WivXHQ7eE9GWPM0F7kI3X9rO+wgzJF2dISeVgMzJWAYtrBRAUXuo0yaRMa+epGsUEGemW
NWwTdodExIW5TYb/BFPgzwfxVgnmw3PaX/a2bqDbOcCgXmvB3Ft7tlCrvwnMMinJC5mlsYRx3zl9
mvg851YnaJfupAx1A6KA7ovBc5BmGFRJPzDQHqtpSq/ZBsXSWnZjgLqKc60nBwah90cUKzpu561c
MBunZNyLXcmTG4MQvyMP8ewCXIZGImMN8pMoxtbhbD/vOHsgg13G0N5GM+c3eBGTG/c7LFyrvKu3
2/CZ4v9YmwUqezZOI3Wqg2hX+ylgjhk8OdJNmQlpIc0QoR5G9BW2ubaYSAGqZAq5i0R+NX0PTUME
a8MVbYBmH66EdcJufXLc/NsvHKyEM2/rWr4c9egMnQ9wfZUD9MmcQz4Anb2mIxLjdLlA6FeJ2MaI
j5Ze/EPTjJeITsydnBC54rbeT7YK8DxPteHRUhL56JaA2xBgrxgp5j2LG3rqo+njkOYDoxKIVoM2
jmUucPZpwA6zuWkpuEwKb8X7RWV3rNAIcQ9Ri8kZegYguIIFTWGbTrAcObBWKGWXFOjEXbhihpjh
o41DZBcmTom/sdpBst87gfgdNzgzmtmjt5L5djToAw36CEpAz+c0jD8g0UY/qykILf9n6BeaI1+h
k8V5TIVRG4+7a2Y1uCrexEEo50MQ8Usocw44eebExIqMEuoafzPdfnwYSBSPVGLmd7QgNgFaPfHs
jhs/cZ3TD0YiNQabDrYI/rQWw44chtVpTlOXcuDS5jn9KT9OBhNUlGq6HTlbJjzKfokiGz5T1OCm
FcHAzbHyN2LQ8RlpdRxmP8U2tf69iVKqI4RmrV5pgutQxgKooweZ4/jiFtHAOaYf+Vm0I4mmD2MZ
JSBf2zos8gHhHuOzrmolfHBR6K9QU3mlWkHmzpFVV80Lbki8jbR5mowASne+xR0lWFMiuhrQiIHX
uo9BpapMKo6H5A3B3oNB12ovfP1EkebHCABC0us0PnHP+yTbllQnpD3jFj6C2dbH6vTEETfzZIX3
ZZpDFxwfFs6TG0de2Av5CdPRtlxPKp6oeuCOlvMWHTmTmKlJDAHfe5A1e9strrkUNc4cP7wrkkmX
pJ1AlXwhMUbjUyn9xCGs8Tt35b5zzUAok1lup781mx7PAsPQmn60ist0nOe0C62AomZdJqsmUXBT
M2v1LBjsUBBI1KF0ExVsJKIF45IEy67bdaIuKEhVi7dgaGdi8nz3zLFjzKZVp6kCLDTvMA7Ns1Qo
wtiCjCRZ5rDa3Ti1+h5ovN0BLG47/dD5p1wxcMM82ca+KgRk/Ypu1oPhy/JlTOXnT2DHq1anhJnr
+A9W0E2iRqKj9WEfnRnKtAJrne2i+BIK+prQ81mRpsNw/S8DcOP+boAayh8tCm+8d0R6IicN2bK5
QygUCkbzD1gfG/oE4hPN+xce+VSmwp7YywHSJfmnXVqmYUbzPF26Cu6FDDWVc1etXYYVH9FvCQMH
CEeU7lFQn+XhT4IbNe1HrGoPDwGdQUuKaZeYvCDRsTYvCQNM8SZw0VSyvo75JzquKl4newvv32hz
yZMnIsl5k2oB7NN4F9B2Suut9nEuMYWpwK8699PEy3gsZhpRD3KYy4eJc49K/ptr38gTutF+wnjD
hr6r8yb2mWQwoABGLy/5owS2+14DbaE9bPXT6rknQ4kFNRi6GLlFlumOnxGyl6YQh0YFdu6+JppC
cr//XIh2XM2pBwYQm0kEy2foBKzsia6C5C6VdgzEioofX3HPVvq/uOd74ltWy3GZ4uqB+8O57pgm
xALkK8PxkfF0br4tlDy9mABpXoqqRrza2UIC8OjgUNud2X+yiOHKSU/H6GpewyiXG5SK6hFve4PL
dDtXyCULFOLENtLQyIXsIAbRbHXD/hO7bOyuCLpAT0Kj2h6Q33S3ERSfa+Hc8Sutma4Fl2bMdq5a
7FytbFGnrPJn7xmVQiVC4odngvZfiqmGKKdFW8fEYJlJJokdU6FBOPgTlOWs1UI7O8UEILxwHelT
PHdICKrtVVLdv50CqqbKZ9Vq3qlywO+WeIeistUvZjm3ATrUmuYx4pOs7XXSZQSiZ+eZ58VePeQk
lyNNExVMdTPt5MLvvqlTQR/JcKT1RFinB3GvBiWM0kpdU2OVqc3SxzoYuTBvhETSlj7/sqvBcqIc
26Ys9t4S+Nqds3p+2E7WLLlI5uq53icKtcIW+nbchslpfe7T+3pzXOqwlkwEjAszOscAU+DvOSm6
X77OUjqiGLgWeQfk+aD1cGAGnDo5frkRUJjXfotjmqZV4fT/ZZrkd6XwetOu9twi8WMCWCwC4LN9
meq+QVMAoAoCI1PYGnnkdnws6PZYonYRY/ZEeO/iJlEoQiX6UBXj0yPEywFNZ15isi8yu7ATxG5f
z0XqbKnzsTB0e4azCBqJTksj37OC3ZroSuZIp04M8nS4r32u7YivDyexYXePn/TZlc1U/AZ1R9d1
dm1gsHAuQ0STcAac+urkparpGY2sAheHcAST9oJ1UEonP8QqncOM1u+gY87mJobzdrFl4RSkvf5A
i5ELvFCo4zrxp/NC9PeEfVaWf/5XWOmlmTko4/ynhA/szbh+WNniWAuNmgSdPHe5LMBJkMkZ/rDe
rKokRrwyAZDU0BXK20SC7dv8N6K6ssIVC+Kv0KRHk71+ogHkwlY1CHdEUoaFBRj5GAhKYYDutuPj
tatNNI0DlU93bxddTcqNANMGLZdBCiC9Bhw1+FU/9qf2kAZbAiwatyyQJnjrDnnZO1mJUTznssYq
8x6C7qUz5g6F6DmObW9NvbFZE4vJvRMBpr1rkRcJhjqTox5i6m789WW3xOmov4Ek1h//4J5I3PGH
q9x5GOO4OzCvD5VbiNfXTBwhI7Tv8XB3kFHXZPE9rZ6Z6jQT48K6gMkhTzbg5viH/cVG+rITfe8P
CrCg1eKUTOOVRGPwJ+BEr5VIZLmJ2woOvSALIwu7igQh1PW167TBXuwT6+GRuA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    axi_arst_n : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_awid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wlast : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wready : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_bid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : in STD_LOGIC;
    axi_arid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axi_rid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rlast : in STD_LOGIC;
    axi_rvalid : in STD_LOGIC;
    dummy_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_noc_tg_pmon_0,axi_pmon_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_pmon_v1_0_2,Vivado 2024.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of inst : label is 512;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of inst : label is 12;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of inst : label is 16;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of inst : label is 64;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of inst : label is 64;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 64;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 256;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 7;
  attribute C_AXI_PROTOCOL : string;
  attribute C_AXI_PROTOCOL of inst : label is "AXI4";
  attribute PARAM_AXI_TG_ID : integer;
  attribute PARAM_AXI_TG_ID of inst : label is 0;
  attribute PRINT_LATENCIES : string;
  attribute PRINT_LATENCIES of inst : label is "OFF";
  attribute SIMULATION : string;
  attribute SIMULATION of inst : label is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of inst : label is "true";
  attribute tCK : integer;
  attribute tCK of inst : label is 3333;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of axi_aclk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:S_AXIS, ASSOCIATED_RESET axi_arst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arst_n : signal is "xilinx.com:signal:reset:1.0 RST_N RST";
  attribute X_INTERFACE_MODE of axi_arst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of axi_arst_n : signal is "XIL_INTERFACENAME RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_MODE of axi_awid : signal is "monitor slave";
  attribute X_INTERFACE_PARAMETER of axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 7, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute X_INTERFACE_INFO of axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_pmon_v1_0_2
     port map (
      axi_aclk => '0',
      axi_araddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_arburst(1 downto 0) => B"00",
      axi_arcache(3 downto 0) => B"0000",
      axi_arid(6 downto 0) => B"0000000",
      axi_arlen(7 downto 0) => B"00000000",
      axi_arready => '0',
      axi_arsize(2 downto 0) => B"000",
      axi_arst_n => axi_arst_n,
      axi_arvalid => '0',
      axi_awaddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_awburst(1 downto 0) => B"00",
      axi_awcache(3 downto 0) => B"0000",
      axi_awid(6 downto 0) => B"0000000",
      axi_awlen(7 downto 0) => B"00000000",
      axi_awprot(2 downto 0) => B"000",
      axi_awready => '0',
      axi_awsize(2 downto 0) => B"000",
      axi_awvalid => '0',
      axi_bid(6 downto 0) => B"0000000",
      axi_bready => '0',
      axi_bresp(1 downto 0) => B"00",
      axi_bvalid => '0',
      axi_rdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_rid(6 downto 0) => B"0000000",
      axi_rlast => '0',
      axi_rready => '0',
      axi_rresp(1 downto 0) => B"00",
      axi_rvalid => '0',
      axi_wdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_wlast => '0',
      axi_wready => '0',
      axi_wstrb(31 downto 0) => B"00000000000000000000000000000000",
      axi_wvalid => '0',
      axis_tdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axis_tdest(11 downto 0) => B"000000000000",
      axis_tid(15 downto 0) => B"0000000000000000",
      axis_tkeep(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tlast => '0',
      axis_tready => '0',
      axis_tstrb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tuser(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tvalid => '0',
      dummy_out => dummy_out
    );
end STRUCTURE;
