From 9f0c2444a293f1cdbb59a22fcfc2c8818a5d6fc2 Mon Sep 17 00:00:00 2001
From: Ralf Gliese <gliese@elrest.de>
Date: Thu, 11 May 2017 16:29:43 +0200
Subject: [PATCH 052/292] dts: vtpctp: add vtpctp specific oftrees for PTE507

---
 arch/arm/boot/dts/Makefile          |   3 +-
 arch/arm/boot/dts/imx6q-qmx6.dts    |  49 +++
 arch/arm/boot/dts/imx6qdl-qmx6.dtsi | 817 ++++++++++++++++++++++++++++++++++++
 3 files changed, 868 insertions(+), 1 deletion(-)
 create mode 100644 arch/arm/boot/dts/imx6q-qmx6.dts
 create mode 100644 arch/arm/boot/dts/imx6qdl-qmx6.dtsi

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index 05436b83..b06a640 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -407,7 +407,8 @@ dtb-$(CONFIG_SOC_IMX6Q) += \
 	imx6q-wandboard-revb1.dtb \
 	imx6qp-nitrogen6_max.dtb \
 	imx6qp-sabreauto.dtb \
-	imx6qp-sabresd.dtb
+	imx6qp-sabresd.dtb \
+	imx6q-qmx6.dtb
 dtb-$(CONFIG_SOC_IMX6SL) += \
 	imx6sl-evk.dtb \
 	imx6sl-warp.dtb
diff --git a/arch/arm/boot/dts/imx6q-qmx6.dts b/arch/arm/boot/dts/imx6q-qmx6.dts
new file mode 100644
index 0000000..b6f0d49
--- /dev/null
+++ b/arch/arm/boot/dts/imx6q-qmx6.dts
@@ -0,0 +1,49 @@
+/*
+ * Copyright 2015 congatec AG
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+
+#include "imx6q.dtsi"
+#include "imx6qdl-qmx6.dtsi"
+
+/ {
+	model = "conga-QMX6 Board (i.MX6 Dual/Quad)";
+	compatible = "fsl,imx6q-qmx6", "fsl,imx6q";
+};
+
+&ldb {
+	lvds-channel@0 {
+		crtc = "ipu2-di0";
+	};
+
+	lvds-channel@1 {
+		crtc = "ipu2-di1";
+	};
+};
+
+&mxcfb1 {
+	status = "okay";
+};
+
+&mxcfb2 {
+	status = "okay";
+};
+
+&sata {
+      fsl,transmit-level-mV = <1201>;
+      fsl,transmit-boost-mdB = <3330>;
+      fsl,transmit-atten-16ths = <9>;
+      fsl,receive-eq-mdB = <3000>;
+      fsl,no-spread-spectrum = <1>;
+      status = "okay";
+};
diff --git a/arch/arm/boot/dts/imx6qdl-qmx6.dtsi b/arch/arm/boot/dts/imx6qdl-qmx6.dtsi
new file mode 100644
index 0000000..1d26a31
--- /dev/null
+++ b/arch/arm/boot/dts/imx6qdl-qmx6.dtsi
@@ -0,0 +1,817 @@
+/*
+ * Copyright 2016 congatec AG
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/input/input.h>
+
+/ {
+	aliases {
+		mxcfb0 = &mxcfb1;
+		mxcfb1 = &mxcfb2;
+
+
+		mmc0 = &usdhc2;
+		mmc1 = &usdhc3;
+		mmc2 = &usdhc4;
+	};
+
+	hannstar_cabc {
+		compatible = "hannstar,cabc";
+
+		lvds0 {
+			gpios = <&gpio1 7 GPIO_ACTIVE_HIGH &gpio1 9 GPIO_ACTIVE_HIGH>;
+			cabc-enable;
+			cabc-blt-enable;
+		};
+		
+		lvds1 {
+			gpios = <&gpio1 7 GPIO_ACTIVE_HIGH &gpio1 9 GPIO_ACTIVE_HIGH>;
+			cabc-enable;
+			cabc-blt-enable;
+		};
+		
+	};
+	
+	regulators {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		reg_1p5v: 1p5v {
+			compatible = "regulator-fixed";
+			regulator-name = "1P5V";
+			regulator-min-microvolt = <1500000>;
+			regulator-max-microvolt = <1500000>;
+			regulator-always-on;
+		};
+
+		reg_1p8v: 1p8v {
+			compatible = "regulator-fixed";
+			regulator-name = "1P8V";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+			regulator-always-on;
+		};
+
+		reg_2p5v: 2p5v {
+			compatible = "regulator-fixed";
+			regulator-name = "2P5V";
+			regulator-min-microvolt = <2500000>;
+			regulator-max-microvolt = <2500000>;
+			regulator-always-on;
+		};
+
+		reg_2p8v: 2p8v {
+			compatible = "regulator-fixed";
+			regulator-name = "2P8V";
+			regulator-min-microvolt = <2800000>;
+			regulator-max-microvolt = <2800000>;
+			regulator-always-on;
+		};
+
+		reg_3p3v: 3p3v {
+			compatible = "regulator-fixed";
+			regulator-name = "3P3V";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			regulator-always-on;
+		};
+		
+		reg_usb_otg_vbus: regulator@0 {
+			compatible = "regulator-fixed";
+			reg = <0>;
+			regulator-name = "usb_otg_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			gpio = <&gpio3 22 GPIO_ACTIVE_LOW>;
+			enable-active-high;
+		};
+
+		reg_usb_h1_vbus: regulator@1 {
+			compatible = "regulator-fixed";
+			reg = <1>;
+			regulator-name = "usb_h1_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			regulator-always-on;
+		};
+	};
+
+	i2cmux {
+			compatible = "i2c-mux-gpio";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			mux-gpios = <&gpio6 9 GPIO_ACTIVE_LOW>;
+			i2c-parent = <&i2c2>;
+
+			i2c@0 {
+				reg = <0>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+
+				mma8451@1c {
+					compatible = "fsl,mma8451";
+					reg = <0x1c>;
+					position = <1>;
+					vdd-supply = <&reg_3p3v>;
+					vddio-supply = <&reg_3p3v>;
+				};
+
+			};
+
+			i2c@1 {
+				reg = <1>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+
+				pmic: pfuze100@08 {
+					compatible = "fsl,pfuze100";
+					reg = <0x08>;
+
+					regulators {
+						sw1a_reg: sw1ab {
+							regulator-min-microvolt = <300000>;
+							regulator-max-microvolt = <1875000>;
+							regulator-boot-on;
+							regulator-always-on;
+							regulator-ramp-delay = <6250>;
+						};
+
+						sw1c_reg: sw1c {
+							regulator-min-microvolt = <300000>;
+							regulator-max-microvolt = <1875000>;
+							regulator-boot-on;
+							regulator-always-on;
+							regulator-ramp-delay = <6250>;
+						};
+
+						sw2_reg: sw2 {
+							regulator-min-microvolt = <800000>;
+							regulator-max-microvolt = <3300000>;
+							regulator-boot-on;
+							regulator-always-on;
+						};
+
+						sw3a_reg: sw3a {
+							regulator-min-microvolt = <400000>;
+							regulator-max-microvolt = <1975000>;
+							regulator-boot-on;
+							regulator-always-on;
+						};
+
+						sw3b_reg: sw3b {
+							regulator-min-microvolt = <400000>;
+							regulator-max-microvolt = <1975000>;
+							regulator-boot-on;
+							regulator-always-on;
+						};
+
+						sw4_reg: sw4 {
+							regulator-min-microvolt = <800000>;
+							regulator-max-microvolt = <3300000>;
+							regulator-boot-on;
+							regulator-always-on;
+						};
+
+						swbst_reg: swbst {
+							regulator-min-microvolt = <5000000>;
+							regulator-max-microvolt = <5150000>;
+						};
+
+						snvs_reg: vsnvs {
+							regulator-min-microvolt = <1000000>;
+							regulator-max-microvolt = <3000000>;
+							regulator-boot-on;
+							regulator-always-on;
+						};
+
+						vref_reg: vrefddr {
+							regulator-boot-on;
+							regulator-always-on;
+						};
+
+						/* keep VGEN3, VGEN4 and VGEN5 enabled in order to maintain backward compatibility with hw-rev. A.0 */
+						vgen3_reg: vgen3 {
+							regulator-min-microvolt = <1800000>;
+							regulator-max-microvolt = <3300000>;
+							regulator-always-on;
+						};
+
+						vgen4_reg: vgen4 {
+							regulator-min-microvolt = <2500000>;
+							regulator-max-microvolt = <2500000>;
+							regulator-always-on;
+						};
+
+
+						vgen5_reg: vgen5 {
+							regulator-min-microvolt = <1800000>;
+							regulator-max-microvolt = <3300000>;
+							regulator-always-on;
+						};
+
+						/* supply voltage for eMMC */
+						vgen6_reg: vgen6 {
+							regulator-min-microvolt = <1800000>;
+							regulator-max-microvolt = <1800000>;
+							regulator-boot-on;
+							regulator-always-on;
+						};
+					};
+				};
+			};
+	};
+
+	sound {
+		compatible = "fsl,imx6q-qmx6-sgtl5000",
+			     "fsl,imx-audio-sgtl5000";
+		model = "imx6q-qmx6-sgtl5000";
+		ssi-controller = <&ssi1>;
+		audio-codec = <&codec>;
+		asrc-controller = <&asrc>;
+		audio-routing =
+			"MIC_IN", "Mic Jack",
+			"Mic Jack", "Mic Bias",
+			"Headphone Jack", "HP_OUT";
+		mux-int-port = <1>;
+		mux-ext-port = <6>;
+	};
+
+	mxcfb1: fb@0 {
+		compatible = "fsl,mxc_sdc_fb";
+		disp_dev = "ldb";
+		interface_pix_fmt = "RGB666";
+		default_bpp = <32>;
+		int_clk = <0>;
+		late_init = <0>;
+		status = "ok";
+	};
+
+	mxcfb2: fb@1 {
+		compatible = "fsl,mxc_sdc_fb";
+		disp_dev = "ldb";
+		interface_pix_fmt = "RGB666";
+		default_bpp = <32>;
+		int_clk = <0>;
+		late_init = <0>;
+		status = "ok";
+	};
+
+	backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm4 0 5000000>;
+		brightness-levels = <  0   1   2   3   4   5   6   7   8   9
+							  10  11  12  13  14  15  16  17  18  19
+							  20  21  22  23  24  25  26  27  28  29
+							  30  31  32  33  34  35  36  37  38  39
+							  40  41  42  43  44  45  46  47  48  49
+							  50  51  52  53  54  55  56  57  58  59
+							  60  61  62  63  64  65  66  67  68  69
+							  70  71  72  73  74  75  76  77  78  79
+							  80  81  82  83  84  85  86  87  88  89
+							  90  91  92  93  94  95  96  97  98  99
+							 100 101 102 103 104 105 106 107 108 109
+							 110 111 112 113 114 115 116 117 118 119
+							 120 121 122 123 124 125 126 127 128 129
+							 130 131 132 133 134 135 136 137 138 139
+							 140 141 142 143 144 145 146 147 148 149
+							 150 151 152 153 154 155 156 157 158 159
+							 160 161 162 163 164 165 166 167 168 169
+							 170 171 172 173 174 175 176 177 178 179
+							 180 181 182 183 184 185 186 187 188 189
+							 190 191 192 193 194 195 196 197 198 199
+							 200 201 202 203 204 205 206 207 208 209
+							 210 211 212 213 214 215 216 217 218 219
+							 220 221 222 223 224 225 226 227 228 229
+							 230 231 232 233 234 235 236 237 238 239
+							 240 241 242 243 244 245 246 247 248 249
+							 250 251 252 253 254 255>;
+		default-brightness-level = <255>;
+		status = "okay";
+	};
+
+	beeper {
+		compatible = "pwm-beeper";
+		pwms = <&pwm3 0 5000000>;
+	};
+
+	v4l2_cap_1 {
+		compatible = "fsl,imx6q-v4l2-capture";
+		ipu_id = <0>;
+		csi_id = <1>;
+		mclk_source = <0>;
+		status = "okay";
+	};
+
+	v4l2_out {
+		compatible = "fsl,mxc_v4l2_output";
+		status = "okay";
+	};
+
+	susp-signals {
+		compatible = "fsl,susp-signals";
+		gpios = <&gpio1 5 GPIO_ACTIVE_LOW>;
+	};
+};
+
+&audmux {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_audmux>;
+	status = "okay";
+};
+
+&cpu0 {
+	arm-supply = <&sw1a_reg>;
+	soc-supply = <&sw1c_reg>;
+};
+
+&clks {
+	fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
+	fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
+};
+
+&ecspi1 {
+	fsl,spi-num-chipselects = <1>;
+	cs-gpios = <&gpio3 19 GPIO_ACTIVE_LOW>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi1>;
+	dmas = <&sdma 3 7 1>, <&sdma 4 7 2>;
+	dma-names = "rx", "tx";
+	status = "okay";
+
+	flash: m25p80@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "st,sst25vf032b";
+		spi-max-frequency = <20000000>;
+		reg = <0>;
+
+		partition@0 {
+			label = "bootloader";
+			reg = <0x0000000 0x100000>;
+		};
+
+		partition@100000 {
+			label = "user";
+			reg = <0x0100000 0x2fc000>;
+		};
+
+		partition@3fc000 {
+			label = "reserved";
+			reg = <0x03fc000 0x4000>;
+			read-only;
+		};
+	};
+};
+
+&fec {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet>;
+	phy-mode = "rgmii";
+	phy-reset-gpios = <&gpio3 23 GPIO_ACTIVE_LOW>;
+	fsl,magic-packet;
+	status = "okay";
+};
+
+&i2c1 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c1>;
+	status = "okay";
+	
+	codec: sgtl5000@0a {
+		compatible = "fsl,sgtl5000";
+		reg = <0x0a>;
+		clocks = <&clks 201>;
+		VDDA-supply = <&reg_2p5v>;
+		VDDIO-supply = <&reg_3p3v>;
+	};
+	
+	eeprom@50 {
+		compatible = "atmel,24c64";
+		reg = <0x50>;
+		pagesize = <32>;
+	};
+
+};
+
+&i2c2 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2>;
+	status = "okay";
+
+};	
+	
+&i2c3 {
+    clock-frequency = <400000>;
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_i2c3>;
+    status = "okay";
+
+	rtc: m41t62@68 {
+		compatible = "st,m41t62";
+        reg = <0x68>;
+    };
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog>;
+
+	imx6qdl-qmx6 {
+		pinctrl_hog: hoggrp {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_2__GPIO1_IO02		0x80000000	/* PCIE_WAKE_B */
+				MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09	0x80000000	/* I2C multiplexer */
+				MX6QDL_PAD_GPIO_4__GPIO1_IO04		0x80000000	/* SD2_CD */
+				MX6QDL_PAD_NANDF_D6__GPIO2_IO06		0x80000000	/* SD4_CD# */
+				MX6QDL_PAD_NANDF_D7__GPIO2_IO07		0x80000000	/* SD4_WP */
+				MX6QDL_PAD_EIM_D23__GPIO3_IO23		0x80000000	/* RGMII Phy Interrupt */
+				MX6QDL_PAD_CSI0_MCLK__CCM_CLKO1		0x80000000	/* Camera MCLK */
+				MX6QDL_PAD_DISP0_DAT8__WDOG1_B		0x80000000	/* Watchdog output signal */
+
+				MX6QDL_PAD_EIM_A25__GPIO5_IO02		0x80000000	/* Q7, GPIO 0 */
+				MX6QDL_PAD_GPIO_8__GPIO1_IO08		0x80000000	/* Q7, GPIO 1, Rev. C.x */
+				MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26	0x80000000	/* Q7, GPIO 2 */
+				MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27	0x80000000	/* Q7, GPIO 3 */
+				MX6QDL_PAD_GPIO_16__GPIO7_IO11		0x80000000	/* Q7, GPIO 4 */
+				MX6QDL_PAD_KEY_ROW4__GPIO4_IO15		0x80000000	/* Q7, GPI */
+				MX6QDL_PAD_KEY_COL4__GPIO4_IO14		0x80000000	/* Q7, GPO 0 */
+				MX6QDL_PAD_GPIO_0__GPIO1_IO00		0x80000000	/* Q7, GPO 1 */
+				
+				/* MX6QDL_PAD_NANDF_CLE__GPIO6_IO07	0x00000000 */  /* PCA9555 IRQ  RG */
+			>;
+		};
+
+		pinctrl_audmux: audmuxgrp {
+			fsl,pins = <
+				MX6QDL_PAD_DI0_PIN4__AUD6_RXD		0x130b0
+				MX6QDL_PAD_DI0_PIN15__AUD6_TXC		0x130b0
+				MX6QDL_PAD_DI0_PIN2__AUD6_TXD		0x110b0
+				MX6QDL_PAD_DI0_PIN3__AUD6_TXFS		0x130b0
+			>;
+		};
+
+		pinctrl_ecspi1: ecspi1grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D17__ECSPI1_MISO		0x100b1
+				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI		0x100b1
+				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK		0x100b1
+			>;
+		};
+
+		pinctrl_enet: enetgrp {
+			fsl,pins = <
+				MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
+				MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
+				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
+				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
+				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
+				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
+				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
+				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
+				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
+				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
+				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
+				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
+				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
+				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
+				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
+				MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN     0x1b0b0
+			>;
+		};
+
+		pinctrl_enet_irq: enetirqgrp {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_6__ENET_IRQ		0x000b1
+			>;
+		};
+
+		pinctrl_flexcan1: flexcan1grp {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX	0x80000000
+				MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX	0x80000000
+			>;
+		};
+
+		pinctrl_flexcan2: flexcan2grp {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX	0x80000000
+				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX	0x80000000
+			>;
+		};
+
+		pinctrl_hdmi_cec: hdmicecgrp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE 0x1f8b0
+			>;
+		};
+
+		pinctrl_i2c1: i2c1grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D21__I2C1_SCL		0x4001b8b1
+				MX6QDL_PAD_EIM_D28__I2C1_SDA		0x4001b8b1
+			>;
+		};
+
+		pinctrl_i2c2: i2c2grp {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
+				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
+			 >;
+		};
+
+		pinctrl_i2c3: i2c3grp {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_3__I2C3_SCL		0x4001b8b1
+				MX6QDL_PAD_GPIO_6__I2C3_SDA		0x4001b8b1
+			>;
+		};
+
+		pinctrl_pwm3: pwm3grp {
+			fsl,pins = <
+				MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x1b0b1
+			>;
+		};
+
+		pinctrl_pwm4: pwm4grp {
+			fsl,pins = <
+				MX6QDL_PAD_SD1_CMD__PWM4_OUT 0x1b0b1
+			>;
+		};
+
+		pinctrl_uart2: uart2grp {
+			fsl,pins = <
+                MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
+                MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
+			>;
+		};
+	
+		pinctrl_uart3_1: uart3grp-1 {
+			fsl,pins = <
+                MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
+                MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
+			>;
+		};
+
+		pinctrl_uart3_2: uart3grp-2 {
+			fsl,pins = <
+                MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
+                MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
+                MX6QDL_PAD_EIM_D30__UART3_RTS_B   0x1b0b1
+                MX6QDL_PAD_EIM_D31__UART3_CTS_B   0x1b0b1
+			>;
+		};
+
+		pinctrl_uart5: uart5grp {
+			fsl,pins = <
+                MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA 0x1b0b1
+                MX6QDL_PAD_KEY_COL1__UART5_TX_DATA 0x1b0b1
+			>;
+		};
+		
+		pinctrl_touch: touch {
+			fsl,pins = <
+                MX6QDL_PAD_NANDF_CLE__GPIO6_IO07 0x10000
+			>;
+		};
+
+		pinctrl_usbotg: usbotggrp {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_1__USB_OTG_ID	0x17059
+			>;
+		};
+
+        pinctrl_usdhc2: usdhc2grp {
+            fsl,pins = <
+                MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
+                MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
+                MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
+                MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
+                MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
+                MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
+             >;
+         };
+
+         pinctrl_usdhc3: usdhc3grp {
+             fsl,pins = <
+				MX6QDL_PAD_SD3_CMD__SD3_CMD    0x17059
+				MX6QDL_PAD_SD3_CLK__SD3_CLK    0x10059
+				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
+				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
+				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
+				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
+				MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x17059
+				MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x17059
+				MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x17059
+				MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17059
+             >;
+         };
+
+		pinctrl_usdhc4: usdhc4grp {
+			fsl,pins = <
+				MX6QDL_PAD_SD4_CMD__SD4_CMD    0x17059
+				MX6QDL_PAD_SD4_CLK__SD4_CLK    0x10059
+				MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
+				MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
+				MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
+				MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
+				MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x17059
+				MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x17059
+				MX6QDL_PAD_SD4_DAT6__SD4_DATA6 0x17059
+				MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17059
+			>;
+		};
+  };
+};
+
+&can1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan1>;
+	status = "okay";
+};
+
+&can2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan2>;
+	status = "disabled"; /* set to okay in order to get alternativ pin setup (2nd CAN interface) for Q7-Edge-Connector, pins 190/192 */
+};
+
+&gpc {
+	/* use ldo-bypass, u-boot will check it and configure */
+	fsl,ldo-bypass = <1>;
+	fsl,wdog-reset = <1>;
+};
+
+&ldb {
+	status = "okay";
+
+	lvds-channel@0 {
+        fsl,data-mapping = "spwg";
+        //fsl,data-mapping = "jeida";
+		fsl,data-width = <24>;
+		primary;
+		status = "okay";
+
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: hsd100pxn1 {
+				clock-frequency = <33260000>;
+				hactive = <800>;
+				vactive = <480>;
+                hback-porch = <205>;
+                hfront-porch = <20>;
+                vback-porch = <26>;
+                vfront-porch = <5>;
+                hsync-len = <10>;
+                vsync-len = <10>;
+                hsync-active = <0>;
+                vsync-active = <0>;
+                de-active    = <1>;
+			};
+		};
+	};
+};
+
+&mipi_csi {
+	status = "disabled";
+	ipu_id = <0>;
+	csi_id = <1>;
+	v_channel = <0>;
+	lanes = <2>;
+};
+
+&dcic1 {
+	dcic_id = <0>;
+	dcic_mux = "dcic-hdmi";
+	status = "okay";
+};
+
+&dcic2 {
+	dcic_id = <1>;
+	dcic_mux = "dcic-lvds1";
+	status = "okay";
+};
+
+&pcie {
+	reset-gpio = <&gpio1 20 GPIO_ACTIVE_LOW>;
+	status = "okay";
+};
+
+
+&pwm3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm3>;
+	status = "okay";
+};
+
+&pwm4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm4>;
+	status = "okay";
+};
+
+&snvs_poweroff {
+	status = "okay";
+};
+
+&ssi1 {
+	fsl,mode = "i2s-slave";
+	status = "okay";
+};
+
+&uart2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2>;
+	status = "okay";
+};
+
+&uart3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart3_1>;
+	status = "okay";
+};
+
+&uart5 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart5>;
+	status = "okay";
+};
+
+&usbh1 {
+	vbus-supply = <&reg_usb_h1_vbus>;
+	status = "okay";
+};
+
+&usbotg {
+	vbus-supply = <&reg_usb_otg_vbus>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usbotg>;
+	disable-over-current;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	cd-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
+	no-1-8-v;
+	keep-power-in-suspend;
+	enable-sdio-wakeup;
+	vmmc-supply = <&reg_3p3v>;
+	status = "okay";
+};
+
+&usdhc3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc3>;
+	non-removable;
+	bus-width = <4>;
+	no-1-8-v;
+	keep-power-in-suspend;
+	enable-sdio-wakeup;
+	vmmc-supply = <&reg_3p3v>;
+	status = "okay";
+};
+
+&usdhc4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc4>;
+	cd-gpios = <&gpio2 6 GPIO_ACTIVE_LOW>;
+	wp-gpios = <&gpio2 7 GPIO_ACTIVE_HIGH>;
+	no-1-8-v;
+	keep-power-in-suspend;
+	enable-sdio-wakeup;
+	vmmc-supply = <&reg_3p3v>;
+	status = "okay";
+};
+
+&i2c1 {
+	status = "okay";
+	polytouch: edt-ft5x06@38 {
+		compatible = "edt,edt-ft5406", "edt,edt-ft5206";
+		reg = <0x38>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_touch>;
+		interrupt-parent = <&gpio6>;
+		interrupts = <7 IRQ_TYPE_EDGE_FALLING>;
+		/* reset-gpios = <&gpio2 6 1>; */
+		/* wake-gpios = <&gpio6 7 0>; */
+		touchscreen-size-x = <800>;
+		touchscreen-size-y = <480>;
+		touchscreen-inverted-x;
+		touchscreen-inverted-y;
+		/* touchscreen-swapped-x-y; */
+	};
+};
-- 
2.7.4

