
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3306 
WARNING: [Synth 8-2611] redeclaration of ansi port value is not allowed [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port clk100 is not allowed [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:44]
WARNING: [Synth 8-2611] redeclaration of ansi port seg is not allowed [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:51]
WARNING: [Synth 8-1102] /* in comment [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:93]
WARNING: [Synth 8-2611] redeclaration of ansi port seg7 is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:132]
WARNING: [Synth 8-2611] redeclaration of ansi port buttonUpFrq is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:134]
WARNING: [Synth 8-2611] redeclaration of ansi port buttonDownFrq is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:135]
WARNING: [Synth 8-2611] redeclaration of ansi port clk100M is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:140]
WARNING: [Synth 8-2611] redeclaration of ansi port data is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:141]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1277.660 ; gain = 89.301 ; free physical = 3880 ; free virtual = 7435
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:105]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_dff' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/diff.v:24]
INFO: [Synth 8-6155] done synthesizing module 'my_dff' (1#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/diff.v:24]
WARNING: [Synth 8-3848] Net slow_clk in module/entity debounce does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/debouncer.v:24]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:152]
INFO: [Synth 8-6155] done synthesizing module 'display' (3#1) [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'value' does not match port width (4) of module 'display' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:284]
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/vga.v:23]
	Parameter HS_STA bound to: 16 - type: integer 
	Parameter HS_END bound to: 112 - type: integer 
	Parameter HA_STA bound to: 160 - type: integer 
	Parameter VS_STA bound to: 491 - type: integer 
	Parameter VS_END bound to: 493 - type: integer 
	Parameter VA_END bound to: 480 - type: integer 
	Parameter LINE bound to: 800 - type: integer 
	Parameter SCREEN bound to: 524 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (4#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/vga.v:23]
WARNING: [Synth 8-350] instance 'displayVga' of module 'vga640x480' requires 11 connections, but only 7 given [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:298]
INFO: [Synth 8-6157] synthesizing module 'PWM_Controller' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/pwm.v:24]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/counter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'counter' (5#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/counter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Controller' (6#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/pwm.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'PWM_CW' does not match port width (32) of module 'PWM_Controller' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:321]
WARNING: [Synth 8-6014] Unused sequential element s_axis_config_tdata_0_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:215]
WARNING: [Synth 8-3848] Net VGA_R in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:123]
WARNING: [Synth 8-3848] Net VGA_G in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:124]
WARNING: [Synth 8-3848] Net VGA_B in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:125]
WARNING: [Synth 8-3848] Net outputData in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:321]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:105]
WARNING: [Synth 8-3331] design display has unconnected port rst
WARNING: [Synth 8-3331] design display has unconnected port value[3]
WARNING: [Synth 8-3331] design display has unconnected port value[2]
WARNING: [Synth 8-3331] design display has unconnected port value[1]
WARNING: [Synth 8-3331] design display has unconnected port value[0]
WARNING: [Synth 8-3331] design debounce has unconnected port clk
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[3]
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[2]
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[1]
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[0]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[3]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[2]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[1]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[0]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[3]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[2]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[1]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[0]
WARNING: [Synth 8-3331] design main has unconnected port data
WARNING: [Synth 8-3331] design main has unconnected port buttonDownFrq
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1306.785 ; gain = 118.426 ; free physical = 3898 ; free virtual = 7453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin d1:DFF_CLOCK to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/debouncer.v:27]
WARNING: [Synth 8-3295] tying undriven pin d2:DFF_CLOCK to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/debouncer.v:28]
WARNING: [Synth 8-3295] tying undriven pin PWM_inst_1:PWM_CW[0] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:319]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1306.785 ; gain = 118.426 ; free physical = 3897 ; free virtual = 7452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1306.785 ; gain = 118.426 ; free physical = 3897 ; free virtual = 7452
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/constrs_1/new/mycontraint.xdc]
Finished Parsing XDC File [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/constrs_1/new/mycontraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/constrs_1/new/mycontraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/fabrice/Documents/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [/home/fabrice/Documents/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1623.102 ; gain = 0.000 ; free physical = 3640 ; free virtual = 7194
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:01:03 . Memory (MB): peak = 1623.102 ; gain = 434.742 ; free physical = 3710 ; free virtual = 7265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:01:03 . Memory (MB): peak = 1623.102 ; gain = 434.742 ; free physical = 3710 ; free virtual = 7265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:01:03 . Memory (MB): peak = 1623.102 ; gain = 434.742 ; free physical = 3712 ; free virtual = 7266
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "local_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "show_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwm_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwm_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:01:04 . Memory (MB): peak = 1623.102 ; gain = 434.742 ; free physical = 3701 ; free virtual = 7256
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module my_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module vga640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module PWM_Controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element slow_clock_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:239]
INFO: [Synth 8-5545] ROM "mydisplay/local_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mydisplay/show_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwm_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwm_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[3]
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[2]
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[1]
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[0]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[3]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[2]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[1]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[0]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[3]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[2]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[1]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[0]
WARNING: [Synth 8-3331] design main has unconnected port data
WARNING: [Synth 8-3331] design main has unconnected port buttonDownFrq
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[31]' (FD) to 'mydisplay/show_counter_reg[30]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[30]' (FD) to 'mydisplay/show_counter_reg[29]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[29]' (FD) to 'mydisplay/show_counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[28]' (FD) to 'mydisplay/show_counter_reg[27]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[27]' (FD) to 'mydisplay/show_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[26]' (FD) to 'mydisplay/show_counter_reg[25]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[25]' (FD) to 'mydisplay/show_counter_reg[24]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[24]' (FD) to 'mydisplay/show_counter_reg[23]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[23]' (FD) to 'mydisplay/show_counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[22]' (FD) to 'mydisplay/show_counter_reg[21]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[21]' (FD) to 'mydisplay/show_counter_reg[20]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[20]' (FD) to 'mydisplay/show_counter_reg[19]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[19]' (FD) to 'mydisplay/show_counter_reg[18]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[18]' (FD) to 'mydisplay/show_counter_reg[17]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[17]' (FD) to 'mydisplay/show_counter_reg[16]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[16]' (FD) to 'mydisplay/show_counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[15]' (FD) to 'mydisplay/show_counter_reg[14]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[14]' (FD) to 'mydisplay/show_counter_reg[13]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[13]' (FD) to 'mydisplay/show_counter_reg[12]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[12]' (FD) to 'mydisplay/show_counter_reg[11]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[11]' (FD) to 'mydisplay/show_counter_reg[10]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[10]' (FD) to 'mydisplay/show_counter_reg[9]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[9]' (FD) to 'mydisplay/show_counter_reg[8]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[8]' (FD) to 'mydisplay/show_counter_reg[7]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[7]' (FD) to 'mydisplay/show_counter_reg[6]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[6]' (FD) to 'mydisplay/show_counter_reg[5]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[5]' (FD) to 'mydisplay/show_counter_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mydisplay/show_counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_clk_reg)
INFO: [Synth 8-3886] merging instance 'mydisplay/seg_reg[0]' (FDE) to 'mydisplay/seg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mydisplay/seg_reg[4]' (FDE) to 'mydisplay/seg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mydisplay/seg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM_inst_1/PWM_out_reg )
WARNING: [Synth 8-3332] Sequential element (mydb/d1/Q_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mydb/d2/Q_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mydisplay/show_counter_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mydisplay/seg_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[28]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[27]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[25]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_counter_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (pwm_clk_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (PWM_inst_1/PWM_out_reg) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1623.102 ; gain = 434.742 ; free physical = 3689 ; free virtual = 7246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:01:24 . Memory (MB): peak = 1623.102 ; gain = 434.742 ; free physical = 3565 ; free virtual = 7123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:24 . Memory (MB): peak = 1623.102 ; gain = 434.742 ; free physical = 3565 ; free virtual = 7122
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:01:24 . Memory (MB): peak = 1623.102 ; gain = 434.742 ; free physical = 3564 ; free virtual = 7121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:01:26 . Memory (MB): peak = 1623.102 ; gain = 434.742 ; free physical = 3564 ; free virtual = 7121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:01:26 . Memory (MB): peak = 1623.102 ; gain = 434.742 ; free physical = 3564 ; free virtual = 7121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:01:26 . Memory (MB): peak = 1623.102 ; gain = 434.742 ; free physical = 3564 ; free virtual = 7121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:01:26 . Memory (MB): peak = 1623.102 ; gain = 434.742 ; free physical = 3564 ; free virtual = 7121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:01:26 . Memory (MB): peak = 1623.102 ; gain = 434.742 ; free physical = 3564 ; free virtual = 7121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:01:26 . Memory (MB): peak = 1623.102 ; gain = 434.742 ; free physical = 3564 ; free virtual = 7121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     2|
|4     |LUT2   |     6|
|5     |LUT3   |    11|
|6     |LUT4   |    18|
|7     |LUT5   |    10|
|8     |LUT6   |    14|
|9     |FDRE   |    66|
|10    |IBUF   |     2|
|11    |OBUF   |    11|
|12    |OBUFT  |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-----------+------+
|      |Instance     |Module     |Cells |
+------+-------------+-----------+------+
|1     |top          |           |   162|
|2     |  displayVga |vga640x480 |    57|
|3     |  mydisplay  |display    |    73|
+------+-------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:01:26 . Memory (MB): peak = 1623.102 ; gain = 434.742 ; free physical = 3564 ; free virtual = 7121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 1623.102 ; gain = 118.426 ; free physical = 3618 ; free virtual = 7175
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:01:26 . Memory (MB): peak = 1623.109 ; gain = 434.742 ; free physical = 3629 ; free virtual = 7186
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:28 . Memory (MB): peak = 1623.109 ; gain = 434.824 ; free physical = 3616 ; free virtual = 7173
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.runs/synth_2/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1623.109 ; gain = 0.000 ; free physical = 3617 ; free virtual = 7174
INFO: [Common 17-206] Exiting Vivado at Mon Aug 20 21:46:54 2018...
