[
	{
		"original_line": "   I(Q_in) <+ V(Q_in)/rin;", 
		"bug_line": "   I(Q_in) <+ V(Q_in)/rin",
		"error_description": "Missing semicolon at the end of the contribution statement. VerilogA requires all statements to terminate with semicolons."
	},
	{
		"original_line": "electrical phase_err;", 
		"bug_line": "electrical phase_err",
		"error_description": "Missing semicolon at the end of the declaration statement."
	},
	{
		"original_line": "real I_rhoout;", 
		"bug_line": "real I_rhoout",
		"error_description": "Missing semicolon at the end of the variable declaration statement."
	},
	{
		"original_line": "I_psinf   = output phase shift as the input power goes to infinity.", 
		"bug_line": "I_psinf   = output phase shift as the input power goes to infinity.;",
		"error_description": "Added a semicolon inside the comment, creating an unterminated string due to the semicolon appearing before the closing quotation mark."
	},
	{
		"original_line": "I_a = sqrt(pow(10,I_gain/10)*rout/rin);", 
		"bug_line": "I_a = sqrt(pow(10,I_gain/10)*rout/rin;",
		"error_description": "Missing closing parenthesis for sqrt function call. The expression has unbalanced parentheses."
	},
	{
		"original_line": "real root2x2;", 
		"bug_line": "reel root2x2;",
		"error_description": "Misspelled keyword 'real' as 'reel' (invalid data type identifier)"
	},
	{
		"original_line": "parameter integer Q_cw = 0 from [-1:1];", 
		"bug_line": "parameter integer Q_cw = 0 from [-1:1};",
		"error_description": "Mismatched brackets: used curly brace '}' instead of square bracket ']' to close range specification, causing syntax error."
	},
	{
		"original_line": "     I_cmp = sqrt(pow(10,(I_cpdb+1)/10)*2*rout*0.001)/I_a;", 
		"bug_line": "     I_cmp = sqrtt(pow(10,(I_cpdb+1)/10)*2*rout*0.001)/I_a;",
		"error_description": "Misspelled 'sqrt' as 'sqrtt', causing an undefined function error since 'sqrtt' is not a valid VerilogA math function."
	},
	{
		"original_line": "     Q_beta = Q_pscp/(Q_psinf-Q_pscp);", 
		"bug_line": "     Q_beta = Q_pscp/(Q_psinf-Q_pscp)",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires all statements to terminate with a semicolon."
	},
	{
		"original_line": "           means clockwise, and 0 means no phase shift (no am/pm conversion).", 
		"bug_line": "           means clockwise, and 0 means no phase shift (no am/pm conversion). */ $",
		"error_description": "Prematurely terminates multi-line comment with '*/' and introduces invalid '$' token, causing syntax error as '$' is not a valid standalone operator/identifier in VerilogA."
	},
	{
		"original_line": "  else if (Q_rho < 0) Q_rhoout = -Q_rhooutmax;", 
		"bug_line": "  else if (Q_rho < 0 Q_rhoout = -Q_rhooutmax;",
		"error_description": "Missing closing parenthesis ')' in the conditional expression. The condition should be properly enclosed as '(Q_rho < 0)'."
	},
	{
		"original_line": "  tmp = pow(Q_rho/Q_cmp,Q_shp);", 
		"bug_line": "  tmp = pow(Q_rho/Q_cmp,Q_shp;",
		"error_description": "Missing closing parenthesis for function call"
	},
	{
		"original_line": "oscillator is absorbed into this model.", 
		"bug_line": "oscillator is absorbed into this model. */",
		"error_description": "Prematurely terminates the block comment at line 9, leaving the subsequent '*/' on line 10 unmatched and causing a syntax error."
	},
	{
		"original_line": "real I_beta;", 
		"bug_line": "real I_beta",
		"error_description": "Missing semicolon at the end of the variable declaration, causing a syntax error as VerilogA requires explicit statement termination."
	},
	{
		"original_line": "I_gain    = available power gain in dB. ", 
		"bug_line": "I_gain    = available power gain in dB. */ invalid_token",
		"error_description": "Prematurely terminates the block comment with '*/', exposing 'invalid_token' which is not valid VerilogA syntax (unrecognized token outside code context)."
	},
	{
		"original_line": "  else I_rhoout = I_rhooutmax;", 
		"bug_line": "  else I_rhoout = I_rhooutmax",
		"error_description": "Missing semicolon at end of assignment statement. VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "  I(I_in) <+ white_noise(noise_current*noise_current, "IQ_mod_BB_i");", 
		"bug_line": "  I(I_in) <+ white_noise(noise_current*noise_current "IQ_mod_BB_i");",
		"error_description": "Missing comma separator between function arguments"
	},
	{
		"original_line": "I_b = I_a*(0.145)/(I_cmp*I_cmp);", 
		"bug_line": "I_b = I_a*(0.145)/(I_cmp*I_cmp;",
		"error_description": "Missing closing parenthesis for the denominator term (I_cmp*I_cmp), creating mismatched parentheses in the expression."
	},
	{
		"original_line": "  Q_theta = 0;", 
		"bug_line": "  Q_theta = 0",
		"error_description": "Missing semicolon at end of assignment statement. VerilogA requires all statements to terminate with semicolons."
	},
	{
		"original_line": "parameter real rout = 50 from (0:inf);", 
		"bug_line": "parameter real rout = 50 from (0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration for 'rout'."
	}
]