Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Dec 10 01:52:01 2023
| Host         : vt_g14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vpong_timing_summary_routed.rpt -pb top_vpong_timing_summary_routed.pb -rpx top_vpong_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vpong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    10          
TIMING-17  Critical Warning  Non-clocked sequential cell                                       222         
DPIR-1     Warning           Asynchronous driver check                                         40          
LUTAR-1    Warning           LUT drives async reset alert                                      2           
TIMING-16  Warning           Large setup violation                                             10          
TIMING-18  Warning           Missing input or output delay                                     34          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (222)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (527)
5. checking no_input_delay (7)
6. checking no_output_delay (33)
7. checking multiple_clock (2331)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (222)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk_1ms_div/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_250ms_div/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_500ms_div/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_disp_div/clk_out_reg/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: game_logic_inst/cnt_ball_movement_x/clk_out_reg/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: game_logic_inst/paddle_movement/clk_out_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_uart_baudrate_generator/baud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (527)
--------------------------------------------------
 There are 527 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2331)
---------------------------------
 There are 2331 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.029      -28.773                     25                 4819        0.030        0.000                      0                 4819        3.000        0.000                       0                  2341  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  CLK_100MHZ_CW    {0.000 5.000}      10.000          100.000         
  CLK_25MHZ_CW     {0.000 20.000}     40.000          25.000          
  CLK_50MHZ_CW     {0.000 10.000}     20.000          50.000          
  clkfbout_CW      {0.000 5.000}      10.000          100.000         
sys_clk_pin        {0.000 5.000}      10.000          100.000         
  CLK_100MHZ_CW_1  {0.000 5.000}      10.000          100.000         
  CLK_25MHZ_CW_1   {0.000 20.000}     40.000          25.000          
  CLK_50MHZ_CW_1   {0.000 10.000}     20.000          50.000          
  clkfbout_CW_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  CLK_100MHZ_CW         -3.029      -28.773                     25                 3660        0.104        0.000                      0                 3660        4.500        0.000                       0                  2228  
  CLK_25MHZ_CW          27.503        0.000                      0                  851        0.183        0.000                      0                  851       19.500        0.000                       0                    75  
  CLK_50MHZ_CW          16.741        0.000                      0                   46        0.197        0.000                      0                   46        9.500        0.000                       0                    34  
  clkfbout_CW                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  CLK_100MHZ_CW_1       -3.029      -28.751                     25                 3660        0.104        0.000                      0                 3660        4.500        0.000                       0                  2228  
  CLK_25MHZ_CW_1        27.507        0.000                      0                  851        0.183        0.000                      0                  851       19.500        0.000                       0                    75  
  CLK_50MHZ_CW_1        16.743        0.000                      0                   46        0.197        0.000                      0                   46        9.500        0.000                       0                    34  
  clkfbout_CW_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_50MHZ_CW     CLK_100MHZ_CW          3.239        0.000                      0                   43        0.096        0.000                      0                   43  
CLK_100MHZ_CW_1  CLK_100MHZ_CW         -3.029      -28.773                     25                 3660        0.030        0.000                      0                 3660  
CLK_50MHZ_CW_1   CLK_100MHZ_CW          3.241        0.000                      0                   43        0.098        0.000                      0                   43  
CLK_25MHZ_CW_1   CLK_25MHZ_CW          27.503        0.000                      0                  851        0.088        0.000                      0                  851  
CLK_50MHZ_CW_1   CLK_50MHZ_CW          16.741        0.000                      0                   46        0.113        0.000                      0                   46  
CLK_100MHZ_CW    CLK_100MHZ_CW_1       -3.029      -28.773                     25                 3660        0.030        0.000                      0                 3660  
CLK_50MHZ_CW     CLK_100MHZ_CW_1        3.239        0.000                      0                   43        0.096        0.000                      0                   43  
CLK_50MHZ_CW_1   CLK_100MHZ_CW_1        3.241        0.000                      0                   43        0.098        0.000                      0                   43  
CLK_25MHZ_CW     CLK_25MHZ_CW_1        27.503        0.000                      0                  851        0.088        0.000                      0                  851  
CLK_50MHZ_CW     CLK_50MHZ_CW_1        16.741        0.000                      0                   46        0.113        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_100MHZ_CW      CLK_100MHZ_CW            0.212        0.000                      0                  224        0.627        0.000                      0                  224  
**async_default**  CLK_100MHZ_CW_1    CLK_100MHZ_CW            0.212        0.000                      0                  224        0.553        0.000                      0                  224  
**async_default**  CLK_100MHZ_CW      CLK_100MHZ_CW_1          0.212        0.000                      0                  224        0.553        0.000                      0                  224  
**async_default**  CLK_100MHZ_CW_1    CLK_100MHZ_CW_1          0.213        0.000                      0                  224        0.627        0.000                      0                  224  
**async_default**  CLK_100MHZ_CW      CLK_25MHZ_CW             5.597        0.000                      0                   22        0.290        0.000                      0                   22  
**async_default**  CLK_100MHZ_CW_1    CLK_25MHZ_CW             5.597        0.000                      0                   22        0.290        0.000                      0                   22  
**async_default**  CLK_100MHZ_CW      CLK_25MHZ_CW_1           5.600        0.000                      0                   22        0.294        0.000                      0                   22  
**async_default**  CLK_100MHZ_CW_1    CLK_25MHZ_CW_1           5.600        0.000                      0                   22        0.294        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           CLK_100MHZ_CW                     
(none)           CLK_100MHZ_CW_1                   
(none)           CLK_25MHZ_CW                      
(none)           CLK_25MHZ_CW_1                    
(none)           CLK_50MHZ_CW                      
(none)           CLK_50MHZ_CW_1                    
(none)           clkfbout_CW                       
(none)           clkfbout_CW_1                     
(none)                            CLK_100MHZ_CW    
(none)                            CLK_100MHZ_CW_1  
(none)                            CLK_50MHZ_CW     
(none)                            CLK_50MHZ_CW_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_100MHZ_CW

Setup :           25  Failing Endpoints,  Worst Slack       -3.029ns,  Total Violation      -28.773ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.029ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[1].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.947ns  (logic 2.564ns (19.804%)  route 10.383ns (80.196%))
  Logic Levels:           17  (LUT5=3 LUT6=14)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.563    -2.456    game_logic_inst/CLK_100MHZ
    SLICE_X43Y38         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456    -2.000 r  game_logic_inst/glob_state_reg[0]_rep__0/Q
                         net (fo=43, routed)          0.880    -1.119    graphics_renderer_inst/pixel_on_reg_1
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124    -0.995 r  graphics_renderer_inst/pixel_on_i_45/O
                         net (fo=6, routed)           0.725    -0.271    graphics_renderer_inst/pixel_on_i_45_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.124    -0.147 f  graphics_renderer_inst/pixel_data[2]_i_4__1/O
                         net (fo=5, routed)           0.344     0.197    graphics_renderer_inst/pixel_data[2]_i_4__1_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I2_O)        0.124     0.321 r  graphics_renderer_inst/pixel_on_i_250/O
                         net (fo=1, routed)           0.773     1.095    graphics_renderer_inst/pixel_on_i_250_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124     1.219 f  graphics_renderer_inst/pixel_on_i_246_comp/O
                         net (fo=4, routed)           0.316     1.535    graphics_renderer_inst/pixel_on_i_246_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     1.659 r  graphics_renderer_inst/pixel_on_i_248/O
                         net (fo=2, routed)           0.417     2.076    graphics_renderer_inst/pixel_on_i_248_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  graphics_renderer_inst/pixel_on_i_240/O
                         net (fo=3, routed)           0.765     2.965    graphics_renderer_inst/pixel_on_i_240_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.089 r  graphics_renderer_inst/pixel_on_i_228__0_comp/O
                         net (fo=1, routed)           0.408     3.497    graphics_renderer_inst/pixel_on_i_228__0_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.621 f  graphics_renderer_inst/pixel_on_i_209/O
                         net (fo=75, routed)          0.468     4.090    graphics_renderer_inst/char_row_0[2]
    SLICE_X46Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.214 r  graphics_renderer_inst/pixel_on_i_238/O
                         net (fo=5, routed)           0.459     4.672    graphics_renderer_inst/pixel_on_i_238_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     4.796 f  graphics_renderer_inst/pixel_on_i_232/O
                         net (fo=1, routed)           0.956     5.752    graphics_renderer_inst/pixel_on_i_232_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.876 r  graphics_renderer_inst/pixel_on_i_211/O
                         net (fo=55, routed)          1.019     6.895    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/char_row[0]
    SLICE_X52Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.019 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_171/O
                         net (fo=1, routed)           0.566     7.585    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_171_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84/O
                         net (fo=1, routed)           0.403     8.113    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84_n_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.237 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_34/O
                         net (fo=1, routed)           0.751     8.987    graphics_renderer_inst/pixel_on_i_2__0_6
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.111 r  graphics_renderer_inst/pixel_on_i_9/O
                         net (fo=1, routed)           0.573     9.684    graphics_renderer_inst/pixel_on_i_9_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I3_O)        0.124     9.808 r  graphics_renderer_inst/pixel_on_i_2__0/O
                         net (fo=2, routed)           0.559    10.367    graphics_renderer_inst/glob_state_reg[0]_rep__0
    SLICE_X51Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.491 r  graphics_renderer_inst/pixel_on_i_1__1/O
                         net (fo=1, routed)           0.000    10.491    genblk2[1].text_renderer_inst/pixel_on_reg_0
    SLICE_X51Y32         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.931    genblk2[1].text_renderer_inst/CLK_100MHZ
    SLICE_X51Y32         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.425     7.505    
                         clock uncertainty           -0.074     7.431    
    SLICE_X51Y32         FDRE (Setup_fdre_C_D)        0.031     7.462    genblk2[1].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                 -3.029    

Slack (VIOLATED) :        -2.914ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[2].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.825ns  (logic 2.688ns (20.959%)  route 10.137ns (79.041%))
  Logic Levels:           18  (LUT3=1 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X41Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  graphics_renderer_inst/gpu_px_reg[6]_replica/Q
                         net (fo=23, routed)          0.867    -1.131    graphics_renderer_inst/x[6]_repN
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124    -1.007 r  graphics_renderer_inst/pixel_on_i_242/O
                         net (fo=1, routed)           0.627    -0.380    graphics_renderer_inst/pixel_on_i_242_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.256 f  graphics_renderer_inst/pixel_on_i_234__0/O
                         net (fo=2, routed)           0.463     0.207    graphics_renderer_inst/pixel_on_i_234__0_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.331 r  graphics_renderer_inst/pixel_on_i_181/O
                         net (fo=1, routed)           0.788     1.119    graphics_renderer_inst/pixel_on_i_181_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.243 f  graphics_renderer_inst/pixel_on_i_97/O
                         net (fo=10, routed)          0.476     1.719    graphics_renderer_inst/glob_state_reg[0]_rep_4
    SLICE_X47Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.843 r  graphics_renderer_inst/pixel_on_i_165/O
                         net (fo=2, routed)           0.425     2.267    graphics_renderer_inst/pixel_on_i_165_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124     2.391 r  graphics_renderer_inst/pixel_on_i_86/O
                         net (fo=17, routed)          0.386     2.777    graphics_renderer_inst/glob_state_reg[0]_rep_5
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124     2.901 r  graphics_renderer_inst/pixel_on_i_166/O
                         net (fo=1, routed)           0.159     3.060    graphics_renderer_inst/pixel_on_i_166_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.184 r  graphics_renderer_inst/pixel_on_i_89/O
                         net (fo=9, routed)           0.232     3.416    graphics_renderer_inst/pixel_on_i_89_n_0
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.124     3.540 f  graphics_renderer_inst/pixel_on_i_36/O
                         net (fo=33, routed)          0.690     4.229    graphics_renderer_inst/gpu_px_reg[5]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.353 f  graphics_renderer_inst/pixel_on_i_186/O
                         net (fo=1, routed)           0.720     5.073    graphics_renderer_inst/pixel_on_i_186_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I3_O)        0.124     5.197 f  graphics_renderer_inst/pixel_on_i_110__0/O
                         net (fo=1, routed)           0.403     5.600    graphics_renderer_inst/pixel_on_i_110__0_n_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.124     5.724 r  graphics_renderer_inst/pixel_on_i_57__0/O
                         net (fo=76, routed)          0.797     6.521    game_logic_inst/pixel_on_i_122
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.645 r  game_logic_inst/pixel_on_i_133/O
                         net (fo=1, routed)           0.635     7.280    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_21_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.404 r  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_67/O
                         net (fo=3, routed)           0.618     8.022    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_67_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_33_comp_1/O
                         net (fo=1, routed)           0.587     8.733    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.124     8.857 f  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_10__0_comp/O
                         net (fo=1, routed)           0.586     9.443    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_10__0_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124     9.567 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0/O
                         net (fo=2, routed)           0.679    10.246    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.370 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_1__2_comp/O
                         net (fo=1, routed)           0.000    10.370    genblk2[2].text_renderer_inst/rom_prog_text_n_0
    SLICE_X53Y22         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[2].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y22         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.425     7.499    
                         clock uncertainty           -0.074     7.425    
    SLICE_X53Y22         FDRE (Setup_fdre_C_D)        0.031     7.456    genblk2[2].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 -2.914    

Slack (VIOLATED) :        -2.890ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[2].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.799ns  (logic 2.688ns (21.002%)  route 10.111ns (78.998%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X41Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  graphics_renderer_inst/gpu_px_reg[6]_replica/Q
                         net (fo=23, routed)          0.867    -1.131    graphics_renderer_inst/x[6]_repN
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124    -1.007 r  graphics_renderer_inst/pixel_on_i_242/O
                         net (fo=1, routed)           0.627    -0.380    graphics_renderer_inst/pixel_on_i_242_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.256 f  graphics_renderer_inst/pixel_on_i_234__0/O
                         net (fo=2, routed)           0.463     0.207    graphics_renderer_inst/pixel_on_i_234__0_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.331 r  graphics_renderer_inst/pixel_on_i_181/O
                         net (fo=1, routed)           0.788     1.119    graphics_renderer_inst/pixel_on_i_181_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.243 f  graphics_renderer_inst/pixel_on_i_97/O
                         net (fo=10, routed)          0.476     1.719    graphics_renderer_inst/glob_state_reg[0]_rep_4
    SLICE_X47Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.843 r  graphics_renderer_inst/pixel_on_i_165/O
                         net (fo=2, routed)           0.425     2.267    graphics_renderer_inst/pixel_on_i_165_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124     2.391 r  graphics_renderer_inst/pixel_on_i_86/O
                         net (fo=17, routed)          0.386     2.777    graphics_renderer_inst/glob_state_reg[0]_rep_5
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124     2.901 r  graphics_renderer_inst/pixel_on_i_166/O
                         net (fo=1, routed)           0.159     3.060    graphics_renderer_inst/pixel_on_i_166_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.184 r  graphics_renderer_inst/pixel_on_i_89/O
                         net (fo=9, routed)           0.232     3.416    graphics_renderer_inst/pixel_on_i_89_n_0
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.124     3.540 f  graphics_renderer_inst/pixel_on_i_36/O
                         net (fo=33, routed)          0.690     4.229    graphics_renderer_inst/gpu_px_reg[5]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.353 f  graphics_renderer_inst/pixel_on_i_186/O
                         net (fo=1, routed)           0.720     5.073    graphics_renderer_inst/pixel_on_i_186_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I3_O)        0.124     5.197 f  graphics_renderer_inst/pixel_on_i_110__0/O
                         net (fo=1, routed)           0.403     5.600    graphics_renderer_inst/pixel_on_i_110__0_n_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.124     5.724 r  graphics_renderer_inst/pixel_on_i_57__0/O
                         net (fo=76, routed)          1.031     6.755    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_76_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.879 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_204/O
                         net (fo=1, routed)           0.721     7.600    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_204_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.724 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_123/O
                         net (fo=1, routed)           0.620     8.345    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_123_n_0
    SLICE_X52Y23         LUT5 (Prop_lut5_I0_O)        0.124     8.469 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_63/O
                         net (fo=3, routed)           0.805     9.274    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_2__2
    SLICE_X53Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.398 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_5__1/O
                         net (fo=1, routed)           0.544     9.942    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_5__1_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.066 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2/O
                         net (fo=1, routed)           0.154    10.220    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.344 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_1__2/O
                         net (fo=1, routed)           0.000    10.344    genblk2[2].text_renderer_inst/rom_prog_text_n_27
    SLICE_X53Y22         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[2].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y22         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.425     7.499    
                         clock uncertainty           -0.074     7.425    
    SLICE_X53Y22         FDRE (Setup_fdre_C_D)        0.029     7.454    genblk2[2].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                 -2.890    

Slack (VIOLATED) :        -2.814ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.652ns  (logic 2.688ns (21.246%)  route 9.964ns (78.754%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y41         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  graphics_renderer_inst/gpu_px_reg[3]/Q
                         net (fo=157, routed)         0.774    -1.223    graphics_renderer_inst/x[3]
    SLICE_X43Y41         LUT5 (Prop_lut5_I3_O)        0.124    -1.099 r  graphics_renderer_inst/pixel_data[2]_i_285/O
                         net (fo=3, routed)           0.410    -0.689    graphics_renderer_inst/pixel_data[2]_i_285_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.565 r  graphics_renderer_inst/pixel_data[2]_i_242/O
                         net (fo=2, routed)           0.464    -0.102    game_logic_inst/pixel_data[2]_i_112__0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124     0.022 r  game_logic_inst/pixel_data[2]_i_128/O
                         net (fo=6, routed)           0.451     0.473    game_logic_inst/glob_state_reg[0]_rep_14
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124     0.597 f  game_logic_inst/pixel_data[2]_i_215__0/O
                         net (fo=2, routed)           0.616     1.214    game_logic_inst/pixel_data[2]_i_215__0_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     1.338 r  game_logic_inst/pixel_data[2]_i_108__1/O
                         net (fo=7, routed)           0.663     2.001    game_logic_inst/glob_state_reg[0]_rep_12
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.125 f  game_logic_inst/pixel_data[2]_i_49__1/O
                         net (fo=20, routed)          0.341     2.466    graphics_renderer_inst/pixel_data[2]_i_70__0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  graphics_renderer_inst/pixel_data[2]_i_47__1/O
                         net (fo=3, routed)           0.322     2.912    graphics_renderer_inst/gpu_px_reg[4]_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124     3.036 r  graphics_renderer_inst/pixel_data[2]_i_127__0/O
                         net (fo=8, routed)           0.524     3.560    graphics_renderer_inst/glob_state_reg[0]_rep_9
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.124     3.684 r  graphics_renderer_inst/pixel_data[2]_i_129/O
                         net (fo=16, routed)          0.488     4.172    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_23__0_1
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.296 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130/O
                         net (fo=1, routed)           0.670     4.966    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.090 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_72__0/O
                         net (fo=113, routed)         0.917     6.007    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.131 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_309/O
                         net (fo=1, routed)           0.797     6.928    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_309_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.052 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_253/O
                         net (fo=1, routed)           0.654     7.706    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_253_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.830 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_155/O
                         net (fo=1, routed)           0.425     8.254    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_155_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.378 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_81/O
                         net (fo=1, routed)           0.574     8.953    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_28__0/O
                         net (fo=1, routed)           0.579     9.656    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_28__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.780 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_6__1/O
                         net (fo=2, routed)           0.294    10.074    game_logic_inst/pixel_data_reg[0]_1
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.198 r  game_logic_inst/pixel_data[2]_i_1__3/O
                         net (fo=1, routed)           0.000    10.198    genblk2[3].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X31Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X31Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.497     7.427    
                         clock uncertainty           -0.074     7.353    
    SLICE_X31Y33         FDRE (Setup_fdre_C_D)        0.031     7.384    genblk2[3].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                 -2.814    

Slack (VIOLATED) :        -2.779ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[1].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.693ns  (logic 2.564ns (20.200%)  route 10.129ns (79.800%))
  Logic Levels:           17  (LUT5=4 LUT6=13)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.563    -2.456    game_logic_inst/CLK_100MHZ
    SLICE_X43Y38         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456    -2.000 r  game_logic_inst/glob_state_reg[0]_rep__0/Q
                         net (fo=43, routed)          0.880    -1.119    graphics_renderer_inst/pixel_on_reg_1
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124    -0.995 r  graphics_renderer_inst/pixel_on_i_45/O
                         net (fo=6, routed)           0.725    -0.271    graphics_renderer_inst/pixel_on_i_45_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.124    -0.147 f  graphics_renderer_inst/pixel_data[2]_i_4__1/O
                         net (fo=5, routed)           0.344     0.197    graphics_renderer_inst/pixel_data[2]_i_4__1_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I2_O)        0.124     0.321 r  graphics_renderer_inst/pixel_on_i_250/O
                         net (fo=1, routed)           0.773     1.095    graphics_renderer_inst/pixel_on_i_250_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124     1.219 f  graphics_renderer_inst/pixel_on_i_246_comp/O
                         net (fo=4, routed)           0.316     1.535    graphics_renderer_inst/pixel_on_i_246_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     1.659 r  graphics_renderer_inst/pixel_on_i_248/O
                         net (fo=2, routed)           0.417     2.076    graphics_renderer_inst/pixel_on_i_248_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  graphics_renderer_inst/pixel_on_i_240/O
                         net (fo=3, routed)           0.765     2.965    graphics_renderer_inst/pixel_on_i_240_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.089 r  graphics_renderer_inst/pixel_on_i_228__0_comp/O
                         net (fo=1, routed)           0.408     3.497    graphics_renderer_inst/pixel_on_i_228__0_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.621 f  graphics_renderer_inst/pixel_on_i_209/O
                         net (fo=75, routed)          0.468     4.090    graphics_renderer_inst/char_row_0[2]
    SLICE_X46Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.214 r  graphics_renderer_inst/pixel_on_i_238/O
                         net (fo=5, routed)           0.459     4.672    graphics_renderer_inst/pixel_on_i_238_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     4.796 f  graphics_renderer_inst/pixel_on_i_232/O
                         net (fo=1, routed)           0.956     5.752    graphics_renderer_inst/pixel_on_i_232_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.876 r  graphics_renderer_inst/pixel_on_i_211/O
                         net (fo=55, routed)          1.019     6.895    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/char_row[0]
    SLICE_X52Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.019 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_171/O
                         net (fo=1, routed)           0.566     7.585    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_171_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84/O
                         net (fo=1, routed)           0.403     8.113    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84_n_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.237 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_34/O
                         net (fo=1, routed)           0.751     8.987    graphics_renderer_inst/pixel_on_i_2__0_6
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.111 r  graphics_renderer_inst/pixel_on_i_9/O
                         net (fo=1, routed)           0.573     9.684    graphics_renderer_inst/pixel_on_i_9_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I3_O)        0.124     9.808 r  graphics_renderer_inst/pixel_on_i_2__0/O
                         net (fo=2, routed)           0.305    10.114    game_logic_inst/pixel_data_reg[2]_0
    SLICE_X53Y30         LUT5 (Prop_lut5_I2_O)        0.124    10.238 r  game_logic_inst/pixel_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000    10.238    genblk2[1].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X53Y30         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.441     7.928    genblk2[1].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y30         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.425     7.502    
                         clock uncertainty           -0.074     7.428    
    SLICE_X53Y30         FDRE (Setup_fdre_C_D)        0.031     7.459    genblk2[1].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.459    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                 -2.779    

Slack (VIOLATED) :        -2.684ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.521ns  (logic 2.688ns (21.467%)  route 9.833ns (78.533%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y41         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  graphics_renderer_inst/gpu_px_reg[3]/Q
                         net (fo=157, routed)         0.774    -1.223    graphics_renderer_inst/x[3]
    SLICE_X43Y41         LUT5 (Prop_lut5_I3_O)        0.124    -1.099 r  graphics_renderer_inst/pixel_data[2]_i_285/O
                         net (fo=3, routed)           0.410    -0.689    graphics_renderer_inst/pixel_data[2]_i_285_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.565 r  graphics_renderer_inst/pixel_data[2]_i_242/O
                         net (fo=2, routed)           0.464    -0.102    game_logic_inst/pixel_data[2]_i_112__0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124     0.022 r  game_logic_inst/pixel_data[2]_i_128/O
                         net (fo=6, routed)           0.451     0.473    game_logic_inst/glob_state_reg[0]_rep_14
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124     0.597 f  game_logic_inst/pixel_data[2]_i_215__0/O
                         net (fo=2, routed)           0.616     1.214    game_logic_inst/pixel_data[2]_i_215__0_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     1.338 r  game_logic_inst/pixel_data[2]_i_108__1/O
                         net (fo=7, routed)           0.663     2.001    game_logic_inst/glob_state_reg[0]_rep_12
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.125 f  game_logic_inst/pixel_data[2]_i_49__1/O
                         net (fo=20, routed)          0.341     2.466    graphics_renderer_inst/pixel_data[2]_i_70__0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  graphics_renderer_inst/pixel_data[2]_i_47__1/O
                         net (fo=3, routed)           0.322     2.912    graphics_renderer_inst/gpu_px_reg[4]_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124     3.036 r  graphics_renderer_inst/pixel_data[2]_i_127__0/O
                         net (fo=8, routed)           0.524     3.560    graphics_renderer_inst/glob_state_reg[0]_rep_9
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.124     3.684 r  graphics_renderer_inst/pixel_data[2]_i_129/O
                         net (fo=16, routed)          0.488     4.172    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_23__0_1
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.296 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130/O
                         net (fo=1, routed)           0.670     4.966    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.090 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_72__0/O
                         net (fo=113, routed)         0.917     6.007    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.131 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_309/O
                         net (fo=1, routed)           0.797     6.928    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_309_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.052 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_253/O
                         net (fo=1, routed)           0.654     7.706    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_253_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.830 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_155/O
                         net (fo=1, routed)           0.425     8.254    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_155_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.378 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_81/O
                         net (fo=1, routed)           0.574     8.953    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_28__0/O
                         net (fo=1, routed)           0.579     9.656    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_28__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.780 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_6__1/O
                         net (fo=2, routed)           0.164     9.944    game_logic_inst/pixel_data_reg[0]_1
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.068 r  game_logic_inst/pixel_data[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.068    genblk2[3].text_renderer_inst/pixel_data_reg[0]_0
    SLICE_X33Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X33Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[0]/C
                         clock pessimism             -0.497     7.427    
                         clock uncertainty           -0.074     7.353    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)        0.031     7.384    genblk2[3].text_renderer_inst/pixel_data_reg[0]
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                 -2.684    

Slack (VIOLATED) :        -2.593ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.430ns  (logic 2.564ns (20.627%)  route 9.866ns (79.373%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y41         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  graphics_renderer_inst/gpu_px_reg[3]/Q
                         net (fo=157, routed)         0.774    -1.223    graphics_renderer_inst/x[3]
    SLICE_X43Y41         LUT5 (Prop_lut5_I3_O)        0.124    -1.099 r  graphics_renderer_inst/pixel_data[2]_i_285/O
                         net (fo=3, routed)           0.410    -0.689    graphics_renderer_inst/pixel_data[2]_i_285_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.565 r  graphics_renderer_inst/pixel_data[2]_i_242/O
                         net (fo=2, routed)           0.464    -0.102    game_logic_inst/pixel_data[2]_i_112__0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124     0.022 r  game_logic_inst/pixel_data[2]_i_128/O
                         net (fo=6, routed)           0.451     0.473    game_logic_inst/glob_state_reg[0]_rep_14
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124     0.597 f  game_logic_inst/pixel_data[2]_i_215__0/O
                         net (fo=2, routed)           0.616     1.214    game_logic_inst/pixel_data[2]_i_215__0_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     1.338 r  game_logic_inst/pixel_data[2]_i_108__1/O
                         net (fo=7, routed)           0.663     2.001    game_logic_inst/glob_state_reg[0]_rep_12
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.125 f  game_logic_inst/pixel_data[2]_i_49__1/O
                         net (fo=20, routed)          0.341     2.466    graphics_renderer_inst/pixel_data[2]_i_70__0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  graphics_renderer_inst/pixel_data[2]_i_47__1/O
                         net (fo=3, routed)           0.322     2.912    graphics_renderer_inst/gpu_px_reg[4]_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124     3.036 r  graphics_renderer_inst/pixel_data[2]_i_127__0/O
                         net (fo=8, routed)           0.524     3.560    graphics_renderer_inst/glob_state_reg[0]_rep_9
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.124     3.684 r  graphics_renderer_inst/pixel_data[2]_i_129/O
                         net (fo=16, routed)          0.488     4.172    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_23__0_1
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.296 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130/O
                         net (fo=1, routed)           0.670     4.966    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.090 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_72__0/O
                         net (fo=113, routed)         1.276     6.366    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X38Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.490 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_219/O
                         net (fo=2, routed)           0.317     6.807    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_219_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.931 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_115/O
                         net (fo=1, routed)           0.858     7.788    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_115_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.912 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_51/O
                         net (fo=1, routed)           0.417     8.329    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_51_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_18_comp/O
                         net (fo=3, routed)           0.567     9.021    game_logic_inst/row_out_raw[0]
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.145 r  game_logic_inst/pixel_on_i_2__2_comp_1/O
                         net (fo=1, routed)           0.708     9.853    game_logic_inst/pixel_on_i_2__2_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.124     9.977 r  game_logic_inst/pixel_on_i_1__3_comp/O
                         net (fo=1, routed)           0.000     9.977    genblk2[3].text_renderer_inst/pixel_on_reg_0
    SLICE_X32Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X32Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.497     7.427    
                         clock uncertainty           -0.074     7.353    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)        0.031     7.384    genblk2[3].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                 -2.593    

Slack (VIOLATED) :        -2.403ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.285ns  (logic 2.688ns (21.881%)  route 9.597ns (78.119%))
  Logic Levels:           18  (LUT4=1 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 f  graphics_renderer_inst/gpu_px_reg[4]/Q
                         net (fo=147, routed)         0.969    -1.030    graphics_renderer_inst/x[4]
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.906 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.449    -0.456    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.332 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.154    -0.178    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.054 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.547     0.494    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.124     0.618 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=13, routed)          0.488     1.106    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.230 r  graphics_renderer_inst/pixel_data[2]_i_117_comp/O
                         net (fo=9, routed)           0.340     1.570    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.694 f  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=3, routed)           0.413     2.107    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I2_O)        0.124     2.231 r  graphics_renderer_inst/pixel_data[2]_i_110__1_comp/O
                         net (fo=10, routed)          0.546     2.777    graphics_renderer_inst/pixel_data[2]_i_110__1_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I0_O)        0.124     2.901 f  graphics_renderer_inst/pixel_data[2]_i_235/O
                         net (fo=1, routed)           0.300     3.202    graphics_renderer_inst/pixel_data[2]_i_235_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I3_O)        0.124     3.326 r  graphics_renderer_inst/pixel_data[2]_i_208_comp/O
                         net (fo=1, routed)           0.300     3.625    graphics_renderer_inst/pixel_data[2]_i_208_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.749 f  graphics_renderer_inst/pixel_data[2]_i_109__0/O
                         net (fo=1, routed)           0.312     4.062    graphics_renderer_inst/pixel_data[2]_i_109__0_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I2_O)        0.124     4.186 f  graphics_renderer_inst/pixel_data[2]_i_44__0/O
                         net (fo=1, routed)           0.491     4.677    graphics_renderer_inst/pixel_data[2]_i_44__0_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.801 f  graphics_renderer_inst/pixel_data[2]_i_12__0/O
                         net (fo=77, routed)          0.743     5.544    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X52Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.668 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_179/O
                         net (fo=1, routed)           0.879     6.547    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_179_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.671 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_79_comp_1/O
                         net (fo=1, routed)           0.905     7.576    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_79_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.700 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_27_comp/O
                         net (fo=1, routed)           0.667     8.367    graphics_renderer_inst/pixel_data[2]_i_2__0_7
    SLICE_X54Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.491 r  graphics_renderer_inst/pixel_data[2]_i_7__0/O
                         net (fo=3, routed)           0.505     8.996    graphics_renderer_inst/pixel_data[2]_i_7__0_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.120 r  graphics_renderer_inst/pixel_data[2]_i_2__0_comp_2/O
                         net (fo=1, routed)           0.587     9.706    game_logic_inst/glob_state_reg[1]_repN_2_alias
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.124     9.830 r  game_logic_inst/pixel_on_i_1__0_comp/O
                         net (fo=1, routed)           0.000     9.830    genblk2[0].text_renderer_inst/pixel_on_reg_0
    SLICE_X54Y53         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.928    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X54Y53         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.505     7.423    
                         clock uncertainty           -0.074     7.348    
    SLICE_X54Y53         FDRE (Setup_fdre_C_D)        0.079     7.427    genblk2[0].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.427    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                 -2.403    

Slack (VIOLATED) :        -2.172ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.056ns  (logic 2.440ns (20.239%)  route 9.616ns (79.761%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 f  graphics_renderer_inst/gpu_px_reg[4]/Q
                         net (fo=147, routed)         0.969    -1.030    graphics_renderer_inst/x[4]
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.906 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.449    -0.456    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.332 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.154    -0.178    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.054 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.547     0.494    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.124     0.618 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=13, routed)          0.370     0.988    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124     1.112 r  graphics_renderer_inst/pixel_data[2]_i_210_comp/O
                         net (fo=2, routed)           0.796     1.908    graphics_renderer_inst/pixel_data[2]_i_210_n_0
    SLICE_X47Y42         LUT4 (Prop_lut4_I1_O)        0.124     2.032 r  graphics_renderer_inst/pixel_data[2]_i_113__0/O
                         net (fo=15, routed)          0.409     2.441    graphics_renderer_inst/pixel_data[2]_i_113__0_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124     2.565 r  graphics_renderer_inst/pixel_data[2]_i_111__0/O
                         net (fo=6, routed)           0.711     3.276    graphics_renderer_inst/pixel_data[2]_i_111__0_n_0
    SLICE_X50Y44         LUT2 (Prop_lut2_I1_O)        0.124     3.400 f  graphics_renderer_inst/pixel_data[2]_i_100__0/O
                         net (fo=6, routed)           0.502     3.902    graphics_renderer_inst/pixel_data[2]_i_100__0_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.026 r  graphics_renderer_inst/pixel_data[2]_i_42__0/O
                         net (fo=3, routed)           0.665     4.691    graphics_renderer_inst/pixel_data[2]_i_42__0_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.815 f  graphics_renderer_inst/pixel_data[2]_i_11__0/O
                         net (fo=77, routed)          1.111     5.926    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_146/O
                         net (fo=2, routed)           0.506     6.555    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_146_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_71/O
                         net (fo=1, routed)           0.747     7.426    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_71_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.550 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_22_comp/O
                         net (fo=1, routed)           0.572     8.123    graphics_renderer_inst/pixel_data[2]_i_2__0_3
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.247 r  graphics_renderer_inst/pixel_data[2]_i_5__0/O
                         net (fo=3, routed)           0.803     9.050    graphics_renderer_inst/pixel_data[2]_i_5__0_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.174 r  graphics_renderer_inst/pixel_data[2]_i_2__0_comp_1/O
                         net (fo=1, routed)           0.303     9.477    game_logic_inst/glob_state_reg[1]_repN_1_alias
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.124     9.601 r  game_logic_inst/pixel_data[2]_i_1__0_comp/O
                         net (fo=1, routed)           0.000     9.601    genblk2[0].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X54Y53         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.928    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X54Y53         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.505     7.423    
                         clock uncertainty           -0.074     7.348    
    SLICE_X54Y53         FDRE (Setup_fdre_C_D)        0.081     7.429    genblk2[0].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.429    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                 -2.172    

Slack (VIOLATED) :        -2.065ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 2.688ns (22.586%)  route 9.213ns (77.414%))
  Logic Levels:           18  (LUT4=1 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 f  graphics_renderer_inst/gpu_px_reg[4]/Q
                         net (fo=147, routed)         0.969    -1.030    graphics_renderer_inst/x[4]
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.906 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.449    -0.456    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.332 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.154    -0.178    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.054 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.547     0.494    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.124     0.618 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=13, routed)          0.488     1.106    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.230 r  graphics_renderer_inst/pixel_data[2]_i_117_comp/O
                         net (fo=9, routed)           0.340     1.570    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.694 r  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=3, routed)           0.413     2.107    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I2_O)        0.124     2.231 f  graphics_renderer_inst/pixel_data[2]_i_110__1_comp/O
                         net (fo=10, routed)          0.546     2.777    graphics_renderer_inst/pixel_data[2]_i_110__1_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I0_O)        0.124     2.901 r  graphics_renderer_inst/pixel_data[2]_i_235/O
                         net (fo=1, routed)           0.300     3.202    graphics_renderer_inst/pixel_data[2]_i_235_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I3_O)        0.124     3.326 f  graphics_renderer_inst/pixel_data[2]_i_208_comp/O
                         net (fo=1, routed)           0.300     3.625    graphics_renderer_inst/pixel_data[2]_i_208_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.749 r  graphics_renderer_inst/pixel_data[2]_i_109__0/O
                         net (fo=1, routed)           0.312     4.062    graphics_renderer_inst/pixel_data[2]_i_109__0_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I2_O)        0.124     4.186 r  graphics_renderer_inst/pixel_data[2]_i_44__0/O
                         net (fo=1, routed)           0.491     4.677    graphics_renderer_inst/pixel_data[2]_i_44__0_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.801 r  graphics_renderer_inst/pixel_data[2]_i_12__0/O
                         net (fo=77, routed)          1.008     5.809    graphics_renderer_inst/rom_text_line[0]
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     5.933 r  graphics_renderer_inst/pixel_data[2]_i_133/O
                         net (fo=2, routed)           0.817     6.750    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_33_0
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.874 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60/O
                         net (fo=1, routed)           0.761     7.635    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124     7.759 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_17_comp/O
                         net (fo=1, routed)           0.593     8.352    graphics_renderer_inst/pixel_data[2]_i_2__0_11
    SLICE_X54Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.476 r  graphics_renderer_inst/pixel_data[2]_i_4__0/O
                         net (fo=3, routed)           0.425     8.901    graphics_renderer_inst/pixel_data[2]_i_4__0_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.025 r  graphics_renderer_inst/pixel_data[2]_i_2__0_comp_4/O
                         net (fo=1, routed)           0.297     9.323    game_logic_inst/pixel_data_reg[1]
    SLICE_X57Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.447 r  game_logic_inst/pixel_data[1]_i_1__0_comp/O
                         net (fo=1, routed)           0.000     9.447    genblk2[0].text_renderer_inst/pixel_data_reg[1]_0
    SLICE_X57Y52         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.930    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X57Y52         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[1]/C
                         clock pessimism             -0.505     7.425    
                         clock uncertainty           -0.074     7.350    
    SLICE_X57Y52         FDRE (Setup_fdre_C_D)        0.031     7.381    genblk2[0].text_renderer_inst/pixel_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.381    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                 -2.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_uart_baudrate_generator/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_uart_baudrate_generator/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y49         FDRE                                         r  main_uart_baudrate_generator/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_uart_baudrate_generator/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.304    main_uart_baudrate_generator/counter_reg[26]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.144 r  main_uart_baudrate_generator/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.143    main_uart_baudrate_generator/counter_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.089 r  main_uart_baudrate_generator/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.089    main_uart_baudrate_generator/counter_reg[28]_i_1__0_n_7
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.338    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[28]/C
                         clock pessimism              0.039    -0.298    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.193    main_uart_baudrate_generator/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 main_uart_baudrate_generator/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_uart_baudrate_generator/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y49         FDRE                                         r  main_uart_baudrate_generator/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_uart_baudrate_generator/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.304    main_uart_baudrate_generator/counter_reg[26]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.144 r  main_uart_baudrate_generator/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.143    main_uart_baudrate_generator/counter_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.078 r  main_uart_baudrate_generator/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.078    main_uart_baudrate_generator/counter_reg[28]_i_1__0_n_5
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.338    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[30]/C
                         clock pessimism              0.039    -0.298    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.193    main_uart_baudrate_generator/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clk_1ms_div/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1ms_div/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.355ns (70.790%)  route 0.146ns (29.210%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y49         FDRE                                         r  clk_1ms_div/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1ms_div/counter_reg[22]/Q
                         net (fo=4, routed)           0.146    -0.279    clk_1ms_div/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.119 r  clk_1ms_div/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.118    clk_1ms_div/counter_reg[20]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.064 r  clk_1ms_div/counter_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.064    clk_1ms_div/counter_reg[24]_i_1__1_n_7
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[24]/C
                         clock pessimism              0.039    -0.297    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    clk_1ms_div/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk_1ms_div/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1ms_div/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.366ns (71.417%)  route 0.146ns (28.583%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y49         FDRE                                         r  clk_1ms_div/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1ms_div/counter_reg[22]/Q
                         net (fo=4, routed)           0.146    -0.279    clk_1ms_div/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.119 r  clk_1ms_div/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.118    clk_1ms_div/counter_reg[20]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.053 r  clk_1ms_div/counter_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.053    clk_1ms_div/counter_reg[24]_i_1__1_n_5
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[26]/C
                         clock pessimism              0.039    -0.297    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    clk_1ms_div/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 main_uart_baudrate_generator/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_uart_baudrate_generator/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y49         FDRE                                         r  main_uart_baudrate_generator/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_uart_baudrate_generator/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.304    main_uart_baudrate_generator/counter_reg[26]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.144 r  main_uart_baudrate_generator/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.143    main_uart_baudrate_generator/counter_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.053 r  main_uart_baudrate_generator/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.053    main_uart_baudrate_generator/counter_reg[28]_i_1__0_n_6
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.338    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[29]/C
                         clock pessimism              0.039    -0.298    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.193    main_uart_baudrate_generator/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 main_uart_baudrate_generator/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_uart_baudrate_generator/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y49         FDRE                                         r  main_uart_baudrate_generator/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_uart_baudrate_generator/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.304    main_uart_baudrate_generator/counter_reg[26]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.144 r  main_uart_baudrate_generator/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.143    main_uart_baudrate_generator/counter_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.053 r  main_uart_baudrate_generator/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.053    main_uart_baudrate_generator/counter_reg[28]_i_1__0_n_4
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.338    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[31]/C
                         clock pessimism              0.039    -0.298    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.193    main_uart_baudrate_generator/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clk_1ms_div/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1ms_div/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.746%)  route 0.146ns (27.254%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y49         FDRE                                         r  clk_1ms_div/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1ms_div/counter_reg[22]/Q
                         net (fo=4, routed)           0.146    -0.279    clk_1ms_div/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.119 r  clk_1ms_div/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.118    clk_1ms_div/counter_reg[20]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.028 r  clk_1ms_div/counter_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.028    clk_1ms_div/counter_reg[24]_i_1__1_n_6
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[25]/C
                         clock pessimism              0.039    -0.297    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    clk_1ms_div/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clk_1ms_div/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1ms_div/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.746%)  route 0.146ns (27.254%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y49         FDRE                                         r  clk_1ms_div/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1ms_div/counter_reg[22]/Q
                         net (fo=4, routed)           0.146    -0.279    clk_1ms_div/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.119 r  clk_1ms_div/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.118    clk_1ms_div/counter_reg[20]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.028 r  clk_1ms_div/counter_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.028    clk_1ms_div/counter_reg[24]_i_1__1_n_4
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[27]/C
                         clock pessimism              0.039    -0.297    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    clk_1ms_div/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X32Y4          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[0]/Q
                         net (fo=7, routed)           0.086    -0.339    btn_reset_vga/genblk1[0].the_debouncer/counter_reg_n_0_[0]
    SLICE_X33Y4          LUT5 (Prop_lut5_I3_O)        0.045    -0.294 r  btn_reset_vga/genblk1[0].the_debouncer/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.294    btn_reset_vga/genblk1[0].the_debouncer/p_0_in__2[4]
    SLICE_X33Y4          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X33Y4          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[4]/C
                         clock pessimism             -0.217    -0.553    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.092    -0.461    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.306%)  route 0.086ns (31.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X28Y21         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  btn_reset/genblk1[0].the_debouncer/counter_reg[7]/Q
                         net (fo=9, routed)           0.086    -0.349    btn_reset/genblk1[0].the_debouncer/counter_reg[7]
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.045    -0.304 r  btn_reset/genblk1[0].the_debouncer/counter[8]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.304    btn_reset/genblk1[0].the_debouncer/counter[8]_i_1__2_n_0
    SLICE_X29Y21         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.821    -0.348    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X29Y21         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[8]/C
                         clock pessimism             -0.216    -0.563    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.092    -0.471    btn_reset/genblk1[0].the_debouncer/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100MHZ_CW
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0     main_vga_vram_buffer/memory_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2     main_vga_vram_buffer/memory_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2     main_vga_vram_buffer/memory_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6     main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8     main_vga_vram_buffer/memory_block_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10    main_vga_vram_buffer/memory_block_reg_10_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7     main_vga_vram_buffer/memory_block_reg_11_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9     main_vga_vram_buffer/memory_block_reg_11_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11    main_vga_vram_buffer/memory_block_reg_11_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0     main_vga_vram_buffer/memory_block_reg_12_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53    led_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53    led_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53    led_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53    led_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y51    led_r_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y51    led_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y53    led_r_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y53    led_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y63    background_graphics_renderer_inst/pixel_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y63    background_graphics_renderer_inst/pixel_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53    led_r_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53    led_r_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53    led_r_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53    led_r_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y51    led_r_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y51    led_r_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y53    led_r_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y53    led_r_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y63    background_graphics_renderer_inst/pixel_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y63    background_graphics_renderer_inst/pixel_data_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_CW
  To Clock:  CLK_25MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack       27.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.503ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.816ns  (logic 4.359ns (36.891%)  route 7.457ns (63.109%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[15])
                                                      3.841     2.909 r  vram_ra/P[15]
                         net (fo=48, routed)          6.437     9.346    main_vga_vram_buffer/P[15]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    36.850    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.850    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                 27.503    

Slack (MET) :             27.965ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.304ns  (logic 4.359ns (38.563%)  route 6.945ns (61.437%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      3.841     2.909 r  vram_ra/P[3]
                         net (fo=48, routed)          5.925     8.834    main_vga_vram_buffer/P[3]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.799    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                 27.965    

Slack (MET) :             28.004ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.257ns  (logic 4.359ns (38.724%)  route 6.898ns (61.276%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 37.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[2])
                                                      3.841     2.909 r  vram_ra/P[2]
                         net (fo=48, routed)          5.878     8.787    main_vga_vram_buffer/P[2]
    RAMB36_X2Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.470    37.957    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X2Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/CLKBWRCLK
                         clock pessimism             -0.505    37.451    
                         clock uncertainty           -0.095    37.357    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    36.791    main_vga_vram_buffer/memory_block_reg_3_2
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 28.004    

Slack (MET) :             28.024ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.244ns  (logic 4.359ns (38.768%)  route 6.885ns (61.232%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[13])
                                                      3.841     2.909 r  vram_ra/P[13]
                         net (fo=48, routed)          5.865     8.774    main_vga_vram_buffer/P[13]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    36.799    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                 28.024    

Slack (MET) :             28.037ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.232ns  (logic 4.359ns (38.810%)  route 6.873ns (61.190%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[5])
                                                      3.841     2.909 r  vram_ra/P[5]
                         net (fo=48, routed)          5.853     8.762    main_vga_vram_buffer/P[5]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    36.799    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                 28.037    

Slack (MET) :             28.066ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.202ns  (logic 4.359ns (38.912%)  route 6.843ns (61.088%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[6])
                                                      3.841     2.909 r  vram_ra/P[6]
                         net (fo=48, routed)          5.824     8.733    main_vga_vram_buffer/P[6]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    36.799    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                 28.066    

Slack (MET) :             28.067ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.193ns  (logic 4.359ns (38.943%)  route 6.834ns (61.057%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 37.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[5])
                                                      3.841     2.909 r  vram_ra/P[5]
                         net (fo=48, routed)          5.815     8.724    main_vga_vram_buffer/P[5]
    RAMB36_X2Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.470    37.957    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X2Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/CLKBWRCLK
                         clock pessimism             -0.505    37.451    
                         clock uncertainty           -0.095    37.357    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    36.791    main_vga_vram_buffer/memory_block_reg_3_2
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                 28.067    

Slack (MET) :             28.083ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.231ns  (logic 4.359ns (38.813%)  route 6.872ns (61.187%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 37.960 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[15])
                                                      3.841     2.909 r  vram_ra/P[15]
                         net (fo=48, routed)          5.852     8.761    main_vga_vram_buffer/P[15]
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.473    37.960    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.505    37.454    
                         clock uncertainty           -0.095    37.360    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    36.845    main_vga_vram_buffer/memory_block_reg_2_1
  -------------------------------------------------------------------
                         required time                         36.845    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                 28.083    

Slack (MET) :             28.107ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.161ns  (logic 4.359ns (39.054%)  route 6.802ns (60.946%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841     2.909 r  vram_ra/P[14]
                         net (fo=48, routed)          5.783     8.692    main_vga_vram_buffer/P[14]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    36.799    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                 28.107    

Slack (MET) :             28.115ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.153ns  (logic 4.359ns (39.084%)  route 6.794ns (60.916%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[10])
                                                      3.841     2.909 r  vram_ra/P[10]
                         net (fo=48, routed)          5.774     8.683    main_vga_vram_buffer/P[10]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.799    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                 28.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.727%)  route 0.131ns (41.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.556    -0.573    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.131    -0.302    main_vga_sync/Q[5]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  main_vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.257    main_vga_sync/hsync_next
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X12Y27         FDCE (Hold_fdce_C_D)         0.121    -0.439    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.358%)  route 0.133ns (41.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.556    -0.573    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.133    -0.300    main_vga_sync/Q[5]
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.255 r  main_vga_sync/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    main_vga_sync/h_count_reg[9]_i_1_n_0
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X12Y27         FDCE (Hold_fdce_C_D)         0.121    -0.439    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.255%)  route 0.106ns (33.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.556    -0.573    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.106    -0.303    main_vga_sync/Q[9]
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.258 r  main_vga_sync/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    main_vga_sync/h_count_reg[5]_i_1_n_0
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X13Y27         FDCE (Hold_fdce_C_D)         0.092    -0.468    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.045%)  route 0.107ns (33.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.556    -0.573    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.107    -0.302    main_vga_sync/Q[9]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  main_vga_sync/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    main_vga_sync/h_count_reg[8]_i_1_n_0
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X13Y27         FDCE (Hold_fdce_C_D)         0.091    -0.469    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.028%)  route 0.165ns (46.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  main_vga_sync/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.165    -0.271    main_vga_sync/v_count_reg_reg[9]_0[2]
    SLICE_X14Y26         LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  main_vga_sync/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    main_vga_sync/v_count_reg[9]_i_2_n_0
    SLICE_X14Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X14Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism             -0.215    -0.562    
    SLICE_X14Y26         FDCE (Hold_fdce_C_D)         0.120    -0.442    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.417%)  route 0.169ns (47.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.169    -0.267    main_vga_sync/v_count_reg_reg[9]_0[3]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.045    -0.222 r  main_vga_sync/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.222    main_vga_sync/vsync_next
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.215    -0.562    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.121    -0.441    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.977%)  route 0.151ns (42.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  main_vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.151    -0.261    main_vga_sync/Q[2]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.045    -0.216 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.215    -0.562    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.121    -0.441    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.657%)  route 0.153ns (42.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  main_vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.153    -0.259    main_vga_sync/Q[2]
    SLICE_X12Y26         LUT4 (Prop_lut4_I0_O)        0.045    -0.214 r  main_vga_sync/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    main_vga_sync/h_count_reg[3]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.215    -0.562    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.120    -0.442    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.499%)  route 0.161ns (43.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.161    -0.251    main_vga_sync/Q[0]
    SLICE_X12Y25         LUT3 (Prop_lut3_I1_O)        0.045    -0.206 r  main_vga_sync/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    main_vga_sync/h_count_reg[2]_i_1_n_0
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.820    -0.349    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.228    -0.576    
    SLICE_X12Y25         FDCE (Hold_fdce_C_D)         0.121    -0.455    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.554    -0.575    main_vga_sync/CLK_25MHZ
    SLICE_X13Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.168    -0.266    main_vga_sync/v_count_reg_reg[9]_0[8]
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.045    -0.221 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X13Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X13Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.228    -0.575    
    SLICE_X13Y26         FDCE (Hold_fdce_C_D)         0.091    -0.484    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25MHZ_CW
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0     main_vga_vram_buffer/memory_block_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y2     main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y2     main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6     main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y8     main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10    main_vga_vram_buffer/memory_block_reg_10_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7     main_vga_vram_buffer/memory_block_reg_11_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y9     main_vga_vram_buffer/memory_block_reg_11_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y11    main_vga_vram_buffer/memory_block_reg_11_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y0     main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26    main_vga_sync/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26    main_vga_sync/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW
  To Clock:  CLK_50MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack       16.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.741ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.456ns (14.985%)  route 2.587ns (85.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.564    -2.455    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.999 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/Q
                         net (fo=11, routed)          2.587     0.589    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]_0
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.443    17.930    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                         clock pessimism             -0.411    17.518    
                         clock uncertainty           -0.084    17.435    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)       -0.105    17.330    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]
  -------------------------------------------------------------------
                         required time                         17.330    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                 16.741    

Slack (MET) :             17.194ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 1.074ns (38.991%)  route 1.680ns (61.009%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419    -2.035 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.833    -1.202    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.328    -0.874 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.848    -0.026    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I4_O)        0.327     0.301 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.301    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    17.932    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.385    17.546    
                         clock uncertainty           -0.084    17.463    
    SLICE_X32Y44         FDRE (Setup_fdre_C_D)        0.032    17.495    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.495    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                 17.194    

Slack (MET) :             17.410ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.608ns (29.038%)  route 1.486ns (70.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.882    -1.129    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.152    -0.977 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.604    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    17.921    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.388    17.533    
                         clock uncertainty           -0.084    17.449    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.413    17.036    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                 17.410    

Slack (MET) :             17.410ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.608ns (29.038%)  route 1.486ns (70.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.882    -1.129    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.152    -0.977 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.604    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    17.921    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.388    17.533    
                         clock uncertainty           -0.084    17.449    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.413    17.036    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                 17.410    

Slack (MET) :             17.410ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.608ns (29.038%)  route 1.486ns (70.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.882    -1.129    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.152    -0.977 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.604    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    17.921    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.388    17.533    
                         clock uncertainty           -0.084    17.449    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.413    17.036    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                 17.410    

Slack (MET) :             17.410ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.608ns (29.038%)  route 1.486ns (70.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.882    -1.129    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.152    -0.977 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.604    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    17.921    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.388    17.533    
                         clock uncertainty           -0.084    17.449    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.413    17.036    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                 17.410    

Slack (MET) :             17.568ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.456ns (20.295%)  route 1.791ns (79.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.791    -0.209    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.443    17.930    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
                         clock pessimism             -0.425    17.504    
                         clock uncertainty           -0.084    17.421    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)       -0.062    17.359    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                 17.568    

Slack (MET) :             17.584ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 1.074ns (45.446%)  route 1.289ns (54.554%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419    -2.035 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.833    -1.202    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.328    -0.874 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.457    -0.417    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.327    -0.090 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    17.932    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.385    17.546    
                         clock uncertainty           -0.084    17.463    
    SLICE_X32Y44         FDRE (Setup_fdre_C_D)        0.031    17.494    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.494    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                 17.584    

Slack (MET) :             17.585ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.456ns (20.744%)  route 1.742ns (79.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=12, routed)          1.742    -0.257    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]_0
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.443    17.930    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                         clock pessimism             -0.425    17.504    
                         clock uncertainty           -0.084    17.421    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)       -0.093    17.328    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]
  -------------------------------------------------------------------
                         required time                         17.328    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                 17.585    

Slack (MET) :             17.586ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.074ns (45.523%)  route 1.285ns (54.477%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419    -2.035 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.833    -1.202    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.328    -0.874 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.453    -0.421    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.327    -0.094 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    17.932    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.385    17.546    
                         clock uncertainty           -0.084    17.463    
    SLICE_X32Y44         FDRE (Setup_fdre_C_D)        0.029    17.492    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.492    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                 17.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.999%)  route 0.119ns (39.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.119    -0.310    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.265    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X29Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.214    -0.553    
    SLICE_X29Y59         FDRE (Hold_fdre_C_D)         0.091    -0.462    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.069    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I2_O)        0.099    -0.274 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.000    -0.274    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.230    -0.570    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.091    -0.479    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.212%)  route 0.164ns (46.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.164    -0.262    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.217 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.092    -0.458    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.037%)  route 0.165ns (46.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.165    -0.261    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.216 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.092    -0.458    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.436%)  route 0.156ns (45.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.156    -0.270    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.230    -0.566    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.092    -0.474    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.298%)  route 0.157ns (45.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.157    -0.273    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X28Y60         LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.228    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[2]
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.230    -0.570    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.092    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.277%)  route 0.157ns (45.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.157    -0.269    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X32Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.224 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.230    -0.566    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.091    -0.475    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.116%)  route 0.158ns (45.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.158    -0.272    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X28Y60         LUT4 (Prop_lut4_I0_O)        0.045    -0.227 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.227    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.230    -0.570    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.092    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.291%)  route 0.199ns (51.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/Q
                         net (fo=14, routed)          0.199    -0.226    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.181 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000    -0.181    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.230    -0.566    
    SLICE_X32Y45         FDRE (Hold_fdre_C_D)         0.091    -0.475    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.189%)  route 0.208ns (52.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.208    -0.221    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.045    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.176    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[1]
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.230    -0.570    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.092    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50MHZ_CW
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y6   clock_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X33Y40    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X28Y40    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y40    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y40    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y40    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y40    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CW
  To Clock:  clkfbout_CW

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CW
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7   clock_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_100MHZ_CW_1

Setup :           25  Failing Endpoints,  Worst Slack       -3.029ns,  Total Violation      -28.751ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.029ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[1].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.947ns  (logic 2.564ns (19.804%)  route 10.383ns (80.196%))
  Logic Levels:           17  (LUT5=3 LUT6=14)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.563    -2.456    game_logic_inst/CLK_100MHZ
    SLICE_X43Y38         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456    -2.000 r  game_logic_inst/glob_state_reg[0]_rep__0/Q
                         net (fo=43, routed)          0.880    -1.119    graphics_renderer_inst/pixel_on_reg_1
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124    -0.995 r  graphics_renderer_inst/pixel_on_i_45/O
                         net (fo=6, routed)           0.725    -0.271    graphics_renderer_inst/pixel_on_i_45_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.124    -0.147 f  graphics_renderer_inst/pixel_data[2]_i_4__1/O
                         net (fo=5, routed)           0.344     0.197    graphics_renderer_inst/pixel_data[2]_i_4__1_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I2_O)        0.124     0.321 r  graphics_renderer_inst/pixel_on_i_250/O
                         net (fo=1, routed)           0.773     1.095    graphics_renderer_inst/pixel_on_i_250_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124     1.219 f  graphics_renderer_inst/pixel_on_i_246_comp/O
                         net (fo=4, routed)           0.316     1.535    graphics_renderer_inst/pixel_on_i_246_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     1.659 r  graphics_renderer_inst/pixel_on_i_248/O
                         net (fo=2, routed)           0.417     2.076    graphics_renderer_inst/pixel_on_i_248_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  graphics_renderer_inst/pixel_on_i_240/O
                         net (fo=3, routed)           0.765     2.965    graphics_renderer_inst/pixel_on_i_240_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.089 r  graphics_renderer_inst/pixel_on_i_228__0_comp/O
                         net (fo=1, routed)           0.408     3.497    graphics_renderer_inst/pixel_on_i_228__0_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.621 f  graphics_renderer_inst/pixel_on_i_209/O
                         net (fo=75, routed)          0.468     4.090    graphics_renderer_inst/char_row_0[2]
    SLICE_X46Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.214 r  graphics_renderer_inst/pixel_on_i_238/O
                         net (fo=5, routed)           0.459     4.672    graphics_renderer_inst/pixel_on_i_238_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     4.796 f  graphics_renderer_inst/pixel_on_i_232/O
                         net (fo=1, routed)           0.956     5.752    graphics_renderer_inst/pixel_on_i_232_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.876 r  graphics_renderer_inst/pixel_on_i_211/O
                         net (fo=55, routed)          1.019     6.895    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/char_row[0]
    SLICE_X52Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.019 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_171/O
                         net (fo=1, routed)           0.566     7.585    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_171_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84/O
                         net (fo=1, routed)           0.403     8.113    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84_n_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.237 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_34/O
                         net (fo=1, routed)           0.751     8.987    graphics_renderer_inst/pixel_on_i_2__0_6
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.111 r  graphics_renderer_inst/pixel_on_i_9/O
                         net (fo=1, routed)           0.573     9.684    graphics_renderer_inst/pixel_on_i_9_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I3_O)        0.124     9.808 r  graphics_renderer_inst/pixel_on_i_2__0/O
                         net (fo=2, routed)           0.559    10.367    graphics_renderer_inst/glob_state_reg[0]_rep__0
    SLICE_X51Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.491 r  graphics_renderer_inst/pixel_on_i_1__1/O
                         net (fo=1, routed)           0.000    10.491    genblk2[1].text_renderer_inst/pixel_on_reg_0
    SLICE_X51Y32         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.931    genblk2[1].text_renderer_inst/CLK_100MHZ
    SLICE_X51Y32         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.425     7.505    
                         clock uncertainty           -0.074     7.432    
    SLICE_X51Y32         FDRE (Setup_fdre_C_D)        0.031     7.463    genblk2[1].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                 -3.029    

Slack (VIOLATED) :        -2.913ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[2].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.825ns  (logic 2.688ns (20.959%)  route 10.137ns (79.041%))
  Logic Levels:           18  (LUT3=1 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X41Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  graphics_renderer_inst/gpu_px_reg[6]_replica/Q
                         net (fo=23, routed)          0.867    -1.131    graphics_renderer_inst/x[6]_repN
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124    -1.007 r  graphics_renderer_inst/pixel_on_i_242/O
                         net (fo=1, routed)           0.627    -0.380    graphics_renderer_inst/pixel_on_i_242_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.256 f  graphics_renderer_inst/pixel_on_i_234__0/O
                         net (fo=2, routed)           0.463     0.207    graphics_renderer_inst/pixel_on_i_234__0_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.331 r  graphics_renderer_inst/pixel_on_i_181/O
                         net (fo=1, routed)           0.788     1.119    graphics_renderer_inst/pixel_on_i_181_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.243 f  graphics_renderer_inst/pixel_on_i_97/O
                         net (fo=10, routed)          0.476     1.719    graphics_renderer_inst/glob_state_reg[0]_rep_4
    SLICE_X47Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.843 r  graphics_renderer_inst/pixel_on_i_165/O
                         net (fo=2, routed)           0.425     2.267    graphics_renderer_inst/pixel_on_i_165_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124     2.391 r  graphics_renderer_inst/pixel_on_i_86/O
                         net (fo=17, routed)          0.386     2.777    graphics_renderer_inst/glob_state_reg[0]_rep_5
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124     2.901 r  graphics_renderer_inst/pixel_on_i_166/O
                         net (fo=1, routed)           0.159     3.060    graphics_renderer_inst/pixel_on_i_166_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.184 r  graphics_renderer_inst/pixel_on_i_89/O
                         net (fo=9, routed)           0.232     3.416    graphics_renderer_inst/pixel_on_i_89_n_0
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.124     3.540 f  graphics_renderer_inst/pixel_on_i_36/O
                         net (fo=33, routed)          0.690     4.229    graphics_renderer_inst/gpu_px_reg[5]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.353 f  graphics_renderer_inst/pixel_on_i_186/O
                         net (fo=1, routed)           0.720     5.073    graphics_renderer_inst/pixel_on_i_186_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I3_O)        0.124     5.197 f  graphics_renderer_inst/pixel_on_i_110__0/O
                         net (fo=1, routed)           0.403     5.600    graphics_renderer_inst/pixel_on_i_110__0_n_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.124     5.724 r  graphics_renderer_inst/pixel_on_i_57__0/O
                         net (fo=76, routed)          0.797     6.521    game_logic_inst/pixel_on_i_122
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.645 r  game_logic_inst/pixel_on_i_133/O
                         net (fo=1, routed)           0.635     7.280    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_21_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.404 r  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_67/O
                         net (fo=3, routed)           0.618     8.022    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_67_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_33_comp_1/O
                         net (fo=1, routed)           0.587     8.733    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.124     8.857 f  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_10__0_comp/O
                         net (fo=1, routed)           0.586     9.443    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_10__0_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124     9.567 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0/O
                         net (fo=2, routed)           0.679    10.246    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.370 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_1__2_comp/O
                         net (fo=1, routed)           0.000    10.370    genblk2[2].text_renderer_inst/rom_prog_text_n_0
    SLICE_X53Y22         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[2].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y22         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.425     7.499    
                         clock uncertainty           -0.074     7.426    
    SLICE_X53Y22         FDRE (Setup_fdre_C_D)        0.031     7.457    genblk2[2].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 -2.913    

Slack (VIOLATED) :        -2.889ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[2].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.799ns  (logic 2.688ns (21.002%)  route 10.111ns (78.998%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X41Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  graphics_renderer_inst/gpu_px_reg[6]_replica/Q
                         net (fo=23, routed)          0.867    -1.131    graphics_renderer_inst/x[6]_repN
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124    -1.007 r  graphics_renderer_inst/pixel_on_i_242/O
                         net (fo=1, routed)           0.627    -0.380    graphics_renderer_inst/pixel_on_i_242_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.256 f  graphics_renderer_inst/pixel_on_i_234__0/O
                         net (fo=2, routed)           0.463     0.207    graphics_renderer_inst/pixel_on_i_234__0_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.331 r  graphics_renderer_inst/pixel_on_i_181/O
                         net (fo=1, routed)           0.788     1.119    graphics_renderer_inst/pixel_on_i_181_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.243 f  graphics_renderer_inst/pixel_on_i_97/O
                         net (fo=10, routed)          0.476     1.719    graphics_renderer_inst/glob_state_reg[0]_rep_4
    SLICE_X47Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.843 r  graphics_renderer_inst/pixel_on_i_165/O
                         net (fo=2, routed)           0.425     2.267    graphics_renderer_inst/pixel_on_i_165_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124     2.391 r  graphics_renderer_inst/pixel_on_i_86/O
                         net (fo=17, routed)          0.386     2.777    graphics_renderer_inst/glob_state_reg[0]_rep_5
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124     2.901 r  graphics_renderer_inst/pixel_on_i_166/O
                         net (fo=1, routed)           0.159     3.060    graphics_renderer_inst/pixel_on_i_166_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.184 r  graphics_renderer_inst/pixel_on_i_89/O
                         net (fo=9, routed)           0.232     3.416    graphics_renderer_inst/pixel_on_i_89_n_0
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.124     3.540 f  graphics_renderer_inst/pixel_on_i_36/O
                         net (fo=33, routed)          0.690     4.229    graphics_renderer_inst/gpu_px_reg[5]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.353 f  graphics_renderer_inst/pixel_on_i_186/O
                         net (fo=1, routed)           0.720     5.073    graphics_renderer_inst/pixel_on_i_186_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I3_O)        0.124     5.197 f  graphics_renderer_inst/pixel_on_i_110__0/O
                         net (fo=1, routed)           0.403     5.600    graphics_renderer_inst/pixel_on_i_110__0_n_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.124     5.724 r  graphics_renderer_inst/pixel_on_i_57__0/O
                         net (fo=76, routed)          1.031     6.755    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_76_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.879 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_204/O
                         net (fo=1, routed)           0.721     7.600    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_204_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.724 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_123/O
                         net (fo=1, routed)           0.620     8.345    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_123_n_0
    SLICE_X52Y23         LUT5 (Prop_lut5_I0_O)        0.124     8.469 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_63/O
                         net (fo=3, routed)           0.805     9.274    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_2__2
    SLICE_X53Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.398 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_5__1/O
                         net (fo=1, routed)           0.544     9.942    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_5__1_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.066 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2/O
                         net (fo=1, routed)           0.154    10.220    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.344 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_1__2/O
                         net (fo=1, routed)           0.000    10.344    genblk2[2].text_renderer_inst/rom_prog_text_n_27
    SLICE_X53Y22         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[2].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y22         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.425     7.499    
                         clock uncertainty           -0.074     7.426    
    SLICE_X53Y22         FDRE (Setup_fdre_C_D)        0.029     7.455    genblk2[2].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                 -2.889    

Slack (VIOLATED) :        -2.813ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.652ns  (logic 2.688ns (21.246%)  route 9.964ns (78.754%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y41         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  graphics_renderer_inst/gpu_px_reg[3]/Q
                         net (fo=157, routed)         0.774    -1.223    graphics_renderer_inst/x[3]
    SLICE_X43Y41         LUT5 (Prop_lut5_I3_O)        0.124    -1.099 r  graphics_renderer_inst/pixel_data[2]_i_285/O
                         net (fo=3, routed)           0.410    -0.689    graphics_renderer_inst/pixel_data[2]_i_285_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.565 r  graphics_renderer_inst/pixel_data[2]_i_242/O
                         net (fo=2, routed)           0.464    -0.102    game_logic_inst/pixel_data[2]_i_112__0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124     0.022 r  game_logic_inst/pixel_data[2]_i_128/O
                         net (fo=6, routed)           0.451     0.473    game_logic_inst/glob_state_reg[0]_rep_14
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124     0.597 f  game_logic_inst/pixel_data[2]_i_215__0/O
                         net (fo=2, routed)           0.616     1.214    game_logic_inst/pixel_data[2]_i_215__0_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     1.338 r  game_logic_inst/pixel_data[2]_i_108__1/O
                         net (fo=7, routed)           0.663     2.001    game_logic_inst/glob_state_reg[0]_rep_12
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.125 f  game_logic_inst/pixel_data[2]_i_49__1/O
                         net (fo=20, routed)          0.341     2.466    graphics_renderer_inst/pixel_data[2]_i_70__0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  graphics_renderer_inst/pixel_data[2]_i_47__1/O
                         net (fo=3, routed)           0.322     2.912    graphics_renderer_inst/gpu_px_reg[4]_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124     3.036 r  graphics_renderer_inst/pixel_data[2]_i_127__0/O
                         net (fo=8, routed)           0.524     3.560    graphics_renderer_inst/glob_state_reg[0]_rep_9
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.124     3.684 r  graphics_renderer_inst/pixel_data[2]_i_129/O
                         net (fo=16, routed)          0.488     4.172    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_23__0_1
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.296 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130/O
                         net (fo=1, routed)           0.670     4.966    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.090 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_72__0/O
                         net (fo=113, routed)         0.917     6.007    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.131 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_309/O
                         net (fo=1, routed)           0.797     6.928    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_309_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.052 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_253/O
                         net (fo=1, routed)           0.654     7.706    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_253_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.830 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_155/O
                         net (fo=1, routed)           0.425     8.254    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_155_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.378 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_81/O
                         net (fo=1, routed)           0.574     8.953    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_28__0/O
                         net (fo=1, routed)           0.579     9.656    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_28__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.780 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_6__1/O
                         net (fo=2, routed)           0.294    10.074    game_logic_inst/pixel_data_reg[0]_1
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.198 r  game_logic_inst/pixel_data[2]_i_1__3/O
                         net (fo=1, routed)           0.000    10.198    genblk2[3].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X31Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X31Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.497     7.427    
                         clock uncertainty           -0.074     7.354    
    SLICE_X31Y33         FDRE (Setup_fdre_C_D)        0.031     7.385    genblk2[3].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.385    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                 -2.813    

Slack (VIOLATED) :        -2.778ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[1].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.693ns  (logic 2.564ns (20.200%)  route 10.129ns (79.800%))
  Logic Levels:           17  (LUT5=4 LUT6=13)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.563    -2.456    game_logic_inst/CLK_100MHZ
    SLICE_X43Y38         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456    -2.000 r  game_logic_inst/glob_state_reg[0]_rep__0/Q
                         net (fo=43, routed)          0.880    -1.119    graphics_renderer_inst/pixel_on_reg_1
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124    -0.995 r  graphics_renderer_inst/pixel_on_i_45/O
                         net (fo=6, routed)           0.725    -0.271    graphics_renderer_inst/pixel_on_i_45_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.124    -0.147 f  graphics_renderer_inst/pixel_data[2]_i_4__1/O
                         net (fo=5, routed)           0.344     0.197    graphics_renderer_inst/pixel_data[2]_i_4__1_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I2_O)        0.124     0.321 r  graphics_renderer_inst/pixel_on_i_250/O
                         net (fo=1, routed)           0.773     1.095    graphics_renderer_inst/pixel_on_i_250_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124     1.219 f  graphics_renderer_inst/pixel_on_i_246_comp/O
                         net (fo=4, routed)           0.316     1.535    graphics_renderer_inst/pixel_on_i_246_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     1.659 r  graphics_renderer_inst/pixel_on_i_248/O
                         net (fo=2, routed)           0.417     2.076    graphics_renderer_inst/pixel_on_i_248_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  graphics_renderer_inst/pixel_on_i_240/O
                         net (fo=3, routed)           0.765     2.965    graphics_renderer_inst/pixel_on_i_240_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.089 r  graphics_renderer_inst/pixel_on_i_228__0_comp/O
                         net (fo=1, routed)           0.408     3.497    graphics_renderer_inst/pixel_on_i_228__0_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.621 f  graphics_renderer_inst/pixel_on_i_209/O
                         net (fo=75, routed)          0.468     4.090    graphics_renderer_inst/char_row_0[2]
    SLICE_X46Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.214 r  graphics_renderer_inst/pixel_on_i_238/O
                         net (fo=5, routed)           0.459     4.672    graphics_renderer_inst/pixel_on_i_238_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     4.796 f  graphics_renderer_inst/pixel_on_i_232/O
                         net (fo=1, routed)           0.956     5.752    graphics_renderer_inst/pixel_on_i_232_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.876 r  graphics_renderer_inst/pixel_on_i_211/O
                         net (fo=55, routed)          1.019     6.895    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/char_row[0]
    SLICE_X52Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.019 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_171/O
                         net (fo=1, routed)           0.566     7.585    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_171_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84/O
                         net (fo=1, routed)           0.403     8.113    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84_n_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.237 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_34/O
                         net (fo=1, routed)           0.751     8.987    graphics_renderer_inst/pixel_on_i_2__0_6
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.111 r  graphics_renderer_inst/pixel_on_i_9/O
                         net (fo=1, routed)           0.573     9.684    graphics_renderer_inst/pixel_on_i_9_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I3_O)        0.124     9.808 r  graphics_renderer_inst/pixel_on_i_2__0/O
                         net (fo=2, routed)           0.305    10.114    game_logic_inst/pixel_data_reg[2]_0
    SLICE_X53Y30         LUT5 (Prop_lut5_I2_O)        0.124    10.238 r  game_logic_inst/pixel_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000    10.238    genblk2[1].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X53Y30         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.441     7.928    genblk2[1].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y30         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.425     7.502    
                         clock uncertainty           -0.074     7.429    
    SLICE_X53Y30         FDRE (Setup_fdre_C_D)        0.031     7.460    genblk2[1].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                 -2.778    

Slack (VIOLATED) :        -2.683ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.521ns  (logic 2.688ns (21.467%)  route 9.833ns (78.533%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y41         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  graphics_renderer_inst/gpu_px_reg[3]/Q
                         net (fo=157, routed)         0.774    -1.223    graphics_renderer_inst/x[3]
    SLICE_X43Y41         LUT5 (Prop_lut5_I3_O)        0.124    -1.099 r  graphics_renderer_inst/pixel_data[2]_i_285/O
                         net (fo=3, routed)           0.410    -0.689    graphics_renderer_inst/pixel_data[2]_i_285_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.565 r  graphics_renderer_inst/pixel_data[2]_i_242/O
                         net (fo=2, routed)           0.464    -0.102    game_logic_inst/pixel_data[2]_i_112__0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124     0.022 r  game_logic_inst/pixel_data[2]_i_128/O
                         net (fo=6, routed)           0.451     0.473    game_logic_inst/glob_state_reg[0]_rep_14
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124     0.597 f  game_logic_inst/pixel_data[2]_i_215__0/O
                         net (fo=2, routed)           0.616     1.214    game_logic_inst/pixel_data[2]_i_215__0_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     1.338 r  game_logic_inst/pixel_data[2]_i_108__1/O
                         net (fo=7, routed)           0.663     2.001    game_logic_inst/glob_state_reg[0]_rep_12
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.125 f  game_logic_inst/pixel_data[2]_i_49__1/O
                         net (fo=20, routed)          0.341     2.466    graphics_renderer_inst/pixel_data[2]_i_70__0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  graphics_renderer_inst/pixel_data[2]_i_47__1/O
                         net (fo=3, routed)           0.322     2.912    graphics_renderer_inst/gpu_px_reg[4]_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124     3.036 r  graphics_renderer_inst/pixel_data[2]_i_127__0/O
                         net (fo=8, routed)           0.524     3.560    graphics_renderer_inst/glob_state_reg[0]_rep_9
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.124     3.684 r  graphics_renderer_inst/pixel_data[2]_i_129/O
                         net (fo=16, routed)          0.488     4.172    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_23__0_1
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.296 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130/O
                         net (fo=1, routed)           0.670     4.966    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.090 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_72__0/O
                         net (fo=113, routed)         0.917     6.007    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.131 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_309/O
                         net (fo=1, routed)           0.797     6.928    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_309_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.052 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_253/O
                         net (fo=1, routed)           0.654     7.706    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_253_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.830 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_155/O
                         net (fo=1, routed)           0.425     8.254    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_155_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.378 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_81/O
                         net (fo=1, routed)           0.574     8.953    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_28__0/O
                         net (fo=1, routed)           0.579     9.656    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_28__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.780 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_6__1/O
                         net (fo=2, routed)           0.164     9.944    game_logic_inst/pixel_data_reg[0]_1
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.068 r  game_logic_inst/pixel_data[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.068    genblk2[3].text_renderer_inst/pixel_data_reg[0]_0
    SLICE_X33Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X33Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[0]/C
                         clock pessimism             -0.497     7.427    
                         clock uncertainty           -0.074     7.354    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)        0.031     7.385    genblk2[3].text_renderer_inst/pixel_data_reg[0]
  -------------------------------------------------------------------
                         required time                          7.385    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                 -2.683    

Slack (VIOLATED) :        -2.592ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.430ns  (logic 2.564ns (20.627%)  route 9.866ns (79.373%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y41         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  graphics_renderer_inst/gpu_px_reg[3]/Q
                         net (fo=157, routed)         0.774    -1.223    graphics_renderer_inst/x[3]
    SLICE_X43Y41         LUT5 (Prop_lut5_I3_O)        0.124    -1.099 r  graphics_renderer_inst/pixel_data[2]_i_285/O
                         net (fo=3, routed)           0.410    -0.689    graphics_renderer_inst/pixel_data[2]_i_285_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.565 r  graphics_renderer_inst/pixel_data[2]_i_242/O
                         net (fo=2, routed)           0.464    -0.102    game_logic_inst/pixel_data[2]_i_112__0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124     0.022 r  game_logic_inst/pixel_data[2]_i_128/O
                         net (fo=6, routed)           0.451     0.473    game_logic_inst/glob_state_reg[0]_rep_14
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124     0.597 f  game_logic_inst/pixel_data[2]_i_215__0/O
                         net (fo=2, routed)           0.616     1.214    game_logic_inst/pixel_data[2]_i_215__0_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     1.338 r  game_logic_inst/pixel_data[2]_i_108__1/O
                         net (fo=7, routed)           0.663     2.001    game_logic_inst/glob_state_reg[0]_rep_12
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.125 f  game_logic_inst/pixel_data[2]_i_49__1/O
                         net (fo=20, routed)          0.341     2.466    graphics_renderer_inst/pixel_data[2]_i_70__0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  graphics_renderer_inst/pixel_data[2]_i_47__1/O
                         net (fo=3, routed)           0.322     2.912    graphics_renderer_inst/gpu_px_reg[4]_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124     3.036 r  graphics_renderer_inst/pixel_data[2]_i_127__0/O
                         net (fo=8, routed)           0.524     3.560    graphics_renderer_inst/glob_state_reg[0]_rep_9
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.124     3.684 r  graphics_renderer_inst/pixel_data[2]_i_129/O
                         net (fo=16, routed)          0.488     4.172    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_23__0_1
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.296 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130/O
                         net (fo=1, routed)           0.670     4.966    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.090 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_72__0/O
                         net (fo=113, routed)         1.276     6.366    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X38Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.490 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_219/O
                         net (fo=2, routed)           0.317     6.807    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_219_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.931 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_115/O
                         net (fo=1, routed)           0.858     7.788    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_115_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.912 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_51/O
                         net (fo=1, routed)           0.417     8.329    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_51_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_18_comp/O
                         net (fo=3, routed)           0.567     9.021    game_logic_inst/row_out_raw[0]
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.145 r  game_logic_inst/pixel_on_i_2__2_comp_1/O
                         net (fo=1, routed)           0.708     9.853    game_logic_inst/pixel_on_i_2__2_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.124     9.977 r  game_logic_inst/pixel_on_i_1__3_comp/O
                         net (fo=1, routed)           0.000     9.977    genblk2[3].text_renderer_inst/pixel_on_reg_0
    SLICE_X32Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X32Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.497     7.427    
                         clock uncertainty           -0.074     7.354    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)        0.031     7.385    genblk2[3].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.385    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                 -2.592    

Slack (VIOLATED) :        -2.402ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.285ns  (logic 2.688ns (21.881%)  route 9.597ns (78.119%))
  Logic Levels:           18  (LUT4=1 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 f  graphics_renderer_inst/gpu_px_reg[4]/Q
                         net (fo=147, routed)         0.969    -1.030    graphics_renderer_inst/x[4]
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.906 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.449    -0.456    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.332 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.154    -0.178    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.054 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.547     0.494    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.124     0.618 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=13, routed)          0.488     1.106    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.230 r  graphics_renderer_inst/pixel_data[2]_i_117_comp/O
                         net (fo=9, routed)           0.340     1.570    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.694 f  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=3, routed)           0.413     2.107    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I2_O)        0.124     2.231 r  graphics_renderer_inst/pixel_data[2]_i_110__1_comp/O
                         net (fo=10, routed)          0.546     2.777    graphics_renderer_inst/pixel_data[2]_i_110__1_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I0_O)        0.124     2.901 f  graphics_renderer_inst/pixel_data[2]_i_235/O
                         net (fo=1, routed)           0.300     3.202    graphics_renderer_inst/pixel_data[2]_i_235_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I3_O)        0.124     3.326 r  graphics_renderer_inst/pixel_data[2]_i_208_comp/O
                         net (fo=1, routed)           0.300     3.625    graphics_renderer_inst/pixel_data[2]_i_208_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.749 f  graphics_renderer_inst/pixel_data[2]_i_109__0/O
                         net (fo=1, routed)           0.312     4.062    graphics_renderer_inst/pixel_data[2]_i_109__0_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I2_O)        0.124     4.186 f  graphics_renderer_inst/pixel_data[2]_i_44__0/O
                         net (fo=1, routed)           0.491     4.677    graphics_renderer_inst/pixel_data[2]_i_44__0_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.801 f  graphics_renderer_inst/pixel_data[2]_i_12__0/O
                         net (fo=77, routed)          0.743     5.544    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X52Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.668 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_179/O
                         net (fo=1, routed)           0.879     6.547    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_179_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.671 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_79_comp_1/O
                         net (fo=1, routed)           0.905     7.576    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_79_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.700 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_27_comp/O
                         net (fo=1, routed)           0.667     8.367    graphics_renderer_inst/pixel_data[2]_i_2__0_7
    SLICE_X54Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.491 r  graphics_renderer_inst/pixel_data[2]_i_7__0/O
                         net (fo=3, routed)           0.505     8.996    graphics_renderer_inst/pixel_data[2]_i_7__0_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.120 r  graphics_renderer_inst/pixel_data[2]_i_2__0_comp_2/O
                         net (fo=1, routed)           0.587     9.706    game_logic_inst/glob_state_reg[1]_repN_2_alias
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.124     9.830 r  game_logic_inst/pixel_on_i_1__0_comp/O
                         net (fo=1, routed)           0.000     9.830    genblk2[0].text_renderer_inst/pixel_on_reg_0
    SLICE_X54Y53         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.928    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X54Y53         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.505     7.423    
                         clock uncertainty           -0.074     7.349    
    SLICE_X54Y53         FDRE (Setup_fdre_C_D)        0.079     7.428    genblk2[0].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.428    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                 -2.402    

Slack (VIOLATED) :        -2.171ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.056ns  (logic 2.440ns (20.239%)  route 9.616ns (79.761%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 f  graphics_renderer_inst/gpu_px_reg[4]/Q
                         net (fo=147, routed)         0.969    -1.030    graphics_renderer_inst/x[4]
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.906 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.449    -0.456    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.332 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.154    -0.178    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.054 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.547     0.494    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.124     0.618 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=13, routed)          0.370     0.988    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124     1.112 r  graphics_renderer_inst/pixel_data[2]_i_210_comp/O
                         net (fo=2, routed)           0.796     1.908    graphics_renderer_inst/pixel_data[2]_i_210_n_0
    SLICE_X47Y42         LUT4 (Prop_lut4_I1_O)        0.124     2.032 r  graphics_renderer_inst/pixel_data[2]_i_113__0/O
                         net (fo=15, routed)          0.409     2.441    graphics_renderer_inst/pixel_data[2]_i_113__0_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124     2.565 r  graphics_renderer_inst/pixel_data[2]_i_111__0/O
                         net (fo=6, routed)           0.711     3.276    graphics_renderer_inst/pixel_data[2]_i_111__0_n_0
    SLICE_X50Y44         LUT2 (Prop_lut2_I1_O)        0.124     3.400 f  graphics_renderer_inst/pixel_data[2]_i_100__0/O
                         net (fo=6, routed)           0.502     3.902    graphics_renderer_inst/pixel_data[2]_i_100__0_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.026 r  graphics_renderer_inst/pixel_data[2]_i_42__0/O
                         net (fo=3, routed)           0.665     4.691    graphics_renderer_inst/pixel_data[2]_i_42__0_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.815 f  graphics_renderer_inst/pixel_data[2]_i_11__0/O
                         net (fo=77, routed)          1.111     5.926    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_146/O
                         net (fo=2, routed)           0.506     6.555    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_146_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_71/O
                         net (fo=1, routed)           0.747     7.426    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_71_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.550 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_22_comp/O
                         net (fo=1, routed)           0.572     8.123    graphics_renderer_inst/pixel_data[2]_i_2__0_3
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.247 r  graphics_renderer_inst/pixel_data[2]_i_5__0/O
                         net (fo=3, routed)           0.803     9.050    graphics_renderer_inst/pixel_data[2]_i_5__0_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.174 r  graphics_renderer_inst/pixel_data[2]_i_2__0_comp_1/O
                         net (fo=1, routed)           0.303     9.477    game_logic_inst/glob_state_reg[1]_repN_1_alias
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.124     9.601 r  game_logic_inst/pixel_data[2]_i_1__0_comp/O
                         net (fo=1, routed)           0.000     9.601    genblk2[0].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X54Y53         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.928    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X54Y53         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.505     7.423    
                         clock uncertainty           -0.074     7.349    
    SLICE_X54Y53         FDRE (Setup_fdre_C_D)        0.081     7.430    genblk2[0].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.430    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                 -2.171    

Slack (VIOLATED) :        -2.064ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 2.688ns (22.586%)  route 9.213ns (77.414%))
  Logic Levels:           18  (LUT4=1 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 f  graphics_renderer_inst/gpu_px_reg[4]/Q
                         net (fo=147, routed)         0.969    -1.030    graphics_renderer_inst/x[4]
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.906 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.449    -0.456    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.332 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.154    -0.178    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.054 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.547     0.494    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.124     0.618 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=13, routed)          0.488     1.106    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.230 r  graphics_renderer_inst/pixel_data[2]_i_117_comp/O
                         net (fo=9, routed)           0.340     1.570    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.694 r  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=3, routed)           0.413     2.107    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I2_O)        0.124     2.231 f  graphics_renderer_inst/pixel_data[2]_i_110__1_comp/O
                         net (fo=10, routed)          0.546     2.777    graphics_renderer_inst/pixel_data[2]_i_110__1_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I0_O)        0.124     2.901 r  graphics_renderer_inst/pixel_data[2]_i_235/O
                         net (fo=1, routed)           0.300     3.202    graphics_renderer_inst/pixel_data[2]_i_235_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I3_O)        0.124     3.326 f  graphics_renderer_inst/pixel_data[2]_i_208_comp/O
                         net (fo=1, routed)           0.300     3.625    graphics_renderer_inst/pixel_data[2]_i_208_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.749 r  graphics_renderer_inst/pixel_data[2]_i_109__0/O
                         net (fo=1, routed)           0.312     4.062    graphics_renderer_inst/pixel_data[2]_i_109__0_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I2_O)        0.124     4.186 r  graphics_renderer_inst/pixel_data[2]_i_44__0/O
                         net (fo=1, routed)           0.491     4.677    graphics_renderer_inst/pixel_data[2]_i_44__0_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.801 r  graphics_renderer_inst/pixel_data[2]_i_12__0/O
                         net (fo=77, routed)          1.008     5.809    graphics_renderer_inst/rom_text_line[0]
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     5.933 r  graphics_renderer_inst/pixel_data[2]_i_133/O
                         net (fo=2, routed)           0.817     6.750    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_33_0
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.874 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60/O
                         net (fo=1, routed)           0.761     7.635    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124     7.759 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_17_comp/O
                         net (fo=1, routed)           0.593     8.352    graphics_renderer_inst/pixel_data[2]_i_2__0_11
    SLICE_X54Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.476 r  graphics_renderer_inst/pixel_data[2]_i_4__0/O
                         net (fo=3, routed)           0.425     8.901    graphics_renderer_inst/pixel_data[2]_i_4__0_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.025 r  graphics_renderer_inst/pixel_data[2]_i_2__0_comp_4/O
                         net (fo=1, routed)           0.297     9.323    game_logic_inst/pixel_data_reg[1]
    SLICE_X57Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.447 r  game_logic_inst/pixel_data[1]_i_1__0_comp/O
                         net (fo=1, routed)           0.000     9.447    genblk2[0].text_renderer_inst/pixel_data_reg[1]_0
    SLICE_X57Y52         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.930    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X57Y52         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[1]/C
                         clock pessimism             -0.505     7.425    
                         clock uncertainty           -0.074     7.351    
    SLICE_X57Y52         FDRE (Setup_fdre_C_D)        0.031     7.382    genblk2[0].text_renderer_inst/pixel_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.382    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                 -2.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_uart_baudrate_generator/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_uart_baudrate_generator/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y49         FDRE                                         r  main_uart_baudrate_generator/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_uart_baudrate_generator/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.304    main_uart_baudrate_generator/counter_reg[26]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.144 r  main_uart_baudrate_generator/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.143    main_uart_baudrate_generator/counter_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.089 r  main_uart_baudrate_generator/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.089    main_uart_baudrate_generator/counter_reg[28]_i_1__0_n_7
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.338    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[28]/C
                         clock pessimism              0.039    -0.298    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.193    main_uart_baudrate_generator/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 main_uart_baudrate_generator/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_uart_baudrate_generator/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y49         FDRE                                         r  main_uart_baudrate_generator/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_uart_baudrate_generator/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.304    main_uart_baudrate_generator/counter_reg[26]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.144 r  main_uart_baudrate_generator/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.143    main_uart_baudrate_generator/counter_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.078 r  main_uart_baudrate_generator/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.078    main_uart_baudrate_generator/counter_reg[28]_i_1__0_n_5
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.338    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[30]/C
                         clock pessimism              0.039    -0.298    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.193    main_uart_baudrate_generator/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clk_1ms_div/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1ms_div/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.355ns (70.790%)  route 0.146ns (29.210%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y49         FDRE                                         r  clk_1ms_div/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1ms_div/counter_reg[22]/Q
                         net (fo=4, routed)           0.146    -0.279    clk_1ms_div/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.119 r  clk_1ms_div/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.118    clk_1ms_div/counter_reg[20]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.064 r  clk_1ms_div/counter_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.064    clk_1ms_div/counter_reg[24]_i_1__1_n_7
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[24]/C
                         clock pessimism              0.039    -0.297    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    clk_1ms_div/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk_1ms_div/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1ms_div/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.366ns (71.417%)  route 0.146ns (28.583%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y49         FDRE                                         r  clk_1ms_div/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1ms_div/counter_reg[22]/Q
                         net (fo=4, routed)           0.146    -0.279    clk_1ms_div/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.119 r  clk_1ms_div/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.118    clk_1ms_div/counter_reg[20]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.053 r  clk_1ms_div/counter_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.053    clk_1ms_div/counter_reg[24]_i_1__1_n_5
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[26]/C
                         clock pessimism              0.039    -0.297    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    clk_1ms_div/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 main_uart_baudrate_generator/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_uart_baudrate_generator/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y49         FDRE                                         r  main_uart_baudrate_generator/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_uart_baudrate_generator/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.304    main_uart_baudrate_generator/counter_reg[26]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.144 r  main_uart_baudrate_generator/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.143    main_uart_baudrate_generator/counter_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.053 r  main_uart_baudrate_generator/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.053    main_uart_baudrate_generator/counter_reg[28]_i_1__0_n_6
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.338    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[29]/C
                         clock pessimism              0.039    -0.298    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.193    main_uart_baudrate_generator/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 main_uart_baudrate_generator/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_uart_baudrate_generator/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y49         FDRE                                         r  main_uart_baudrate_generator/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_uart_baudrate_generator/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.304    main_uart_baudrate_generator/counter_reg[26]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.144 r  main_uart_baudrate_generator/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.143    main_uart_baudrate_generator/counter_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.053 r  main_uart_baudrate_generator/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.053    main_uart_baudrate_generator/counter_reg[28]_i_1__0_n_4
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.338    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[31]/C
                         clock pessimism              0.039    -0.298    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.193    main_uart_baudrate_generator/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clk_1ms_div/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1ms_div/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.746%)  route 0.146ns (27.254%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y49         FDRE                                         r  clk_1ms_div/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1ms_div/counter_reg[22]/Q
                         net (fo=4, routed)           0.146    -0.279    clk_1ms_div/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.119 r  clk_1ms_div/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.118    clk_1ms_div/counter_reg[20]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.028 r  clk_1ms_div/counter_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.028    clk_1ms_div/counter_reg[24]_i_1__1_n_6
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[25]/C
                         clock pessimism              0.039    -0.297    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    clk_1ms_div/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clk_1ms_div/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1ms_div/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.746%)  route 0.146ns (27.254%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y49         FDRE                                         r  clk_1ms_div/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1ms_div/counter_reg[22]/Q
                         net (fo=4, routed)           0.146    -0.279    clk_1ms_div/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.119 r  clk_1ms_div/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.118    clk_1ms_div/counter_reg[20]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.028 r  clk_1ms_div/counter_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.028    clk_1ms_div/counter_reg[24]_i_1__1_n_4
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[27]/C
                         clock pessimism              0.039    -0.297    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    clk_1ms_div/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X32Y4          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[0]/Q
                         net (fo=7, routed)           0.086    -0.339    btn_reset_vga/genblk1[0].the_debouncer/counter_reg_n_0_[0]
    SLICE_X33Y4          LUT5 (Prop_lut5_I3_O)        0.045    -0.294 r  btn_reset_vga/genblk1[0].the_debouncer/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.294    btn_reset_vga/genblk1[0].the_debouncer/p_0_in__2[4]
    SLICE_X33Y4          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X33Y4          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[4]/C
                         clock pessimism             -0.217    -0.553    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.092    -0.461    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.306%)  route 0.086ns (31.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X28Y21         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  btn_reset/genblk1[0].the_debouncer/counter_reg[7]/Q
                         net (fo=9, routed)           0.086    -0.349    btn_reset/genblk1[0].the_debouncer/counter_reg[7]
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.045    -0.304 r  btn_reset/genblk1[0].the_debouncer/counter[8]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.304    btn_reset/genblk1[0].the_debouncer/counter[8]_i_1__2_n_0
    SLICE_X29Y21         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.821    -0.348    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X29Y21         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[8]/C
                         clock pessimism             -0.216    -0.563    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.092    -0.471    btn_reset/genblk1[0].the_debouncer/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100MHZ_CW_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0     main_vga_vram_buffer/memory_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2     main_vga_vram_buffer/memory_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2     main_vga_vram_buffer/memory_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6     main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8     main_vga_vram_buffer/memory_block_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10    main_vga_vram_buffer/memory_block_reg_10_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7     main_vga_vram_buffer/memory_block_reg_11_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9     main_vga_vram_buffer/memory_block_reg_11_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11    main_vga_vram_buffer/memory_block_reg_11_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0     main_vga_vram_buffer/memory_block_reg_12_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53    led_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53    led_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53    led_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53    led_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y51    led_r_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y51    led_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y53    led_r_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y53    led_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y63    background_graphics_renderer_inst/pixel_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y63    background_graphics_renderer_inst/pixel_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53    led_r_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53    led_r_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53    led_r_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53    led_r_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y51    led_r_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y51    led_r_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y53    led_r_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y53    led_r_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y63    background_graphics_renderer_inst/pixel_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y63    background_graphics_renderer_inst/pixel_data_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_CW_1
  To Clock:  CLK_25MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack       27.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.507ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.816ns  (logic 4.359ns (36.891%)  route 7.457ns (63.109%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[15])
                                                      3.841     2.909 r  vram_ra/P[15]
                         net (fo=48, routed)          6.437     9.346    main_vga_vram_buffer/P[15]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.091    37.368    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    36.853    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.853    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                 27.507    

Slack (MET) :             27.968ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.304ns  (logic 4.359ns (38.563%)  route 6.945ns (61.437%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      3.841     2.909 r  vram_ra/P[3]
                         net (fo=48, routed)          5.925     8.834    main_vga_vram_buffer/P[3]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.091    37.368    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.802    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.802    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                 27.968    

Slack (MET) :             28.007ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.257ns  (logic 4.359ns (38.724%)  route 6.898ns (61.276%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 37.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[2])
                                                      3.841     2.909 r  vram_ra/P[2]
                         net (fo=48, routed)          5.878     8.787    main_vga_vram_buffer/P[2]
    RAMB36_X2Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.470    37.957    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X2Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/CLKBWRCLK
                         clock pessimism             -0.505    37.451    
                         clock uncertainty           -0.091    37.360    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    36.794    main_vga_vram_buffer/memory_block_reg_3_2
  -------------------------------------------------------------------
                         required time                         36.794    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 28.007    

Slack (MET) :             28.028ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.244ns  (logic 4.359ns (38.768%)  route 6.885ns (61.232%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[13])
                                                      3.841     2.909 r  vram_ra/P[13]
                         net (fo=48, routed)          5.865     8.774    main_vga_vram_buffer/P[13]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.091    37.368    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    36.802    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.802    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                 28.028    

Slack (MET) :             28.040ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.232ns  (logic 4.359ns (38.810%)  route 6.873ns (61.190%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[5])
                                                      3.841     2.909 r  vram_ra/P[5]
                         net (fo=48, routed)          5.853     8.762    main_vga_vram_buffer/P[5]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.091    37.368    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    36.802    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.802    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                 28.040    

Slack (MET) :             28.069ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.202ns  (logic 4.359ns (38.912%)  route 6.843ns (61.088%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[6])
                                                      3.841     2.909 r  vram_ra/P[6]
                         net (fo=48, routed)          5.824     8.733    main_vga_vram_buffer/P[6]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.091    37.368    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    36.802    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.802    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                 28.069    

Slack (MET) :             28.070ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.193ns  (logic 4.359ns (38.943%)  route 6.834ns (61.057%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 37.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[5])
                                                      3.841     2.909 r  vram_ra/P[5]
                         net (fo=48, routed)          5.815     8.724    main_vga_vram_buffer/P[5]
    RAMB36_X2Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.470    37.957    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X2Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/CLKBWRCLK
                         clock pessimism             -0.505    37.451    
                         clock uncertainty           -0.091    37.360    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    36.794    main_vga_vram_buffer/memory_block_reg_3_2
  -------------------------------------------------------------------
                         required time                         36.794    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                 28.070    

Slack (MET) :             28.087ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.231ns  (logic 4.359ns (38.813%)  route 6.872ns (61.187%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 37.960 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[15])
                                                      3.841     2.909 r  vram_ra/P[15]
                         net (fo=48, routed)          5.852     8.761    main_vga_vram_buffer/P[15]
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.473    37.960    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.505    37.454    
                         clock uncertainty           -0.091    37.363    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    36.848    main_vga_vram_buffer/memory_block_reg_2_1
  -------------------------------------------------------------------
                         required time                         36.848    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                 28.087    

Slack (MET) :             28.110ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.161ns  (logic 4.359ns (39.054%)  route 6.802ns (60.946%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841     2.909 r  vram_ra/P[14]
                         net (fo=48, routed)          5.783     8.692    main_vga_vram_buffer/P[14]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.091    37.368    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    36.802    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.802    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                 28.110    

Slack (MET) :             28.119ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.153ns  (logic 4.359ns (39.084%)  route 6.794ns (60.916%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[10])
                                                      3.841     2.909 r  vram_ra/P[10]
                         net (fo=48, routed)          5.774     8.683    main_vga_vram_buffer/P[10]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.091    37.368    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.802    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.802    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                 28.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.727%)  route 0.131ns (41.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.556    -0.573    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.131    -0.302    main_vga_sync/Q[5]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  main_vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.257    main_vga_sync/hsync_next
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X12Y27         FDCE (Hold_fdce_C_D)         0.121    -0.439    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.358%)  route 0.133ns (41.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.556    -0.573    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.133    -0.300    main_vga_sync/Q[5]
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.255 r  main_vga_sync/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    main_vga_sync/h_count_reg[9]_i_1_n_0
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X12Y27         FDCE (Hold_fdce_C_D)         0.121    -0.439    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.255%)  route 0.106ns (33.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.556    -0.573    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.106    -0.303    main_vga_sync/Q[9]
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.258 r  main_vga_sync/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    main_vga_sync/h_count_reg[5]_i_1_n_0
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X13Y27         FDCE (Hold_fdce_C_D)         0.092    -0.468    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.045%)  route 0.107ns (33.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.556    -0.573    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.107    -0.302    main_vga_sync/Q[9]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  main_vga_sync/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    main_vga_sync/h_count_reg[8]_i_1_n_0
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X13Y27         FDCE (Hold_fdce_C_D)         0.091    -0.469    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.028%)  route 0.165ns (46.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  main_vga_sync/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.165    -0.271    main_vga_sync/v_count_reg_reg[9]_0[2]
    SLICE_X14Y26         LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  main_vga_sync/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    main_vga_sync/v_count_reg[9]_i_2_n_0
    SLICE_X14Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X14Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism             -0.215    -0.562    
    SLICE_X14Y26         FDCE (Hold_fdce_C_D)         0.120    -0.442    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.417%)  route 0.169ns (47.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.169    -0.267    main_vga_sync/v_count_reg_reg[9]_0[3]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.045    -0.222 r  main_vga_sync/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.222    main_vga_sync/vsync_next
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.215    -0.562    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.121    -0.441    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.977%)  route 0.151ns (42.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  main_vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.151    -0.261    main_vga_sync/Q[2]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.045    -0.216 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.215    -0.562    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.121    -0.441    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.657%)  route 0.153ns (42.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  main_vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.153    -0.259    main_vga_sync/Q[2]
    SLICE_X12Y26         LUT4 (Prop_lut4_I0_O)        0.045    -0.214 r  main_vga_sync/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    main_vga_sync/h_count_reg[3]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.215    -0.562    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.120    -0.442    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.499%)  route 0.161ns (43.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.161    -0.251    main_vga_sync/Q[0]
    SLICE_X12Y25         LUT3 (Prop_lut3_I1_O)        0.045    -0.206 r  main_vga_sync/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    main_vga_sync/h_count_reg[2]_i_1_n_0
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.820    -0.349    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.228    -0.576    
    SLICE_X12Y25         FDCE (Hold_fdce_C_D)         0.121    -0.455    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.554    -0.575    main_vga_sync/CLK_25MHZ
    SLICE_X13Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.168    -0.266    main_vga_sync/v_count_reg_reg[9]_0[8]
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.045    -0.221 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X13Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X13Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.228    -0.575    
    SLICE_X13Y26         FDCE (Hold_fdce_C_D)         0.091    -0.484    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25MHZ_CW_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0     main_vga_vram_buffer/memory_block_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y2     main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y2     main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6     main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y8     main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10    main_vga_vram_buffer/memory_block_reg_10_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7     main_vga_vram_buffer/memory_block_reg_11_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y9     main_vga_vram_buffer/memory_block_reg_11_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y11    main_vga_vram_buffer/memory_block_reg_11_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y0     main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26    main_vga_sync/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26    main_vga_sync/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW_1
  To Clock:  CLK_50MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack       16.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.743ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.456ns (14.985%)  route 2.587ns (85.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.564    -2.455    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.999 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/Q
                         net (fo=11, routed)          2.587     0.589    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]_0
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.443    17.930    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                         clock pessimism             -0.411    17.518    
                         clock uncertainty           -0.082    17.437    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)       -0.105    17.332    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]
  -------------------------------------------------------------------
                         required time                         17.332    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                 16.743    

Slack (MET) :             17.196ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 1.074ns (38.991%)  route 1.680ns (61.009%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419    -2.035 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.833    -1.202    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.328    -0.874 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.848    -0.026    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I4_O)        0.327     0.301 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.301    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    17.932    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.385    17.546    
                         clock uncertainty           -0.082    17.465    
    SLICE_X32Y44         FDRE (Setup_fdre_C_D)        0.032    17.497    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.497    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                 17.196    

Slack (MET) :             17.412ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.608ns (29.038%)  route 1.486ns (70.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.882    -1.129    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.152    -0.977 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.604    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    17.921    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.388    17.533    
                         clock uncertainty           -0.082    17.451    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.413    17.038    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.038    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                 17.412    

Slack (MET) :             17.412ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.608ns (29.038%)  route 1.486ns (70.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.882    -1.129    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.152    -0.977 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.604    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    17.921    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.388    17.533    
                         clock uncertainty           -0.082    17.451    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.413    17.038    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.038    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                 17.412    

Slack (MET) :             17.412ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.608ns (29.038%)  route 1.486ns (70.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.882    -1.129    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.152    -0.977 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.604    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    17.921    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.388    17.533    
                         clock uncertainty           -0.082    17.451    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.413    17.038    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.038    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                 17.412    

Slack (MET) :             17.412ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.608ns (29.038%)  route 1.486ns (70.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.882    -1.129    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.152    -0.977 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.604    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    17.921    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.388    17.533    
                         clock uncertainty           -0.082    17.451    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.413    17.038    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.038    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                 17.412    

Slack (MET) :             17.570ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.456ns (20.295%)  route 1.791ns (79.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.791    -0.209    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.443    17.930    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
                         clock pessimism             -0.425    17.504    
                         clock uncertainty           -0.082    17.423    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)       -0.062    17.361    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]
  -------------------------------------------------------------------
                         required time                         17.361    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                 17.570    

Slack (MET) :             17.586ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 1.074ns (45.446%)  route 1.289ns (54.554%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419    -2.035 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.833    -1.202    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.328    -0.874 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.457    -0.417    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.327    -0.090 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    17.932    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.385    17.546    
                         clock uncertainty           -0.082    17.465    
    SLICE_X32Y44         FDRE (Setup_fdre_C_D)        0.031    17.496    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.496    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                 17.586    

Slack (MET) :             17.587ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.456ns (20.744%)  route 1.742ns (79.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=12, routed)          1.742    -0.257    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]_0
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.443    17.930    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                         clock pessimism             -0.425    17.504    
                         clock uncertainty           -0.082    17.423    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)       -0.093    17.330    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]
  -------------------------------------------------------------------
                         required time                         17.330    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                 17.587    

Slack (MET) :             17.588ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.074ns (45.523%)  route 1.285ns (54.477%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419    -2.035 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.833    -1.202    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.328    -0.874 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.453    -0.421    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.327    -0.094 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    17.932    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.385    17.546    
                         clock uncertainty           -0.082    17.465    
    SLICE_X32Y44         FDRE (Setup_fdre_C_D)        0.029    17.494    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.494    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                 17.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.999%)  route 0.119ns (39.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.119    -0.310    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.265    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X29Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.214    -0.553    
    SLICE_X29Y59         FDRE (Hold_fdre_C_D)         0.091    -0.462    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.069    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I2_O)        0.099    -0.274 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.000    -0.274    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.230    -0.570    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.091    -0.479    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.212%)  route 0.164ns (46.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.164    -0.262    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.217 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.092    -0.458    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.037%)  route 0.165ns (46.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.165    -0.261    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.216 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.092    -0.458    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.436%)  route 0.156ns (45.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.156    -0.270    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.230    -0.566    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.092    -0.474    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.298%)  route 0.157ns (45.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.157    -0.273    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X28Y60         LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.228    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[2]
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.230    -0.570    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.092    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.277%)  route 0.157ns (45.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.157    -0.269    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X32Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.224 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.230    -0.566    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.091    -0.475    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.116%)  route 0.158ns (45.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.158    -0.272    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X28Y60         LUT4 (Prop_lut4_I0_O)        0.045    -0.227 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.227    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.230    -0.570    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.092    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.291%)  route 0.199ns (51.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/Q
                         net (fo=14, routed)          0.199    -0.226    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.181 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000    -0.181    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.230    -0.566    
    SLICE_X32Y45         FDRE (Hold_fdre_C_D)         0.091    -0.475    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.189%)  route 0.208ns (52.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.208    -0.221    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.045    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.176    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[1]
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.230    -0.570    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.092    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50MHZ_CW_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y6   clock_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X33Y40    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X28Y40    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y40    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y40    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y40    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y40    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X28Y37    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CW_1
  To Clock:  clkfbout_CW_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CW_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7   clock_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        3.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 1.304ns (20.424%)  route 5.081ns (79.576%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.855     2.872    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.150     3.022 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.581     3.603    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.326     3.929 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_1/O
                         net (fo=1, routed)           0.000     3.929    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X31Y40         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.443     7.930    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y40         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/C
                         clock pessimism             -0.590     7.340    
                         clock uncertainty           -0.204     7.137    
    SLICE_X31Y40         FDRE (Setup_fdre_C_D)        0.031     7.168    ps2_usb_keyboard/key_status_reg[66]
  -------------------------------------------------------------------
                         required time                          7.168    
                         arrival time                          -3.929    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 1.304ns (20.749%)  route 4.981ns (79.251%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.855     2.872    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.150     3.022 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.481     3.503    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.326     3.829 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     3.829    ps2_usb_keyboard/ps2_usb_keyboard_n_17
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.204     7.138    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.032     7.170    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 1.304ns (20.765%)  route 4.976ns (79.235%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.855     2.872    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.150     3.022 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.476     3.498    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.326     3.824 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     3.824    ps2_usb_keyboard/ps2_usb_keyboard_n_16
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.204     7.138    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.031     7.169    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                          7.169    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 1.304ns (20.782%)  route 4.971ns (79.218%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.855     2.872    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.150     3.022 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.471     3.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.326     3.819 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[3]_i_1/O
                         net (fo=1, routed)           0.000     3.819    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X30Y38         FDRE                                         r  ps2_usb_keyboard/key_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.929    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y38         FDRE                                         r  ps2_usb_keyboard/key_status_reg[3]/C
                         clock pessimism             -0.590     7.339    
                         clock uncertainty           -0.204     7.136    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.081     7.217    ps2_usb_keyboard/key_status_reg[3]
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 1.076ns (17.674%)  route 5.012ns (82.326%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.362     2.379    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y39         LUT5 (Prop_lut5_I0_O)        0.124     2.503 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2/O
                         net (fo=2, routed)           1.006     3.509    ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     3.633    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.443     7.930    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism             -0.590     7.340    
                         clock uncertainty           -0.204     7.137    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)        0.029     7.166    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 1.076ns (17.880%)  route 4.942ns (82.120%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.362     2.379    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y39         LUT5 (Prop_lut5_I0_O)        0.124     2.503 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2/O
                         net (fo=2, routed)           0.935     3.438    ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.562 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_1/O
                         net (fo=1, routed)           0.000     3.562    ps2_usb_keyboard/ps2_usb_keyboard_n_14
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.443     7.930    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
                         clock pessimism             -0.590     7.340    
                         clock uncertainty           -0.204     7.137    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)        0.031     7.168    ps2_usb_keyboard/key_status_reg[59]
  -------------------------------------------------------------------
                         required time                          7.168    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 0.952ns (15.833%)  route 5.061ns (84.167%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.932     2.072    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.196 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_2/O
                         net (fo=2, routed)           1.237     3.433    ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_2_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.124     3.557 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_1/O
                         net (fo=1, routed)           0.000     3.557    ps2_usb_keyboard/ps2_usb_keyboard_n_12
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.204     7.138    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.031     7.169    ps2_usb_keyboard/key_status_reg[29]
  -------------------------------------------------------------------
                         required time                          7.169    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.828ns (14.717%)  route 4.798ns (85.283%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.805     1.946    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.070 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.101     3.171    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.929    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism             -0.590     7.339    
                         clock uncertainty           -0.204     7.136    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.205     6.931    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.828ns (14.717%)  route 4.798ns (85.283%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.805     1.946    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.070 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.101     3.171    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.929    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism             -0.590     7.339    
                         clock uncertainty           -0.204     7.136    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.205     6.931    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.828ns (14.717%)  route 4.798ns (85.283%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.805     1.946    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.070 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.101     3.171    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.929    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[5]/C
                         clock pessimism             -0.590     7.339    
                         clock uncertainty           -0.204     7.136    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.205     6.931    ps2_usb_keyboard/keycodev_reg[5]
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.768%)  route 0.538ns (79.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=12, routed)          0.538     0.112    ps2_usb_keyboard/ps2_usb_keyboard_n_4
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.066     0.016    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.141ns (20.203%)  route 0.557ns (79.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=3, routed)           0.557     0.129    ps2_usb_keyboard/ps2_usb_keyboard_n_24
    SLICE_X28Y36         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y36         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.055     0.005    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.515%)  route 0.605ns (76.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/Q
                         net (fo=10, routed)          0.605     0.179    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.224 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[35]_i_1/O
                         net (fo=1, routed)           0.000     0.224    ps2_usb_keyboard/ps2_usb_keyboard_n_8
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.204    -0.048    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.092     0.044    ps2_usb_keyboard/key_status_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.128ns (17.638%)  route 0.598ns (82.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/Q
                         net (fo=3, routed)           0.598     0.156    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X29Y37         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.829    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y37         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.013    -0.036    ps2_usb_keyboard/keycodev_reg[15]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.488%)  route 0.665ns (82.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.665     0.237    ps2_usb_keyboard/ps2_usb_keyboard_n_22
    SLICE_X29Y37         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.829    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y37         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.070     0.021    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.085%)  route 0.656ns (77.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          0.656     0.230    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.045     0.275 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[28]_i_1/O
                         net (fo=1, routed)           0.000     0.275    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.204    -0.047    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.091     0.044    ps2_usb_keyboard/key_status_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.141ns (16.924%)  route 0.692ns (83.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.561    -0.568    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=12, routed)          0.692     0.265    ps2_usb_keyboard/ps2_usb_keyboard_n_6
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.072     0.022    ps2_usb_keyboard/keycodev_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.610%)  route 0.675ns (78.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/Q
                         net (fo=10, routed)          0.675     0.248    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I3_O)        0.045     0.293 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     0.293    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.204    -0.048    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.091     0.043    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.141ns (16.297%)  route 0.724ns (83.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.561    -0.568    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=12, routed)          0.724     0.297    ps2_usb_keyboard/ps2_usb_keyboard_n_3
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.070     0.020    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.189ns (22.913%)  route 0.636ns (77.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=3, routed)           0.318    -0.110    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[4]
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.048    -0.062 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[4]_hold_fix/O
                         net (fo=1, routed)           0.318     0.255    ps2_usb_keyboard/keycode_r_reg[15]_0[4]_hold_fix_1_alias
    SLICE_X28Y36         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y36         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.008    -0.042    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_100MHZ_CW

Setup :           25  Failing Endpoints,  Worst Slack       -3.029ns,  Total Violation      -28.773ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.029ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[1].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.947ns  (logic 2.564ns (19.804%)  route 10.383ns (80.196%))
  Logic Levels:           17  (LUT5=3 LUT6=14)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.563    -2.456    game_logic_inst/CLK_100MHZ
    SLICE_X43Y38         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456    -2.000 r  game_logic_inst/glob_state_reg[0]_rep__0/Q
                         net (fo=43, routed)          0.880    -1.119    graphics_renderer_inst/pixel_on_reg_1
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124    -0.995 r  graphics_renderer_inst/pixel_on_i_45/O
                         net (fo=6, routed)           0.725    -0.271    graphics_renderer_inst/pixel_on_i_45_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.124    -0.147 f  graphics_renderer_inst/pixel_data[2]_i_4__1/O
                         net (fo=5, routed)           0.344     0.197    graphics_renderer_inst/pixel_data[2]_i_4__1_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I2_O)        0.124     0.321 r  graphics_renderer_inst/pixel_on_i_250/O
                         net (fo=1, routed)           0.773     1.095    graphics_renderer_inst/pixel_on_i_250_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124     1.219 f  graphics_renderer_inst/pixel_on_i_246_comp/O
                         net (fo=4, routed)           0.316     1.535    graphics_renderer_inst/pixel_on_i_246_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     1.659 r  graphics_renderer_inst/pixel_on_i_248/O
                         net (fo=2, routed)           0.417     2.076    graphics_renderer_inst/pixel_on_i_248_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  graphics_renderer_inst/pixel_on_i_240/O
                         net (fo=3, routed)           0.765     2.965    graphics_renderer_inst/pixel_on_i_240_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.089 r  graphics_renderer_inst/pixel_on_i_228__0_comp/O
                         net (fo=1, routed)           0.408     3.497    graphics_renderer_inst/pixel_on_i_228__0_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.621 f  graphics_renderer_inst/pixel_on_i_209/O
                         net (fo=75, routed)          0.468     4.090    graphics_renderer_inst/char_row_0[2]
    SLICE_X46Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.214 r  graphics_renderer_inst/pixel_on_i_238/O
                         net (fo=5, routed)           0.459     4.672    graphics_renderer_inst/pixel_on_i_238_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     4.796 f  graphics_renderer_inst/pixel_on_i_232/O
                         net (fo=1, routed)           0.956     5.752    graphics_renderer_inst/pixel_on_i_232_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.876 r  graphics_renderer_inst/pixel_on_i_211/O
                         net (fo=55, routed)          1.019     6.895    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/char_row[0]
    SLICE_X52Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.019 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_171/O
                         net (fo=1, routed)           0.566     7.585    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_171_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84/O
                         net (fo=1, routed)           0.403     8.113    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84_n_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.237 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_34/O
                         net (fo=1, routed)           0.751     8.987    graphics_renderer_inst/pixel_on_i_2__0_6
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.111 r  graphics_renderer_inst/pixel_on_i_9/O
                         net (fo=1, routed)           0.573     9.684    graphics_renderer_inst/pixel_on_i_9_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I3_O)        0.124     9.808 r  graphics_renderer_inst/pixel_on_i_2__0/O
                         net (fo=2, routed)           0.559    10.367    graphics_renderer_inst/glob_state_reg[0]_rep__0
    SLICE_X51Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.491 r  graphics_renderer_inst/pixel_on_i_1__1/O
                         net (fo=1, routed)           0.000    10.491    genblk2[1].text_renderer_inst/pixel_on_reg_0
    SLICE_X51Y32         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.931    genblk2[1].text_renderer_inst/CLK_100MHZ
    SLICE_X51Y32         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.425     7.505    
                         clock uncertainty           -0.074     7.431    
    SLICE_X51Y32         FDRE (Setup_fdre_C_D)        0.031     7.462    genblk2[1].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                 -3.029    

Slack (VIOLATED) :        -2.914ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[2].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.825ns  (logic 2.688ns (20.959%)  route 10.137ns (79.041%))
  Logic Levels:           18  (LUT3=1 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X41Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  graphics_renderer_inst/gpu_px_reg[6]_replica/Q
                         net (fo=23, routed)          0.867    -1.131    graphics_renderer_inst/x[6]_repN
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124    -1.007 r  graphics_renderer_inst/pixel_on_i_242/O
                         net (fo=1, routed)           0.627    -0.380    graphics_renderer_inst/pixel_on_i_242_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.256 f  graphics_renderer_inst/pixel_on_i_234__0/O
                         net (fo=2, routed)           0.463     0.207    graphics_renderer_inst/pixel_on_i_234__0_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.331 r  graphics_renderer_inst/pixel_on_i_181/O
                         net (fo=1, routed)           0.788     1.119    graphics_renderer_inst/pixel_on_i_181_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.243 f  graphics_renderer_inst/pixel_on_i_97/O
                         net (fo=10, routed)          0.476     1.719    graphics_renderer_inst/glob_state_reg[0]_rep_4
    SLICE_X47Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.843 r  graphics_renderer_inst/pixel_on_i_165/O
                         net (fo=2, routed)           0.425     2.267    graphics_renderer_inst/pixel_on_i_165_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124     2.391 r  graphics_renderer_inst/pixel_on_i_86/O
                         net (fo=17, routed)          0.386     2.777    graphics_renderer_inst/glob_state_reg[0]_rep_5
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124     2.901 r  graphics_renderer_inst/pixel_on_i_166/O
                         net (fo=1, routed)           0.159     3.060    graphics_renderer_inst/pixel_on_i_166_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.184 r  graphics_renderer_inst/pixel_on_i_89/O
                         net (fo=9, routed)           0.232     3.416    graphics_renderer_inst/pixel_on_i_89_n_0
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.124     3.540 f  graphics_renderer_inst/pixel_on_i_36/O
                         net (fo=33, routed)          0.690     4.229    graphics_renderer_inst/gpu_px_reg[5]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.353 f  graphics_renderer_inst/pixel_on_i_186/O
                         net (fo=1, routed)           0.720     5.073    graphics_renderer_inst/pixel_on_i_186_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I3_O)        0.124     5.197 f  graphics_renderer_inst/pixel_on_i_110__0/O
                         net (fo=1, routed)           0.403     5.600    graphics_renderer_inst/pixel_on_i_110__0_n_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.124     5.724 r  graphics_renderer_inst/pixel_on_i_57__0/O
                         net (fo=76, routed)          0.797     6.521    game_logic_inst/pixel_on_i_122
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.645 r  game_logic_inst/pixel_on_i_133/O
                         net (fo=1, routed)           0.635     7.280    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_21_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.404 r  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_67/O
                         net (fo=3, routed)           0.618     8.022    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_67_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_33_comp_1/O
                         net (fo=1, routed)           0.587     8.733    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.124     8.857 f  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_10__0_comp/O
                         net (fo=1, routed)           0.586     9.443    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_10__0_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124     9.567 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0/O
                         net (fo=2, routed)           0.679    10.246    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.370 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_1__2_comp/O
                         net (fo=1, routed)           0.000    10.370    genblk2[2].text_renderer_inst/rom_prog_text_n_0
    SLICE_X53Y22         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[2].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y22         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.425     7.499    
                         clock uncertainty           -0.074     7.425    
    SLICE_X53Y22         FDRE (Setup_fdre_C_D)        0.031     7.456    genblk2[2].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 -2.914    

Slack (VIOLATED) :        -2.890ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[2].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.799ns  (logic 2.688ns (21.002%)  route 10.111ns (78.998%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X41Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  graphics_renderer_inst/gpu_px_reg[6]_replica/Q
                         net (fo=23, routed)          0.867    -1.131    graphics_renderer_inst/x[6]_repN
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124    -1.007 r  graphics_renderer_inst/pixel_on_i_242/O
                         net (fo=1, routed)           0.627    -0.380    graphics_renderer_inst/pixel_on_i_242_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.256 f  graphics_renderer_inst/pixel_on_i_234__0/O
                         net (fo=2, routed)           0.463     0.207    graphics_renderer_inst/pixel_on_i_234__0_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.331 r  graphics_renderer_inst/pixel_on_i_181/O
                         net (fo=1, routed)           0.788     1.119    graphics_renderer_inst/pixel_on_i_181_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.243 f  graphics_renderer_inst/pixel_on_i_97/O
                         net (fo=10, routed)          0.476     1.719    graphics_renderer_inst/glob_state_reg[0]_rep_4
    SLICE_X47Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.843 r  graphics_renderer_inst/pixel_on_i_165/O
                         net (fo=2, routed)           0.425     2.267    graphics_renderer_inst/pixel_on_i_165_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124     2.391 r  graphics_renderer_inst/pixel_on_i_86/O
                         net (fo=17, routed)          0.386     2.777    graphics_renderer_inst/glob_state_reg[0]_rep_5
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124     2.901 r  graphics_renderer_inst/pixel_on_i_166/O
                         net (fo=1, routed)           0.159     3.060    graphics_renderer_inst/pixel_on_i_166_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.184 r  graphics_renderer_inst/pixel_on_i_89/O
                         net (fo=9, routed)           0.232     3.416    graphics_renderer_inst/pixel_on_i_89_n_0
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.124     3.540 f  graphics_renderer_inst/pixel_on_i_36/O
                         net (fo=33, routed)          0.690     4.229    graphics_renderer_inst/gpu_px_reg[5]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.353 f  graphics_renderer_inst/pixel_on_i_186/O
                         net (fo=1, routed)           0.720     5.073    graphics_renderer_inst/pixel_on_i_186_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I3_O)        0.124     5.197 f  graphics_renderer_inst/pixel_on_i_110__0/O
                         net (fo=1, routed)           0.403     5.600    graphics_renderer_inst/pixel_on_i_110__0_n_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.124     5.724 r  graphics_renderer_inst/pixel_on_i_57__0/O
                         net (fo=76, routed)          1.031     6.755    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_76_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.879 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_204/O
                         net (fo=1, routed)           0.721     7.600    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_204_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.724 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_123/O
                         net (fo=1, routed)           0.620     8.345    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_123_n_0
    SLICE_X52Y23         LUT5 (Prop_lut5_I0_O)        0.124     8.469 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_63/O
                         net (fo=3, routed)           0.805     9.274    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_2__2
    SLICE_X53Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.398 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_5__1/O
                         net (fo=1, routed)           0.544     9.942    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_5__1_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.066 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2/O
                         net (fo=1, routed)           0.154    10.220    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.344 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_1__2/O
                         net (fo=1, routed)           0.000    10.344    genblk2[2].text_renderer_inst/rom_prog_text_n_27
    SLICE_X53Y22         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[2].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y22         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.425     7.499    
                         clock uncertainty           -0.074     7.425    
    SLICE_X53Y22         FDRE (Setup_fdre_C_D)        0.029     7.454    genblk2[2].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                 -2.890    

Slack (VIOLATED) :        -2.814ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.652ns  (logic 2.688ns (21.246%)  route 9.964ns (78.754%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y41         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  graphics_renderer_inst/gpu_px_reg[3]/Q
                         net (fo=157, routed)         0.774    -1.223    graphics_renderer_inst/x[3]
    SLICE_X43Y41         LUT5 (Prop_lut5_I3_O)        0.124    -1.099 r  graphics_renderer_inst/pixel_data[2]_i_285/O
                         net (fo=3, routed)           0.410    -0.689    graphics_renderer_inst/pixel_data[2]_i_285_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.565 r  graphics_renderer_inst/pixel_data[2]_i_242/O
                         net (fo=2, routed)           0.464    -0.102    game_logic_inst/pixel_data[2]_i_112__0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124     0.022 r  game_logic_inst/pixel_data[2]_i_128/O
                         net (fo=6, routed)           0.451     0.473    game_logic_inst/glob_state_reg[0]_rep_14
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124     0.597 f  game_logic_inst/pixel_data[2]_i_215__0/O
                         net (fo=2, routed)           0.616     1.214    game_logic_inst/pixel_data[2]_i_215__0_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     1.338 r  game_logic_inst/pixel_data[2]_i_108__1/O
                         net (fo=7, routed)           0.663     2.001    game_logic_inst/glob_state_reg[0]_rep_12
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.125 f  game_logic_inst/pixel_data[2]_i_49__1/O
                         net (fo=20, routed)          0.341     2.466    graphics_renderer_inst/pixel_data[2]_i_70__0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  graphics_renderer_inst/pixel_data[2]_i_47__1/O
                         net (fo=3, routed)           0.322     2.912    graphics_renderer_inst/gpu_px_reg[4]_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124     3.036 r  graphics_renderer_inst/pixel_data[2]_i_127__0/O
                         net (fo=8, routed)           0.524     3.560    graphics_renderer_inst/glob_state_reg[0]_rep_9
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.124     3.684 r  graphics_renderer_inst/pixel_data[2]_i_129/O
                         net (fo=16, routed)          0.488     4.172    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_23__0_1
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.296 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130/O
                         net (fo=1, routed)           0.670     4.966    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.090 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_72__0/O
                         net (fo=113, routed)         0.917     6.007    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.131 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_309/O
                         net (fo=1, routed)           0.797     6.928    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_309_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.052 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_253/O
                         net (fo=1, routed)           0.654     7.706    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_253_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.830 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_155/O
                         net (fo=1, routed)           0.425     8.254    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_155_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.378 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_81/O
                         net (fo=1, routed)           0.574     8.953    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_28__0/O
                         net (fo=1, routed)           0.579     9.656    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_28__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.780 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_6__1/O
                         net (fo=2, routed)           0.294    10.074    game_logic_inst/pixel_data_reg[0]_1
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.198 r  game_logic_inst/pixel_data[2]_i_1__3/O
                         net (fo=1, routed)           0.000    10.198    genblk2[3].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X31Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X31Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.497     7.427    
                         clock uncertainty           -0.074     7.353    
    SLICE_X31Y33         FDRE (Setup_fdre_C_D)        0.031     7.384    genblk2[3].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                 -2.814    

Slack (VIOLATED) :        -2.779ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[1].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.693ns  (logic 2.564ns (20.200%)  route 10.129ns (79.800%))
  Logic Levels:           17  (LUT5=4 LUT6=13)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.563    -2.456    game_logic_inst/CLK_100MHZ
    SLICE_X43Y38         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456    -2.000 r  game_logic_inst/glob_state_reg[0]_rep__0/Q
                         net (fo=43, routed)          0.880    -1.119    graphics_renderer_inst/pixel_on_reg_1
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124    -0.995 r  graphics_renderer_inst/pixel_on_i_45/O
                         net (fo=6, routed)           0.725    -0.271    graphics_renderer_inst/pixel_on_i_45_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.124    -0.147 f  graphics_renderer_inst/pixel_data[2]_i_4__1/O
                         net (fo=5, routed)           0.344     0.197    graphics_renderer_inst/pixel_data[2]_i_4__1_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I2_O)        0.124     0.321 r  graphics_renderer_inst/pixel_on_i_250/O
                         net (fo=1, routed)           0.773     1.095    graphics_renderer_inst/pixel_on_i_250_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124     1.219 f  graphics_renderer_inst/pixel_on_i_246_comp/O
                         net (fo=4, routed)           0.316     1.535    graphics_renderer_inst/pixel_on_i_246_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     1.659 r  graphics_renderer_inst/pixel_on_i_248/O
                         net (fo=2, routed)           0.417     2.076    graphics_renderer_inst/pixel_on_i_248_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  graphics_renderer_inst/pixel_on_i_240/O
                         net (fo=3, routed)           0.765     2.965    graphics_renderer_inst/pixel_on_i_240_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.089 r  graphics_renderer_inst/pixel_on_i_228__0_comp/O
                         net (fo=1, routed)           0.408     3.497    graphics_renderer_inst/pixel_on_i_228__0_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.621 f  graphics_renderer_inst/pixel_on_i_209/O
                         net (fo=75, routed)          0.468     4.090    graphics_renderer_inst/char_row_0[2]
    SLICE_X46Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.214 r  graphics_renderer_inst/pixel_on_i_238/O
                         net (fo=5, routed)           0.459     4.672    graphics_renderer_inst/pixel_on_i_238_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     4.796 f  graphics_renderer_inst/pixel_on_i_232/O
                         net (fo=1, routed)           0.956     5.752    graphics_renderer_inst/pixel_on_i_232_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.876 r  graphics_renderer_inst/pixel_on_i_211/O
                         net (fo=55, routed)          1.019     6.895    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/char_row[0]
    SLICE_X52Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.019 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_171/O
                         net (fo=1, routed)           0.566     7.585    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_171_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84/O
                         net (fo=1, routed)           0.403     8.113    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84_n_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.237 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_34/O
                         net (fo=1, routed)           0.751     8.987    graphics_renderer_inst/pixel_on_i_2__0_6
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.111 r  graphics_renderer_inst/pixel_on_i_9/O
                         net (fo=1, routed)           0.573     9.684    graphics_renderer_inst/pixel_on_i_9_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I3_O)        0.124     9.808 r  graphics_renderer_inst/pixel_on_i_2__0/O
                         net (fo=2, routed)           0.305    10.114    game_logic_inst/pixel_data_reg[2]_0
    SLICE_X53Y30         LUT5 (Prop_lut5_I2_O)        0.124    10.238 r  game_logic_inst/pixel_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000    10.238    genblk2[1].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X53Y30         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.441     7.928    genblk2[1].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y30         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.425     7.502    
                         clock uncertainty           -0.074     7.428    
    SLICE_X53Y30         FDRE (Setup_fdre_C_D)        0.031     7.459    genblk2[1].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.459    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                 -2.779    

Slack (VIOLATED) :        -2.684ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.521ns  (logic 2.688ns (21.467%)  route 9.833ns (78.533%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y41         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  graphics_renderer_inst/gpu_px_reg[3]/Q
                         net (fo=157, routed)         0.774    -1.223    graphics_renderer_inst/x[3]
    SLICE_X43Y41         LUT5 (Prop_lut5_I3_O)        0.124    -1.099 r  graphics_renderer_inst/pixel_data[2]_i_285/O
                         net (fo=3, routed)           0.410    -0.689    graphics_renderer_inst/pixel_data[2]_i_285_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.565 r  graphics_renderer_inst/pixel_data[2]_i_242/O
                         net (fo=2, routed)           0.464    -0.102    game_logic_inst/pixel_data[2]_i_112__0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124     0.022 r  game_logic_inst/pixel_data[2]_i_128/O
                         net (fo=6, routed)           0.451     0.473    game_logic_inst/glob_state_reg[0]_rep_14
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124     0.597 f  game_logic_inst/pixel_data[2]_i_215__0/O
                         net (fo=2, routed)           0.616     1.214    game_logic_inst/pixel_data[2]_i_215__0_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     1.338 r  game_logic_inst/pixel_data[2]_i_108__1/O
                         net (fo=7, routed)           0.663     2.001    game_logic_inst/glob_state_reg[0]_rep_12
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.125 f  game_logic_inst/pixel_data[2]_i_49__1/O
                         net (fo=20, routed)          0.341     2.466    graphics_renderer_inst/pixel_data[2]_i_70__0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  graphics_renderer_inst/pixel_data[2]_i_47__1/O
                         net (fo=3, routed)           0.322     2.912    graphics_renderer_inst/gpu_px_reg[4]_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124     3.036 r  graphics_renderer_inst/pixel_data[2]_i_127__0/O
                         net (fo=8, routed)           0.524     3.560    graphics_renderer_inst/glob_state_reg[0]_rep_9
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.124     3.684 r  graphics_renderer_inst/pixel_data[2]_i_129/O
                         net (fo=16, routed)          0.488     4.172    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_23__0_1
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.296 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130/O
                         net (fo=1, routed)           0.670     4.966    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.090 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_72__0/O
                         net (fo=113, routed)         0.917     6.007    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.131 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_309/O
                         net (fo=1, routed)           0.797     6.928    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_309_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.052 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_253/O
                         net (fo=1, routed)           0.654     7.706    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_253_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.830 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_155/O
                         net (fo=1, routed)           0.425     8.254    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_155_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.378 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_81/O
                         net (fo=1, routed)           0.574     8.953    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_28__0/O
                         net (fo=1, routed)           0.579     9.656    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_28__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.780 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_6__1/O
                         net (fo=2, routed)           0.164     9.944    game_logic_inst/pixel_data_reg[0]_1
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.068 r  game_logic_inst/pixel_data[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.068    genblk2[3].text_renderer_inst/pixel_data_reg[0]_0
    SLICE_X33Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X33Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[0]/C
                         clock pessimism             -0.497     7.427    
                         clock uncertainty           -0.074     7.353    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)        0.031     7.384    genblk2[3].text_renderer_inst/pixel_data_reg[0]
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                 -2.684    

Slack (VIOLATED) :        -2.593ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.430ns  (logic 2.564ns (20.627%)  route 9.866ns (79.373%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y41         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  graphics_renderer_inst/gpu_px_reg[3]/Q
                         net (fo=157, routed)         0.774    -1.223    graphics_renderer_inst/x[3]
    SLICE_X43Y41         LUT5 (Prop_lut5_I3_O)        0.124    -1.099 r  graphics_renderer_inst/pixel_data[2]_i_285/O
                         net (fo=3, routed)           0.410    -0.689    graphics_renderer_inst/pixel_data[2]_i_285_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.565 r  graphics_renderer_inst/pixel_data[2]_i_242/O
                         net (fo=2, routed)           0.464    -0.102    game_logic_inst/pixel_data[2]_i_112__0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124     0.022 r  game_logic_inst/pixel_data[2]_i_128/O
                         net (fo=6, routed)           0.451     0.473    game_logic_inst/glob_state_reg[0]_rep_14
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124     0.597 f  game_logic_inst/pixel_data[2]_i_215__0/O
                         net (fo=2, routed)           0.616     1.214    game_logic_inst/pixel_data[2]_i_215__0_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     1.338 r  game_logic_inst/pixel_data[2]_i_108__1/O
                         net (fo=7, routed)           0.663     2.001    game_logic_inst/glob_state_reg[0]_rep_12
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.125 f  game_logic_inst/pixel_data[2]_i_49__1/O
                         net (fo=20, routed)          0.341     2.466    graphics_renderer_inst/pixel_data[2]_i_70__0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  graphics_renderer_inst/pixel_data[2]_i_47__1/O
                         net (fo=3, routed)           0.322     2.912    graphics_renderer_inst/gpu_px_reg[4]_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124     3.036 r  graphics_renderer_inst/pixel_data[2]_i_127__0/O
                         net (fo=8, routed)           0.524     3.560    graphics_renderer_inst/glob_state_reg[0]_rep_9
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.124     3.684 r  graphics_renderer_inst/pixel_data[2]_i_129/O
                         net (fo=16, routed)          0.488     4.172    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_23__0_1
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.296 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130/O
                         net (fo=1, routed)           0.670     4.966    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.090 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_72__0/O
                         net (fo=113, routed)         1.276     6.366    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X38Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.490 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_219/O
                         net (fo=2, routed)           0.317     6.807    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_219_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.931 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_115/O
                         net (fo=1, routed)           0.858     7.788    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_115_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.912 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_51/O
                         net (fo=1, routed)           0.417     8.329    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_51_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_18_comp/O
                         net (fo=3, routed)           0.567     9.021    game_logic_inst/row_out_raw[0]
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.145 r  game_logic_inst/pixel_on_i_2__2_comp_1/O
                         net (fo=1, routed)           0.708     9.853    game_logic_inst/pixel_on_i_2__2_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.124     9.977 r  game_logic_inst/pixel_on_i_1__3_comp/O
                         net (fo=1, routed)           0.000     9.977    genblk2[3].text_renderer_inst/pixel_on_reg_0
    SLICE_X32Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X32Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.497     7.427    
                         clock uncertainty           -0.074     7.353    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)        0.031     7.384    genblk2[3].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                 -2.593    

Slack (VIOLATED) :        -2.403ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.285ns  (logic 2.688ns (21.881%)  route 9.597ns (78.119%))
  Logic Levels:           18  (LUT4=1 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 f  graphics_renderer_inst/gpu_px_reg[4]/Q
                         net (fo=147, routed)         0.969    -1.030    graphics_renderer_inst/x[4]
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.906 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.449    -0.456    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.332 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.154    -0.178    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.054 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.547     0.494    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.124     0.618 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=13, routed)          0.488     1.106    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.230 r  graphics_renderer_inst/pixel_data[2]_i_117_comp/O
                         net (fo=9, routed)           0.340     1.570    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.694 f  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=3, routed)           0.413     2.107    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I2_O)        0.124     2.231 r  graphics_renderer_inst/pixel_data[2]_i_110__1_comp/O
                         net (fo=10, routed)          0.546     2.777    graphics_renderer_inst/pixel_data[2]_i_110__1_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I0_O)        0.124     2.901 f  graphics_renderer_inst/pixel_data[2]_i_235/O
                         net (fo=1, routed)           0.300     3.202    graphics_renderer_inst/pixel_data[2]_i_235_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I3_O)        0.124     3.326 r  graphics_renderer_inst/pixel_data[2]_i_208_comp/O
                         net (fo=1, routed)           0.300     3.625    graphics_renderer_inst/pixel_data[2]_i_208_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.749 f  graphics_renderer_inst/pixel_data[2]_i_109__0/O
                         net (fo=1, routed)           0.312     4.062    graphics_renderer_inst/pixel_data[2]_i_109__0_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I2_O)        0.124     4.186 f  graphics_renderer_inst/pixel_data[2]_i_44__0/O
                         net (fo=1, routed)           0.491     4.677    graphics_renderer_inst/pixel_data[2]_i_44__0_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.801 f  graphics_renderer_inst/pixel_data[2]_i_12__0/O
                         net (fo=77, routed)          0.743     5.544    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X52Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.668 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_179/O
                         net (fo=1, routed)           0.879     6.547    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_179_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.671 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_79_comp_1/O
                         net (fo=1, routed)           0.905     7.576    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_79_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.700 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_27_comp/O
                         net (fo=1, routed)           0.667     8.367    graphics_renderer_inst/pixel_data[2]_i_2__0_7
    SLICE_X54Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.491 r  graphics_renderer_inst/pixel_data[2]_i_7__0/O
                         net (fo=3, routed)           0.505     8.996    graphics_renderer_inst/pixel_data[2]_i_7__0_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.120 r  graphics_renderer_inst/pixel_data[2]_i_2__0_comp_2/O
                         net (fo=1, routed)           0.587     9.706    game_logic_inst/glob_state_reg[1]_repN_2_alias
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.124     9.830 r  game_logic_inst/pixel_on_i_1__0_comp/O
                         net (fo=1, routed)           0.000     9.830    genblk2[0].text_renderer_inst/pixel_on_reg_0
    SLICE_X54Y53         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.928    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X54Y53         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.505     7.423    
                         clock uncertainty           -0.074     7.348    
    SLICE_X54Y53         FDRE (Setup_fdre_C_D)        0.079     7.427    genblk2[0].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.427    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                 -2.403    

Slack (VIOLATED) :        -2.172ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.056ns  (logic 2.440ns (20.239%)  route 9.616ns (79.761%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 f  graphics_renderer_inst/gpu_px_reg[4]/Q
                         net (fo=147, routed)         0.969    -1.030    graphics_renderer_inst/x[4]
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.906 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.449    -0.456    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.332 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.154    -0.178    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.054 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.547     0.494    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.124     0.618 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=13, routed)          0.370     0.988    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124     1.112 r  graphics_renderer_inst/pixel_data[2]_i_210_comp/O
                         net (fo=2, routed)           0.796     1.908    graphics_renderer_inst/pixel_data[2]_i_210_n_0
    SLICE_X47Y42         LUT4 (Prop_lut4_I1_O)        0.124     2.032 r  graphics_renderer_inst/pixel_data[2]_i_113__0/O
                         net (fo=15, routed)          0.409     2.441    graphics_renderer_inst/pixel_data[2]_i_113__0_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124     2.565 r  graphics_renderer_inst/pixel_data[2]_i_111__0/O
                         net (fo=6, routed)           0.711     3.276    graphics_renderer_inst/pixel_data[2]_i_111__0_n_0
    SLICE_X50Y44         LUT2 (Prop_lut2_I1_O)        0.124     3.400 f  graphics_renderer_inst/pixel_data[2]_i_100__0/O
                         net (fo=6, routed)           0.502     3.902    graphics_renderer_inst/pixel_data[2]_i_100__0_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.026 r  graphics_renderer_inst/pixel_data[2]_i_42__0/O
                         net (fo=3, routed)           0.665     4.691    graphics_renderer_inst/pixel_data[2]_i_42__0_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.815 f  graphics_renderer_inst/pixel_data[2]_i_11__0/O
                         net (fo=77, routed)          1.111     5.926    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_146/O
                         net (fo=2, routed)           0.506     6.555    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_146_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_71/O
                         net (fo=1, routed)           0.747     7.426    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_71_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.550 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_22_comp/O
                         net (fo=1, routed)           0.572     8.123    graphics_renderer_inst/pixel_data[2]_i_2__0_3
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.247 r  graphics_renderer_inst/pixel_data[2]_i_5__0/O
                         net (fo=3, routed)           0.803     9.050    graphics_renderer_inst/pixel_data[2]_i_5__0_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.174 r  graphics_renderer_inst/pixel_data[2]_i_2__0_comp_1/O
                         net (fo=1, routed)           0.303     9.477    game_logic_inst/glob_state_reg[1]_repN_1_alias
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.124     9.601 r  game_logic_inst/pixel_data[2]_i_1__0_comp/O
                         net (fo=1, routed)           0.000     9.601    genblk2[0].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X54Y53         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.928    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X54Y53         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.505     7.423    
                         clock uncertainty           -0.074     7.348    
    SLICE_X54Y53         FDRE (Setup_fdre_C_D)        0.081     7.429    genblk2[0].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.429    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                 -2.172    

Slack (VIOLATED) :        -2.065ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 2.688ns (22.586%)  route 9.213ns (77.414%))
  Logic Levels:           18  (LUT4=1 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 f  graphics_renderer_inst/gpu_px_reg[4]/Q
                         net (fo=147, routed)         0.969    -1.030    graphics_renderer_inst/x[4]
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.906 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.449    -0.456    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.332 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.154    -0.178    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.054 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.547     0.494    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.124     0.618 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=13, routed)          0.488     1.106    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.230 r  graphics_renderer_inst/pixel_data[2]_i_117_comp/O
                         net (fo=9, routed)           0.340     1.570    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.694 r  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=3, routed)           0.413     2.107    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I2_O)        0.124     2.231 f  graphics_renderer_inst/pixel_data[2]_i_110__1_comp/O
                         net (fo=10, routed)          0.546     2.777    graphics_renderer_inst/pixel_data[2]_i_110__1_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I0_O)        0.124     2.901 r  graphics_renderer_inst/pixel_data[2]_i_235/O
                         net (fo=1, routed)           0.300     3.202    graphics_renderer_inst/pixel_data[2]_i_235_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I3_O)        0.124     3.326 f  graphics_renderer_inst/pixel_data[2]_i_208_comp/O
                         net (fo=1, routed)           0.300     3.625    graphics_renderer_inst/pixel_data[2]_i_208_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.749 r  graphics_renderer_inst/pixel_data[2]_i_109__0/O
                         net (fo=1, routed)           0.312     4.062    graphics_renderer_inst/pixel_data[2]_i_109__0_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I2_O)        0.124     4.186 r  graphics_renderer_inst/pixel_data[2]_i_44__0/O
                         net (fo=1, routed)           0.491     4.677    graphics_renderer_inst/pixel_data[2]_i_44__0_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.801 r  graphics_renderer_inst/pixel_data[2]_i_12__0/O
                         net (fo=77, routed)          1.008     5.809    graphics_renderer_inst/rom_text_line[0]
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     5.933 r  graphics_renderer_inst/pixel_data[2]_i_133/O
                         net (fo=2, routed)           0.817     6.750    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_33_0
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.874 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60/O
                         net (fo=1, routed)           0.761     7.635    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124     7.759 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_17_comp/O
                         net (fo=1, routed)           0.593     8.352    graphics_renderer_inst/pixel_data[2]_i_2__0_11
    SLICE_X54Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.476 r  graphics_renderer_inst/pixel_data[2]_i_4__0/O
                         net (fo=3, routed)           0.425     8.901    graphics_renderer_inst/pixel_data[2]_i_4__0_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.025 r  graphics_renderer_inst/pixel_data[2]_i_2__0_comp_4/O
                         net (fo=1, routed)           0.297     9.323    game_logic_inst/pixel_data_reg[1]
    SLICE_X57Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.447 r  game_logic_inst/pixel_data[1]_i_1__0_comp/O
                         net (fo=1, routed)           0.000     9.447    genblk2[0].text_renderer_inst/pixel_data_reg[1]_0
    SLICE_X57Y52         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.930    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X57Y52         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[1]/C
                         clock pessimism             -0.505     7.425    
                         clock uncertainty           -0.074     7.350    
    SLICE_X57Y52         FDRE (Setup_fdre_C_D)        0.031     7.381    genblk2[0].text_renderer_inst/pixel_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.381    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                 -2.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 main_uart_baudrate_generator/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_uart_baudrate_generator/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y49         FDRE                                         r  main_uart_baudrate_generator/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_uart_baudrate_generator/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.304    main_uart_baudrate_generator/counter_reg[26]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.144 r  main_uart_baudrate_generator/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.143    main_uart_baudrate_generator/counter_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.089 r  main_uart_baudrate_generator/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.089    main_uart_baudrate_generator/counter_reg[28]_i_1__0_n_7
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.338    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[28]/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.074    -0.224    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.119    main_uart_baudrate_generator/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 main_uart_baudrate_generator/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_uart_baudrate_generator/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y49         FDRE                                         r  main_uart_baudrate_generator/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_uart_baudrate_generator/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.304    main_uart_baudrate_generator/counter_reg[26]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.144 r  main_uart_baudrate_generator/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.143    main_uart_baudrate_generator/counter_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.078 r  main_uart_baudrate_generator/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.078    main_uart_baudrate_generator/counter_reg[28]_i_1__0_n_5
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.338    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[30]/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.074    -0.224    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.119    main_uart_baudrate_generator/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 clk_1ms_div/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1ms_div/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.355ns (70.790%)  route 0.146ns (29.210%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y49         FDRE                                         r  clk_1ms_div/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1ms_div/counter_reg[22]/Q
                         net (fo=4, routed)           0.146    -0.279    clk_1ms_div/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.119 r  clk_1ms_div/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.118    clk_1ms_div/counter_reg[20]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.064 r  clk_1ms_div/counter_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.064    clk_1ms_div/counter_reg[24]_i_1__1_n_7
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[24]/C
                         clock pessimism              0.039    -0.297    
                         clock uncertainty            0.074    -0.223    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.118    clk_1ms_div/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 clk_1ms_div/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1ms_div/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.366ns (71.417%)  route 0.146ns (28.583%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y49         FDRE                                         r  clk_1ms_div/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1ms_div/counter_reg[22]/Q
                         net (fo=4, routed)           0.146    -0.279    clk_1ms_div/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.119 r  clk_1ms_div/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.118    clk_1ms_div/counter_reg[20]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.053 r  clk_1ms_div/counter_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.053    clk_1ms_div/counter_reg[24]_i_1__1_n_5
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[26]/C
                         clock pessimism              0.039    -0.297    
                         clock uncertainty            0.074    -0.223    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.118    clk_1ms_div/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_uart_baudrate_generator/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_uart_baudrate_generator/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y49         FDRE                                         r  main_uart_baudrate_generator/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_uart_baudrate_generator/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.304    main_uart_baudrate_generator/counter_reg[26]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.144 r  main_uart_baudrate_generator/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.143    main_uart_baudrate_generator/counter_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.053 r  main_uart_baudrate_generator/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.053    main_uart_baudrate_generator/counter_reg[28]_i_1__0_n_6
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.338    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[29]/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.074    -0.224    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.119    main_uart_baudrate_generator/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_uart_baudrate_generator/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_uart_baudrate_generator/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y49         FDRE                                         r  main_uart_baudrate_generator/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_uart_baudrate_generator/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.304    main_uart_baudrate_generator/counter_reg[26]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.144 r  main_uart_baudrate_generator/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.143    main_uart_baudrate_generator/counter_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.053 r  main_uart_baudrate_generator/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.053    main_uart_baudrate_generator/counter_reg[28]_i_1__0_n_4
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.338    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[31]/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.074    -0.224    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.119    main_uart_baudrate_generator/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 clk_1ms_div/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1ms_div/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.746%)  route 0.146ns (27.254%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y49         FDRE                                         r  clk_1ms_div/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1ms_div/counter_reg[22]/Q
                         net (fo=4, routed)           0.146    -0.279    clk_1ms_div/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.119 r  clk_1ms_div/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.118    clk_1ms_div/counter_reg[20]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.028 r  clk_1ms_div/counter_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.028    clk_1ms_div/counter_reg[24]_i_1__1_n_6
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[25]/C
                         clock pessimism              0.039    -0.297    
                         clock uncertainty            0.074    -0.223    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.118    clk_1ms_div/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 clk_1ms_div/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1ms_div/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.746%)  route 0.146ns (27.254%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y49         FDRE                                         r  clk_1ms_div/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1ms_div/counter_reg[22]/Q
                         net (fo=4, routed)           0.146    -0.279    clk_1ms_div/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.119 r  clk_1ms_div/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.118    clk_1ms_div/counter_reg[20]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.028 r  clk_1ms_div/counter_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.028    clk_1ms_div/counter_reg[24]_i_1__1_n_4
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[27]/C
                         clock pessimism              0.039    -0.297    
                         clock uncertainty            0.074    -0.223    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.118    clk_1ms_div/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X32Y4          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[0]/Q
                         net (fo=7, routed)           0.086    -0.339    btn_reset_vga/genblk1[0].the_debouncer/counter_reg_n_0_[0]
    SLICE_X33Y4          LUT5 (Prop_lut5_I3_O)        0.045    -0.294 r  btn_reset_vga/genblk1[0].the_debouncer/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.294    btn_reset_vga/genblk1[0].the_debouncer/p_0_in__2[4]
    SLICE_X33Y4          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X33Y4          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[4]/C
                         clock pessimism             -0.217    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.092    -0.387    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.306%)  route 0.086ns (31.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X28Y21         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  btn_reset/genblk1[0].the_debouncer/counter_reg[7]/Q
                         net (fo=9, routed)           0.086    -0.349    btn_reset/genblk1[0].the_debouncer/counter_reg[7]
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.045    -0.304 r  btn_reset/genblk1[0].the_debouncer/counter[8]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.304    btn_reset/genblk1[0].the_debouncer/counter[8]_i_1__2_n_0
    SLICE_X29Y21         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.821    -0.348    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X29Y21         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[8]/C
                         clock pessimism             -0.216    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.092    -0.397    btn_reset/genblk1[0].the_debouncer/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW_1
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        3.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 1.304ns (20.424%)  route 5.081ns (79.576%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.855     2.872    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.150     3.022 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.581     3.603    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.326     3.929 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_1/O
                         net (fo=1, routed)           0.000     3.929    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X31Y40         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.443     7.930    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y40         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/C
                         clock pessimism             -0.590     7.340    
                         clock uncertainty           -0.202     7.139    
    SLICE_X31Y40         FDRE (Setup_fdre_C_D)        0.031     7.170    ps2_usb_keyboard/key_status_reg[66]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -3.929    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.342ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 1.304ns (20.749%)  route 4.981ns (79.251%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.855     2.872    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.150     3.022 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.481     3.503    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.326     3.829 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     3.829    ps2_usb_keyboard/ps2_usb_keyboard_n_17
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.202     7.140    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.032     7.172    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                          7.172    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                  3.342    

Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 1.304ns (20.765%)  route 4.976ns (79.235%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.855     2.872    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.150     3.022 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.476     3.498    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.326     3.824 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     3.824    ps2_usb_keyboard/ps2_usb_keyboard_n_16
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.202     7.140    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.031     7.171    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  3.346    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 1.304ns (20.782%)  route 4.971ns (79.218%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.855     2.872    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.150     3.022 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.471     3.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.326     3.819 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[3]_i_1/O
                         net (fo=1, routed)           0.000     3.819    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X30Y38         FDRE                                         r  ps2_usb_keyboard/key_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.929    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y38         FDRE                                         r  ps2_usb_keyboard/key_status_reg[3]/C
                         clock pessimism             -0.590     7.339    
                         clock uncertainty           -0.202     7.138    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.081     7.219    ps2_usb_keyboard/key_status_reg[3]
  -------------------------------------------------------------------
                         required time                          7.219    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 1.076ns (17.674%)  route 5.012ns (82.326%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.362     2.379    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y39         LUT5 (Prop_lut5_I0_O)        0.124     2.503 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2/O
                         net (fo=2, routed)           1.006     3.509    ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     3.633    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.443     7.930    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism             -0.590     7.340    
                         clock uncertainty           -0.202     7.139    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)        0.029     7.168    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                          7.168    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 1.076ns (17.880%)  route 4.942ns (82.120%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.362     2.379    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y39         LUT5 (Prop_lut5_I0_O)        0.124     2.503 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2/O
                         net (fo=2, routed)           0.935     3.438    ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.562 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_1/O
                         net (fo=1, routed)           0.000     3.562    ps2_usb_keyboard/ps2_usb_keyboard_n_14
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.443     7.930    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
                         clock pessimism             -0.590     7.340    
                         clock uncertainty           -0.202     7.139    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)        0.031     7.170    ps2_usb_keyboard/key_status_reg[59]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 0.952ns (15.833%)  route 5.061ns (84.167%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.932     2.072    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.196 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_2/O
                         net (fo=2, routed)           1.237     3.433    ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_2_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.124     3.557 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_1/O
                         net (fo=1, routed)           0.000     3.557    ps2_usb_keyboard/ps2_usb_keyboard_n_12
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.202     7.140    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.031     7.171    ps2_usb_keyboard/key_status_reg[29]
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.828ns (14.717%)  route 4.798ns (85.283%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.805     1.946    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.070 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.101     3.171    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.929    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism             -0.590     7.339    
                         clock uncertainty           -0.202     7.138    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.205     6.933    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.828ns (14.717%)  route 4.798ns (85.283%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.805     1.946    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.070 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.101     3.171    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.929    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism             -0.590     7.339    
                         clock uncertainty           -0.202     7.138    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.205     6.933    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.828ns (14.717%)  route 4.798ns (85.283%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.805     1.946    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.070 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.101     3.171    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.929    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[5]/C
                         clock pessimism             -0.590     7.339    
                         clock uncertainty           -0.202     7.138    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.205     6.933    ps2_usb_keyboard/keycodev_reg[5]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.768%)  route 0.538ns (79.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=12, routed)          0.538     0.112    ps2_usb_keyboard/ps2_usb_keyboard_n_4
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.066     0.014    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.141ns (20.203%)  route 0.557ns (79.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=3, routed)           0.557     0.129    ps2_usb_keyboard/ps2_usb_keyboard_n_24
    SLICE_X28Y36         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y36         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.055     0.003    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.515%)  route 0.605ns (76.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/Q
                         net (fo=10, routed)          0.605     0.179    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.224 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[35]_i_1/O
                         net (fo=1, routed)           0.000     0.224    ps2_usb_keyboard/ps2_usb_keyboard_n_8
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.202    -0.050    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.092     0.042    ps2_usb_keyboard/key_status_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.128ns (17.638%)  route 0.598ns (82.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/Q
                         net (fo=3, routed)           0.598     0.156    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X29Y37         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.829    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y37         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.013    -0.038    ps2_usb_keyboard/keycodev_reg[15]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.488%)  route 0.665ns (82.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.665     0.237    ps2_usb_keyboard/ps2_usb_keyboard_n_22
    SLICE_X29Y37         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.829    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y37         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.070     0.019    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.085%)  route 0.656ns (77.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          0.656     0.230    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.045     0.275 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[28]_i_1/O
                         net (fo=1, routed)           0.000     0.275    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.202    -0.049    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.091     0.042    ps2_usb_keyboard/key_status_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.141ns (16.924%)  route 0.692ns (83.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.561    -0.568    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=12, routed)          0.692     0.265    ps2_usb_keyboard/ps2_usb_keyboard_n_6
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.072     0.020    ps2_usb_keyboard/keycodev_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.610%)  route 0.675ns (78.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/Q
                         net (fo=10, routed)          0.675     0.248    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I3_O)        0.045     0.293 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     0.293    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.202    -0.050    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.091     0.041    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.141ns (16.297%)  route 0.724ns (83.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.561    -0.568    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=12, routed)          0.724     0.297    ps2_usb_keyboard/ps2_usb_keyboard_n_3
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.070     0.018    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.189ns (22.913%)  route 0.636ns (77.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=3, routed)           0.318    -0.110    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[4]
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.048    -0.062 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[4]_hold_fix/O
                         net (fo=1, routed)           0.318     0.255    ps2_usb_keyboard/keycode_r_reg[15]_0[4]_hold_fix_1_alias
    SLICE_X28Y36         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y36         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.008    -0.044    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.300    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_CW_1
  To Clock:  CLK_25MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack       27.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.503ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.816ns  (logic 4.359ns (36.891%)  route 7.457ns (63.109%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[15])
                                                      3.841     2.909 r  vram_ra/P[15]
                         net (fo=48, routed)          6.437     9.346    main_vga_vram_buffer/P[15]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    36.850    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.850    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                 27.503    

Slack (MET) :             27.965ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.304ns  (logic 4.359ns (38.563%)  route 6.945ns (61.437%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      3.841     2.909 r  vram_ra/P[3]
                         net (fo=48, routed)          5.925     8.834    main_vga_vram_buffer/P[3]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.799    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                 27.965    

Slack (MET) :             28.004ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.257ns  (logic 4.359ns (38.724%)  route 6.898ns (61.276%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 37.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[2])
                                                      3.841     2.909 r  vram_ra/P[2]
                         net (fo=48, routed)          5.878     8.787    main_vga_vram_buffer/P[2]
    RAMB36_X2Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.470    37.957    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X2Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/CLKBWRCLK
                         clock pessimism             -0.505    37.451    
                         clock uncertainty           -0.095    37.357    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    36.791    main_vga_vram_buffer/memory_block_reg_3_2
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 28.004    

Slack (MET) :             28.024ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.244ns  (logic 4.359ns (38.768%)  route 6.885ns (61.232%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[13])
                                                      3.841     2.909 r  vram_ra/P[13]
                         net (fo=48, routed)          5.865     8.774    main_vga_vram_buffer/P[13]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    36.799    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                 28.024    

Slack (MET) :             28.037ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.232ns  (logic 4.359ns (38.810%)  route 6.873ns (61.190%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[5])
                                                      3.841     2.909 r  vram_ra/P[5]
                         net (fo=48, routed)          5.853     8.762    main_vga_vram_buffer/P[5]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    36.799    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                 28.037    

Slack (MET) :             28.066ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.202ns  (logic 4.359ns (38.912%)  route 6.843ns (61.088%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[6])
                                                      3.841     2.909 r  vram_ra/P[6]
                         net (fo=48, routed)          5.824     8.733    main_vga_vram_buffer/P[6]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    36.799    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                 28.066    

Slack (MET) :             28.067ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.193ns  (logic 4.359ns (38.943%)  route 6.834ns (61.057%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 37.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[5])
                                                      3.841     2.909 r  vram_ra/P[5]
                         net (fo=48, routed)          5.815     8.724    main_vga_vram_buffer/P[5]
    RAMB36_X2Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.470    37.957    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X2Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/CLKBWRCLK
                         clock pessimism             -0.505    37.451    
                         clock uncertainty           -0.095    37.357    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    36.791    main_vga_vram_buffer/memory_block_reg_3_2
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                 28.067    

Slack (MET) :             28.083ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.231ns  (logic 4.359ns (38.813%)  route 6.872ns (61.187%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 37.960 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[15])
                                                      3.841     2.909 r  vram_ra/P[15]
                         net (fo=48, routed)          5.852     8.761    main_vga_vram_buffer/P[15]
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.473    37.960    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.505    37.454    
                         clock uncertainty           -0.095    37.360    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    36.845    main_vga_vram_buffer/memory_block_reg_2_1
  -------------------------------------------------------------------
                         required time                         36.845    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                 28.083    

Slack (MET) :             28.107ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.161ns  (logic 4.359ns (39.054%)  route 6.802ns (60.946%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841     2.909 r  vram_ra/P[14]
                         net (fo=48, routed)          5.783     8.692    main_vga_vram_buffer/P[14]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    36.799    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                 28.107    

Slack (MET) :             28.115ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.153ns  (logic 4.359ns (39.084%)  route 6.794ns (60.916%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[10])
                                                      3.841     2.909 r  vram_ra/P[10]
                         net (fo=48, routed)          5.774     8.683    main_vga_vram_buffer/P[10]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.799    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                 28.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.727%)  route 0.131ns (41.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.556    -0.573    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.131    -0.302    main_vga_sync/Q[5]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  main_vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.257    main_vga_sync/hsync_next
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.095    -0.466    
    SLICE_X12Y27         FDCE (Hold_fdce_C_D)         0.121    -0.345    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.358%)  route 0.133ns (41.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.556    -0.573    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.133    -0.300    main_vga_sync/Q[5]
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.255 r  main_vga_sync/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    main_vga_sync/h_count_reg[9]_i_1_n_0
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.095    -0.466    
    SLICE_X12Y27         FDCE (Hold_fdce_C_D)         0.121    -0.345    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.255%)  route 0.106ns (33.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.556    -0.573    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.106    -0.303    main_vga_sync/Q[9]
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.258 r  main_vga_sync/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    main_vga_sync/h_count_reg[5]_i_1_n_0
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.095    -0.466    
    SLICE_X13Y27         FDCE (Hold_fdce_C_D)         0.092    -0.374    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.045%)  route 0.107ns (33.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.556    -0.573    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.107    -0.302    main_vga_sync/Q[9]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  main_vga_sync/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    main_vga_sync/h_count_reg[8]_i_1_n_0
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.095    -0.466    
    SLICE_X13Y27         FDCE (Hold_fdce_C_D)         0.091    -0.375    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.028%)  route 0.165ns (46.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  main_vga_sync/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.165    -0.271    main_vga_sync/v_count_reg_reg[9]_0[2]
    SLICE_X14Y26         LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  main_vga_sync/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    main_vga_sync/v_count_reg[9]_i_2_n_0
    SLICE_X14Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X14Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism             -0.215    -0.562    
                         clock uncertainty            0.095    -0.468    
    SLICE_X14Y26         FDCE (Hold_fdce_C_D)         0.120    -0.348    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.417%)  route 0.169ns (47.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.169    -0.267    main_vga_sync/v_count_reg_reg[9]_0[3]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.045    -0.222 r  main_vga_sync/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.222    main_vga_sync/vsync_next
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.215    -0.562    
                         clock uncertainty            0.095    -0.468    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.121    -0.347    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.977%)  route 0.151ns (42.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  main_vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.151    -0.261    main_vga_sync/Q[2]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.045    -0.216 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.215    -0.562    
                         clock uncertainty            0.095    -0.468    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.121    -0.347    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.657%)  route 0.153ns (42.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  main_vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.153    -0.259    main_vga_sync/Q[2]
    SLICE_X12Y26         LUT4 (Prop_lut4_I0_O)        0.045    -0.214 r  main_vga_sync/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    main_vga_sync/h_count_reg[3]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.215    -0.562    
                         clock uncertainty            0.095    -0.468    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.120    -0.348    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.499%)  route 0.161ns (43.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.161    -0.251    main_vga_sync/Q[0]
    SLICE_X12Y25         LUT3 (Prop_lut3_I1_O)        0.045    -0.206 r  main_vga_sync/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    main_vga_sync/h_count_reg[2]_i_1_n_0
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.820    -0.349    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.228    -0.576    
                         clock uncertainty            0.095    -0.482    
    SLICE_X12Y25         FDCE (Hold_fdce_C_D)         0.121    -0.361    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.554    -0.575    main_vga_sync/CLK_25MHZ
    SLICE_X13Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.168    -0.266    main_vga_sync/v_count_reg_reg[9]_0[8]
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.045    -0.221 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X13Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X13Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.228    -0.575    
                         clock uncertainty            0.095    -0.481    
    SLICE_X13Y26         FDCE (Hold_fdce_C_D)         0.091    -0.390    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW_1
  To Clock:  CLK_50MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack       16.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.741ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.456ns (14.985%)  route 2.587ns (85.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.564    -2.455    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.999 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/Q
                         net (fo=11, routed)          2.587     0.589    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]_0
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.443    17.930    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                         clock pessimism             -0.411    17.518    
                         clock uncertainty           -0.084    17.435    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)       -0.105    17.330    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]
  -------------------------------------------------------------------
                         required time                         17.330    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                 16.741    

Slack (MET) :             17.194ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 1.074ns (38.991%)  route 1.680ns (61.009%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419    -2.035 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.833    -1.202    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.328    -0.874 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.848    -0.026    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I4_O)        0.327     0.301 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.301    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    17.932    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.385    17.546    
                         clock uncertainty           -0.084    17.463    
    SLICE_X32Y44         FDRE (Setup_fdre_C_D)        0.032    17.495    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.495    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                 17.194    

Slack (MET) :             17.410ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.608ns (29.038%)  route 1.486ns (70.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.882    -1.129    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.152    -0.977 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.604    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    17.921    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.388    17.533    
                         clock uncertainty           -0.084    17.449    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.413    17.036    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                 17.410    

Slack (MET) :             17.410ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.608ns (29.038%)  route 1.486ns (70.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.882    -1.129    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.152    -0.977 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.604    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    17.921    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.388    17.533    
                         clock uncertainty           -0.084    17.449    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.413    17.036    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                 17.410    

Slack (MET) :             17.410ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.608ns (29.038%)  route 1.486ns (70.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.882    -1.129    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.152    -0.977 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.604    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    17.921    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.388    17.533    
                         clock uncertainty           -0.084    17.449    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.413    17.036    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                 17.410    

Slack (MET) :             17.410ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.608ns (29.038%)  route 1.486ns (70.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.882    -1.129    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.152    -0.977 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.604    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    17.921    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.388    17.533    
                         clock uncertainty           -0.084    17.449    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.413    17.036    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                 17.410    

Slack (MET) :             17.568ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.456ns (20.295%)  route 1.791ns (79.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.791    -0.209    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.443    17.930    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
                         clock pessimism             -0.425    17.504    
                         clock uncertainty           -0.084    17.421    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)       -0.062    17.359    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                 17.568    

Slack (MET) :             17.584ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 1.074ns (45.446%)  route 1.289ns (54.554%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419    -2.035 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.833    -1.202    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.328    -0.874 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.457    -0.417    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.327    -0.090 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    17.932    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.385    17.546    
                         clock uncertainty           -0.084    17.463    
    SLICE_X32Y44         FDRE (Setup_fdre_C_D)        0.031    17.494    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.494    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                 17.584    

Slack (MET) :             17.585ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.456ns (20.744%)  route 1.742ns (79.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=12, routed)          1.742    -0.257    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]_0
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.443    17.930    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                         clock pessimism             -0.425    17.504    
                         clock uncertainty           -0.084    17.421    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)       -0.093    17.328    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]
  -------------------------------------------------------------------
                         required time                         17.328    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                 17.585    

Slack (MET) :             17.586ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.074ns (45.523%)  route 1.285ns (54.477%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419    -2.035 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.833    -1.202    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.328    -0.874 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.453    -0.421    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.327    -0.094 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    17.932    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.385    17.546    
                         clock uncertainty           -0.084    17.463    
    SLICE_X32Y44         FDRE (Setup_fdre_C_D)        0.029    17.492    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.492    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                 17.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.999%)  route 0.119ns (39.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.119    -0.310    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.265    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X29Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.214    -0.553    
                         clock uncertainty            0.084    -0.470    
    SLICE_X29Y59         FDRE (Hold_fdre_C_D)         0.091    -0.379    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.069    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I2_O)        0.099    -0.274 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.000    -0.274    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.230    -0.570    
                         clock uncertainty            0.084    -0.487    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.091    -0.396    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.212%)  route 0.164ns (46.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.164    -0.262    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.217 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.084    -0.467    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.092    -0.375    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.037%)  route 0.165ns (46.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.165    -0.261    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.216 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.084    -0.467    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.092    -0.375    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.436%)  route 0.156ns (45.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.156    -0.270    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.230    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.092    -0.391    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.298%)  route 0.157ns (45.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.157    -0.273    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X28Y60         LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.228    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[2]
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.230    -0.570    
                         clock uncertainty            0.084    -0.487    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.092    -0.395    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.277%)  route 0.157ns (45.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.157    -0.269    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X32Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.224 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.230    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.091    -0.392    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.116%)  route 0.158ns (45.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.158    -0.272    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X28Y60         LUT4 (Prop_lut4_I0_O)        0.045    -0.227 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.227    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.230    -0.570    
                         clock uncertainty            0.084    -0.487    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.092    -0.395    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.291%)  route 0.199ns (51.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/Q
                         net (fo=14, routed)          0.199    -0.226    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.181 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000    -0.181    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.230    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X32Y45         FDRE (Hold_fdre_C_D)         0.091    -0.392    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.189%)  route 0.208ns (52.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.208    -0.221    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.045    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.176    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[1]
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.230    -0.570    
                         clock uncertainty            0.084    -0.487    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.092    -0.395    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_100MHZ_CW_1

Setup :           25  Failing Endpoints,  Worst Slack       -3.029ns,  Total Violation      -28.773ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.029ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[1].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.947ns  (logic 2.564ns (19.804%)  route 10.383ns (80.196%))
  Logic Levels:           17  (LUT5=3 LUT6=14)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.563    -2.456    game_logic_inst/CLK_100MHZ
    SLICE_X43Y38         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456    -2.000 r  game_logic_inst/glob_state_reg[0]_rep__0/Q
                         net (fo=43, routed)          0.880    -1.119    graphics_renderer_inst/pixel_on_reg_1
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124    -0.995 r  graphics_renderer_inst/pixel_on_i_45/O
                         net (fo=6, routed)           0.725    -0.271    graphics_renderer_inst/pixel_on_i_45_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.124    -0.147 f  graphics_renderer_inst/pixel_data[2]_i_4__1/O
                         net (fo=5, routed)           0.344     0.197    graphics_renderer_inst/pixel_data[2]_i_4__1_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I2_O)        0.124     0.321 r  graphics_renderer_inst/pixel_on_i_250/O
                         net (fo=1, routed)           0.773     1.095    graphics_renderer_inst/pixel_on_i_250_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124     1.219 f  graphics_renderer_inst/pixel_on_i_246_comp/O
                         net (fo=4, routed)           0.316     1.535    graphics_renderer_inst/pixel_on_i_246_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     1.659 r  graphics_renderer_inst/pixel_on_i_248/O
                         net (fo=2, routed)           0.417     2.076    graphics_renderer_inst/pixel_on_i_248_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  graphics_renderer_inst/pixel_on_i_240/O
                         net (fo=3, routed)           0.765     2.965    graphics_renderer_inst/pixel_on_i_240_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.089 r  graphics_renderer_inst/pixel_on_i_228__0_comp/O
                         net (fo=1, routed)           0.408     3.497    graphics_renderer_inst/pixel_on_i_228__0_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.621 f  graphics_renderer_inst/pixel_on_i_209/O
                         net (fo=75, routed)          0.468     4.090    graphics_renderer_inst/char_row_0[2]
    SLICE_X46Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.214 r  graphics_renderer_inst/pixel_on_i_238/O
                         net (fo=5, routed)           0.459     4.672    graphics_renderer_inst/pixel_on_i_238_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     4.796 f  graphics_renderer_inst/pixel_on_i_232/O
                         net (fo=1, routed)           0.956     5.752    graphics_renderer_inst/pixel_on_i_232_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.876 r  graphics_renderer_inst/pixel_on_i_211/O
                         net (fo=55, routed)          1.019     6.895    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/char_row[0]
    SLICE_X52Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.019 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_171/O
                         net (fo=1, routed)           0.566     7.585    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_171_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84/O
                         net (fo=1, routed)           0.403     8.113    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84_n_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.237 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_34/O
                         net (fo=1, routed)           0.751     8.987    graphics_renderer_inst/pixel_on_i_2__0_6
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.111 r  graphics_renderer_inst/pixel_on_i_9/O
                         net (fo=1, routed)           0.573     9.684    graphics_renderer_inst/pixel_on_i_9_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I3_O)        0.124     9.808 r  graphics_renderer_inst/pixel_on_i_2__0/O
                         net (fo=2, routed)           0.559    10.367    graphics_renderer_inst/glob_state_reg[0]_rep__0
    SLICE_X51Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.491 r  graphics_renderer_inst/pixel_on_i_1__1/O
                         net (fo=1, routed)           0.000    10.491    genblk2[1].text_renderer_inst/pixel_on_reg_0
    SLICE_X51Y32         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.931    genblk2[1].text_renderer_inst/CLK_100MHZ
    SLICE_X51Y32         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.425     7.505    
                         clock uncertainty           -0.074     7.431    
    SLICE_X51Y32         FDRE (Setup_fdre_C_D)        0.031     7.462    genblk2[1].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                 -3.029    

Slack (VIOLATED) :        -2.914ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[2].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.825ns  (logic 2.688ns (20.959%)  route 10.137ns (79.041%))
  Logic Levels:           18  (LUT3=1 LUT4=3 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X41Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  graphics_renderer_inst/gpu_px_reg[6]_replica/Q
                         net (fo=23, routed)          0.867    -1.131    graphics_renderer_inst/x[6]_repN
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124    -1.007 r  graphics_renderer_inst/pixel_on_i_242/O
                         net (fo=1, routed)           0.627    -0.380    graphics_renderer_inst/pixel_on_i_242_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.256 f  graphics_renderer_inst/pixel_on_i_234__0/O
                         net (fo=2, routed)           0.463     0.207    graphics_renderer_inst/pixel_on_i_234__0_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.331 r  graphics_renderer_inst/pixel_on_i_181/O
                         net (fo=1, routed)           0.788     1.119    graphics_renderer_inst/pixel_on_i_181_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.243 f  graphics_renderer_inst/pixel_on_i_97/O
                         net (fo=10, routed)          0.476     1.719    graphics_renderer_inst/glob_state_reg[0]_rep_4
    SLICE_X47Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.843 r  graphics_renderer_inst/pixel_on_i_165/O
                         net (fo=2, routed)           0.425     2.267    graphics_renderer_inst/pixel_on_i_165_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124     2.391 r  graphics_renderer_inst/pixel_on_i_86/O
                         net (fo=17, routed)          0.386     2.777    graphics_renderer_inst/glob_state_reg[0]_rep_5
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124     2.901 r  graphics_renderer_inst/pixel_on_i_166/O
                         net (fo=1, routed)           0.159     3.060    graphics_renderer_inst/pixel_on_i_166_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.184 r  graphics_renderer_inst/pixel_on_i_89/O
                         net (fo=9, routed)           0.232     3.416    graphics_renderer_inst/pixel_on_i_89_n_0
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.124     3.540 f  graphics_renderer_inst/pixel_on_i_36/O
                         net (fo=33, routed)          0.690     4.229    graphics_renderer_inst/gpu_px_reg[5]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.353 f  graphics_renderer_inst/pixel_on_i_186/O
                         net (fo=1, routed)           0.720     5.073    graphics_renderer_inst/pixel_on_i_186_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I3_O)        0.124     5.197 f  graphics_renderer_inst/pixel_on_i_110__0/O
                         net (fo=1, routed)           0.403     5.600    graphics_renderer_inst/pixel_on_i_110__0_n_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.124     5.724 r  graphics_renderer_inst/pixel_on_i_57__0/O
                         net (fo=76, routed)          0.797     6.521    game_logic_inst/pixel_on_i_122
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.645 r  game_logic_inst/pixel_on_i_133/O
                         net (fo=1, routed)           0.635     7.280    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_21_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.404 r  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_67/O
                         net (fo=3, routed)           0.618     8.022    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_67_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_33_comp_1/O
                         net (fo=1, routed)           0.587     8.733    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0_0
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.124     8.857 f  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_10__0_comp/O
                         net (fo=1, routed)           0.586     9.443    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_10__0_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124     9.567 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0/O
                         net (fo=2, routed)           0.679    10.246    genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_3__0_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.370 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_on_i_1__2_comp/O
                         net (fo=1, routed)           0.000    10.370    genblk2[2].text_renderer_inst/rom_prog_text_n_0
    SLICE_X53Y22         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[2].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y22         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.425     7.499    
                         clock uncertainty           -0.074     7.425    
    SLICE_X53Y22         FDRE (Setup_fdre_C_D)        0.031     7.456    genblk2[2].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 -2.914    

Slack (VIOLATED) :        -2.890ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[2].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.799ns  (logic 2.688ns (21.002%)  route 10.111ns (78.998%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X41Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  graphics_renderer_inst/gpu_px_reg[6]_replica/Q
                         net (fo=23, routed)          0.867    -1.131    graphics_renderer_inst/x[6]_repN
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124    -1.007 r  graphics_renderer_inst/pixel_on_i_242/O
                         net (fo=1, routed)           0.627    -0.380    graphics_renderer_inst/pixel_on_i_242_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.256 f  graphics_renderer_inst/pixel_on_i_234__0/O
                         net (fo=2, routed)           0.463     0.207    graphics_renderer_inst/pixel_on_i_234__0_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.331 r  graphics_renderer_inst/pixel_on_i_181/O
                         net (fo=1, routed)           0.788     1.119    graphics_renderer_inst/pixel_on_i_181_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.243 f  graphics_renderer_inst/pixel_on_i_97/O
                         net (fo=10, routed)          0.476     1.719    graphics_renderer_inst/glob_state_reg[0]_rep_4
    SLICE_X47Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.843 r  graphics_renderer_inst/pixel_on_i_165/O
                         net (fo=2, routed)           0.425     2.267    graphics_renderer_inst/pixel_on_i_165_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124     2.391 r  graphics_renderer_inst/pixel_on_i_86/O
                         net (fo=17, routed)          0.386     2.777    graphics_renderer_inst/glob_state_reg[0]_rep_5
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124     2.901 r  graphics_renderer_inst/pixel_on_i_166/O
                         net (fo=1, routed)           0.159     3.060    graphics_renderer_inst/pixel_on_i_166_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.184 r  graphics_renderer_inst/pixel_on_i_89/O
                         net (fo=9, routed)           0.232     3.416    graphics_renderer_inst/pixel_on_i_89_n_0
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.124     3.540 f  graphics_renderer_inst/pixel_on_i_36/O
                         net (fo=33, routed)          0.690     4.229    graphics_renderer_inst/gpu_px_reg[5]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.353 f  graphics_renderer_inst/pixel_on_i_186/O
                         net (fo=1, routed)           0.720     5.073    graphics_renderer_inst/pixel_on_i_186_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I3_O)        0.124     5.197 f  graphics_renderer_inst/pixel_on_i_110__0/O
                         net (fo=1, routed)           0.403     5.600    graphics_renderer_inst/pixel_on_i_110__0_n_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.124     5.724 r  graphics_renderer_inst/pixel_on_i_57__0/O
                         net (fo=76, routed)          1.031     6.755    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_76_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.879 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_204/O
                         net (fo=1, routed)           0.721     7.600    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_204_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.724 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_123/O
                         net (fo=1, routed)           0.620     8.345    genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_123_n_0
    SLICE_X52Y23         LUT5 (Prop_lut5_I0_O)        0.124     8.469 f  genblk2[2].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_63/O
                         net (fo=3, routed)           0.805     9.274    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_2__2
    SLICE_X53Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.398 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_5__1/O
                         net (fo=1, routed)           0.544     9.942    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_5__1_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.066 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2/O
                         net (fo=1, routed)           0.154    10.220    genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_4__2_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.344 r  genblk2[2].text_renderer_inst/rom_prog_text/pixel_data[2]_i_1__2/O
                         net (fo=1, routed)           0.000    10.344    genblk2[2].text_renderer_inst/rom_prog_text_n_27
    SLICE_X53Y22         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[2].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y22         FDRE                                         r  genblk2[2].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.425     7.499    
                         clock uncertainty           -0.074     7.425    
    SLICE_X53Y22         FDRE (Setup_fdre_C_D)        0.029     7.454    genblk2[2].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                 -2.890    

Slack (VIOLATED) :        -2.814ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.652ns  (logic 2.688ns (21.246%)  route 9.964ns (78.754%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y41         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  graphics_renderer_inst/gpu_px_reg[3]/Q
                         net (fo=157, routed)         0.774    -1.223    graphics_renderer_inst/x[3]
    SLICE_X43Y41         LUT5 (Prop_lut5_I3_O)        0.124    -1.099 r  graphics_renderer_inst/pixel_data[2]_i_285/O
                         net (fo=3, routed)           0.410    -0.689    graphics_renderer_inst/pixel_data[2]_i_285_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.565 r  graphics_renderer_inst/pixel_data[2]_i_242/O
                         net (fo=2, routed)           0.464    -0.102    game_logic_inst/pixel_data[2]_i_112__0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124     0.022 r  game_logic_inst/pixel_data[2]_i_128/O
                         net (fo=6, routed)           0.451     0.473    game_logic_inst/glob_state_reg[0]_rep_14
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124     0.597 f  game_logic_inst/pixel_data[2]_i_215__0/O
                         net (fo=2, routed)           0.616     1.214    game_logic_inst/pixel_data[2]_i_215__0_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     1.338 r  game_logic_inst/pixel_data[2]_i_108__1/O
                         net (fo=7, routed)           0.663     2.001    game_logic_inst/glob_state_reg[0]_rep_12
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.125 f  game_logic_inst/pixel_data[2]_i_49__1/O
                         net (fo=20, routed)          0.341     2.466    graphics_renderer_inst/pixel_data[2]_i_70__0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  graphics_renderer_inst/pixel_data[2]_i_47__1/O
                         net (fo=3, routed)           0.322     2.912    graphics_renderer_inst/gpu_px_reg[4]_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124     3.036 r  graphics_renderer_inst/pixel_data[2]_i_127__0/O
                         net (fo=8, routed)           0.524     3.560    graphics_renderer_inst/glob_state_reg[0]_rep_9
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.124     3.684 r  graphics_renderer_inst/pixel_data[2]_i_129/O
                         net (fo=16, routed)          0.488     4.172    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_23__0_1
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.296 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130/O
                         net (fo=1, routed)           0.670     4.966    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.090 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_72__0/O
                         net (fo=113, routed)         0.917     6.007    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.131 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_309/O
                         net (fo=1, routed)           0.797     6.928    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_309_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.052 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_253/O
                         net (fo=1, routed)           0.654     7.706    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_253_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.830 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_155/O
                         net (fo=1, routed)           0.425     8.254    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_155_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.378 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_81/O
                         net (fo=1, routed)           0.574     8.953    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_28__0/O
                         net (fo=1, routed)           0.579     9.656    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_28__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.780 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_6__1/O
                         net (fo=2, routed)           0.294    10.074    game_logic_inst/pixel_data_reg[0]_1
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.198 r  game_logic_inst/pixel_data[2]_i_1__3/O
                         net (fo=1, routed)           0.000    10.198    genblk2[3].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X31Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X31Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.497     7.427    
                         clock uncertainty           -0.074     7.353    
    SLICE_X31Y33         FDRE (Setup_fdre_C_D)        0.031     7.384    genblk2[3].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                 -2.814    

Slack (VIOLATED) :        -2.779ns  (required time - arrival time)
  Source:                 game_logic_inst/glob_state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[1].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.693ns  (logic 2.564ns (20.200%)  route 10.129ns (79.800%))
  Logic Levels:           17  (LUT5=4 LUT6=13)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.563    -2.456    game_logic_inst/CLK_100MHZ
    SLICE_X43Y38         FDCE                                         r  game_logic_inst/glob_state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456    -2.000 r  game_logic_inst/glob_state_reg[0]_rep__0/Q
                         net (fo=43, routed)          0.880    -1.119    graphics_renderer_inst/pixel_on_reg_1
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124    -0.995 r  graphics_renderer_inst/pixel_on_i_45/O
                         net (fo=6, routed)           0.725    -0.271    graphics_renderer_inst/pixel_on_i_45_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.124    -0.147 f  graphics_renderer_inst/pixel_data[2]_i_4__1/O
                         net (fo=5, routed)           0.344     0.197    graphics_renderer_inst/pixel_data[2]_i_4__1_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I2_O)        0.124     0.321 r  graphics_renderer_inst/pixel_on_i_250/O
                         net (fo=1, routed)           0.773     1.095    graphics_renderer_inst/pixel_on_i_250_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124     1.219 f  graphics_renderer_inst/pixel_on_i_246_comp/O
                         net (fo=4, routed)           0.316     1.535    graphics_renderer_inst/pixel_on_i_246_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     1.659 r  graphics_renderer_inst/pixel_on_i_248/O
                         net (fo=2, routed)           0.417     2.076    graphics_renderer_inst/pixel_on_i_248_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I4_O)        0.124     2.200 r  graphics_renderer_inst/pixel_on_i_240/O
                         net (fo=3, routed)           0.765     2.965    graphics_renderer_inst/pixel_on_i_240_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.089 r  graphics_renderer_inst/pixel_on_i_228__0_comp/O
                         net (fo=1, routed)           0.408     3.497    graphics_renderer_inst/pixel_on_i_228__0_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.621 f  graphics_renderer_inst/pixel_on_i_209/O
                         net (fo=75, routed)          0.468     4.090    graphics_renderer_inst/char_row_0[2]
    SLICE_X46Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.214 r  graphics_renderer_inst/pixel_on_i_238/O
                         net (fo=5, routed)           0.459     4.672    graphics_renderer_inst/pixel_on_i_238_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     4.796 f  graphics_renderer_inst/pixel_on_i_232/O
                         net (fo=1, routed)           0.956     5.752    graphics_renderer_inst/pixel_on_i_232_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.876 r  graphics_renderer_inst/pixel_on_i_211/O
                         net (fo=55, routed)          1.019     6.895    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/char_row[0]
    SLICE_X52Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.019 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_171/O
                         net (fo=1, routed)           0.566     7.585    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_171_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84/O
                         net (fo=1, routed)           0.403     8.113    genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_84_n_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.237 r  genblk2[1].text_renderer_inst/text_generator/ascii_rom_inst/pixel_on_i_34/O
                         net (fo=1, routed)           0.751     8.987    graphics_renderer_inst/pixel_on_i_2__0_6
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.111 r  graphics_renderer_inst/pixel_on_i_9/O
                         net (fo=1, routed)           0.573     9.684    graphics_renderer_inst/pixel_on_i_9_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I3_O)        0.124     9.808 r  graphics_renderer_inst/pixel_on_i_2__0/O
                         net (fo=2, routed)           0.305    10.114    game_logic_inst/pixel_data_reg[2]_0
    SLICE_X53Y30         LUT5 (Prop_lut5_I2_O)        0.124    10.238 r  game_logic_inst/pixel_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000    10.238    genblk2[1].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X53Y30         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.441     7.928    genblk2[1].text_renderer_inst/CLK_100MHZ
    SLICE_X53Y30         FDRE                                         r  genblk2[1].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.425     7.502    
                         clock uncertainty           -0.074     7.428    
    SLICE_X53Y30         FDRE (Setup_fdre_C_D)        0.031     7.459    genblk2[1].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.459    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                 -2.779    

Slack (VIOLATED) :        -2.684ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.521ns  (logic 2.688ns (21.467%)  route 9.833ns (78.533%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y41         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  graphics_renderer_inst/gpu_px_reg[3]/Q
                         net (fo=157, routed)         0.774    -1.223    graphics_renderer_inst/x[3]
    SLICE_X43Y41         LUT5 (Prop_lut5_I3_O)        0.124    -1.099 r  graphics_renderer_inst/pixel_data[2]_i_285/O
                         net (fo=3, routed)           0.410    -0.689    graphics_renderer_inst/pixel_data[2]_i_285_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.565 r  graphics_renderer_inst/pixel_data[2]_i_242/O
                         net (fo=2, routed)           0.464    -0.102    game_logic_inst/pixel_data[2]_i_112__0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124     0.022 r  game_logic_inst/pixel_data[2]_i_128/O
                         net (fo=6, routed)           0.451     0.473    game_logic_inst/glob_state_reg[0]_rep_14
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124     0.597 f  game_logic_inst/pixel_data[2]_i_215__0/O
                         net (fo=2, routed)           0.616     1.214    game_logic_inst/pixel_data[2]_i_215__0_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     1.338 r  game_logic_inst/pixel_data[2]_i_108__1/O
                         net (fo=7, routed)           0.663     2.001    game_logic_inst/glob_state_reg[0]_rep_12
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.125 f  game_logic_inst/pixel_data[2]_i_49__1/O
                         net (fo=20, routed)          0.341     2.466    graphics_renderer_inst/pixel_data[2]_i_70__0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  graphics_renderer_inst/pixel_data[2]_i_47__1/O
                         net (fo=3, routed)           0.322     2.912    graphics_renderer_inst/gpu_px_reg[4]_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124     3.036 r  graphics_renderer_inst/pixel_data[2]_i_127__0/O
                         net (fo=8, routed)           0.524     3.560    graphics_renderer_inst/glob_state_reg[0]_rep_9
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.124     3.684 r  graphics_renderer_inst/pixel_data[2]_i_129/O
                         net (fo=16, routed)          0.488     4.172    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_23__0_1
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.296 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130/O
                         net (fo=1, routed)           0.670     4.966    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.090 f  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_72__0/O
                         net (fo=113, routed)         0.917     6.007    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.131 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_309/O
                         net (fo=1, routed)           0.797     6.928    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_309_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.052 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_253/O
                         net (fo=1, routed)           0.654     7.706    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_253_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.830 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_155/O
                         net (fo=1, routed)           0.425     8.254    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_155_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.378 f  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_81/O
                         net (fo=1, routed)           0.574     8.953    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[0]_i_2__0[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_28__0/O
                         net (fo=1, routed)           0.579     9.656    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_28__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.780 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_6__1/O
                         net (fo=2, routed)           0.164     9.944    game_logic_inst/pixel_data_reg[0]_1
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.068 r  game_logic_inst/pixel_data[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.068    genblk2[3].text_renderer_inst/pixel_data_reg[0]_0
    SLICE_X33Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X33Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_data_reg[0]/C
                         clock pessimism             -0.497     7.427    
                         clock uncertainty           -0.074     7.353    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)        0.031     7.384    genblk2[3].text_renderer_inst/pixel_data_reg[0]
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                 -2.684    

Slack (VIOLATED) :        -2.593ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[3].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.430ns  (logic 2.564ns (20.627%)  route 9.866ns (79.373%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y41         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  graphics_renderer_inst/gpu_px_reg[3]/Q
                         net (fo=157, routed)         0.774    -1.223    graphics_renderer_inst/x[3]
    SLICE_X43Y41         LUT5 (Prop_lut5_I3_O)        0.124    -1.099 r  graphics_renderer_inst/pixel_data[2]_i_285/O
                         net (fo=3, routed)           0.410    -0.689    graphics_renderer_inst/pixel_data[2]_i_285_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.565 r  graphics_renderer_inst/pixel_data[2]_i_242/O
                         net (fo=2, routed)           0.464    -0.102    game_logic_inst/pixel_data[2]_i_112__0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124     0.022 r  game_logic_inst/pixel_data[2]_i_128/O
                         net (fo=6, routed)           0.451     0.473    game_logic_inst/glob_state_reg[0]_rep_14
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124     0.597 f  game_logic_inst/pixel_data[2]_i_215__0/O
                         net (fo=2, routed)           0.616     1.214    game_logic_inst/pixel_data[2]_i_215__0_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     1.338 r  game_logic_inst/pixel_data[2]_i_108__1/O
                         net (fo=7, routed)           0.663     2.001    game_logic_inst/glob_state_reg[0]_rep_12
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.125 f  game_logic_inst/pixel_data[2]_i_49__1/O
                         net (fo=20, routed)          0.341     2.466    graphics_renderer_inst/pixel_data[2]_i_70__0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  graphics_renderer_inst/pixel_data[2]_i_47__1/O
                         net (fo=3, routed)           0.322     2.912    graphics_renderer_inst/gpu_px_reg[4]_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124     3.036 r  graphics_renderer_inst/pixel_data[2]_i_127__0/O
                         net (fo=8, routed)           0.524     3.560    graphics_renderer_inst/glob_state_reg[0]_rep_9
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.124     3.684 r  graphics_renderer_inst/pixel_data[2]_i_129/O
                         net (fo=16, routed)          0.488     4.172    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_23__0_1
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.296 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130/O
                         net (fo=1, routed)           0.670     4.966    genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_130_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.090 r  genblk2[3].text_renderer_inst/rom_prog_text/pixel_data[2]_i_72__0/O
                         net (fo=113, routed)         1.276     6.366    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X38Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.490 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_219/O
                         net (fo=2, routed)           0.317     6.807    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_219_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.931 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_115/O
                         net (fo=1, routed)           0.858     7.788    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_115_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.912 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_51/O
                         net (fo=1, routed)           0.417     8.329    genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_51_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  genblk2[3].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_18_comp/O
                         net (fo=3, routed)           0.567     9.021    game_logic_inst/row_out_raw[0]
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.145 r  game_logic_inst/pixel_on_i_2__2_comp_1/O
                         net (fo=1, routed)           0.708     9.853    game_logic_inst/pixel_on_i_2__2_n_0
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.124     9.977 r  game_logic_inst/pixel_on_i_1__3_comp/O
                         net (fo=1, routed)           0.000     9.977    genblk2[3].text_renderer_inst/pixel_on_reg_0
    SLICE_X32Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.438     7.925    genblk2[3].text_renderer_inst/CLK_100MHZ
    SLICE_X32Y33         FDRE                                         r  genblk2[3].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.497     7.427    
                         clock uncertainty           -0.074     7.353    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)        0.031     7.384    genblk2[3].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                 -2.593    

Slack (VIOLATED) :        -2.403ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.285ns  (logic 2.688ns (21.881%)  route 9.597ns (78.119%))
  Logic Levels:           18  (LUT4=1 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 f  graphics_renderer_inst/gpu_px_reg[4]/Q
                         net (fo=147, routed)         0.969    -1.030    graphics_renderer_inst/x[4]
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.906 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.449    -0.456    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.332 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.154    -0.178    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.054 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.547     0.494    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.124     0.618 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=13, routed)          0.488     1.106    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.230 r  graphics_renderer_inst/pixel_data[2]_i_117_comp/O
                         net (fo=9, routed)           0.340     1.570    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.694 f  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=3, routed)           0.413     2.107    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I2_O)        0.124     2.231 r  graphics_renderer_inst/pixel_data[2]_i_110__1_comp/O
                         net (fo=10, routed)          0.546     2.777    graphics_renderer_inst/pixel_data[2]_i_110__1_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I0_O)        0.124     2.901 f  graphics_renderer_inst/pixel_data[2]_i_235/O
                         net (fo=1, routed)           0.300     3.202    graphics_renderer_inst/pixel_data[2]_i_235_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I3_O)        0.124     3.326 r  graphics_renderer_inst/pixel_data[2]_i_208_comp/O
                         net (fo=1, routed)           0.300     3.625    graphics_renderer_inst/pixel_data[2]_i_208_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.749 f  graphics_renderer_inst/pixel_data[2]_i_109__0/O
                         net (fo=1, routed)           0.312     4.062    graphics_renderer_inst/pixel_data[2]_i_109__0_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I2_O)        0.124     4.186 f  graphics_renderer_inst/pixel_data[2]_i_44__0/O
                         net (fo=1, routed)           0.491     4.677    graphics_renderer_inst/pixel_data[2]_i_44__0_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.801 f  graphics_renderer_inst/pixel_data[2]_i_12__0/O
                         net (fo=77, routed)          0.743     5.544    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/rom_text_line[0]
    SLICE_X52Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.668 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_179/O
                         net (fo=1, routed)           0.879     6.547    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_179_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.671 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_79_comp_1/O
                         net (fo=1, routed)           0.905     7.576    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_79_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.700 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_27_comp/O
                         net (fo=1, routed)           0.667     8.367    graphics_renderer_inst/pixel_data[2]_i_2__0_7
    SLICE_X54Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.491 r  graphics_renderer_inst/pixel_data[2]_i_7__0/O
                         net (fo=3, routed)           0.505     8.996    graphics_renderer_inst/pixel_data[2]_i_7__0_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.120 r  graphics_renderer_inst/pixel_data[2]_i_2__0_comp_2/O
                         net (fo=1, routed)           0.587     9.706    game_logic_inst/glob_state_reg[1]_repN_2_alias
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.124     9.830 r  game_logic_inst/pixel_on_i_1__0_comp/O
                         net (fo=1, routed)           0.000     9.830    genblk2[0].text_renderer_inst/pixel_on_reg_0
    SLICE_X54Y53         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.928    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X54Y53         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_on_reg/C
                         clock pessimism             -0.505     7.423    
                         clock uncertainty           -0.074     7.348    
    SLICE_X54Y53         FDRE (Setup_fdre_C_D)        0.079     7.427    genblk2[0].text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                          7.427    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                 -2.403    

Slack (VIOLATED) :        -2.172ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        12.056ns  (logic 2.440ns (20.239%)  route 9.616ns (79.761%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 f  graphics_renderer_inst/gpu_px_reg[4]/Q
                         net (fo=147, routed)         0.969    -1.030    graphics_renderer_inst/x[4]
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.906 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.449    -0.456    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.332 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.154    -0.178    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.054 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.547     0.494    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.124     0.618 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=13, routed)          0.370     0.988    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124     1.112 r  graphics_renderer_inst/pixel_data[2]_i_210_comp/O
                         net (fo=2, routed)           0.796     1.908    graphics_renderer_inst/pixel_data[2]_i_210_n_0
    SLICE_X47Y42         LUT4 (Prop_lut4_I1_O)        0.124     2.032 r  graphics_renderer_inst/pixel_data[2]_i_113__0/O
                         net (fo=15, routed)          0.409     2.441    graphics_renderer_inst/pixel_data[2]_i_113__0_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I1_O)        0.124     2.565 r  graphics_renderer_inst/pixel_data[2]_i_111__0/O
                         net (fo=6, routed)           0.711     3.276    graphics_renderer_inst/pixel_data[2]_i_111__0_n_0
    SLICE_X50Y44         LUT2 (Prop_lut2_I1_O)        0.124     3.400 f  graphics_renderer_inst/pixel_data[2]_i_100__0/O
                         net (fo=6, routed)           0.502     3.902    graphics_renderer_inst/pixel_data[2]_i_100__0_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.026 r  graphics_renderer_inst/pixel_data[2]_i_42__0/O
                         net (fo=3, routed)           0.665     4.691    graphics_renderer_inst/pixel_data[2]_i_42__0_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.815 f  graphics_renderer_inst/pixel_data[2]_i_11__0/O
                         net (fo=77, routed)          1.111     5.926    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_85_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_146/O
                         net (fo=2, routed)           0.506     6.555    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_146_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.679 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_71/O
                         net (fo=1, routed)           0.747     7.426    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_71_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.550 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_22_comp/O
                         net (fo=1, routed)           0.572     8.123    graphics_renderer_inst/pixel_data[2]_i_2__0_3
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.247 r  graphics_renderer_inst/pixel_data[2]_i_5__0/O
                         net (fo=3, routed)           0.803     9.050    graphics_renderer_inst/pixel_data[2]_i_5__0_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.174 r  graphics_renderer_inst/pixel_data[2]_i_2__0_comp_1/O
                         net (fo=1, routed)           0.303     9.477    game_logic_inst/glob_state_reg[1]_repN_1_alias
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.124     9.601 r  game_logic_inst/pixel_data[2]_i_1__0_comp/O
                         net (fo=1, routed)           0.000     9.601    genblk2[0].text_renderer_inst/pixel_data_reg[2]_0
    SLICE_X54Y53         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.928    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X54Y53         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[2]/C
                         clock pessimism             -0.505     7.423    
                         clock uncertainty           -0.074     7.348    
    SLICE_X54Y53         FDRE (Setup_fdre_C_D)        0.081     7.429    genblk2[0].text_renderer_inst/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.429    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                 -2.172    

Slack (VIOLATED) :        -2.065ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk2[0].text_renderer_inst/pixel_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 2.688ns (22.586%)  route 9.213ns (77.414%))
  Logic Levels:           18  (LUT4=1 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.564    -2.455    graphics_renderer_inst/CLK_100MHZ
    SLICE_X43Y39         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.999 f  graphics_renderer_inst/gpu_px_reg[4]/Q
                         net (fo=147, routed)         0.969    -1.030    graphics_renderer_inst/x[4]
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.906 r  graphics_renderer_inst/pixel_data[2]_i_214/O
                         net (fo=3, routed)           0.449    -0.456    graphics_renderer_inst/pixel_data[2]_i_214_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.332 f  graphics_renderer_inst/pixel_data[2]_i_236/O
                         net (fo=1, routed)           0.154    -0.178    graphics_renderer_inst/pixel_data[2]_i_236_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    -0.054 f  graphics_renderer_inst/pixel_data[2]_i_212/O
                         net (fo=2, routed)           0.547     0.494    graphics_renderer_inst/pixel_data[2]_i_212_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.124     0.618 r  graphics_renderer_inst/pixel_data[2]_i_112/O
                         net (fo=13, routed)          0.488     1.106    graphics_renderer_inst/pixel_data[2]_i_112_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.230 r  graphics_renderer_inst/pixel_data[2]_i_117_comp/O
                         net (fo=9, routed)           0.340     1.570    graphics_renderer_inst/pixel_data[2]_i_117_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.694 r  graphics_renderer_inst/pixel_data[2]_i_209/O
                         net (fo=3, routed)           0.413     2.107    graphics_renderer_inst/pixel_data[2]_i_209_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I2_O)        0.124     2.231 f  graphics_renderer_inst/pixel_data[2]_i_110__1_comp/O
                         net (fo=10, routed)          0.546     2.777    graphics_renderer_inst/pixel_data[2]_i_110__1_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I0_O)        0.124     2.901 r  graphics_renderer_inst/pixel_data[2]_i_235/O
                         net (fo=1, routed)           0.300     3.202    graphics_renderer_inst/pixel_data[2]_i_235_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I3_O)        0.124     3.326 f  graphics_renderer_inst/pixel_data[2]_i_208_comp/O
                         net (fo=1, routed)           0.300     3.625    graphics_renderer_inst/pixel_data[2]_i_208_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.749 r  graphics_renderer_inst/pixel_data[2]_i_109__0/O
                         net (fo=1, routed)           0.312     4.062    graphics_renderer_inst/pixel_data[2]_i_109__0_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I2_O)        0.124     4.186 r  graphics_renderer_inst/pixel_data[2]_i_44__0/O
                         net (fo=1, routed)           0.491     4.677    graphics_renderer_inst/pixel_data[2]_i_44__0_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.801 r  graphics_renderer_inst/pixel_data[2]_i_12__0/O
                         net (fo=77, routed)          1.008     5.809    graphics_renderer_inst/rom_text_line[0]
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     5.933 r  graphics_renderer_inst/pixel_data[2]_i_133/O
                         net (fo=2, routed)           0.817     6.750    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_33_0
    SLICE_X54Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.874 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60/O
                         net (fo=1, routed)           0.761     7.635    genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_60_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124     7.759 r  genblk2[0].text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[2]_i_17_comp/O
                         net (fo=1, routed)           0.593     8.352    graphics_renderer_inst/pixel_data[2]_i_2__0_11
    SLICE_X54Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.476 r  graphics_renderer_inst/pixel_data[2]_i_4__0/O
                         net (fo=3, routed)           0.425     8.901    graphics_renderer_inst/pixel_data[2]_i_4__0_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.025 r  graphics_renderer_inst/pixel_data[2]_i_2__0_comp_4/O
                         net (fo=1, routed)           0.297     9.323    game_logic_inst/pixel_data_reg[1]
    SLICE_X57Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.447 r  game_logic_inst/pixel_data[1]_i_1__0_comp/O
                         net (fo=1, routed)           0.000     9.447    genblk2[0].text_renderer_inst/pixel_data_reg[1]_0
    SLICE_X57Y52         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.930    genblk2[0].text_renderer_inst/CLK_100MHZ
    SLICE_X57Y52         FDRE                                         r  genblk2[0].text_renderer_inst/pixel_data_reg[1]/C
                         clock pessimism             -0.505     7.425    
                         clock uncertainty           -0.074     7.350    
    SLICE_X57Y52         FDRE (Setup_fdre_C_D)        0.031     7.381    genblk2[0].text_renderer_inst/pixel_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.381    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                 -2.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 main_uart_baudrate_generator/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_uart_baudrate_generator/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y49         FDRE                                         r  main_uart_baudrate_generator/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_uart_baudrate_generator/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.304    main_uart_baudrate_generator/counter_reg[26]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.144 r  main_uart_baudrate_generator/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.143    main_uart_baudrate_generator/counter_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.089 r  main_uart_baudrate_generator/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.089    main_uart_baudrate_generator/counter_reg[28]_i_1__0_n_7
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.338    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[28]/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.074    -0.224    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.119    main_uart_baudrate_generator/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 main_uart_baudrate_generator/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_uart_baudrate_generator/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y49         FDRE                                         r  main_uart_baudrate_generator/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_uart_baudrate_generator/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.304    main_uart_baudrate_generator/counter_reg[26]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.144 r  main_uart_baudrate_generator/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.143    main_uart_baudrate_generator/counter_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.078 r  main_uart_baudrate_generator/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.078    main_uart_baudrate_generator/counter_reg[28]_i_1__0_n_5
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.338    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[30]/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.074    -0.224    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.119    main_uart_baudrate_generator/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 clk_1ms_div/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1ms_div/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.355ns (70.790%)  route 0.146ns (29.210%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y49         FDRE                                         r  clk_1ms_div/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1ms_div/counter_reg[22]/Q
                         net (fo=4, routed)           0.146    -0.279    clk_1ms_div/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.119 r  clk_1ms_div/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.118    clk_1ms_div/counter_reg[20]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.064 r  clk_1ms_div/counter_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.064    clk_1ms_div/counter_reg[24]_i_1__1_n_7
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[24]/C
                         clock pessimism              0.039    -0.297    
                         clock uncertainty            0.074    -0.223    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.118    clk_1ms_div/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 clk_1ms_div/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1ms_div/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.366ns (71.417%)  route 0.146ns (28.583%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y49         FDRE                                         r  clk_1ms_div/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1ms_div/counter_reg[22]/Q
                         net (fo=4, routed)           0.146    -0.279    clk_1ms_div/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.119 r  clk_1ms_div/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.118    clk_1ms_div/counter_reg[20]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.053 r  clk_1ms_div/counter_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.053    clk_1ms_div/counter_reg[24]_i_1__1_n_5
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[26]/C
                         clock pessimism              0.039    -0.297    
                         clock uncertainty            0.074    -0.223    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.118    clk_1ms_div/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_uart_baudrate_generator/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_uart_baudrate_generator/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y49         FDRE                                         r  main_uart_baudrate_generator/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_uart_baudrate_generator/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.304    main_uart_baudrate_generator/counter_reg[26]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.144 r  main_uart_baudrate_generator/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.143    main_uart_baudrate_generator/counter_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.053 r  main_uart_baudrate_generator/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.053    main_uart_baudrate_generator/counter_reg[28]_i_1__0_n_6
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.338    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[29]/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.074    -0.224    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.119    main_uart_baudrate_generator/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_uart_baudrate_generator/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_uart_baudrate_generator/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y49         FDRE                                         r  main_uart_baudrate_generator/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_uart_baudrate_generator/counter_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.304    main_uart_baudrate_generator/counter_reg[26]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.144 r  main_uart_baudrate_generator/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.143    main_uart_baudrate_generator/counter_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.053 r  main_uart_baudrate_generator/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.053    main_uart_baudrate_generator/counter_reg[28]_i_1__0_n_4
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.338    main_uart_baudrate_generator/CLK_100MHZ
    SLICE_X31Y50         FDRE                                         r  main_uart_baudrate_generator/counter_reg[31]/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.074    -0.224    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.119    main_uart_baudrate_generator/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 clk_1ms_div/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1ms_div/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.746%)  route 0.146ns (27.254%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y49         FDRE                                         r  clk_1ms_div/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1ms_div/counter_reg[22]/Q
                         net (fo=4, routed)           0.146    -0.279    clk_1ms_div/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.119 r  clk_1ms_div/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.118    clk_1ms_div/counter_reg[20]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.028 r  clk_1ms_div/counter_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.028    clk_1ms_div/counter_reg[24]_i_1__1_n_6
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[25]/C
                         clock pessimism              0.039    -0.297    
                         clock uncertainty            0.074    -0.223    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.118    clk_1ms_div/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 clk_1ms_div/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1ms_div/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.746%)  route 0.146ns (27.254%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.564    -0.565    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y49         FDRE                                         r  clk_1ms_div/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1ms_div/counter_reg[22]/Q
                         net (fo=4, routed)           0.146    -0.279    clk_1ms_div/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.119 r  clk_1ms_div/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.118    clk_1ms_div/counter_reg[20]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.028 r  clk_1ms_div/counter_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.028    clk_1ms_div/counter_reg[24]_i_1__1_n_4
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    clk_1ms_div/CLK_100MHZ
    SLICE_X28Y50         FDRE                                         r  clk_1ms_div/counter_reg[27]/C
                         clock pessimism              0.039    -0.297    
                         clock uncertainty            0.074    -0.223    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105    -0.118    clk_1ms_div/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X32Y4          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[0]/Q
                         net (fo=7, routed)           0.086    -0.339    btn_reset_vga/genblk1[0].the_debouncer/counter_reg_n_0_[0]
    SLICE_X33Y4          LUT5 (Prop_lut5_I3_O)        0.045    -0.294 r  btn_reset_vga/genblk1[0].the_debouncer/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.294    btn_reset_vga/genblk1[0].the_debouncer/p_0_in__2[4]
    SLICE_X33Y4          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X33Y4          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[4]/C
                         clock pessimism             -0.217    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.092    -0.387    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.306%)  route 0.086ns (31.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X28Y21         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  btn_reset/genblk1[0].the_debouncer/counter_reg[7]/Q
                         net (fo=9, routed)           0.086    -0.349    btn_reset/genblk1[0].the_debouncer/counter_reg[7]
    SLICE_X29Y21         LUT4 (Prop_lut4_I2_O)        0.045    -0.304 r  btn_reset/genblk1[0].the_debouncer/counter[8]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.304    btn_reset/genblk1[0].the_debouncer/counter[8]_i_1__2_n_0
    SLICE_X29Y21         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.821    -0.348    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X29Y21         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[8]/C
                         clock pessimism             -0.216    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.092    -0.397    btn_reset/genblk1[0].the_debouncer/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        3.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 1.304ns (20.424%)  route 5.081ns (79.576%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.855     2.872    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.150     3.022 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.581     3.603    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.326     3.929 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_1/O
                         net (fo=1, routed)           0.000     3.929    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X31Y40         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.443     7.930    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y40         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/C
                         clock pessimism             -0.590     7.340    
                         clock uncertainty           -0.204     7.137    
    SLICE_X31Y40         FDRE (Setup_fdre_C_D)        0.031     7.168    ps2_usb_keyboard/key_status_reg[66]
  -------------------------------------------------------------------
                         required time                          7.168    
                         arrival time                          -3.929    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 1.304ns (20.749%)  route 4.981ns (79.251%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.855     2.872    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.150     3.022 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.481     3.503    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.326     3.829 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     3.829    ps2_usb_keyboard/ps2_usb_keyboard_n_17
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.204     7.138    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.032     7.170    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 1.304ns (20.765%)  route 4.976ns (79.235%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.855     2.872    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.150     3.022 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.476     3.498    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.326     3.824 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     3.824    ps2_usb_keyboard/ps2_usb_keyboard_n_16
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.204     7.138    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.031     7.169    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                          7.169    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 1.304ns (20.782%)  route 4.971ns (79.218%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.855     2.872    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.150     3.022 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.471     3.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.326     3.819 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[3]_i_1/O
                         net (fo=1, routed)           0.000     3.819    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X30Y38         FDRE                                         r  ps2_usb_keyboard/key_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.929    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y38         FDRE                                         r  ps2_usb_keyboard/key_status_reg[3]/C
                         clock pessimism             -0.590     7.339    
                         clock uncertainty           -0.204     7.136    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.081     7.217    ps2_usb_keyboard/key_status_reg[3]
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 1.076ns (17.674%)  route 5.012ns (82.326%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.362     2.379    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y39         LUT5 (Prop_lut5_I0_O)        0.124     2.503 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2/O
                         net (fo=2, routed)           1.006     3.509    ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     3.633    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.443     7.930    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism             -0.590     7.340    
                         clock uncertainty           -0.204     7.137    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)        0.029     7.166    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 1.076ns (17.880%)  route 4.942ns (82.120%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.362     2.379    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y39         LUT5 (Prop_lut5_I0_O)        0.124     2.503 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2/O
                         net (fo=2, routed)           0.935     3.438    ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.562 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_1/O
                         net (fo=1, routed)           0.000     3.562    ps2_usb_keyboard/ps2_usb_keyboard_n_14
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.443     7.930    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
                         clock pessimism             -0.590     7.340    
                         clock uncertainty           -0.204     7.137    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)        0.031     7.168    ps2_usb_keyboard/key_status_reg[59]
  -------------------------------------------------------------------
                         required time                          7.168    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 0.952ns (15.833%)  route 5.061ns (84.167%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.932     2.072    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.196 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_2/O
                         net (fo=2, routed)           1.237     3.433    ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_2_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.124     3.557 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_1/O
                         net (fo=1, routed)           0.000     3.557    ps2_usb_keyboard/ps2_usb_keyboard_n_12
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.204     7.138    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.031     7.169    ps2_usb_keyboard/key_status_reg[29]
  -------------------------------------------------------------------
                         required time                          7.169    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.828ns (14.717%)  route 4.798ns (85.283%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.805     1.946    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.070 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.101     3.171    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.929    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism             -0.590     7.339    
                         clock uncertainty           -0.204     7.136    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.205     6.931    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.828ns (14.717%)  route 4.798ns (85.283%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.805     1.946    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.070 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.101     3.171    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.929    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism             -0.590     7.339    
                         clock uncertainty           -0.204     7.136    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.205     6.931    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.828ns (14.717%)  route 4.798ns (85.283%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.805     1.946    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.070 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.101     3.171    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.929    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[5]/C
                         clock pessimism             -0.590     7.339    
                         clock uncertainty           -0.204     7.136    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.205     6.931    ps2_usb_keyboard/keycodev_reg[5]
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.768%)  route 0.538ns (79.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=12, routed)          0.538     0.112    ps2_usb_keyboard/ps2_usb_keyboard_n_4
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.066     0.016    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.141ns (20.203%)  route 0.557ns (79.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=3, routed)           0.557     0.129    ps2_usb_keyboard/ps2_usb_keyboard_n_24
    SLICE_X28Y36         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y36         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.055     0.005    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.515%)  route 0.605ns (76.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/Q
                         net (fo=10, routed)          0.605     0.179    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.224 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[35]_i_1/O
                         net (fo=1, routed)           0.000     0.224    ps2_usb_keyboard/ps2_usb_keyboard_n_8
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.204    -0.048    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.092     0.044    ps2_usb_keyboard/key_status_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.128ns (17.638%)  route 0.598ns (82.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/Q
                         net (fo=3, routed)           0.598     0.156    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X29Y37         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.829    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y37         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.013    -0.036    ps2_usb_keyboard/keycodev_reg[15]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.488%)  route 0.665ns (82.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.665     0.237    ps2_usb_keyboard/ps2_usb_keyboard_n_22
    SLICE_X29Y37         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.829    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y37         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.070     0.021    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.085%)  route 0.656ns (77.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          0.656     0.230    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.045     0.275 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[28]_i_1/O
                         net (fo=1, routed)           0.000     0.275    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.204    -0.047    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.091     0.044    ps2_usb_keyboard/key_status_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.141ns (16.924%)  route 0.692ns (83.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.561    -0.568    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=12, routed)          0.692     0.265    ps2_usb_keyboard/ps2_usb_keyboard_n_6
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.072     0.022    ps2_usb_keyboard/keycodev_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.610%)  route 0.675ns (78.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/Q
                         net (fo=10, routed)          0.675     0.248    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I3_O)        0.045     0.293 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     0.293    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.204    -0.048    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.091     0.043    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.141ns (16.297%)  route 0.724ns (83.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.561    -0.568    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=12, routed)          0.724     0.297    ps2_usb_keyboard/ps2_usb_keyboard_n_3
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.070     0.020    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.189ns (22.913%)  route 0.636ns (77.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=3, routed)           0.318    -0.110    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[4]
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.048    -0.062 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[4]_hold_fix/O
                         net (fo=1, routed)           0.318     0.255    ps2_usb_keyboard/keycode_r_reg[15]_0[4]_hold_fix_1_alias
    SLICE_X28Y36         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y36         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.008    -0.042    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW_1
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        3.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 1.304ns (20.424%)  route 5.081ns (79.576%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.855     2.872    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.150     3.022 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.581     3.603    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.326     3.929 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_1/O
                         net (fo=1, routed)           0.000     3.929    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X31Y40         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.443     7.930    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y40         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/C
                         clock pessimism             -0.590     7.340    
                         clock uncertainty           -0.202     7.139    
    SLICE_X31Y40         FDRE (Setup_fdre_C_D)        0.031     7.170    ps2_usb_keyboard/key_status_reg[66]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -3.929    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.342ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 1.304ns (20.749%)  route 4.981ns (79.251%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.855     2.872    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.150     3.022 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.481     3.503    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.326     3.829 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     3.829    ps2_usb_keyboard/ps2_usb_keyboard_n_17
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.202     7.140    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.032     7.172    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                          7.172    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                  3.342    

Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 1.304ns (20.765%)  route 4.976ns (79.235%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.855     2.872    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.150     3.022 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.476     3.498    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.326     3.824 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     3.824    ps2_usb_keyboard/ps2_usb_keyboard_n_16
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.202     7.140    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.031     7.171    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  3.346    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 1.304ns (20.782%)  route 4.971ns (79.218%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.855     2.872    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.150     3.022 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=4, routed)           0.471     3.493    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.326     3.819 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[3]_i_1/O
                         net (fo=1, routed)           0.000     3.819    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X30Y38         FDRE                                         r  ps2_usb_keyboard/key_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.929    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y38         FDRE                                         r  ps2_usb_keyboard/key_status_reg[3]/C
                         clock pessimism             -0.590     7.339    
                         clock uncertainty           -0.202     7.138    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.081     7.219    ps2_usb_keyboard/key_status_reg[3]
  -------------------------------------------------------------------
                         required time                          7.219    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 1.076ns (17.674%)  route 5.012ns (82.326%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.362     2.379    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y39         LUT5 (Prop_lut5_I0_O)        0.124     2.503 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2/O
                         net (fo=2, routed)           1.006     3.509    ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     3.633    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.443     7.930    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism             -0.590     7.340    
                         clock uncertainty           -0.202     7.139    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)        0.029     7.168    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                          7.168    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 1.076ns (17.880%)  route 4.942ns (82.120%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.752     1.893    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.017 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3/O
                         net (fo=4, routed)           0.362     2.379    ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_3_n_0
    SLICE_X31Y39         LUT5 (Prop_lut5_I0_O)        0.124     2.503 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2/O
                         net (fo=2, routed)           0.935     3.438    ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_2_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.562 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_1/O
                         net (fo=1, routed)           0.000     3.562    ps2_usb_keyboard/ps2_usb_keyboard_n_14
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.443     7.930    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
                         clock pessimism             -0.590     7.340    
                         clock uncertainty           -0.202     7.139    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)        0.031     7.170    ps2_usb_keyboard/key_status_reg[59]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 0.952ns (15.833%)  route 5.061ns (84.167%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.932     2.072    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.196 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_2/O
                         net (fo=2, routed)           1.237     3.433    ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_2_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.124     3.557 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_1/O
                         net (fo=1, routed)           0.000     3.557    ps2_usb_keyboard/ps2_usb_keyboard_n_12
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.202     7.140    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.031     7.171    ps2_usb_keyboard/key_status_reg[29]
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.828ns (14.717%)  route 4.798ns (85.283%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.805     1.946    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.070 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.101     3.171    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.929    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism             -0.590     7.339    
                         clock uncertainty           -0.202     7.138    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.205     6.933    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.828ns (14.717%)  route 4.798ns (85.283%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.805     1.946    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.070 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.101     3.171    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.929    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism             -0.590     7.339    
                         clock uncertainty           -0.202     7.138    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.205     6.933    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.828ns (14.717%)  route 4.798ns (85.283%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.894    -0.105    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.019 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7/O
                         net (fo=1, routed)           0.998     1.017    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_7_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.141 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4/O
                         net (fo=4, routed)           0.805     1.946    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.070 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=16, routed)          1.101     3.171    ps2_usb_keyboard/ps2_usb_keyboard_n_19
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.442     7.929    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[5]/C
                         clock pessimism             -0.590     7.339    
                         clock uncertainty           -0.202     7.138    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.205     6.933    ps2_usb_keyboard/keycodev_reg[5]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.768%)  route 0.538ns (79.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=12, routed)          0.538     0.112    ps2_usb_keyboard/ps2_usb_keyboard_n_4
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.066     0.014    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.141ns (20.203%)  route 0.557ns (79.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=3, routed)           0.557     0.129    ps2_usb_keyboard/ps2_usb_keyboard_n_24
    SLICE_X28Y36         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y36         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.055     0.003    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.515%)  route 0.605ns (76.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/Q
                         net (fo=10, routed)          0.605     0.179    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.224 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[35]_i_1/O
                         net (fo=1, routed)           0.000     0.224    ps2_usb_keyboard/ps2_usb_keyboard_n_8
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.202    -0.050    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.092     0.042    ps2_usb_keyboard/key_status_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.128ns (17.638%)  route 0.598ns (82.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/Q
                         net (fo=3, routed)           0.598     0.156    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X29Y37         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.829    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y37         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.013    -0.038    ps2_usb_keyboard/keycodev_reg[15]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.488%)  route 0.665ns (82.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.665     0.237    ps2_usb_keyboard/ps2_usb_keyboard_n_22
    SLICE_X29Y37         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.829    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y37         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.070     0.019    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.085%)  route 0.656ns (77.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          0.656     0.230    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.045     0.275 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[28]_i_1/O
                         net (fo=1, routed)           0.000     0.275    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.202    -0.049    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.091     0.042    ps2_usb_keyboard/key_status_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.141ns (16.924%)  route 0.692ns (83.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.561    -0.568    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=12, routed)          0.692     0.265    ps2_usb_keyboard/ps2_usb_keyboard_n_6
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.072     0.020    ps2_usb_keyboard/keycodev_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.610%)  route 0.675ns (78.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/Q
                         net (fo=10, routed)          0.675     0.248    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I3_O)        0.045     0.293 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     0.293    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.830    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.202    -0.050    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.091     0.041    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.141ns (16.297%)  route 0.724ns (83.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.561    -0.568    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=12, routed)          0.724     0.297    ps2_usb_keyboard/ps2_usb_keyboard_n_3
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X29Y35         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.070     0.018    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.189ns (22.913%)  route 0.636ns (77.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=3, routed)           0.318    -0.110    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[4]
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.048    -0.062 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[4]_hold_fix/O
                         net (fo=1, routed)           0.318     0.255    ps2_usb_keyboard/keycode_r_reg[15]_0[4]_hold_fix_1_alias
    SLICE_X28Y36         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.828    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X28Y36         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.008    -0.044    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.300    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_CW
  To Clock:  CLK_25MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack       27.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.503ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.816ns  (logic 4.359ns (36.891%)  route 7.457ns (63.109%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[15])
                                                      3.841     2.909 r  vram_ra/P[15]
                         net (fo=48, routed)          6.437     9.346    main_vga_vram_buffer/P[15]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    36.850    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.850    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                 27.503    

Slack (MET) :             27.965ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.304ns  (logic 4.359ns (38.563%)  route 6.945ns (61.437%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      3.841     2.909 r  vram_ra/P[3]
                         net (fo=48, routed)          5.925     8.834    main_vga_vram_buffer/P[3]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.799    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                 27.965    

Slack (MET) :             28.004ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.257ns  (logic 4.359ns (38.724%)  route 6.898ns (61.276%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 37.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[2])
                                                      3.841     2.909 r  vram_ra/P[2]
                         net (fo=48, routed)          5.878     8.787    main_vga_vram_buffer/P[2]
    RAMB36_X2Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.470    37.957    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X2Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/CLKBWRCLK
                         clock pessimism             -0.505    37.451    
                         clock uncertainty           -0.095    37.357    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    36.791    main_vga_vram_buffer/memory_block_reg_3_2
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 28.004    

Slack (MET) :             28.024ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.244ns  (logic 4.359ns (38.768%)  route 6.885ns (61.232%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[13])
                                                      3.841     2.909 r  vram_ra/P[13]
                         net (fo=48, routed)          5.865     8.774    main_vga_vram_buffer/P[13]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    36.799    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                 28.024    

Slack (MET) :             28.037ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.232ns  (logic 4.359ns (38.810%)  route 6.873ns (61.190%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[5])
                                                      3.841     2.909 r  vram_ra/P[5]
                         net (fo=48, routed)          5.853     8.762    main_vga_vram_buffer/P[5]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    36.799    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                 28.037    

Slack (MET) :             28.066ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.202ns  (logic 4.359ns (38.912%)  route 6.843ns (61.088%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[6])
                                                      3.841     2.909 r  vram_ra/P[6]
                         net (fo=48, routed)          5.824     8.733    main_vga_vram_buffer/P[6]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    36.799    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                 28.066    

Slack (MET) :             28.067ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.193ns  (logic 4.359ns (38.943%)  route 6.834ns (61.057%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 37.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[5])
                                                      3.841     2.909 r  vram_ra/P[5]
                         net (fo=48, routed)          5.815     8.724    main_vga_vram_buffer/P[5]
    RAMB36_X2Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.470    37.957    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X2Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/CLKBWRCLK
                         clock pessimism             -0.505    37.451    
                         clock uncertainty           -0.095    37.357    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    36.791    main_vga_vram_buffer/memory_block_reg_3_2
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                 28.067    

Slack (MET) :             28.083ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.231ns  (logic 4.359ns (38.813%)  route 6.872ns (61.187%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 37.960 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[15])
                                                      3.841     2.909 r  vram_ra/P[15]
                         net (fo=48, routed)          5.852     8.761    main_vga_vram_buffer/P[15]
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.473    37.960    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.505    37.454    
                         clock uncertainty           -0.095    37.360    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    36.845    main_vga_vram_buffer/memory_block_reg_2_1
  -------------------------------------------------------------------
                         required time                         36.845    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                 28.083    

Slack (MET) :             28.107ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.161ns  (logic 4.359ns (39.054%)  route 6.802ns (60.946%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841     2.909 r  vram_ra/P[14]
                         net (fo=48, routed)          5.783     8.692    main_vga_vram_buffer/P[14]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    36.799    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                 28.107    

Slack (MET) :             28.115ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.153ns  (logic 4.359ns (39.084%)  route 6.794ns (60.916%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.549    -2.470    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.952 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.020    -0.932    main_vga_sync_n_17
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[4]_P[10])
                                                      3.841     2.909 r  vram_ra/P[10]
                         net (fo=48, routed)          5.774     8.683    main_vga_vram_buffer/P[10]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.478    37.965    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.459    
                         clock uncertainty           -0.095    37.365    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.799    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                 28.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.727%)  route 0.131ns (41.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.556    -0.573    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.131    -0.302    main_vga_sync/Q[5]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  main_vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.257    main_vga_sync/hsync_next
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.095    -0.466    
    SLICE_X12Y27         FDCE (Hold_fdce_C_D)         0.121    -0.345    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.358%)  route 0.133ns (41.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.556    -0.573    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.133    -0.300    main_vga_sync/Q[5]
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.255 r  main_vga_sync/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    main_vga_sync/h_count_reg[9]_i_1_n_0
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.095    -0.466    
    SLICE_X12Y27         FDCE (Hold_fdce_C_D)         0.121    -0.345    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.255%)  route 0.106ns (33.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.556    -0.573    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.106    -0.303    main_vga_sync/Q[9]
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.258 r  main_vga_sync/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    main_vga_sync/h_count_reg[5]_i_1_n_0
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.095    -0.466    
    SLICE_X13Y27         FDCE (Hold_fdce_C_D)         0.092    -0.374    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.045%)  route 0.107ns (33.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.556    -0.573    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.107    -0.302    main_vga_sync/Q[9]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  main_vga_sync/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    main_vga_sync/h_count_reg[8]_i_1_n_0
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.095    -0.466    
    SLICE_X13Y27         FDCE (Hold_fdce_C_D)         0.091    -0.375    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.028%)  route 0.165ns (46.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  main_vga_sync/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.165    -0.271    main_vga_sync/v_count_reg_reg[9]_0[2]
    SLICE_X14Y26         LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  main_vga_sync/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    main_vga_sync/v_count_reg[9]_i_2_n_0
    SLICE_X14Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X14Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism             -0.215    -0.562    
                         clock uncertainty            0.095    -0.468    
    SLICE_X14Y26         FDCE (Hold_fdce_C_D)         0.120    -0.348    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.417%)  route 0.169ns (47.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.169    -0.267    main_vga_sync/v_count_reg_reg[9]_0[3]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.045    -0.222 r  main_vga_sync/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.222    main_vga_sync/vsync_next
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.215    -0.562    
                         clock uncertainty            0.095    -0.468    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.121    -0.347    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.977%)  route 0.151ns (42.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  main_vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.151    -0.261    main_vga_sync/Q[2]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.045    -0.216 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.215    -0.562    
                         clock uncertainty            0.095    -0.468    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.121    -0.347    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.657%)  route 0.153ns (42.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  main_vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.153    -0.259    main_vga_sync/Q[2]
    SLICE_X12Y26         LUT4 (Prop_lut4_I0_O)        0.045    -0.214 r  main_vga_sync/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    main_vga_sync/h_count_reg[3]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.215    -0.562    
                         clock uncertainty            0.095    -0.468    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.120    -0.348    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.499%)  route 0.161ns (43.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.553    -0.576    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.161    -0.251    main_vga_sync/Q[0]
    SLICE_X12Y25         LUT3 (Prop_lut3_I1_O)        0.045    -0.206 r  main_vga_sync/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    main_vga_sync/h_count_reg[2]_i_1_n_0
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.820    -0.349    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.228    -0.576    
                         clock uncertainty            0.095    -0.482    
    SLICE_X12Y25         FDCE (Hold_fdce_C_D)         0.121    -0.361    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.554    -0.575    main_vga_sync/CLK_25MHZ
    SLICE_X13Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.168    -0.266    main_vga_sync/v_count_reg_reg[9]_0[8]
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.045    -0.221 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X13Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X13Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.228    -0.575    
                         clock uncertainty            0.095    -0.481    
    SLICE_X13Y26         FDCE (Hold_fdce_C_D)         0.091    -0.390    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW
  To Clock:  CLK_50MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack       16.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.741ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.456ns (14.985%)  route 2.587ns (85.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.564    -2.455    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.999 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/Q
                         net (fo=11, routed)          2.587     0.589    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]_0
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.443    17.930    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                         clock pessimism             -0.411    17.518    
                         clock uncertainty           -0.084    17.435    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)       -0.105    17.330    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]
  -------------------------------------------------------------------
                         required time                         17.330    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                 16.741    

Slack (MET) :             17.194ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 1.074ns (38.991%)  route 1.680ns (61.009%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419    -2.035 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.833    -1.202    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.328    -0.874 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.848    -0.026    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I4_O)        0.327     0.301 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.301    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    17.932    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.385    17.546    
                         clock uncertainty           -0.084    17.463    
    SLICE_X32Y44         FDRE (Setup_fdre_C_D)        0.032    17.495    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.495    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                 17.194    

Slack (MET) :             17.410ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.608ns (29.038%)  route 1.486ns (70.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.882    -1.129    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.152    -0.977 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.604    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    17.921    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.388    17.533    
                         clock uncertainty           -0.084    17.449    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.413    17.036    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                 17.410    

Slack (MET) :             17.410ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.608ns (29.038%)  route 1.486ns (70.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.882    -1.129    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.152    -0.977 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.604    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    17.921    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.388    17.533    
                         clock uncertainty           -0.084    17.449    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.413    17.036    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                 17.410    

Slack (MET) :             17.410ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.608ns (29.038%)  route 1.486ns (70.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.882    -1.129    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.152    -0.977 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.604    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    17.921    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.388    17.533    
                         clock uncertainty           -0.084    17.449    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.413    17.036    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                 17.410    

Slack (MET) :             17.410ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.608ns (29.038%)  route 1.486ns (70.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.882    -1.129    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.152    -0.977 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.604    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    17.921    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.388    17.533    
                         clock uncertainty           -0.084    17.449    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.413    17.036    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                 17.410    

Slack (MET) :             17.568ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.456ns (20.295%)  route 1.791ns (79.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=11, routed)          1.791    -0.209    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.443    17.930    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
                         clock pessimism             -0.425    17.504    
                         clock uncertainty           -0.084    17.421    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)       -0.062    17.359    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                 17.568    

Slack (MET) :             17.584ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 1.074ns (45.446%)  route 1.289ns (54.554%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419    -2.035 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.833    -1.202    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.328    -0.874 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.457    -0.417    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.327    -0.090 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    17.932    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.385    17.546    
                         clock uncertainty           -0.084    17.463    
    SLICE_X32Y44         FDRE (Setup_fdre_C_D)        0.031    17.494    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.494    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                 17.584    

Slack (MET) :             17.585ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.456ns (20.744%)  route 1.742ns (79.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 17.930 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.563    -2.456    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=12, routed)          1.742    -0.257    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]_0
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.443    17.930    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y37         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                         clock pessimism             -0.425    17.504    
                         clock uncertainty           -0.084    17.421    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)       -0.093    17.328    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]
  -------------------------------------------------------------------
                         required time                         17.328    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                 17.585    

Slack (MET) :             17.586ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.074ns (45.523%)  route 1.285ns (54.477%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419    -2.035 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.833    -1.202    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.328    -0.874 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.453    -0.421    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.327    -0.094 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    17.932    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.385    17.546    
                         clock uncertainty           -0.084    17.463    
    SLICE_X32Y44         FDRE (Setup_fdre_C_D)        0.029    17.492    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.492    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                 17.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.999%)  route 0.119ns (39.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.119    -0.310    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.045    -0.265 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.265    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X29Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.214    -0.553    
                         clock uncertainty            0.084    -0.470    
    SLICE_X29Y59         FDRE (Hold_fdre_C_D)         0.091    -0.379    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.069    -0.373    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I2_O)        0.099    -0.274 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.000    -0.274    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.230    -0.570    
                         clock uncertainty            0.084    -0.487    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.091    -0.396    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.212%)  route 0.164ns (46.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.164    -0.262    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.217 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.084    -0.467    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.092    -0.375    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.037%)  route 0.165ns (46.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.165    -0.261    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.216 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.084    -0.467    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.092    -0.375    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.436%)  route 0.156ns (45.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.156    -0.270    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.230    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.092    -0.391    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.298%)  route 0.157ns (45.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.157    -0.273    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X28Y60         LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.228    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[2]
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.230    -0.570    
                         clock uncertainty            0.084    -0.487    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.092    -0.395    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.277%)  route 0.157ns (45.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.157    -0.269    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X32Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.224 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.230    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.091    -0.392    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.116%)  route 0.158ns (45.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.158    -0.272    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X28Y60         LUT4 (Prop_lut4_I0_O)        0.045    -0.227 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.227    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.230    -0.570    
                         clock uncertainty            0.084    -0.487    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.092    -0.395    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.291%)  route 0.199ns (51.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/Q
                         net (fo=14, routed)          0.199    -0.226    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.181 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000    -0.181    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.230    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X32Y45         FDRE (Hold_fdre_C_D)         0.091    -0.392    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.189%)  route 0.208ns (52.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.208    -0.221    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.045    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.176    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[1]
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.230    -0.570    
                         clock uncertainty            0.084    -0.487    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.092    -0.395    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_18/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 0.518ns (5.645%)  route 8.658ns (94.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.658     6.722    graphics_renderer_inst/reset_vga
    SLICE_X31Y89         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_18/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.433     7.919    graphics_renderer_inst/CLK_100MHZ
    SLICE_X31Y89         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_18/C
                         clock pessimism             -0.505     7.414    
                         clock uncertainty           -0.074     7.339    
    SLICE_X31Y89         FDCE (Recov_fdce_C_CLR)     -0.405     6.934    graphics_renderer_inst/gpu_py_reg[3]_replica_18
  -------------------------------------------------------------------
                         required time                          6.934    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_24/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 0.518ns (5.653%)  route 8.645ns (94.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.645     6.709    graphics_renderer_inst/reset_vga
    SLICE_X33Y91         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_24/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.434     7.920    graphics_renderer_inst/CLK_100MHZ
    SLICE_X33Y91         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_24/C
                         clock pessimism             -0.505     7.415    
                         clock uncertainty           -0.074     7.340    
    SLICE_X33Y91         FDCE (Recov_fdce_C_CLR)     -0.405     6.935    graphics_renderer_inst/gpu_py_reg[2]_replica_24
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[4]_replica_10/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 0.518ns (5.896%)  route 8.267ns (94.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.267     6.331    graphics_renderer_inst/reset_vga
    SLICE_X32Y99         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[4]_replica_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.436     7.922    graphics_renderer_inst/CLK_100MHZ
    SLICE_X32Y99         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[4]_replica_10/C
                         clock pessimism             -0.505     7.417    
                         clock uncertainty           -0.074     7.342    
    SLICE_X32Y99         FDCE (Recov_fdce_C_CLR)     -0.405     6.937    graphics_renderer_inst/gpu_py_reg[4]_replica_10
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_25/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 0.518ns (5.961%)  route 8.172ns (94.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 7.917 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.172     6.237    graphics_renderer_inst/reset_vga
    SLICE_X34Y88         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_25/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.431     7.917    graphics_renderer_inst/CLK_100MHZ
    SLICE_X34Y88         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_25/C
                         clock pessimism             -0.505     7.412    
                         clock uncertainty           -0.074     7.337    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.319     7.018    graphics_renderer_inst/gpu_py_reg[1]_replica_25
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_17/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 0.518ns (5.986%)  route 8.135ns (94.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 8.099 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.135     6.200    graphics_renderer_inst/reset_vga
    SLICE_X51Y103        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.612     8.099    graphics_renderer_inst/CLK_100MHZ
    SLICE_X51Y103        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_17/C
                         clock pessimism             -0.505     7.593    
                         clock uncertainty           -0.074     7.519    
    SLICE_X51Y103        FDCE (Recov_fdce_C_CLR)     -0.405     7.114    graphics_renderer_inst/gpu_py_reg[1]_replica_17
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_23/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 0.518ns (5.986%)  route 8.135ns (94.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 8.099 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.135     6.200    graphics_renderer_inst/reset_vga
    SLICE_X51Y103        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_23/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.612     8.099    graphics_renderer_inst/CLK_100MHZ
    SLICE_X51Y103        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_23/C
                         clock pessimism             -0.505     7.593    
                         clock uncertainty           -0.074     7.519    
    SLICE_X51Y103        FDCE (Recov_fdce_C_CLR)     -0.405     7.114    graphics_renderer_inst/gpu_py_reg[1]_replica_23
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_27/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 0.518ns (5.986%)  route 8.135ns (94.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 8.099 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.135     6.200    graphics_renderer_inst/reset_vga
    SLICE_X51Y103        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_27/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.612     8.099    graphics_renderer_inst/CLK_100MHZ
    SLICE_X51Y103        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_27/C
                         clock pessimism             -0.505     7.593    
                         clock uncertainty           -0.074     7.519    
    SLICE_X51Y103        FDCE (Recov_fdce_C_CLR)     -0.405     7.114    graphics_renderer_inst/gpu_py_reg[2]_replica_27
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_1/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.518ns (6.124%)  route 7.941ns (93.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         7.941     6.005    graphics_renderer_inst/reset_vga
    SLICE_X32Y98         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.436     7.922    graphics_renderer_inst/CLK_100MHZ
    SLICE_X32Y98         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_1/C
                         clock pessimism             -0.505     7.417    
                         clock uncertainty           -0.074     7.342    
    SLICE_X32Y98         FDCE (Recov_fdce_C_CLR)     -0.405     6.937    graphics_renderer_inst/gpu_py_reg[3]_replica_1
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_6/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 0.518ns (6.036%)  route 8.063ns (93.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 8.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.063     6.128    graphics_renderer_inst/reset_vga
    SLICE_X39Y102        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.609     8.096    graphics_renderer_inst/CLK_100MHZ
    SLICE_X39Y102        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_6/C
                         clock pessimism             -0.505     7.590    
                         clock uncertainty           -0.074     7.516    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.405     7.111    graphics_renderer_inst/gpu_py_reg[1]_replica_6
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_7/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 0.518ns (6.036%)  route 8.063ns (93.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 8.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.063     6.128    graphics_renderer_inst/reset_vga
    SLICE_X39Y102        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.609     8.096    graphics_renderer_inst/CLK_100MHZ
    SLICE_X39Y102        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_7/C
                         clock pessimism             -0.505     7.590    
                         clock uncertainty           -0.074     7.516    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.405     7.111    graphics_renderer_inst/gpu_py_reg[2]_replica_7
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  0.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.936%)  route 0.619ns (79.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         0.619     0.217    graphics_renderer_inst/reset_vga
    SLICE_X39Y25         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.816    -0.353    graphics_renderer_inst/CLK_100MHZ
    SLICE_X39Y25         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[0]/C
                         clock pessimism              0.034    -0.318    
    SLICE_X39Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    graphics_renderer_inst/gpu_px_reg[0]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[1]_rep/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.936%)  route 0.619ns (79.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         0.619     0.217    graphics_renderer_inst/reset_vga
    SLICE_X39Y25         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.816    -0.353    graphics_renderer_inst/CLK_100MHZ
    SLICE_X39Y25         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[1]_rep/C
                         clock pessimism              0.034    -0.318    
    SLICE_X39Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    graphics_renderer_inst/gpu_px_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.661%)  route 0.412ns (66.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.249     0.052    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X29Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    game_logic_inst/cnt_ball_movement_x/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.661%)  route 0.412ns (66.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.249     0.052    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X29Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    game_logic_inst/cnt_ball_movement_x/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[2]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.661%)  route 0.412ns (66.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.249     0.052    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[2]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X29Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    game_logic_inst/cnt_ball_movement_x/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[3]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.661%)  route 0.412ns (66.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.249     0.052    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[3]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X29Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    game_logic_inst/cnt_ball_movement_x/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.547%)  route 0.475ns (69.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.312     0.115    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X29Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    game_logic_inst/cnt_ball_movement_x/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.547%)  route 0.475ns (69.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.312     0.115    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X29Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    game_logic_inst/cnt_ball_movement_x/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.547%)  route 0.475ns (69.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.312     0.115    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X29Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    game_logic_inst/cnt_ball_movement_x/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.547%)  route 0.475ns (69.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.312     0.115    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X29Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    game_logic_inst/cnt_ball_movement_x/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.738    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_18/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 0.518ns (5.645%)  route 8.658ns (94.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.658     6.722    graphics_renderer_inst/reset_vga
    SLICE_X31Y89         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_18/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.433     7.919    graphics_renderer_inst/CLK_100MHZ
    SLICE_X31Y89         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_18/C
                         clock pessimism             -0.505     7.414    
                         clock uncertainty           -0.074     7.339    
    SLICE_X31Y89         FDCE (Recov_fdce_C_CLR)     -0.405     6.934    graphics_renderer_inst/gpu_py_reg[3]_replica_18
  -------------------------------------------------------------------
                         required time                          6.934    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_24/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 0.518ns (5.653%)  route 8.645ns (94.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.645     6.709    graphics_renderer_inst/reset_vga
    SLICE_X33Y91         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_24/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.434     7.920    graphics_renderer_inst/CLK_100MHZ
    SLICE_X33Y91         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_24/C
                         clock pessimism             -0.505     7.415    
                         clock uncertainty           -0.074     7.340    
    SLICE_X33Y91         FDCE (Recov_fdce_C_CLR)     -0.405     6.935    graphics_renderer_inst/gpu_py_reg[2]_replica_24
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[4]_replica_10/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 0.518ns (5.896%)  route 8.267ns (94.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.267     6.331    graphics_renderer_inst/reset_vga
    SLICE_X32Y99         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[4]_replica_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.436     7.922    graphics_renderer_inst/CLK_100MHZ
    SLICE_X32Y99         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[4]_replica_10/C
                         clock pessimism             -0.505     7.417    
                         clock uncertainty           -0.074     7.342    
    SLICE_X32Y99         FDCE (Recov_fdce_C_CLR)     -0.405     6.937    graphics_renderer_inst/gpu_py_reg[4]_replica_10
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_25/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 0.518ns (5.961%)  route 8.172ns (94.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 7.917 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.172     6.237    graphics_renderer_inst/reset_vga
    SLICE_X34Y88         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_25/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.431     7.917    graphics_renderer_inst/CLK_100MHZ
    SLICE_X34Y88         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_25/C
                         clock pessimism             -0.505     7.412    
                         clock uncertainty           -0.074     7.337    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.319     7.018    graphics_renderer_inst/gpu_py_reg[1]_replica_25
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_17/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 0.518ns (5.986%)  route 8.135ns (94.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 8.099 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.135     6.200    graphics_renderer_inst/reset_vga
    SLICE_X51Y103        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.612     8.099    graphics_renderer_inst/CLK_100MHZ
    SLICE_X51Y103        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_17/C
                         clock pessimism             -0.505     7.593    
                         clock uncertainty           -0.074     7.519    
    SLICE_X51Y103        FDCE (Recov_fdce_C_CLR)     -0.405     7.114    graphics_renderer_inst/gpu_py_reg[1]_replica_17
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_23/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 0.518ns (5.986%)  route 8.135ns (94.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 8.099 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.135     6.200    graphics_renderer_inst/reset_vga
    SLICE_X51Y103        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_23/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.612     8.099    graphics_renderer_inst/CLK_100MHZ
    SLICE_X51Y103        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_23/C
                         clock pessimism             -0.505     7.593    
                         clock uncertainty           -0.074     7.519    
    SLICE_X51Y103        FDCE (Recov_fdce_C_CLR)     -0.405     7.114    graphics_renderer_inst/gpu_py_reg[1]_replica_23
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_27/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 0.518ns (5.986%)  route 8.135ns (94.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 8.099 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.135     6.200    graphics_renderer_inst/reset_vga
    SLICE_X51Y103        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_27/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.612     8.099    graphics_renderer_inst/CLK_100MHZ
    SLICE_X51Y103        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_27/C
                         clock pessimism             -0.505     7.593    
                         clock uncertainty           -0.074     7.519    
    SLICE_X51Y103        FDCE (Recov_fdce_C_CLR)     -0.405     7.114    graphics_renderer_inst/gpu_py_reg[2]_replica_27
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_1/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.518ns (6.124%)  route 7.941ns (93.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         7.941     6.005    graphics_renderer_inst/reset_vga
    SLICE_X32Y98         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.436     7.922    graphics_renderer_inst/CLK_100MHZ
    SLICE_X32Y98         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_1/C
                         clock pessimism             -0.505     7.417    
                         clock uncertainty           -0.074     7.342    
    SLICE_X32Y98         FDCE (Recov_fdce_C_CLR)     -0.405     6.937    graphics_renderer_inst/gpu_py_reg[3]_replica_1
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_6/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 0.518ns (6.036%)  route 8.063ns (93.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 8.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.063     6.128    graphics_renderer_inst/reset_vga
    SLICE_X39Y102        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.609     8.096    graphics_renderer_inst/CLK_100MHZ
    SLICE_X39Y102        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_6/C
                         clock pessimism             -0.505     7.590    
                         clock uncertainty           -0.074     7.516    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.405     7.111    graphics_renderer_inst/gpu_py_reg[1]_replica_6
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_7/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 0.518ns (6.036%)  route 8.063ns (93.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 8.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.063     6.128    graphics_renderer_inst/reset_vga
    SLICE_X39Y102        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.609     8.096    graphics_renderer_inst/CLK_100MHZ
    SLICE_X39Y102        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_7/C
                         clock pessimism             -0.505     7.590    
                         clock uncertainty           -0.074     7.516    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.405     7.111    graphics_renderer_inst/gpu_py_reg[2]_replica_7
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  0.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.936%)  route 0.619ns (79.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         0.619     0.217    graphics_renderer_inst/reset_vga
    SLICE_X39Y25         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.816    -0.353    graphics_renderer_inst/CLK_100MHZ
    SLICE_X39Y25         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[0]/C
                         clock pessimism              0.034    -0.318    
                         clock uncertainty            0.074    -0.244    
    SLICE_X39Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.336    graphics_renderer_inst/gpu_px_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[1]_rep/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.936%)  route 0.619ns (79.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         0.619     0.217    graphics_renderer_inst/reset_vga
    SLICE_X39Y25         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.816    -0.353    graphics_renderer_inst/CLK_100MHZ
    SLICE_X39Y25         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[1]_rep/C
                         clock pessimism              0.034    -0.318    
                         clock uncertainty            0.074    -0.244    
    SLICE_X39Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.336    graphics_renderer_inst/gpu_px_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.661%)  route 0.412ns (66.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.249     0.052    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X29Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    game_logic_inst/cnt_ball_movement_x/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.661%)  route 0.412ns (66.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.249     0.052    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X29Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    game_logic_inst/cnt_ball_movement_x/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[2]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.661%)  route 0.412ns (66.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.249     0.052    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[2]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X29Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    game_logic_inst/cnt_ball_movement_x/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[3]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.661%)  route 0.412ns (66.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.249     0.052    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[3]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X29Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    game_logic_inst/cnt_ball_movement_x/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.547%)  route 0.475ns (69.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.312     0.115    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X29Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    game_logic_inst/cnt_ball_movement_x/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.547%)  route 0.475ns (69.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.312     0.115    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X29Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    game_logic_inst/cnt_ball_movement_x/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.547%)  route 0.475ns (69.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.312     0.115    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X29Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    game_logic_inst/cnt_ball_movement_x/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.547%)  route 0.475ns (69.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.312     0.115    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X29Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    game_logic_inst/cnt_ball_movement_x/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.664    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_18/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 0.518ns (5.645%)  route 8.658ns (94.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.658     6.722    graphics_renderer_inst/reset_vga
    SLICE_X31Y89         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_18/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.433     7.919    graphics_renderer_inst/CLK_100MHZ
    SLICE_X31Y89         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_18/C
                         clock pessimism             -0.505     7.414    
                         clock uncertainty           -0.074     7.339    
    SLICE_X31Y89         FDCE (Recov_fdce_C_CLR)     -0.405     6.934    graphics_renderer_inst/gpu_py_reg[3]_replica_18
  -------------------------------------------------------------------
                         required time                          6.934    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_24/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 0.518ns (5.653%)  route 8.645ns (94.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.645     6.709    graphics_renderer_inst/reset_vga
    SLICE_X33Y91         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_24/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.434     7.920    graphics_renderer_inst/CLK_100MHZ
    SLICE_X33Y91         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_24/C
                         clock pessimism             -0.505     7.415    
                         clock uncertainty           -0.074     7.340    
    SLICE_X33Y91         FDCE (Recov_fdce_C_CLR)     -0.405     6.935    graphics_renderer_inst/gpu_py_reg[2]_replica_24
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[4]_replica_10/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 0.518ns (5.896%)  route 8.267ns (94.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.267     6.331    graphics_renderer_inst/reset_vga
    SLICE_X32Y99         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[4]_replica_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.436     7.922    graphics_renderer_inst/CLK_100MHZ
    SLICE_X32Y99         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[4]_replica_10/C
                         clock pessimism             -0.505     7.417    
                         clock uncertainty           -0.074     7.342    
    SLICE_X32Y99         FDCE (Recov_fdce_C_CLR)     -0.405     6.937    graphics_renderer_inst/gpu_py_reg[4]_replica_10
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_25/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 0.518ns (5.961%)  route 8.172ns (94.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 7.917 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.172     6.237    graphics_renderer_inst/reset_vga
    SLICE_X34Y88         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_25/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.431     7.917    graphics_renderer_inst/CLK_100MHZ
    SLICE_X34Y88         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_25/C
                         clock pessimism             -0.505     7.412    
                         clock uncertainty           -0.074     7.337    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.319     7.018    graphics_renderer_inst/gpu_py_reg[1]_replica_25
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_17/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 0.518ns (5.986%)  route 8.135ns (94.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 8.099 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.135     6.200    graphics_renderer_inst/reset_vga
    SLICE_X51Y103        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.612     8.099    graphics_renderer_inst/CLK_100MHZ
    SLICE_X51Y103        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_17/C
                         clock pessimism             -0.505     7.593    
                         clock uncertainty           -0.074     7.519    
    SLICE_X51Y103        FDCE (Recov_fdce_C_CLR)     -0.405     7.114    graphics_renderer_inst/gpu_py_reg[1]_replica_17
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_23/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 0.518ns (5.986%)  route 8.135ns (94.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 8.099 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.135     6.200    graphics_renderer_inst/reset_vga
    SLICE_X51Y103        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_23/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.612     8.099    graphics_renderer_inst/CLK_100MHZ
    SLICE_X51Y103        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_23/C
                         clock pessimism             -0.505     7.593    
                         clock uncertainty           -0.074     7.519    
    SLICE_X51Y103        FDCE (Recov_fdce_C_CLR)     -0.405     7.114    graphics_renderer_inst/gpu_py_reg[1]_replica_23
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_27/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 0.518ns (5.986%)  route 8.135ns (94.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 8.099 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.135     6.200    graphics_renderer_inst/reset_vga
    SLICE_X51Y103        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_27/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.612     8.099    graphics_renderer_inst/CLK_100MHZ
    SLICE_X51Y103        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_27/C
                         clock pessimism             -0.505     7.593    
                         clock uncertainty           -0.074     7.519    
    SLICE_X51Y103        FDCE (Recov_fdce_C_CLR)     -0.405     7.114    graphics_renderer_inst/gpu_py_reg[2]_replica_27
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_1/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.518ns (6.124%)  route 7.941ns (93.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         7.941     6.005    graphics_renderer_inst/reset_vga
    SLICE_X32Y98         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.436     7.922    graphics_renderer_inst/CLK_100MHZ
    SLICE_X32Y98         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_1/C
                         clock pessimism             -0.505     7.417    
                         clock uncertainty           -0.074     7.342    
    SLICE_X32Y98         FDCE (Recov_fdce_C_CLR)     -0.405     6.937    graphics_renderer_inst/gpu_py_reg[3]_replica_1
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_6/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 0.518ns (6.036%)  route 8.063ns (93.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 8.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.063     6.128    graphics_renderer_inst/reset_vga
    SLICE_X39Y102        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.609     8.096    graphics_renderer_inst/CLK_100MHZ
    SLICE_X39Y102        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_6/C
                         clock pessimism             -0.505     7.590    
                         clock uncertainty           -0.074     7.516    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.405     7.111    graphics_renderer_inst/gpu_py_reg[1]_replica_6
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_7/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 0.518ns (6.036%)  route 8.063ns (93.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 8.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.063     6.128    graphics_renderer_inst/reset_vga
    SLICE_X39Y102        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.609     8.096    graphics_renderer_inst/CLK_100MHZ
    SLICE_X39Y102        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_7/C
                         clock pessimism             -0.505     7.590    
                         clock uncertainty           -0.074     7.516    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.405     7.111    graphics_renderer_inst/gpu_py_reg[2]_replica_7
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  0.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.936%)  route 0.619ns (79.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         0.619     0.217    graphics_renderer_inst/reset_vga
    SLICE_X39Y25         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.816    -0.353    graphics_renderer_inst/CLK_100MHZ
    SLICE_X39Y25         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[0]/C
                         clock pessimism              0.034    -0.318    
                         clock uncertainty            0.074    -0.244    
    SLICE_X39Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.336    graphics_renderer_inst/gpu_px_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[1]_rep/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.936%)  route 0.619ns (79.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         0.619     0.217    graphics_renderer_inst/reset_vga
    SLICE_X39Y25         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.816    -0.353    graphics_renderer_inst/CLK_100MHZ
    SLICE_X39Y25         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[1]_rep/C
                         clock pessimism              0.034    -0.318    
                         clock uncertainty            0.074    -0.244    
    SLICE_X39Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.336    graphics_renderer_inst/gpu_px_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.661%)  route 0.412ns (66.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.249     0.052    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X29Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    game_logic_inst/cnt_ball_movement_x/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.661%)  route 0.412ns (66.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.249     0.052    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X29Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    game_logic_inst/cnt_ball_movement_x/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[2]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.661%)  route 0.412ns (66.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.249     0.052    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[2]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X29Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    game_logic_inst/cnt_ball_movement_x/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[3]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.661%)  route 0.412ns (66.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.249     0.052    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[3]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X29Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    game_logic_inst/cnt_ball_movement_x/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.547%)  route 0.475ns (69.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.312     0.115    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X29Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    game_logic_inst/cnt_ball_movement_x/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.547%)  route 0.475ns (69.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.312     0.115    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X29Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    game_logic_inst/cnt_ball_movement_x/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.547%)  route 0.475ns (69.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.312     0.115    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X29Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    game_logic_inst/cnt_ball_movement_x/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.547%)  route 0.475ns (69.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.312     0.115    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X29Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.549    game_logic_inst/cnt_ball_movement_x/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.664    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_18/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 0.518ns (5.645%)  route 8.658ns (94.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.658     6.722    graphics_renderer_inst/reset_vga
    SLICE_X31Y89         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_18/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.433     7.919    graphics_renderer_inst/CLK_100MHZ
    SLICE_X31Y89         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_18/C
                         clock pessimism             -0.505     7.414    
                         clock uncertainty           -0.074     7.340    
    SLICE_X31Y89         FDCE (Recov_fdce_C_CLR)     -0.405     6.935    graphics_renderer_inst/gpu_py_reg[3]_replica_18
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_24/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 0.518ns (5.653%)  route 8.645ns (94.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.645     6.709    graphics_renderer_inst/reset_vga
    SLICE_X33Y91         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_24/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.434     7.920    graphics_renderer_inst/CLK_100MHZ
    SLICE_X33Y91         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_24/C
                         clock pessimism             -0.505     7.415    
                         clock uncertainty           -0.074     7.341    
    SLICE_X33Y91         FDCE (Recov_fdce_C_CLR)     -0.405     6.936    graphics_renderer_inst/gpu_py_reg[2]_replica_24
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[4]_replica_10/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 0.518ns (5.896%)  route 8.267ns (94.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.267     6.331    graphics_renderer_inst/reset_vga
    SLICE_X32Y99         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[4]_replica_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.436     7.922    graphics_renderer_inst/CLK_100MHZ
    SLICE_X32Y99         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[4]_replica_10/C
                         clock pessimism             -0.505     7.417    
                         clock uncertainty           -0.074     7.343    
    SLICE_X32Y99         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    graphics_renderer_inst/gpu_py_reg[4]_replica_10
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_25/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 0.518ns (5.961%)  route 8.172ns (94.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 7.917 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.172     6.237    graphics_renderer_inst/reset_vga
    SLICE_X34Y88         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_25/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.431     7.917    graphics_renderer_inst/CLK_100MHZ
    SLICE_X34Y88         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_25/C
                         clock pessimism             -0.505     7.412    
                         clock uncertainty           -0.074     7.338    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.319     7.019    graphics_renderer_inst/gpu_py_reg[1]_replica_25
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_17/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 0.518ns (5.986%)  route 8.135ns (94.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 8.099 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.135     6.200    graphics_renderer_inst/reset_vga
    SLICE_X51Y103        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.612     8.099    graphics_renderer_inst/CLK_100MHZ
    SLICE_X51Y103        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_17/C
                         clock pessimism             -0.505     7.593    
                         clock uncertainty           -0.074     7.520    
    SLICE_X51Y103        FDCE (Recov_fdce_C_CLR)     -0.405     7.115    graphics_renderer_inst/gpu_py_reg[1]_replica_17
  -------------------------------------------------------------------
                         required time                          7.115    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_23/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 0.518ns (5.986%)  route 8.135ns (94.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 8.099 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.135     6.200    graphics_renderer_inst/reset_vga
    SLICE_X51Y103        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_23/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.612     8.099    graphics_renderer_inst/CLK_100MHZ
    SLICE_X51Y103        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_23/C
                         clock pessimism             -0.505     7.593    
                         clock uncertainty           -0.074     7.520    
    SLICE_X51Y103        FDCE (Recov_fdce_C_CLR)     -0.405     7.115    graphics_renderer_inst/gpu_py_reg[1]_replica_23
  -------------------------------------------------------------------
                         required time                          7.115    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_27/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 0.518ns (5.986%)  route 8.135ns (94.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 8.099 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.135     6.200    graphics_renderer_inst/reset_vga
    SLICE_X51Y103        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_27/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.612     8.099    graphics_renderer_inst/CLK_100MHZ
    SLICE_X51Y103        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_27/C
                         clock pessimism             -0.505     7.593    
                         clock uncertainty           -0.074     7.520    
    SLICE_X51Y103        FDCE (Recov_fdce_C_CLR)     -0.405     7.115    graphics_renderer_inst/gpu_py_reg[2]_replica_27
  -------------------------------------------------------------------
                         required time                          7.115    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_1/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.518ns (6.124%)  route 7.941ns (93.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         7.941     6.005    graphics_renderer_inst/reset_vga
    SLICE_X32Y98         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.436     7.922    graphics_renderer_inst/CLK_100MHZ
    SLICE_X32Y98         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_1/C
                         clock pessimism             -0.505     7.417    
                         clock uncertainty           -0.074     7.343    
    SLICE_X32Y98         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    graphics_renderer_inst/gpu_py_reg[3]_replica_1
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_6/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 0.518ns (6.036%)  route 8.063ns (93.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 8.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.063     6.128    graphics_renderer_inst/reset_vga
    SLICE_X39Y102        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.609     8.096    graphics_renderer_inst/CLK_100MHZ
    SLICE_X39Y102        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_6/C
                         clock pessimism             -0.505     7.590    
                         clock uncertainty           -0.074     7.517    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.405     7.112    graphics_renderer_inst/gpu_py_reg[1]_replica_6
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_7/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 0.518ns (6.036%)  route 8.063ns (93.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 8.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    -2.454    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.936 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         8.063     6.128    graphics_renderer_inst/reset_vga
    SLICE_X39Y102        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.609     8.096    graphics_renderer_inst/CLK_100MHZ
    SLICE_X39Y102        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_7/C
                         clock pessimism             -0.505     7.590    
                         clock uncertainty           -0.074     7.517    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.405     7.112    graphics_renderer_inst/gpu_py_reg[2]_replica_7
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  0.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.936%)  route 0.619ns (79.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         0.619     0.217    graphics_renderer_inst/reset_vga
    SLICE_X39Y25         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.816    -0.353    graphics_renderer_inst/CLK_100MHZ
    SLICE_X39Y25         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[0]/C
                         clock pessimism              0.034    -0.318    
    SLICE_X39Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    graphics_renderer_inst/gpu_px_reg[0]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[1]_rep/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.936%)  route 0.619ns (79.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.563    -0.566    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         0.619     0.217    graphics_renderer_inst/reset_vga
    SLICE_X39Y25         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.816    -0.353    graphics_renderer_inst/CLK_100MHZ
    SLICE_X39Y25         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[1]_rep/C
                         clock pessimism              0.034    -0.318    
    SLICE_X39Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    graphics_renderer_inst/gpu_px_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.661%)  route 0.412ns (66.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.249     0.052    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X29Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    game_logic_inst/cnt_ball_movement_x/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.661%)  route 0.412ns (66.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.249     0.052    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X29Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    game_logic_inst/cnt_ball_movement_x/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[2]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.661%)  route 0.412ns (66.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.249     0.052    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[2]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X29Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    game_logic_inst/cnt_ball_movement_x/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[3]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.661%)  route 0.412ns (66.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.249     0.052    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[3]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X29Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    game_logic_inst/cnt_ball_movement_x/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.547%)  route 0.475ns (69.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.312     0.115    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X29Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    game_logic_inst/cnt_ball_movement_x/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.547%)  route 0.475ns (69.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.312     0.115    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X29Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    game_logic_inst/cnt_ball_movement_x/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.547%)  route 0.475ns (69.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.312     0.115    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X29Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    game_logic_inst/cnt_ball_movement_x/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.547%)  route 0.475ns (69.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.560    -0.569    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X30Y37         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.405 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[118]/Q
                         net (fo=1, routed)           0.163    -0.242    ps2_usb_keyboard/key_release_pulse_gen/key_release[118]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         0.312     0.115    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X29Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X29Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X29Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    game_logic_inst/cnt_ball_movement_x/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.738    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_25MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        5.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X13Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.116    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.711    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.711    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X13Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.116    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.711    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.711    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X13Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.116    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.711    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.711    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X13Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.116    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.711    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.711    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X12Y25         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.116    
    SLICE_X12Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.797    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.797    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X12Y25         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.116    
    SLICE_X12Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.797    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.797    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X12Y25         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.116    
    SLICE_X12Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.797    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.797    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.565ns  (logic 0.642ns (18.007%)  route 2.923ns (81.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.128    31.112    main_vga_sync/AR[0]
    SLICE_X14Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.116    
    SLICE_X14Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.797    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.797    
                         arrival time                         -31.112    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.565ns  (logic 0.642ns (18.007%)  route 2.923ns (81.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.128    31.112    main_vga_sync/AR[0]
    SLICE_X14Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.116    
    SLICE_X14Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.797    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.797    
                         arrival time                         -31.112    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.426ns  (logic 0.642ns (18.737%)  route 2.784ns (81.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.989    30.973    main_vga_sync/AR[0]
    SLICE_X13Y26         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.435    37.922    main_vga_sync/CLK_25MHZ
    SLICE_X13Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.215    37.118    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    36.713    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.713    
                         arrival time                         -30.973    
  -------------------------------------------------------------------
                         slack                                  5.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X12Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.215    -0.044    
    SLICE_X12Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.111    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X12Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.215    -0.044    
    SLICE_X12Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.111    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X12Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.215    -0.044    
    SLICE_X12Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.111    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X12Y27         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.215    -0.044    
    SLICE_X12Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.111    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X13Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.215    -0.044    
    SLICE_X13Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.136    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X13Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.215    -0.044    
    SLICE_X13Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.136    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.559%)  route 0.604ns (76.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.442     0.213    main_vga_sync/AR[0]
    SLICE_X14Y26         FDCE                                         f  main_vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X14Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.215    -0.046    
    SLICE_X14Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.113    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.429%)  route 0.643ns (77.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.482     0.253    main_vga_sync/AR[0]
    SLICE_X12Y26         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.215    -0.046    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.113    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.429%)  route 0.643ns (77.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.482     0.253    main_vga_sync/AR[0]
    SLICE_X12Y26         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.215    -0.046    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.113    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.429%)  route 0.643ns (77.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.482     0.253    main_vga_sync/AR[0]
    SLICE_X12Y26         FDCE                                         f  main_vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.215    -0.046    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.113    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.366    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_25MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        5.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X13Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.116    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.711    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.711    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X13Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.116    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.711    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.711    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X13Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.116    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.711    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.711    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X13Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.116    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.711    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.711    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X12Y25         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.116    
    SLICE_X12Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.797    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.797    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X12Y25         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.116    
    SLICE_X12Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.797    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.797    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X12Y25         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.116    
    SLICE_X12Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.797    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.797    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.565ns  (logic 0.642ns (18.007%)  route 2.923ns (81.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.128    31.112    main_vga_sync/AR[0]
    SLICE_X14Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.116    
    SLICE_X14Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.797    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.797    
                         arrival time                         -31.112    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.565ns  (logic 0.642ns (18.007%)  route 2.923ns (81.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.128    31.112    main_vga_sync/AR[0]
    SLICE_X14Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.215    37.116    
    SLICE_X14Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.797    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.797    
                         arrival time                         -31.112    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.426ns  (logic 0.642ns (18.737%)  route 2.784ns (81.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.989    30.973    main_vga_sync/AR[0]
    SLICE_X13Y26         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.435    37.922    main_vga_sync/CLK_25MHZ
    SLICE_X13Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.215    37.118    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    36.713    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.713    
                         arrival time                         -30.973    
  -------------------------------------------------------------------
                         slack                                  5.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X12Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.215    -0.044    
    SLICE_X12Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.111    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X12Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.215    -0.044    
    SLICE_X12Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.111    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X12Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.215    -0.044    
    SLICE_X12Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.111    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X12Y27         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.215    -0.044    
    SLICE_X12Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.111    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X13Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.215    -0.044    
    SLICE_X13Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.136    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X13Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.215    -0.044    
    SLICE_X13Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.136    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.559%)  route 0.604ns (76.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.442     0.213    main_vga_sync/AR[0]
    SLICE_X14Y26         FDCE                                         f  main_vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X14Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.215    -0.046    
    SLICE_X14Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.113    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.429%)  route 0.643ns (77.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.482     0.253    main_vga_sync/AR[0]
    SLICE_X12Y26         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.215    -0.046    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.113    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.429%)  route 0.643ns (77.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.482     0.253    main_vga_sync/AR[0]
    SLICE_X12Y26         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.215    -0.046    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.113    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.429%)  route 0.643ns (77.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.482     0.253    main_vga_sync/AR[0]
    SLICE_X12Y26         FDCE                                         f  main_vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.215    -0.046    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.113    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.366    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_25MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        5.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X13Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.211    37.119    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.714    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X13Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.211    37.119    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.714    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X13Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.211    37.119    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.714    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X13Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.211    37.119    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.714    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X12Y25         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.211    37.119    
    SLICE_X12Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.800    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.800    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X12Y25         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.211    37.119    
    SLICE_X12Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.800    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.800    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X12Y25         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.211    37.119    
    SLICE_X12Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.800    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.800    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.565ns  (logic 0.642ns (18.007%)  route 2.923ns (81.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.128    31.112    main_vga_sync/AR[0]
    SLICE_X14Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.211    37.119    
    SLICE_X14Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.800    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.800    
                         arrival time                         -31.112    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.565ns  (logic 0.642ns (18.007%)  route 2.923ns (81.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.128    31.112    main_vga_sync/AR[0]
    SLICE_X14Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.211    37.119    
    SLICE_X14Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.800    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.800    
                         arrival time                         -31.112    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        3.426ns  (logic 0.642ns (18.737%)  route 2.784ns (81.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.989    30.973    main_vga_sync/AR[0]
    SLICE_X13Y26         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.435    37.922    main_vga_sync/CLK_25MHZ
    SLICE_X13Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.211    37.121    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    36.716    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.716    
                         arrival time                         -30.973    
  -------------------------------------------------------------------
                         slack                                  5.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X12Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.211    -0.048    
    SLICE_X12Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.115    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X12Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.211    -0.048    
    SLICE_X12Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.115    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X12Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.211    -0.048    
    SLICE_X12Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.115    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X12Y27         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.211    -0.048    
    SLICE_X12Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.115    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X13Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.211    -0.048    
    SLICE_X13Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.140    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X13Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.211    -0.048    
    SLICE_X13Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.140    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.559%)  route 0.604ns (76.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.442     0.213    main_vga_sync/AR[0]
    SLICE_X14Y26         FDCE                                         f  main_vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X14Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.211    -0.050    
    SLICE_X14Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.117    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.429%)  route 0.643ns (77.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.482     0.253    main_vga_sync/AR[0]
    SLICE_X12Y26         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.211    -0.050    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.117    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.429%)  route 0.643ns (77.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.482     0.253    main_vga_sync/AR[0]
    SLICE_X12Y26         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.211    -0.050    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.117    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.429%)  route 0.643ns (77.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.482     0.253    main_vga_sync/AR[0]
    SLICE_X12Y26         FDCE                                         f  main_vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.211    -0.050    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.117    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.369    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_25MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        5.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X13Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.211    37.119    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.714    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X13Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.211    37.119    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.714    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X13Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.211    37.119    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.714    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X13Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X13Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.211    37.119    
    SLICE_X13Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.714    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X12Y25         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.211    37.119    
    SLICE_X12Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.800    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.800    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X12Y25         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.211    37.119    
    SLICE_X12Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.800    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.800    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.997%)  route 2.925ns (82.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.129    31.114    main_vga_sync/AR[0]
    SLICE_X12Y25         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X12Y25         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.211    37.119    
    SLICE_X12Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.800    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.800    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.565ns  (logic 0.642ns (18.007%)  route 2.923ns (81.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.128    31.112    main_vga_sync/AR[0]
    SLICE_X14Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.211    37.119    
    SLICE_X14Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.800    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.800    
                         arrival time                         -31.112    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.565ns  (logic 0.642ns (18.007%)  route 2.923ns (81.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 37.920 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          1.128    31.112    main_vga_sync/AR[0]
    SLICE_X14Y25         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.433    37.920    main_vga_sync/CLK_25MHZ
    SLICE_X14Y25         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.590    37.330    
                         clock uncertainty           -0.211    37.119    
    SLICE_X14Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.800    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.800    
                         arrival time                         -31.112    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        3.426ns  (logic 0.642ns (18.737%)  route 2.784ns (81.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 27.546 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.565    27.546    btn_reset_vga/genblk1[0].the_debouncer/clk
    SLICE_X30Y6          FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.518    28.064 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=169, routed)         1.796    29.860    btn_reset_vga/genblk1[0].the_debouncer/reset_vga
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124    29.984 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.989    30.973    main_vga_sync/AR[0]
    SLICE_X13Y26         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.435    37.922    main_vga_sync/CLK_25MHZ
    SLICE_X13Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.211    37.121    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    36.716    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.716    
                         arrival time                         -30.973    
  -------------------------------------------------------------------
                         slack                                  5.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X12Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.211    -0.048    
    SLICE_X12Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.115    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X12Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.211    -0.048    
    SLICE_X12Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.115    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X12Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.211    -0.048    
    SLICE_X12Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.115    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X12Y27         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.211    -0.048    
    SLICE_X12Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.115    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X13Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.211    -0.048    
    SLICE_X13Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.140    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.616%)  route 0.570ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.408     0.179    main_vga_sync/AR[0]
    SLICE_X13Y27         FDCE                                         f  main_vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.823    -0.346    main_vga_sync/CLK_25MHZ
    SLICE_X13Y27         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.211    -0.048    
    SLICE_X13Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.140    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.559%)  route 0.604ns (76.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.442     0.213    main_vga_sync/AR[0]
    SLICE_X14Y26         FDCE                                         f  main_vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X14Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.211    -0.050    
    SLICE_X14Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.117    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.429%)  route 0.643ns (77.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.482     0.253    main_vga_sync/AR[0]
    SLICE_X12Y26         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.211    -0.050    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.117    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.429%)  route 0.643ns (77.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.482     0.253    main_vga_sync/AR[0]
    SLICE_X12Y26         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.211    -0.050    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.117    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.429%)  route 0.643ns (77.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.553    -0.576    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X28Y28         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.274    btn_reset_vga/genblk1[0].the_debouncer/Q[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 f  btn_reset_vga/genblk1[0].the_debouncer/h_count_reg[9]_i_2/O
                         net (fo=22, routed)          0.482     0.253    main_vga_sync/AR[0]
    SLICE_X12Y26         FDCE                                         f  main_vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.821    -0.348    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.211    -0.050    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.117    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.369    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           406 Endpoints
Min Delay           406 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/score_p2_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.957ns  (logic 4.835ns (37.320%)  route 8.121ns (62.680%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE                         0.000     0.000 r  game_logic_inst/score_p2_r_reg[7]/C
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/score_p2_r_reg[7]/Q
                         net (fo=10, routed)          1.418     1.874    game_logic_inst/score_p2_r_reg[7]
    SLICE_X59Y37         LUT6 (Prop_lut6_I3_O)        0.124     1.998 r  game_logic_inst/data[124]_i_8__0/O
                         net (fo=6, routed)           0.843     2.841    game_logic_inst/score_p2_r_reg[2]_2
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.965 r  game_logic_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           1.401     4.366    game_logic_inst/score_p2_r_reg[1]_0
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.150     4.516 r  game_logic_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.154     5.671    game_logic_inst/digits[0][2]
    SLICE_X58Y32         LUT6 (Prop_lut6_I2_O)        0.326     5.997 r  game_logic_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.817     6.814    game_logic_inst/seven_seg_display/sel0[2]
    SLICE_X58Y31         LUT4 (Prop_lut4_I2_O)        0.124     6.938 r  game_logic_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.487     9.425    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.957 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.957    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/score_p2_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.632ns  (logic 5.043ns (39.918%)  route 7.590ns (60.082%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE                         0.000     0.000 r  game_logic_inst/score_p2_r_reg[7]/C
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/score_p2_r_reg[7]/Q
                         net (fo=10, routed)          1.418     1.874    game_logic_inst/score_p2_r_reg[7]
    SLICE_X59Y37         LUT6 (Prop_lut6_I3_O)        0.124     1.998 r  game_logic_inst/data[124]_i_8__0/O
                         net (fo=6, routed)           0.843     2.841    game_logic_inst/score_p2_r_reg[2]_2
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.965 r  game_logic_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           1.401     4.366    game_logic_inst/score_p2_r_reg[1]_0
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.150     4.516 r  game_logic_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.154     5.671    game_logic_inst/digits[0][2]
    SLICE_X58Y32         LUT6 (Prop_lut6_I2_O)        0.326     5.997 r  game_logic_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.640     6.637    game_logic_inst/seven_seg_display/sel0[2]
    SLICE_X58Y31         LUT4 (Prop_lut4_I1_O)        0.119     6.756 r  game_logic_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.133     8.889    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    12.632 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.632    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/score_p2_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.597ns  (logic 5.040ns (40.013%)  route 7.556ns (59.987%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE                         0.000     0.000 r  game_logic_inst/score_p2_r_reg[7]/C
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/score_p2_r_reg[7]/Q
                         net (fo=10, routed)          1.418     1.874    game_logic_inst/score_p2_r_reg[7]
    SLICE_X59Y37         LUT6 (Prop_lut6_I3_O)        0.124     1.998 r  game_logic_inst/data[124]_i_8__0/O
                         net (fo=6, routed)           0.843     2.841    game_logic_inst/score_p2_r_reg[2]_2
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.965 r  game_logic_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           1.401     4.366    game_logic_inst/score_p2_r_reg[1]_0
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.150     4.516 r  game_logic_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.154     5.671    game_logic_inst/digits[0][2]
    SLICE_X58Y32         LUT6 (Prop_lut6_I2_O)        0.326     5.997 r  game_logic_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.597     6.593    game_logic_inst/seven_seg_display/sel0[2]
    SLICE_X58Y31         LUT4 (Prop_lut4_I1_O)        0.153     6.746 r  game_logic_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.143     8.889    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    12.597 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.597    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/score_p2_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.544ns  (logic 5.029ns (40.091%)  route 7.515ns (59.909%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE                         0.000     0.000 r  game_logic_inst/score_p2_r_reg[7]/C
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/score_p2_r_reg[7]/Q
                         net (fo=10, routed)          1.418     1.874    game_logic_inst/score_p2_r_reg[7]
    SLICE_X59Y37         LUT6 (Prop_lut6_I3_O)        0.124     1.998 r  game_logic_inst/data[124]_i_8__0/O
                         net (fo=6, routed)           0.843     2.841    game_logic_inst/score_p2_r_reg[2]_2
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.965 r  game_logic_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           1.401     4.366    game_logic_inst/score_p2_r_reg[1]_0
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.150     4.516 r  game_logic_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.154     5.671    game_logic_inst/digits[0][2]
    SLICE_X58Y32         LUT6 (Prop_lut6_I2_O)        0.326     5.997 r  game_logic_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.636     6.633    game_logic_inst/seven_seg_display/sel0[2]
    SLICE_X58Y31         LUT4 (Prop_lut4_I1_O)        0.118     6.751 r  game_logic_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.063     8.813    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    12.544 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.544    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/score_p2_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.536ns  (logic 4.824ns (38.481%)  route 7.712ns (61.519%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE                         0.000     0.000 r  game_logic_inst/score_p2_r_reg[7]/C
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/score_p2_r_reg[7]/Q
                         net (fo=10, routed)          1.418     1.874    game_logic_inst/score_p2_r_reg[7]
    SLICE_X59Y37         LUT6 (Prop_lut6_I3_O)        0.124     1.998 r  game_logic_inst/data[124]_i_8__0/O
                         net (fo=6, routed)           0.843     2.841    game_logic_inst/score_p2_r_reg[2]_2
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.965 r  game_logic_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           1.401     4.366    game_logic_inst/score_p2_r_reg[1]_0
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.150     4.516 r  game_logic_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.154     5.671    game_logic_inst/digits[0][2]
    SLICE_X58Y32         LUT6 (Prop_lut6_I2_O)        0.326     5.997 r  game_logic_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.597     6.593    game_logic_inst/seven_seg_display/sel0[2]
    SLICE_X58Y31         LUT4 (Prop_lut4_I2_O)        0.124     6.717 r  game_logic_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.299     9.016    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.536 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.536    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/score_p2_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.332ns  (logic 4.815ns (39.041%)  route 7.518ns (60.959%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE                         0.000     0.000 r  game_logic_inst/score_p2_r_reg[7]/C
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/score_p2_r_reg[7]/Q
                         net (fo=10, routed)          1.418     1.874    game_logic_inst/score_p2_r_reg[7]
    SLICE_X59Y37         LUT6 (Prop_lut6_I3_O)        0.124     1.998 r  game_logic_inst/data[124]_i_8__0/O
                         net (fo=6, routed)           0.843     2.841    game_logic_inst/score_p2_r_reg[2]_2
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.965 r  game_logic_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           1.401     4.366    game_logic_inst/score_p2_r_reg[1]_0
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.150     4.516 r  game_logic_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.154     5.671    game_logic_inst/digits[0][2]
    SLICE_X58Y32         LUT6 (Prop_lut6_I2_O)        0.326     5.997 r  game_logic_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.636     6.633    game_logic_inst/seven_seg_display/sel0[2]
    SLICE_X58Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.757 r  game_logic_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.065     8.822    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.332 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.332    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/score_p2_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.243ns  (logic 4.839ns (39.525%)  route 7.404ns (60.475%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE                         0.000     0.000 r  game_logic_inst/score_p2_r_reg[7]/C
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/score_p2_r_reg[7]/Q
                         net (fo=10, routed)          1.418     1.874    game_logic_inst/score_p2_r_reg[7]
    SLICE_X59Y37         LUT6 (Prop_lut6_I3_O)        0.124     1.998 r  game_logic_inst/data[124]_i_8__0/O
                         net (fo=6, routed)           0.843     2.841    game_logic_inst/score_p2_r_reg[2]_2
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.965 r  game_logic_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           1.401     4.366    game_logic_inst/score_p2_r_reg[1]_0
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.150     4.516 r  game_logic_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.154     5.671    game_logic_inst/digits[0][2]
    SLICE_X58Y32         LUT6 (Prop_lut6_I2_O)        0.326     5.997 r  game_logic_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.640     6.637    game_logic_inst/seven_seg_display/sel0[2]
    SLICE_X58Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.761 r  game_logic_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.947     8.708    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.243 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.243    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_px_reg[0][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/genblk4[0].ball_py_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.548ns  (logic 1.696ns (16.079%)  route 8.852ns (83.921%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_px_reg[0][2]/C
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  game_logic_inst/genblk4[0].ball_px_reg[0][2]/Q
                         net (fo=19, routed)          1.579     2.035    game_logic_inst/genblk4[0].ball_px_reg[0][9]_0[2]
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.159 r  game_logic_inst/genblk4[0].ball_py[0][1]_i_32/O
                         net (fo=1, routed)           0.282     2.441    game_logic_inst/genblk4[0].ball_py[0][1]_i_32_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124     2.565 r  game_logic_inst/genblk4[0].ball_py[0][1]_i_28/O
                         net (fo=1, routed)           0.564     3.129    game_logic_inst/genblk4[0].ball_py[0][1]_i_28_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124     3.253 r  game_logic_inst/genblk4[0].ball_py[0][1]_i_23/O
                         net (fo=1, routed)           0.707     3.960    game_logic_inst/genblk4[0].ball_py[0][1]_i_23_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.124     4.084 r  game_logic_inst/genblk4[0].ball_py[0][1]_i_18/O
                         net (fo=1, routed)           0.641     4.725    game_logic_inst/genblk4[0].ball_py[0][1]_i_18_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.849 r  game_logic_inst/genblk4[0].ball_py[0][1]_i_11/O
                         net (fo=1, routed)           0.799     5.648    game_logic_inst/genblk4[0].ball_py[0][1]_i_11_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.124     5.772 f  game_logic_inst/genblk4[0].ball_py[0][1]_i_8/O
                         net (fo=2, routed)           1.313     7.085    game_logic_inst/genblk4[0].ball_py[0][1]_i_8_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I2_O)        0.124     7.209 f  game_logic_inst/genblk4[0].ball_py[0][1]_i_5/O
                         net (fo=2, routed)           0.961     8.170    game_logic_inst/genblk4[0].ball_py[0][1]_i_5_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I4_O)        0.124     8.294 r  game_logic_inst/genblk4[0].ball_py[0][1]_i_2/O
                         net (fo=3, routed)           0.836     9.130    game_logic_inst/genblk4[0].ball_py[0][1]_i_2_n_0
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.254 r  game_logic_inst/genblk4[0].ball_py[0][9]_i_7/O
                         net (fo=8, routed)           1.170    10.424    game_logic_inst/genblk4[0].ball_py[0][9]_i_7_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  game_logic_inst/genblk4[0].ball_py[0][2]_i_1/O
                         net (fo=1, routed)           0.000    10.548    game_logic_inst/genblk4[0].ball_py[0][2]_i_1_n_0
    SLICE_X40Y52         FDCE                                         r  game_logic_inst/genblk4[0].ball_py_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_px_reg[0][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/genblk4[0].ball_py_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.541ns  (logic 1.696ns (16.090%)  route 8.845ns (83.910%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_px_reg[0][2]/C
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  game_logic_inst/genblk4[0].ball_px_reg[0][2]/Q
                         net (fo=19, routed)          1.579     2.035    game_logic_inst/genblk4[0].ball_px_reg[0][9]_0[2]
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.159 r  game_logic_inst/genblk4[0].ball_py[0][1]_i_32/O
                         net (fo=1, routed)           0.282     2.441    game_logic_inst/genblk4[0].ball_py[0][1]_i_32_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124     2.565 r  game_logic_inst/genblk4[0].ball_py[0][1]_i_28/O
                         net (fo=1, routed)           0.564     3.129    game_logic_inst/genblk4[0].ball_py[0][1]_i_28_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124     3.253 r  game_logic_inst/genblk4[0].ball_py[0][1]_i_23/O
                         net (fo=1, routed)           0.707     3.960    game_logic_inst/genblk4[0].ball_py[0][1]_i_23_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.124     4.084 r  game_logic_inst/genblk4[0].ball_py[0][1]_i_18/O
                         net (fo=1, routed)           0.641     4.725    game_logic_inst/genblk4[0].ball_py[0][1]_i_18_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.849 r  game_logic_inst/genblk4[0].ball_py[0][1]_i_11/O
                         net (fo=1, routed)           0.799     5.648    game_logic_inst/genblk4[0].ball_py[0][1]_i_11_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.124     5.772 f  game_logic_inst/genblk4[0].ball_py[0][1]_i_8/O
                         net (fo=2, routed)           1.313     7.085    game_logic_inst/genblk4[0].ball_py[0][1]_i_8_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I2_O)        0.124     7.209 f  game_logic_inst/genblk4[0].ball_py[0][1]_i_5/O
                         net (fo=2, routed)           0.961     8.170    game_logic_inst/genblk4[0].ball_py[0][1]_i_5_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I4_O)        0.124     8.294 r  game_logic_inst/genblk4[0].ball_py[0][1]_i_2/O
                         net (fo=3, routed)           0.836     9.130    game_logic_inst/genblk4[0].ball_py[0][1]_i_2_n_0
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.254 r  game_logic_inst/genblk4[0].ball_py[0][9]_i_7/O
                         net (fo=8, routed)           1.163    10.417    game_logic_inst/genblk4[0].ball_py[0][9]_i_7_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.541 r  game_logic_inst/genblk4[0].ball_py[0][6]_i_1/O
                         net (fo=1, routed)           0.000    10.541    game_logic_inst/genblk4[0].ball_py[0][6]_i_1_n_0
    SLICE_X40Y52         FDPE                                         r  game_logic_inst/genblk4[0].ball_py_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_px_reg[0][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/genblk4[0].ball_py_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.426ns  (logic 1.696ns (16.266%)  route 8.730ns (83.734%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_px_reg[0][2]/C
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  game_logic_inst/genblk4[0].ball_px_reg[0][2]/Q
                         net (fo=19, routed)          1.579     2.035    game_logic_inst/genblk4[0].ball_px_reg[0][9]_0[2]
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.159 r  game_logic_inst/genblk4[0].ball_py[0][1]_i_32/O
                         net (fo=1, routed)           0.282     2.441    game_logic_inst/genblk4[0].ball_py[0][1]_i_32_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124     2.565 r  game_logic_inst/genblk4[0].ball_py[0][1]_i_28/O
                         net (fo=1, routed)           0.564     3.129    game_logic_inst/genblk4[0].ball_py[0][1]_i_28_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124     3.253 r  game_logic_inst/genblk4[0].ball_py[0][1]_i_23/O
                         net (fo=1, routed)           0.707     3.960    game_logic_inst/genblk4[0].ball_py[0][1]_i_23_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.124     4.084 r  game_logic_inst/genblk4[0].ball_py[0][1]_i_18/O
                         net (fo=1, routed)           0.641     4.725    game_logic_inst/genblk4[0].ball_py[0][1]_i_18_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.849 r  game_logic_inst/genblk4[0].ball_py[0][1]_i_11/O
                         net (fo=1, routed)           0.799     5.648    game_logic_inst/genblk4[0].ball_py[0][1]_i_11_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.124     5.772 f  game_logic_inst/genblk4[0].ball_py[0][1]_i_8/O
                         net (fo=2, routed)           1.313     7.085    game_logic_inst/genblk4[0].ball_py[0][1]_i_8_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I2_O)        0.124     7.209 f  game_logic_inst/genblk4[0].ball_py[0][1]_i_5/O
                         net (fo=2, routed)           0.961     8.170    game_logic_inst/genblk4[0].ball_py[0][1]_i_5_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I4_O)        0.124     8.294 r  game_logic_inst/genblk4[0].ball_py[0][1]_i_2/O
                         net (fo=3, routed)           0.836     9.130    game_logic_inst/genblk4[0].ball_py[0][1]_i_2_n_0
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.254 r  game_logic_inst/genblk4[0].ball_py[0][9]_i_7/O
                         net (fo=8, routed)           1.048    10.302    game_logic_inst/genblk4[0].ball_py[0][9]_i_7_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.426 r  game_logic_inst/genblk4[0].ball_py[0][8]_i_1/O
                         net (fo=1, routed)           0.000    10.426    game_logic_inst/genblk4[0].ball_py[0][8]_i_1_n_0
    SLICE_X40Y49         FDCE                                         r  game_logic_inst/genblk4[0].ball_py_reg[0][8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.891%)  route 0.111ns (44.109%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[2]/C
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/dout_reg[2]/Q
                         net (fo=2, routed)           0.111     0.252    dout[2]
    SLICE_X2Y124         FDRE                                         r  uart_data_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[4]/C
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/dout_reg[4]/Q
                         net (fo=2, routed)           0.112     0.253    dout[4]
    SLICE_X2Y124         FDRE                                         r  uart_data_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.186ns (69.837%)  route 0.080ns (30.163%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE                         0.000     0.000 r  usb_rs232_tx/count_reg[2]/C
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/count_reg[2]/Q
                         net (fo=6, routed)           0.080     0.221    usb_rs232_tx/count_reg[2]
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.045     0.266 r  usb_rs232_tx/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.266    usb_rs232_tx/count[5]_i_1__0_n_0
    SLICE_X4Y122         FDRE                                         r  usb_rs232_tx/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/pad1_px_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/pad1_px_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.501%)  route 0.083ns (28.499%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE                         0.000     0.000 r  game_logic_inst/pad1_px_reg[1]/C
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game_logic_inst/pad1_px_reg[1]/Q
                         net (fo=16, routed)          0.083     0.247    game_logic_inst/pad1_px[1]
    SLICE_X35Y43         LUT6 (Prop_lut6_I2_O)        0.045     0.292 r  game_logic_inst/pad1_px[2]_i_1/O
                         net (fo=1, routed)           0.000     0.292    game_logic_inst/pad1_px[2]_i_1_n_0
    SLICE_X35Y43         FDPE                                         r  game_logic_inst/pad1_px_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.206%)  route 0.113ns (37.794%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE                         0.000     0.000 r  usb_rs232_tx/count_reg[3]/C
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/count_reg[3]/Q
                         net (fo=6, routed)           0.113     0.254    usb_rs232_tx/count_reg[3]
    SLICE_X4Y122         LUT6 (Prop_lut6_I3_O)        0.045     0.299 r  usb_rs232_tx/count[7]_i_2/O
                         net (fo=1, routed)           0.000     0.299    usb_rs232_tx/p_0_in__0[7]
    SLICE_X4Y122         FDRE                                         r  usb_rs232_tx/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.999%)  route 0.114ns (38.001%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE                         0.000     0.000 r  usb_rs232_tx/count_reg[3]/C
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/count_reg[3]/Q
                         net (fo=6, routed)           0.114     0.255    usb_rs232_tx/count_reg[3]
    SLICE_X4Y122         LUT5 (Prop_lut5_I2_O)        0.045     0.300 r  usb_rs232_tx/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.300    usb_rs232_tx/p_0_in__0[6]
    SLICE_X4Y122         FDRE                                         r  usb_rs232_tx/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            received_old_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.164ns (53.546%)  route 0.142ns (46.454%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE                         0.000     0.000 r  usb_rs232_rx/is_received_reg/C
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_rx/is_received_reg/Q
                         net (fo=4, routed)           0.142     0.306    received
    SLICE_X2Y126         FDRE                                         r  received_old_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.164ns (52.486%)  route 0.148ns (47.514%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[1]/C
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_rx/dout_reg[1]/Q
                         net (fo=2, routed)           0.148     0.312    dout[1]
    SLICE_X2Y124         FDRE                                         r  uart_data_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.164ns (52.482%)  route 0.148ns (47.518%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[5]/C
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_rx/dout_reg[5]/Q
                         net (fo=2, routed)           0.148     0.312    dout[5]
    SLICE_X2Y124         FDRE                                         r  uart_data_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_dx_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/genblk4[0].ball_px_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_dx_reg[0]/C
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game_logic_inst/genblk4[0].ball_dx_reg[0]/Q
                         net (fo=3, routed)           0.105     0.269    game_logic_inst/genblk4[0].ball_dx_reg[0]__0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.314 r  game_logic_inst/genblk4[0].ball_px[0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.314    game_logic_inst/genblk4[0].ball_px[0][1]_i_1_n_0
    SLICE_X43Y45         FDCE                                         r  game_logic_inst/genblk4[0].ball_px_reg[0][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_100MHZ_CW
  To Clock:  

Max Delay           297 Endpoints
Min Delay           297 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.864ns  (logic 0.642ns (9.353%)  route 6.222ns (90.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.547    -2.472    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y23         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.860    -1.094    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.124    -0.970 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         5.362     4.393    game_logic_inst/reset
    SLICE_X57Y35         FDCE                                         f  game_logic_inst/score_p1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.848ns  (logic 3.977ns (58.079%)  route 2.871ns (41.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.559    -2.460    sys_clk
    SLICE_X57Y53         FDRE                                         r  led_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.004 r  led_r_reg[15]/Q
                         net (fo=1, routed)           2.871     0.867    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     4.388 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.388    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 0.642ns (9.646%)  route 6.014ns (90.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.547    -2.472    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y23         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.860    -1.094    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.124    -0.970 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         5.154     4.184    game_logic_inst/reset
    SLICE_X58Y34         FDCE                                         f  game_logic_inst/score_p1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 0.642ns (9.646%)  route 6.014ns (90.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.547    -2.472    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y23         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.860    -1.094    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.124    -0.970 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         5.154     4.184    game_logic_inst/reset
    SLICE_X58Y34         FDCE                                         f  game_logic_inst/score_p1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 0.642ns (9.646%)  route 6.014ns (90.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.547    -2.472    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y23         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.860    -1.094    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.124    -0.970 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         5.154     4.184    game_logic_inst/reset
    SLICE_X58Y34         FDCE                                         f  game_logic_inst/score_p1_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.498ns  (logic 3.974ns (61.156%)  route 2.524ns (38.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.625    -2.394    sys_clk
    SLICE_X58Y53         FDRE                                         r  led_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  led_r_reg[12]/Q
                         net (fo=1, routed)           2.524     0.586    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     4.104 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.104    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.447ns  (logic 3.963ns (61.477%)  route 2.484ns (38.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.625    -2.394    sys_clk
    SLICE_X58Y53         FDRE                                         r  led_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  led_r_reg[13]/Q
                         net (fo=1, routed)           2.484     0.546    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     4.053 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.053    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.512ns  (logic 0.642ns (9.858%)  route 5.870ns (90.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.547    -2.472    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y23         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.860    -1.094    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.124    -0.970 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         5.010     4.041    game_logic_inst/reset
    SLICE_X58Y35         FDCE                                         f  game_logic_inst/score_p1_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.508ns  (logic 0.642ns (9.865%)  route 5.866ns (90.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.547    -2.472    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y23         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.860    -1.094    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.124    -0.970 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         5.006     4.036    game_logic_inst/reset
    SLICE_X59Y35         FDCE                                         f  game_logic_inst/score_p1_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.446ns  (logic 3.971ns (61.613%)  route 2.474ns (38.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.560    -2.459    sys_clk
    SLICE_X53Y51         FDRE                                         r  led_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456    -2.003 r  led_r_reg[14]/Q
                         net (fo=1, routed)           2.474     0.471    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     3.987 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.987    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.819ns  (logic 0.518ns (63.216%)  route 0.301ns (36.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.449    -2.064    game_logic_inst/CLK_100MHZ
    SLICE_X54Y38         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.418    -1.646 r  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.301    -1.345    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X55Y38         LUT5 (Prop_lut5_I2_O)        0.100    -1.245 r  game_logic_inst/score_p2_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.245    game_logic_inst/p_0_in[0]
    SLICE_X55Y38         FDCE                                         r  game_logic_inst/score_p2_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_array/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.039ns  (logic 0.518ns (49.856%)  route 0.521ns (50.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.446    -2.067    sw_array/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X56Y16         FDRE                                         r  sw_array/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.418    -1.649 r  sw_array/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=8, routed)           0.521    -1.128    sw_array/genblk1[0].the_debouncer/i_sw[0]
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.100    -1.028 r  sw_array/genblk1[0].the_debouncer/led_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.028    sw_array_n_3
    SLICE_X54Y16         FDRE                                         r  led_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_array/genblk1[1].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.069ns  (logic 0.467ns (43.696%)  route 0.602ns (56.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.440    -2.073    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X29Y33         FDRE                                         r  sw_array/genblk1[1].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.367    -1.706 r  sw_array/genblk1[1].the_debouncer/btn_out_reg[0]/Q
                         net (fo=6, routed)           0.602    -1.104    sw_array/genblk1[1].the_debouncer/btn_out_reg[0]_0
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.100    -1.004 r  sw_array/genblk1[1].the_debouncer/led_r[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.004    sw_array_n_2
    SLICE_X29Y36         FDRE                                         r  led_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.089ns  (logic 0.518ns (47.579%)  route 0.571ns (52.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.449    -2.064    game_logic_inst/CLK_100MHZ
    SLICE_X54Y38         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.418    -1.646 r  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.571    -1.075    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X57Y35         LUT5 (Prop_lut5_I2_O)        0.100    -0.975 r  game_logic_inst/score_p1_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.975    game_logic_inst/p_0_in__0[0]
    SLICE_X57Y35         FDCE                                         r  game_logic_inst/score_p1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.120ns  (logic 0.518ns (46.240%)  route 0.602ns (53.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.449    -2.064    game_logic_inst/CLK_100MHZ
    SLICE_X54Y38         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.418    -1.646 r  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.602    -1.044    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X56Y38         LUT6 (Prop_lut6_I2_O)        0.100    -0.944 r  game_logic_inst/score_p2_r[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.944    game_logic_inst/p_0_in[1]
    SLICE_X56Y38         FDCE                                         r  game_logic_inst/score_p2_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_px_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.202ns  (logic 0.467ns (38.856%)  route 0.735ns (61.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.443    -2.070    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.367    -1.703 r  ps2_usb_keyboard/key_status_reg[59]/Q
                         net (fo=4, routed)           0.442    -1.261    ps2_usb_keyboard/key_states[4]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.100    -1.161 r  ps2_usb_keyboard/pad2_px[9]_i_1/O
                         net (fo=10, routed)          0.293    -0.868    game_logic_inst/pad2_px_reg[9]_0[0]
    SLICE_X36Y45         FDCE                                         r  game_logic_inst/pad2_px_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.285ns  (logic 0.518ns (40.304%)  route 0.767ns (59.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.449    -2.064    game_logic_inst/CLK_100MHZ
    SLICE_X54Y38         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.418    -1.646 r  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.767    -0.879    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X57Y38         LUT6 (Prop_lut6_I2_O)        0.100    -0.779 r  game_logic_inst/score_p2_r[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.779    game_logic_inst/p_0_in[6]
    SLICE_X57Y38         FDCE                                         r  game_logic_inst/score_p2_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/genblk4[1].ball_dx_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.327ns  (logic 0.467ns (35.181%)  route 0.860ns (64.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.449    -2.064    game_logic_inst/CLK_100MHZ
    SLICE_X49Y39         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDCE (Prop_fdce_C_Q)         0.367    -1.697 f  game_logic_inst/FSM_sequential_game_state_reg[0]/Q
                         net (fo=66, routed)          0.860    -0.837    game_logic_inst/FSM_sequential_game_state_reg[1]_0[0]
    SLICE_X44Y43         LUT6 (Prop_lut6_I4_O)        0.100    -0.737 r  game_logic_inst/genblk4[1].ball_dx[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.737    game_logic_inst/genblk4[1].ball_dx[1]_i_1_n_0
    SLICE_X44Y43         FDPE                                         r  game_logic_inst/genblk4[1].ball_dx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.333ns  (logic 0.518ns (38.853%)  route 0.815ns (61.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.449    -2.064    game_logic_inst/CLK_100MHZ
    SLICE_X54Y38         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.418    -1.646 r  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.815    -0.831    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.100    -0.731 r  game_logic_inst/score_p1_r[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.731    game_logic_inst/p_0_in__0[1]
    SLICE_X58Y34         FDCE                                         r  game_logic_inst/score_p1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.343ns  (logic 0.567ns (42.205%)  route 0.776ns (57.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444    -2.069    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.702 f  ps2_usb_keyboard/key_status_reg[28]/Q
                         net (fo=3, routed)           0.400    -1.302    game_logic_inst/key_states[1]
    SLICE_X35Y42         LUT6 (Prop_lut6_I3_O)        0.100    -1.202 r  game_logic_inst/pad1_px[7]_i_3/O
                         net (fo=7, routed)           0.376    -0.826    game_logic_inst/pad1_px[7]_i_3_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.100    -0.726 r  game_logic_inst/pad1_px[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.726    game_logic_inst/pad1_px[2]_i_1_n_0
    SLICE_X35Y43         FDPE                                         r  game_logic_inst/pad1_px_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_100MHZ_CW_1
  To Clock:  

Max Delay           297 Endpoints
Min Delay           297 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.864ns  (logic 0.642ns (9.353%)  route 6.222ns (90.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.547    -2.472    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y23         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.860    -1.094    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.124    -0.970 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         5.362     4.393    game_logic_inst/reset
    SLICE_X57Y35         FDCE                                         f  game_logic_inst/score_p1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.848ns  (logic 3.977ns (58.079%)  route 2.871ns (41.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.559    -2.460    sys_clk
    SLICE_X57Y53         FDRE                                         r  led_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.004 r  led_r_reg[15]/Q
                         net (fo=1, routed)           2.871     0.867    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     4.388 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.388    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 0.642ns (9.646%)  route 6.014ns (90.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.547    -2.472    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y23         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.860    -1.094    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.124    -0.970 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         5.154     4.184    game_logic_inst/reset
    SLICE_X58Y34         FDCE                                         f  game_logic_inst/score_p1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 0.642ns (9.646%)  route 6.014ns (90.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.547    -2.472    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y23         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.860    -1.094    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.124    -0.970 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         5.154     4.184    game_logic_inst/reset
    SLICE_X58Y34         FDCE                                         f  game_logic_inst/score_p1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 0.642ns (9.646%)  route 6.014ns (90.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.547    -2.472    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y23         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.860    -1.094    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.124    -0.970 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         5.154     4.184    game_logic_inst/reset
    SLICE_X58Y34         FDCE                                         f  game_logic_inst/score_p1_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.498ns  (logic 3.974ns (61.156%)  route 2.524ns (38.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.625    -2.394    sys_clk
    SLICE_X58Y53         FDRE                                         r  led_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  led_r_reg[12]/Q
                         net (fo=1, routed)           2.524     0.586    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     4.104 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.104    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.447ns  (logic 3.963ns (61.477%)  route 2.484ns (38.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.625    -2.394    sys_clk
    SLICE_X58Y53         FDRE                                         r  led_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  led_r_reg[13]/Q
                         net (fo=1, routed)           2.484     0.546    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     4.053 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.053    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.512ns  (logic 0.642ns (9.858%)  route 5.870ns (90.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.547    -2.472    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y23         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.860    -1.094    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.124    -0.970 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         5.010     4.041    game_logic_inst/reset
    SLICE_X58Y35         FDCE                                         f  game_logic_inst/score_p1_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.508ns  (logic 0.642ns (9.865%)  route 5.866ns (90.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.547    -2.472    btn_reset/genblk1[0].the_debouncer/clk
    SLICE_X30Y23         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.860    -1.094    ps2_usb_keyboard/key_release_pulse_gen/reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.124    -0.970 f  ps2_usb_keyboard/key_release_pulse_gen/FSM_sequential_game_state[1]_i_2/O
                         net (fo=156, routed)         5.006     4.036    game_logic_inst/reset
    SLICE_X59Y35         FDCE                                         f  game_logic_inst/score_p1_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.446ns  (logic 3.971ns (61.613%)  route 2.474ns (38.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.560    -2.459    sys_clk
    SLICE_X53Y51         FDRE                                         r  led_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456    -2.003 r  led_r_reg[14]/Q
                         net (fo=1, routed)           2.474     0.471    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     3.987 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.987    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.819ns  (logic 0.518ns (63.216%)  route 0.301ns (36.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.449    -2.064    game_logic_inst/CLK_100MHZ
    SLICE_X54Y38         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.418    -1.646 r  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.301    -1.345    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X55Y38         LUT5 (Prop_lut5_I2_O)        0.100    -1.245 r  game_logic_inst/score_p2_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.245    game_logic_inst/p_0_in[0]
    SLICE_X55Y38         FDCE                                         r  game_logic_inst/score_p2_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_array/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.039ns  (logic 0.518ns (49.856%)  route 0.521ns (50.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.446    -2.067    sw_array/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X56Y16         FDRE                                         r  sw_array/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.418    -1.649 r  sw_array/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=8, routed)           0.521    -1.128    sw_array/genblk1[0].the_debouncer/i_sw[0]
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.100    -1.028 r  sw_array/genblk1[0].the_debouncer/led_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.028    sw_array_n_3
    SLICE_X54Y16         FDRE                                         r  led_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_array/genblk1[1].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.069ns  (logic 0.467ns (43.696%)  route 0.602ns (56.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.440    -2.073    sw_array/genblk1[1].the_debouncer/CLK_100MHZ
    SLICE_X29Y33         FDRE                                         r  sw_array/genblk1[1].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.367    -1.706 r  sw_array/genblk1[1].the_debouncer/btn_out_reg[0]/Q
                         net (fo=6, routed)           0.602    -1.104    sw_array/genblk1[1].the_debouncer/btn_out_reg[0]_0
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.100    -1.004 r  sw_array/genblk1[1].the_debouncer/led_r[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.004    sw_array_n_2
    SLICE_X29Y36         FDRE                                         r  led_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.089ns  (logic 0.518ns (47.579%)  route 0.571ns (52.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.449    -2.064    game_logic_inst/CLK_100MHZ
    SLICE_X54Y38         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.418    -1.646 r  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.571    -1.075    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X57Y35         LUT5 (Prop_lut5_I2_O)        0.100    -0.975 r  game_logic_inst/score_p1_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.975    game_logic_inst/p_0_in__0[0]
    SLICE_X57Y35         FDCE                                         r  game_logic_inst/score_p1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.120ns  (logic 0.518ns (46.240%)  route 0.602ns (53.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.449    -2.064    game_logic_inst/CLK_100MHZ
    SLICE_X54Y38         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.418    -1.646 r  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.602    -1.044    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X56Y38         LUT6 (Prop_lut6_I2_O)        0.100    -0.944 r  game_logic_inst/score_p2_r[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.944    game_logic_inst/p_0_in[1]
    SLICE_X56Y38         FDCE                                         r  game_logic_inst/score_p2_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_px_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.202ns  (logic 0.467ns (38.856%)  route 0.735ns (61.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.443    -2.070    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X32Y39         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.367    -1.703 r  ps2_usb_keyboard/key_status_reg[59]/Q
                         net (fo=4, routed)           0.442    -1.261    ps2_usb_keyboard/key_states[4]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.100    -1.161 r  ps2_usb_keyboard/pad2_px[9]_i_1/O
                         net (fo=10, routed)          0.293    -0.868    game_logic_inst/pad2_px_reg[9]_0[0]
    SLICE_X36Y45         FDCE                                         r  game_logic_inst/pad2_px_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p2_r_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.285ns  (logic 0.518ns (40.304%)  route 0.767ns (59.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.449    -2.064    game_logic_inst/CLK_100MHZ
    SLICE_X54Y38         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.418    -1.646 r  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.767    -0.879    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X57Y38         LUT6 (Prop_lut6_I2_O)        0.100    -0.779 r  game_logic_inst/score_p2_r[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.779    game_logic_inst/p_0_in[6]
    SLICE_X57Y38         FDCE                                         r  game_logic_inst/score_p2_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/genblk4[1].ball_dx_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.327ns  (logic 0.467ns (35.181%)  route 0.860ns (64.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.449    -2.064    game_logic_inst/CLK_100MHZ
    SLICE_X49Y39         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDCE (Prop_fdce_C_Q)         0.367    -1.697 f  game_logic_inst/FSM_sequential_game_state_reg[0]/Q
                         net (fo=66, routed)          0.860    -0.837    game_logic_inst/FSM_sequential_game_state_reg[1]_0[0]
    SLICE_X44Y43         LUT6 (Prop_lut6_I4_O)        0.100    -0.737 r  game_logic_inst/genblk4[1].ball_dx[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.737    game_logic_inst/genblk4[1].ball_dx[1]_i_1_n_0
    SLICE_X44Y43         FDPE                                         r  game_logic_inst/genblk4[1].ball_dx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/score_p1_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.333ns  (logic 0.518ns (38.853%)  route 0.815ns (61.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.449    -2.064    game_logic_inst/CLK_100MHZ
    SLICE_X54Y38         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.418    -1.646 r  game_logic_inst/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.815    -0.831    game_logic_inst/FSM_sequential_game_state_reg[1]_0[1]
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.100    -0.731 r  game_logic_inst/score_p1_r[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.731    game_logic_inst/p_0_in__0[1]
    SLICE_X58Y34         FDCE                                         r  game_logic_inst/score_p1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.343ns  (logic 0.567ns (42.205%)  route 0.776ns (57.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444    -2.069    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.702 f  ps2_usb_keyboard/key_status_reg[28]/Q
                         net (fo=3, routed)           0.400    -1.302    game_logic_inst/key_states[1]
    SLICE_X35Y42         LUT6 (Prop_lut6_I3_O)        0.100    -1.202 r  game_logic_inst/pad1_px[7]_i_3/O
                         net (fo=7, routed)           0.376    -0.826    game_logic_inst/pad1_px[7]_i_3_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.100    -0.726 r  game_logic_inst/pad1_px[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.726    game_logic_inst/pad1_px[2]_i_1_n_0
    SLICE_X35Y43         FDPE                                         r  game_logic_inst/pad1_px_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_25MHZ_CW
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.522ns  (logic 7.075ns (48.722%)  route 7.447ns (51.278%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.589    -2.429    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.443 r  main_vga_vram_buffer/memory_block_reg_2_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.508    main_vga_vram_buffer/memory_block_reg_2_1_n_1
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.933 r  main_vga_vram_buffer/memory_block_reg_3_1/DOBDO[0]
                         net (fo=1, routed)           2.814     3.746    main_vga_vram_buffer/memory_block_reg_3_1_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.870 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.313     5.184    main_vga_sync/vgaGreen[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.308 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.254     8.562    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.093 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.093    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.409ns  (logic 7.064ns (49.026%)  route 7.345ns (50.974%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.609    -2.410    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.462 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.527    main_vga_vram_buffer/memory_block_reg_0_2_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.952 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.773     3.725    main_vga_vram_buffer/memory_block_reg_1_2_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.849 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.579     5.428    main_vga_sync/vgaRed[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.552 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.928     8.480    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.999 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.999    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.273ns  (logic 7.069ns (49.527%)  route 7.204ns (50.473%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.609    -2.410    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.462 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.527    main_vga_vram_buffer/memory_block_reg_0_2_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.952 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.773     3.725    main_vga_vram_buffer/memory_block_reg_1_2_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.849 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.579     5.428    main_vga_sync/vgaRed[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.552 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.787     8.339    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.863 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.863    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.048ns  (logic 7.070ns (50.327%)  route 6.978ns (49.673%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.586    -2.432    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y14         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.440 r  main_vga_vram_buffer/memory_block_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.505    main_vga_vram_buffer/memory_block_reg_6_0_n_1
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.930 r  main_vga_vram_buffer/memory_block_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           2.677     3.607    main_vga_vram_buffer/memory_block_reg_7_0_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.731 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.755     5.486    main_vga_sync/vgaBlue[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.610 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.480     8.090    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.615 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.615    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.019ns  (logic 7.050ns (50.293%)  route 6.968ns (49.707%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.589    -2.429    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.443 r  main_vga_vram_buffer/memory_block_reg_2_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.508    main_vga_vram_buffer/memory_block_reg_2_1_n_1
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.933 r  main_vga_vram_buffer/memory_block_reg_3_1/DOBDO[0]
                         net (fo=1, routed)           2.814     3.746    main_vga_vram_buffer/memory_block_reg_3_1_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.870 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.313     5.184    main_vga_sync/vgaGreen[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.308 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.776     8.084    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.589 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.589    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.979ns  (logic 7.069ns (50.567%)  route 6.910ns (49.433%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.609    -2.410    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.462 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.527    main_vga_vram_buffer/memory_block_reg_0_2_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.952 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.773     3.725    main_vga_vram_buffer/memory_block_reg_1_2_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.849 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.579     5.428    main_vga_sync/vgaRed[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.552 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.494     8.045    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.569 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.569    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.891ns  (logic 7.074ns (50.924%)  route 6.817ns (49.076%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.589    -2.429    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.443 r  main_vga_vram_buffer/memory_block_reg_2_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.508    main_vga_vram_buffer/memory_block_reg_2_1_n_1
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.933 r  main_vga_vram_buffer/memory_block_reg_3_1/DOBDO[0]
                         net (fo=1, routed)           2.814     3.746    main_vga_vram_buffer/memory_block_reg_3_1_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.870 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.313     5.184    main_vga_sync/vgaGreen[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.308 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.625     7.933    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.462 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.462    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.885ns  (logic 7.048ns (50.762%)  route 6.837ns (49.238%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.586    -2.432    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y14         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.440 r  main_vga_vram_buffer/memory_block_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.505    main_vga_vram_buffer/memory_block_reg_6_0_n_1
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.930 r  main_vga_vram_buffer/memory_block_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           2.677     3.607    main_vga_vram_buffer/memory_block_reg_7_0_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.731 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.755     5.486    main_vga_sync/vgaBlue[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.610 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.339     7.949    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.453 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.453    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.843ns  (logic 7.040ns (50.858%)  route 6.803ns (49.142%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.586    -2.432    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y14         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.440 r  main_vga_vram_buffer/memory_block_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.505    main_vga_vram_buffer/memory_block_reg_6_0_n_1
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.930 r  main_vga_vram_buffer/memory_block_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           2.677     3.607    main_vga_vram_buffer/memory_block_reg_7_0_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.731 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.755     5.486    main_vga_sync/vgaBlue[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.610 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.305     7.915    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.411 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.411    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.751ns  (logic 7.047ns (51.253%)  route 6.703ns (48.747%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.609    -2.410    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.462 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.527    main_vga_vram_buffer/memory_block_reg_0_2_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.952 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.773     3.725    main_vga_vram_buffer/memory_block_reg_1_2_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.849 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.579     5.428    main_vga_sync/vgaRed[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.552 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.286     7.838    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.340 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.340    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_sync/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.368ns (70.163%)  route 0.582ns (29.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.554    -0.575    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  main_vga_sync/vsync_reg_reg/Q
                         net (fo=1, routed)           0.582     0.171    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.375 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.375    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.362ns (67.827%)  route 0.646ns (32.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.556    -0.573    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  main_vga_sync/hsync_reg_reg/Q
                         net (fo=1, routed)           0.646     0.237    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.434 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.434    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.429ns (64.808%)  route 0.776ns (35.192%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X14Y29         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.175    -0.233    main_vga_sync/vgaBlue[0]_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.601     0.413    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.632 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.632    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.406ns (63.315%)  route 0.814ns (36.685%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X14Y29         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.175    -0.233    main_vga_sync/vgaBlue[0]_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.639     0.451    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.648 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.648    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.414ns (62.884%)  route 0.834ns (37.116%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X14Y29         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.175    -0.233    main_vga_sync/vgaBlue[0]_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.659     0.471    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.675 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.675    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.435ns (61.732%)  route 0.889ns (38.268%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X14Y29         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.175    -0.233    main_vga_sync/vgaBlue[0]_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.714     0.526    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.752 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.752    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.413ns (60.392%)  route 0.926ns (39.608%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X14Y29         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.295    -0.113    main_vga_sync/vgaBlue[0]_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.068 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.631     0.563    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.767 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.767    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.431ns (59.573%)  route 0.971ns (40.427%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.554    -0.575    main_vga_sync/CLK_25MHZ
    SLICE_X14Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 f  main_vga_sync/v_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.321    -0.090    main_vga_sync/v_count_reg_reg[9]_0[9]
    SLICE_X14Y29         LUT6 (Prop_lut6_I4_O)        0.045    -0.045 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.650     0.605    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.826 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.826    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.434ns (58.410%)  route 1.021ns (41.590%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X14Y29         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.295    -0.113    main_vga_sync/vgaBlue[0]_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.068 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.726     0.658    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.882 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.882    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.439ns (56.765%)  route 1.096ns (43.235%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.554    -0.575    main_vga_sync/CLK_25MHZ
    SLICE_X14Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 f  main_vga_sync/v_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.321    -0.090    main_vga_sync/v_count_reg_reg[9]_0[9]
    SLICE_X14Y29         LUT6 (Prop_lut6_I4_O)        0.045    -0.045 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.775     0.730    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.960 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.960    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_25MHZ_CW_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.522ns  (logic 7.075ns (48.722%)  route 7.447ns (51.278%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.589    -2.429    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.443 r  main_vga_vram_buffer/memory_block_reg_2_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.508    main_vga_vram_buffer/memory_block_reg_2_1_n_1
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.933 r  main_vga_vram_buffer/memory_block_reg_3_1/DOBDO[0]
                         net (fo=1, routed)           2.814     3.746    main_vga_vram_buffer/memory_block_reg_3_1_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.870 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.313     5.184    main_vga_sync/vgaGreen[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.308 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.254     8.562    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.093 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.093    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.409ns  (logic 7.064ns (49.026%)  route 7.345ns (50.974%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.609    -2.410    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.462 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.527    main_vga_vram_buffer/memory_block_reg_0_2_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.952 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.773     3.725    main_vga_vram_buffer/memory_block_reg_1_2_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.849 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.579     5.428    main_vga_sync/vgaRed[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.552 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.928     8.480    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.999 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.999    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.273ns  (logic 7.069ns (49.527%)  route 7.204ns (50.473%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.609    -2.410    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.462 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.527    main_vga_vram_buffer/memory_block_reg_0_2_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.952 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.773     3.725    main_vga_vram_buffer/memory_block_reg_1_2_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.849 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.579     5.428    main_vga_sync/vgaRed[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.552 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.787     8.339    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.863 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.863    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.048ns  (logic 7.070ns (50.327%)  route 6.978ns (49.673%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.586    -2.432    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y14         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.440 r  main_vga_vram_buffer/memory_block_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.505    main_vga_vram_buffer/memory_block_reg_6_0_n_1
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.930 r  main_vga_vram_buffer/memory_block_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           2.677     3.607    main_vga_vram_buffer/memory_block_reg_7_0_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.731 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.755     5.486    main_vga_sync/vgaBlue[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.610 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.480     8.090    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.615 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.615    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.019ns  (logic 7.050ns (50.293%)  route 6.968ns (49.707%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.589    -2.429    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.443 r  main_vga_vram_buffer/memory_block_reg_2_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.508    main_vga_vram_buffer/memory_block_reg_2_1_n_1
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.933 r  main_vga_vram_buffer/memory_block_reg_3_1/DOBDO[0]
                         net (fo=1, routed)           2.814     3.746    main_vga_vram_buffer/memory_block_reg_3_1_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.870 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.313     5.184    main_vga_sync/vgaGreen[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.308 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.776     8.084    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.589 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.589    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.979ns  (logic 7.069ns (50.567%)  route 6.910ns (49.433%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.609    -2.410    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.462 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.527    main_vga_vram_buffer/memory_block_reg_0_2_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.952 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.773     3.725    main_vga_vram_buffer/memory_block_reg_1_2_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.849 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.579     5.428    main_vga_sync/vgaRed[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.552 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.494     8.045    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.569 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.569    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.891ns  (logic 7.074ns (50.924%)  route 6.817ns (49.076%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.589    -2.429    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.443 r  main_vga_vram_buffer/memory_block_reg_2_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.508    main_vga_vram_buffer/memory_block_reg_2_1_n_1
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.933 r  main_vga_vram_buffer/memory_block_reg_3_1/DOBDO[0]
                         net (fo=1, routed)           2.814     3.746    main_vga_vram_buffer/memory_block_reg_3_1_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.870 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.313     5.184    main_vga_sync/vgaGreen[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.308 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.625     7.933    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.462 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.462    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.885ns  (logic 7.048ns (50.762%)  route 6.837ns (49.238%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.586    -2.432    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y14         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.440 r  main_vga_vram_buffer/memory_block_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.505    main_vga_vram_buffer/memory_block_reg_6_0_n_1
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.930 r  main_vga_vram_buffer/memory_block_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           2.677     3.607    main_vga_vram_buffer/memory_block_reg_7_0_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.731 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.755     5.486    main_vga_sync/vgaBlue[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.610 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.339     7.949    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.453 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.453    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.843ns  (logic 7.040ns (50.858%)  route 6.803ns (49.142%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.586    -2.432    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X1Y14         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.440 r  main_vga_vram_buffer/memory_block_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.505    main_vga_vram_buffer/memory_block_reg_6_0_n_1
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.930 r  main_vga_vram_buffer/memory_block_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           2.677     3.607    main_vga_vram_buffer/memory_block_reg_7_0_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.731 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.755     5.486    main_vga_sync/vgaBlue[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.610 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.305     7.915    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.411 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.411    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.751ns  (logic 7.047ns (51.253%)  route 6.703ns (48.747%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.609    -2.410    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.462 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.527    main_vga_vram_buffer/memory_block_reg_0_2_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.952 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.773     3.725    main_vga_vram_buffer/memory_block_reg_1_2_n_67
    SLICE_X48Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.849 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.579     5.428    main_vga_sync/vgaRed[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.552 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.286     7.838    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.340 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.340    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_sync/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.368ns (70.163%)  route 0.582ns (29.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.554    -0.575    main_vga_sync/CLK_25MHZ
    SLICE_X12Y26         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  main_vga_sync/vsync_reg_reg/Q
                         net (fo=1, routed)           0.582     0.171    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.375 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.375    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.362ns (67.827%)  route 0.646ns (32.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.556    -0.573    main_vga_sync/CLK_25MHZ
    SLICE_X12Y27         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  main_vga_sync/hsync_reg_reg/Q
                         net (fo=1, routed)           0.646     0.237    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.434 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.434    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.429ns (64.808%)  route 0.776ns (35.192%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X14Y29         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.175    -0.233    main_vga_sync/vgaBlue[0]_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.601     0.413    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.632 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.632    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.406ns (63.315%)  route 0.814ns (36.685%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X14Y29         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.175    -0.233    main_vga_sync/vgaBlue[0]_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.639     0.451    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.648 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.648    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.414ns (62.884%)  route 0.834ns (37.116%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X14Y29         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.175    -0.233    main_vga_sync/vgaBlue[0]_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.659     0.471    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.675 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.675    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.435ns (61.732%)  route 0.889ns (38.268%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X14Y29         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.175    -0.233    main_vga_sync/vgaBlue[0]_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.714     0.526    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.752 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.752    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.413ns (60.392%)  route 0.926ns (39.608%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X14Y29         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.295    -0.113    main_vga_sync/vgaBlue[0]_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.068 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.631     0.563    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.767 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.767    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.431ns (59.573%)  route 0.971ns (40.427%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.554    -0.575    main_vga_sync/CLK_25MHZ
    SLICE_X14Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 f  main_vga_sync/v_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.321    -0.090    main_vga_sync/v_count_reg_reg[9]_0[9]
    SLICE_X14Y29         LUT6 (Prop_lut6_I4_O)        0.045    -0.045 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.650     0.605    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.826 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.826    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.434ns (58.410%)  route 1.021ns (41.590%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X14Y29         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.295    -0.113    main_vga_sync/vgaBlue[0]_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.068 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.726     0.658    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.882 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.882    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.439ns (56.765%)  route 1.096ns (43.235%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.554    -0.575    main_vga_sync/CLK_25MHZ
    SLICE_X14Y26         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 f  main_vga_sync/v_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.321    -0.090    main_vga_sync/v_count_reg_reg[9]_0[9]
    SLICE_X14Y29         LUT6 (Prop_lut6_I4_O)        0.045    -0.045 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.775     0.730    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.960 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.960    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_50MHZ_CW
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.225ns  (logic 0.231ns (18.856%)  route 0.994ns (81.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.175    -0.165 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.994     0.829    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.056     0.885 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.885    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.060ns  (logic 0.231ns (21.784%)  route 0.829ns (78.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.175    -0.165 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.829     0.665    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.056     0.721 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000     0.721    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.057ns  (logic 0.231ns (21.860%)  route 0.826ns (78.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.175    -0.165 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.826     0.661    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.056     0.717 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.717    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.961ns  (logic 0.231ns (24.047%)  route 0.730ns (75.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.175    -0.165 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.730     0.565    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.056     0.621 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000     0.621    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.957ns  (logic 0.231ns (24.148%)  route 0.726ns (75.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.175    -0.165 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.726     0.561    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.056     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000     0.617    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.897ns  (logic 0.231ns (25.760%)  route 0.666ns (74.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.175    -0.165 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.666     0.501    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.056     0.557 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000     0.557    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.231ns (28.740%)  route 0.573ns (71.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.175    -0.165 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.573     0.408    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.056     0.464 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000     0.464    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.802ns  (logic 0.231ns (28.813%)  route 0.571ns (71.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.175    -0.165 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.571     0.406    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.056     0.462 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000     0.462    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.501ns  (logic 0.467ns (31.118%)  route 1.034ns (68.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.034    -0.678    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.100    -0.578 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.514ns  (logic 0.467ns (30.851%)  route 1.047ns (69.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.047    -0.665    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.100    -0.565 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.565    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.697ns  (logic 0.467ns (27.523%)  route 1.230ns (72.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.230    -0.482    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.100    -0.382 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.823ns  (logic 0.467ns (25.623%)  route 1.356ns (74.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.356    -0.356    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.100    -0.256 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.826ns  (logic 0.467ns (25.581%)  route 1.359ns (74.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.359    -0.353    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.100    -0.253 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.010ns  (logic 0.467ns (23.237%)  route 1.543ns (76.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.543    -0.169    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.100    -0.069 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.014ns  (logic 0.467ns (23.183%)  route 1.547ns (76.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.547    -0.164    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.100    -0.064 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 0.467ns (20.034%)  route 1.864ns (79.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.864     0.152    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.100     0.252 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.252    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_50MHZ_CW_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.225ns  (logic 0.231ns (18.856%)  route 0.994ns (81.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.175    -0.165 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.994     0.829    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.056     0.885 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.885    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.060ns  (logic 0.231ns (21.784%)  route 0.829ns (78.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.175    -0.165 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.829     0.665    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.056     0.721 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000     0.721    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.057ns  (logic 0.231ns (21.860%)  route 0.826ns (78.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.175    -0.165 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.826     0.661    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.056     0.717 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.717    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.961ns  (logic 0.231ns (24.047%)  route 0.730ns (75.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.175    -0.165 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.730     0.565    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.056     0.621 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000     0.621    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.957ns  (logic 0.231ns (24.148%)  route 0.726ns (75.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.175    -0.165 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.726     0.561    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.056     0.617 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000     0.617    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.897ns  (logic 0.231ns (25.760%)  route 0.666ns (74.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.175    -0.165 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.666     0.501    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.056     0.557 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000     0.557    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.231ns (28.740%)  route 0.573ns (71.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.175    -0.165 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.573     0.408    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.056     0.464 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000     0.464    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.802ns  (logic 0.231ns (28.813%)  route 0.571ns (71.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.829    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.175    -0.165 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.571     0.406    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.056     0.462 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000     0.462    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.501ns  (logic 0.467ns (31.118%)  route 1.034ns (68.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.034    -0.678    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.100    -0.578 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.514ns  (logic 0.467ns (30.851%)  route 1.047ns (69.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.047    -0.665    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.100    -0.565 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.565    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.697ns  (logic 0.467ns (27.523%)  route 1.230ns (72.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.230    -0.482    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.100    -0.382 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.823ns  (logic 0.467ns (25.623%)  route 1.356ns (74.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.356    -0.356    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.100    -0.256 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.826ns  (logic 0.467ns (25.581%)  route 1.359ns (74.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.359    -0.353    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.100    -0.253 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.010ns  (logic 0.467ns (23.237%)  route 1.543ns (76.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.543    -0.169    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.100    -0.069 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.014ns  (logic 0.467ns (23.183%)  route 1.547ns (76.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.547    -0.164    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.100    -0.064 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 0.467ns (20.034%)  route 1.864ns (79.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.864     0.152    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.100     0.252 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.252    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_CW
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CW'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CW fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.895    clock_inst/inst/CLK_SOURCE_CW
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     3.257 f  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.803    clock_inst/inst/clkfbout_CW
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     3.832 f  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.653    clock_inst/inst/clkfbout_buf_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CW'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/clkfbout_CW
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_inst/inst/clkfbout_buf_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_CW_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CW_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CW_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.895    clock_inst/inst/CLK_SOURCE_CW
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     3.257 f  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.803    clock_inst/inst/clkfbout_CW
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     3.832 f  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.653    clock_inst/inst/clkfbout_buf_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CW_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/clkfbout_CW
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_inst/inst/clkfbout_buf_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_100MHZ_CW

Max Delay           572 Endpoints
Min Delay           572 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.413ns  (logic 1.014ns (12.052%)  route 7.399ns (87.948%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[4]/C
    SLICE_X56Y33         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[4]/Q
                         net (fo=14, routed)          1.126     1.644    game_logic_inst/score_p1_r_reg[4]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.124     1.768 r  game_logic_inst/seg_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           0.997     2.766    game_logic_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.890 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.286     4.175    genblk2[2].tc_fg_inst/data_reg[124]_2[0]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.299 r  genblk2[2].tc_fg_inst/data[124]_i_3/O
                         net (fo=64, routed)          3.990     8.289    game_logic_inst/tc_line_addr[2][1]
    SLICE_X48Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.413 r  game_logic_inst/data[100]_i_1__1/O
                         net (fo=1, routed)           0.000     8.413    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[100]_0
    SLICE_X48Y26         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.436    -2.077    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X48Y26         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[100]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.407ns  (logic 1.014ns (12.061%)  route 7.393ns (87.939%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[4]/C
    SLICE_X56Y33         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[4]/Q
                         net (fo=14, routed)          1.126     1.644    game_logic_inst/score_p1_r_reg[4]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.124     1.768 r  game_logic_inst/seg_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           0.997     2.766    game_logic_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.890 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.286     4.175    genblk2[2].tc_fg_inst/data_reg[124]_2[0]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.299 r  genblk2[2].tc_fg_inst/data[124]_i_3/O
                         net (fo=64, routed)          3.984     8.283    game_logic_inst/tc_line_addr[2][1]
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  game_logic_inst/data[80]_i_1__0/O
                         net (fo=1, routed)           0.000     8.407    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[80]_0
    SLICE_X49Y27         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.437    -2.076    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X49Y27         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[80]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.194ns  (logic 1.014ns (12.375%)  route 7.180ns (87.625%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[4]/C
    SLICE_X56Y33         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[4]/Q
                         net (fo=14, routed)          1.126     1.644    game_logic_inst/score_p1_r_reg[4]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.124     1.768 r  game_logic_inst/seg_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           0.997     2.766    game_logic_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.890 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.286     4.175    genblk2[2].tc_fg_inst/data_reg[124]_2[0]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.299 r  genblk2[2].tc_fg_inst/data[124]_i_3/O
                         net (fo=64, routed)          3.771     8.070    game_logic_inst/tc_line_addr[2][1]
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.194 r  game_logic_inst/data[33]_i_1__2/O
                         net (fo=1, routed)           0.000     8.194    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[33]_0
    SLICE_X48Y27         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.437    -2.076    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X48Y27         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[33]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.190ns  (logic 1.014ns (12.380%)  route 7.176ns (87.620%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[4]/C
    SLICE_X56Y33         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[4]/Q
                         net (fo=14, routed)          1.126     1.644    game_logic_inst/score_p1_r_reg[4]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.124     1.768 r  game_logic_inst/seg_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           0.997     2.766    game_logic_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.890 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.286     4.175    genblk2[2].tc_fg_inst/data_reg[124]_2[0]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.299 f  genblk2[2].tc_fg_inst/data[124]_i_3/O
                         net (fo=64, routed)          3.767     8.066    game_logic_inst/tc_line_addr[2][1]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.190 r  game_logic_inst/data[67]_i_1__1/O
                         net (fo=1, routed)           0.000     8.190    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[67]_0
    SLICE_X49Y26         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.436    -2.077    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X49Y26         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[67]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[126]/D
                            (rising edge-triggered cell FDSE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.190ns  (logic 1.014ns (12.381%)  route 7.176ns (87.619%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[4]/C
    SLICE_X56Y33         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[4]/Q
                         net (fo=14, routed)          1.126     1.644    game_logic_inst/score_p1_r_reg[4]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.124     1.768 r  game_logic_inst/seg_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           0.997     2.766    game_logic_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.890 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.286     4.175    genblk2[2].tc_fg_inst/data_reg[124]_2[0]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.299 r  genblk2[2].tc_fg_inst/data[124]_i_3/O
                         net (fo=64, routed)          3.767     8.066    game_logic_inst/tc_line_addr[2][1]
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.190 r  game_logic_inst/data[126]_i_1__2/O
                         net (fo=1, routed)           0.000     8.190    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[126]_1
    SLICE_X48Y27         FDSE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.437    -2.076    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X48Y27         FDSE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[126]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p2_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[1].text_renderer_inst/rom_prog_text/data_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.097ns  (logic 1.312ns (16.203%)  route 6.785ns (83.797%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE                         0.000     0.000 r  game_logic_inst/score_p2_r_reg[7]/C
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/score_p2_r_reg[7]/Q
                         net (fo=10, routed)          1.418     1.874    game_logic_inst/score_p2_r_reg[7]
    SLICE_X59Y37         LUT6 (Prop_lut6_I3_O)        0.124     1.998 f  game_logic_inst/data[124]_i_8__0/O
                         net (fo=6, routed)           0.843     2.841    game_logic_inst/score_p2_r_reg[2]_2
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.965 f  game_logic_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           1.617     4.582    genblk2[1].tc_fg_inst/data_reg[124]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.152     4.734 r  genblk2[1].tc_fg_inst/data[124]_i_4/O
                         net (fo=62, routed)          0.856     5.590    game_logic_inst/tc_line_addr[1][0]
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.332     5.922 r  game_logic_inst/data[124]_i_7__1/O
                         net (fo=70, routed)          2.051     7.973    game_logic_inst/data[124]_i_7__1_n_0
    SLICE_X47Y37         LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  game_logic_inst/data[97]_i_1__0/O
                         net (fo=1, routed)           0.000     8.097    genblk2[1].text_renderer_inst/rom_prog_text/data_reg[97]_0
    SLICE_X47Y37         FDRE                                         r  genblk2[1].text_renderer_inst/rom_prog_text/data_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444    -2.069    genblk2[1].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X47Y37         FDRE                                         r  genblk2[1].text_renderer_inst/rom_prog_text/data_reg[97]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p2_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[1].text_renderer_inst/rom_prog_text/data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.999ns  (logic 1.312ns (16.402%)  route 6.687ns (83.598%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE                         0.000     0.000 r  game_logic_inst/score_p2_r_reg[7]/C
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/score_p2_r_reg[7]/Q
                         net (fo=10, routed)          1.418     1.874    game_logic_inst/score_p2_r_reg[7]
    SLICE_X59Y37         LUT6 (Prop_lut6_I3_O)        0.124     1.998 f  game_logic_inst/data[124]_i_8__0/O
                         net (fo=6, routed)           0.843     2.841    game_logic_inst/score_p2_r_reg[2]_2
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.965 f  game_logic_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           1.617     4.582    genblk2[1].tc_fg_inst/data_reg[124]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.152     4.734 r  genblk2[1].tc_fg_inst/data[124]_i_4/O
                         net (fo=62, routed)          0.856     5.590    game_logic_inst/tc_line_addr[1][0]
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.332     5.922 r  game_logic_inst/data[124]_i_7__1/O
                         net (fo=70, routed)          1.953     7.875    game_logic_inst/data[124]_i_7__1_n_0
    SLICE_X48Y39         LUT4 (Prop_lut4_I0_O)        0.124     7.999 r  game_logic_inst/data[33]_i_1__1/O
                         net (fo=1, routed)           0.000     7.999    genblk2[1].text_renderer_inst/rom_prog_text/data_reg[33]_1
    SLICE_X48Y39         FDRE                                         r  genblk2[1].text_renderer_inst/rom_prog_text/data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.449    -2.064    genblk2[1].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X48Y39         FDRE                                         r  genblk2[1].text_renderer_inst/rom_prog_text/data_reg[33]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.930ns  (logic 1.014ns (12.786%)  route 6.916ns (87.214%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[4]/C
    SLICE_X56Y33         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[4]/Q
                         net (fo=14, routed)          1.126     1.644    game_logic_inst/score_p1_r_reg[4]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.124     1.768 r  game_logic_inst/seg_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           0.997     2.766    game_logic_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.890 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.286     4.175    genblk2[2].tc_fg_inst/data_reg[124]_2[0]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.299 r  genblk2[2].tc_fg_inst/data[124]_i_3/O
                         net (fo=64, routed)          3.507     7.806    game_logic_inst/tc_line_addr[2][1]
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.930 r  game_logic_inst/data[44]_i_1__1/O
                         net (fo=1, routed)           0.000     7.930    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[44]_0
    SLICE_X48Y25         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.434    -2.079    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X48Y25         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[44]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.917ns  (logic 1.014ns (12.807%)  route 6.903ns (87.193%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[4]/C
    SLICE_X56Y33         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[4]/Q
                         net (fo=14, routed)          1.126     1.644    game_logic_inst/score_p1_r_reg[4]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.124     1.768 r  game_logic_inst/seg_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           0.997     2.766    game_logic_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.890 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.286     4.175    genblk2[2].tc_fg_inst/data_reg[124]_2[0]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.299 r  genblk2[2].tc_fg_inst/data[124]_i_3/O
                         net (fo=64, routed)          3.494     7.793    game_logic_inst/tc_line_addr[2][1]
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.917 r  game_logic_inst/data[69]_i_1__1/O
                         net (fo=1, routed)           0.000     7.917    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[69]_0
    SLICE_X49Y25         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.434    -2.079    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X49Y25         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[69]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p2_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[1].text_renderer_inst/rom_prog_text/data_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.882ns  (logic 1.312ns (16.645%)  route 6.570ns (83.355%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE                         0.000     0.000 r  game_logic_inst/score_p2_r_reg[7]/C
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/score_p2_r_reg[7]/Q
                         net (fo=10, routed)          1.418     1.874    game_logic_inst/score_p2_r_reg[7]
    SLICE_X59Y37         LUT6 (Prop_lut6_I3_O)        0.124     1.998 f  game_logic_inst/data[124]_i_8__0/O
                         net (fo=6, routed)           0.843     2.841    game_logic_inst/score_p2_r_reg[2]_2
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.965 f  game_logic_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           1.617     4.582    genblk2[1].tc_fg_inst/data_reg[124]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.152     4.734 r  genblk2[1].tc_fg_inst/data[124]_i_4/O
                         net (fo=62, routed)          0.856     5.590    game_logic_inst/tc_line_addr[1][0]
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.332     5.922 r  game_logic_inst/data[124]_i_7__1/O
                         net (fo=70, routed)          1.836     7.758    game_logic_inst/data[124]_i_7__1_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.882 r  game_logic_inst/data[65]_i_1__1/O
                         net (fo=1, routed)           0.000     7.882    genblk2[1].text_renderer_inst/rom_prog_text/data_reg[65]_0
    SLICE_X50Y37         FDRE                                         r  genblk2[1].text_renderer_inst/rom_prog_text/data_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.448    -2.065    genblk2[1].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X50Y37         FDRE                                         r  genblk2[1].text_renderer_inst/rom_prog_text/data_reg[65]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.061%)  route 0.146ns (43.939%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/Q
                         net (fo=18, routed)          0.146     0.287    graphics_renderer_inst/pixel_on_reg_7[1]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.045     0.332 r  graphics_renderer_inst/data[47]_i_1__0/O
                         net (fo=1, routed)           0.000     0.332    genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X42Y49         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.834    -0.335    genblk3[0].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y49         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/Q
                         net (fo=18, routed)          0.150     0.291    graphics_renderer_inst/pixel_on_reg_7[1]
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.336 r  graphics_renderer_inst/data[55]_i_1__0/O
                         net (fo=1, routed)           0.000     0.336    genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[55]_0
    SLICE_X42Y49         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.834    -0.335    genblk3[0].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y49         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[55]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.012%)  route 0.257ns (57.988%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][1]/C
    SLICE_X44Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][1]/Q
                         net (fo=20, routed)          0.257     0.398    graphics_renderer_inst/pixel_on_reg_10[1]
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.443 r  graphics_renderer_inst/data[63]_i_1__1/O
                         net (fo=1, routed)           0.000     0.443    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X45Y50         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.833    -0.336    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X45Y50         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.650%)  route 0.283ns (60.350%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][1]/C
    SLICE_X44Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][1]/Q
                         net (fo=20, routed)          0.283     0.424    graphics_renderer_inst/pixel_on_reg_10[1]
    SLICE_X46Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.469 r  graphics_renderer_inst/data[47]_i_1__1/O
                         net (fo=1, routed)           0.000     0.469    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X46Y50         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.833    -0.336    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X46Y50         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.593%)  route 0.284ns (60.407%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/Q
                         net (fo=18, routed)          0.284     0.425    graphics_renderer_inst/pixel_on_reg_7[1]
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.470 r  graphics_renderer_inst/data[63]_i_1__0/O
                         net (fo=1, routed)           0.000     0.470    genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X42Y49         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.834    -0.335    genblk3[0].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y49         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.315%)  route 0.287ns (60.685%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][1]/C
    SLICE_X44Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][1]/Q
                         net (fo=20, routed)          0.287     0.428    graphics_renderer_inst/pixel_on_reg_10[1]
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.473 r  graphics_renderer_inst/data[55]_i_1__1/O
                         net (fo=1, routed)           0.000     0.473    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]_0
    SLICE_X46Y50         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.833    -0.336    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X46Y50         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]/C

Slack:                    inf
  Source:                 game_logic_inst/pad1_px_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle1_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.937%)  route 0.346ns (65.063%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE                         0.000     0.000 r  game_logic_inst/pad1_px_reg[8]/C
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  game_logic_inst/pad1_px_reg[8]/Q
                         net (fo=10, routed)          0.346     0.487    game_logic_inst/pad1_px[8]
    SLICE_X36Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.532 r  game_logic_inst/pixel_on_i_1__6/O
                         net (fo=1, routed)           0.000     0.532    paddle1_renderer_inst/pixel_on_reg_0
    SLICE_X36Y49         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.833    -0.336    paddle1_renderer_inst/CLK_100MHZ
    SLICE_X36Y49         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_status_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/FSM_sequential_game_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.521%)  route 0.444ns (70.479%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_status_reg[1]/C
    SLICE_X44Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  game_logic_inst/genblk4[1].ball_status_reg[1]/Q
                         net (fo=12, routed)          0.444     0.585    game_logic_inst/genblk4[1].ball_status_reg_n_0_[1]
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.630 r  game_logic_inst/FSM_sequential_game_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.630    game_logic_inst/game_state_next[0]
    SLICE_X49Y39         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.834    -0.335    game_logic_inst/CLK_100MHZ
    SLICE_X49Y39         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[0]/C

Slack:                    inf
  Source:                 game_logic_inst/pad2_py_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle2_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.209ns (32.771%)  route 0.429ns (67.229%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE                         0.000     0.000 r  game_logic_inst/pad2_py_reg[8]/C
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game_logic_inst/pad2_py_reg[8]/Q
                         net (fo=8, routed)           0.429     0.593    game_logic_inst/pad2_py_reg_n_0_[8]
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.638 r  game_logic_inst/pixel_on_i_1__7/O
                         net (fo=1, routed)           0.000     0.638    paddle2_renderer_inst/pixel_on_reg_0
    SLICE_X36Y48         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.833    -0.336    paddle2_renderer_inst/CLK_100MHZ
    SLICE_X36Y48         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/score_p2_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[0].text_renderer_inst/rom_prog_text/data_reg[88]/D
                            (rising edge-triggered cell FDSE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.616%)  route 0.488ns (72.384%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDCE                         0.000     0.000 r  game_logic_inst/score_p2_r_reg[0]/C
    SLICE_X55Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/score_p2_r_reg[0]/Q
                         net (fo=17, routed)          0.488     0.629    game_logic_inst/score_p2_r_reg[2]_0[0]
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.674 r  game_logic_inst/data[88]_i_1__0/O
                         net (fo=1, routed)           0.000     0.674    genblk2[0].text_renderer_inst/rom_prog_text/data_reg[88]_0
    SLICE_X53Y44         FDSE                                         r  genblk2[0].text_renderer_inst/rom_prog_text/data_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.837    -0.332    genblk2[0].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X53Y44         FDSE                                         r  genblk2[0].text_renderer_inst/rom_prog_text/data_reg[88]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_100MHZ_CW_1

Max Delay           572 Endpoints
Min Delay           572 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.413ns  (logic 1.014ns (12.052%)  route 7.399ns (87.948%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[4]/C
    SLICE_X56Y33         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[4]/Q
                         net (fo=14, routed)          1.126     1.644    game_logic_inst/score_p1_r_reg[4]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.124     1.768 r  game_logic_inst/seg_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           0.997     2.766    game_logic_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.890 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.286     4.175    genblk2[2].tc_fg_inst/data_reg[124]_2[0]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.299 r  genblk2[2].tc_fg_inst/data[124]_i_3/O
                         net (fo=64, routed)          3.990     8.289    game_logic_inst/tc_line_addr[2][1]
    SLICE_X48Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.413 r  game_logic_inst/data[100]_i_1__1/O
                         net (fo=1, routed)           0.000     8.413    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[100]_0
    SLICE_X48Y26         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.436    -2.077    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X48Y26         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[100]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.407ns  (logic 1.014ns (12.061%)  route 7.393ns (87.939%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[4]/C
    SLICE_X56Y33         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[4]/Q
                         net (fo=14, routed)          1.126     1.644    game_logic_inst/score_p1_r_reg[4]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.124     1.768 r  game_logic_inst/seg_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           0.997     2.766    game_logic_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.890 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.286     4.175    genblk2[2].tc_fg_inst/data_reg[124]_2[0]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.299 r  genblk2[2].tc_fg_inst/data[124]_i_3/O
                         net (fo=64, routed)          3.984     8.283    game_logic_inst/tc_line_addr[2][1]
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  game_logic_inst/data[80]_i_1__0/O
                         net (fo=1, routed)           0.000     8.407    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[80]_0
    SLICE_X49Y27         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.437    -2.076    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X49Y27         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[80]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.194ns  (logic 1.014ns (12.375%)  route 7.180ns (87.625%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[4]/C
    SLICE_X56Y33         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[4]/Q
                         net (fo=14, routed)          1.126     1.644    game_logic_inst/score_p1_r_reg[4]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.124     1.768 r  game_logic_inst/seg_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           0.997     2.766    game_logic_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.890 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.286     4.175    genblk2[2].tc_fg_inst/data_reg[124]_2[0]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.299 r  genblk2[2].tc_fg_inst/data[124]_i_3/O
                         net (fo=64, routed)          3.771     8.070    game_logic_inst/tc_line_addr[2][1]
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.194 r  game_logic_inst/data[33]_i_1__2/O
                         net (fo=1, routed)           0.000     8.194    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[33]_0
    SLICE_X48Y27         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.437    -2.076    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X48Y27         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[33]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.190ns  (logic 1.014ns (12.380%)  route 7.176ns (87.620%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[4]/C
    SLICE_X56Y33         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[4]/Q
                         net (fo=14, routed)          1.126     1.644    game_logic_inst/score_p1_r_reg[4]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.124     1.768 r  game_logic_inst/seg_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           0.997     2.766    game_logic_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.890 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.286     4.175    genblk2[2].tc_fg_inst/data_reg[124]_2[0]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.299 f  genblk2[2].tc_fg_inst/data[124]_i_3/O
                         net (fo=64, routed)          3.767     8.066    game_logic_inst/tc_line_addr[2][1]
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.190 r  game_logic_inst/data[67]_i_1__1/O
                         net (fo=1, routed)           0.000     8.190    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[67]_0
    SLICE_X49Y26         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.436    -2.077    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X49Y26         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[67]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[126]/D
                            (rising edge-triggered cell FDSE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.190ns  (logic 1.014ns (12.381%)  route 7.176ns (87.619%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[4]/C
    SLICE_X56Y33         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[4]/Q
                         net (fo=14, routed)          1.126     1.644    game_logic_inst/score_p1_r_reg[4]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.124     1.768 r  game_logic_inst/seg_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           0.997     2.766    game_logic_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.890 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.286     4.175    genblk2[2].tc_fg_inst/data_reg[124]_2[0]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.299 r  genblk2[2].tc_fg_inst/data[124]_i_3/O
                         net (fo=64, routed)          3.767     8.066    game_logic_inst/tc_line_addr[2][1]
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.190 r  game_logic_inst/data[126]_i_1__2/O
                         net (fo=1, routed)           0.000     8.190    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[126]_1
    SLICE_X48Y27         FDSE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.437    -2.076    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X48Y27         FDSE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[126]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p2_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[1].text_renderer_inst/rom_prog_text/data_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.097ns  (logic 1.312ns (16.203%)  route 6.785ns (83.797%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE                         0.000     0.000 r  game_logic_inst/score_p2_r_reg[7]/C
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/score_p2_r_reg[7]/Q
                         net (fo=10, routed)          1.418     1.874    game_logic_inst/score_p2_r_reg[7]
    SLICE_X59Y37         LUT6 (Prop_lut6_I3_O)        0.124     1.998 f  game_logic_inst/data[124]_i_8__0/O
                         net (fo=6, routed)           0.843     2.841    game_logic_inst/score_p2_r_reg[2]_2
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.965 f  game_logic_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           1.617     4.582    genblk2[1].tc_fg_inst/data_reg[124]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.152     4.734 r  genblk2[1].tc_fg_inst/data[124]_i_4/O
                         net (fo=62, routed)          0.856     5.590    game_logic_inst/tc_line_addr[1][0]
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.332     5.922 r  game_logic_inst/data[124]_i_7__1/O
                         net (fo=70, routed)          2.051     7.973    game_logic_inst/data[124]_i_7__1_n_0
    SLICE_X47Y37         LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  game_logic_inst/data[97]_i_1__0/O
                         net (fo=1, routed)           0.000     8.097    genblk2[1].text_renderer_inst/rom_prog_text/data_reg[97]_0
    SLICE_X47Y37         FDRE                                         r  genblk2[1].text_renderer_inst/rom_prog_text/data_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.444    -2.069    genblk2[1].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X47Y37         FDRE                                         r  genblk2[1].text_renderer_inst/rom_prog_text/data_reg[97]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p2_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[1].text_renderer_inst/rom_prog_text/data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.999ns  (logic 1.312ns (16.402%)  route 6.687ns (83.598%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE                         0.000     0.000 r  game_logic_inst/score_p2_r_reg[7]/C
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/score_p2_r_reg[7]/Q
                         net (fo=10, routed)          1.418     1.874    game_logic_inst/score_p2_r_reg[7]
    SLICE_X59Y37         LUT6 (Prop_lut6_I3_O)        0.124     1.998 f  game_logic_inst/data[124]_i_8__0/O
                         net (fo=6, routed)           0.843     2.841    game_logic_inst/score_p2_r_reg[2]_2
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.965 f  game_logic_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           1.617     4.582    genblk2[1].tc_fg_inst/data_reg[124]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.152     4.734 r  genblk2[1].tc_fg_inst/data[124]_i_4/O
                         net (fo=62, routed)          0.856     5.590    game_logic_inst/tc_line_addr[1][0]
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.332     5.922 r  game_logic_inst/data[124]_i_7__1/O
                         net (fo=70, routed)          1.953     7.875    game_logic_inst/data[124]_i_7__1_n_0
    SLICE_X48Y39         LUT4 (Prop_lut4_I0_O)        0.124     7.999 r  game_logic_inst/data[33]_i_1__1/O
                         net (fo=1, routed)           0.000     7.999    genblk2[1].text_renderer_inst/rom_prog_text/data_reg[33]_1
    SLICE_X48Y39         FDRE                                         r  genblk2[1].text_renderer_inst/rom_prog_text/data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.449    -2.064    genblk2[1].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X48Y39         FDRE                                         r  genblk2[1].text_renderer_inst/rom_prog_text/data_reg[33]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.930ns  (logic 1.014ns (12.786%)  route 6.916ns (87.214%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[4]/C
    SLICE_X56Y33         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[4]/Q
                         net (fo=14, routed)          1.126     1.644    game_logic_inst/score_p1_r_reg[4]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.124     1.768 r  game_logic_inst/seg_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           0.997     2.766    game_logic_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.890 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.286     4.175    genblk2[2].tc_fg_inst/data_reg[124]_2[0]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.299 r  genblk2[2].tc_fg_inst/data[124]_i_3/O
                         net (fo=64, routed)          3.507     7.806    game_logic_inst/tc_line_addr[2][1]
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.930 r  game_logic_inst/data[44]_i_1__1/O
                         net (fo=1, routed)           0.000     7.930    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[44]_0
    SLICE_X48Y25         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.434    -2.079    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X48Y25         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[44]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p1_r_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[2].text_renderer_inst/rom_prog_text/data_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.917ns  (logic 1.014ns (12.807%)  route 6.903ns (87.193%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDCE                         0.000     0.000 r  game_logic_inst/score_p1_r_reg[4]/C
    SLICE_X56Y33         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/score_p1_r_reg[4]/Q
                         net (fo=14, routed)          1.126     1.644    game_logic_inst/score_p1_r_reg[4]
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.124     1.768 r  game_logic_inst/seg_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           0.997     2.766    game_logic_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.890 r  game_logic_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=10, routed)          1.286     4.175    genblk2[2].tc_fg_inst/data_reg[124]_2[0]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.299 r  genblk2[2].tc_fg_inst/data[124]_i_3/O
                         net (fo=64, routed)          3.494     7.793    game_logic_inst/tc_line_addr[2][1]
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.917 r  game_logic_inst/data[69]_i_1__1/O
                         net (fo=1, routed)           0.000     7.917    genblk2[2].text_renderer_inst/rom_prog_text/data_reg[69]_0
    SLICE_X49Y25         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.434    -2.079    genblk2[2].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X49Y25         FDRE                                         r  genblk2[2].text_renderer_inst/rom_prog_text/data_reg[69]/C

Slack:                    inf
  Source:                 game_logic_inst/score_p2_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[1].text_renderer_inst/rom_prog_text/data_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.882ns  (logic 1.312ns (16.645%)  route 6.570ns (83.355%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE                         0.000     0.000 r  game_logic_inst/score_p2_r_reg[7]/C
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/score_p2_r_reg[7]/Q
                         net (fo=10, routed)          1.418     1.874    game_logic_inst/score_p2_r_reg[7]
    SLICE_X59Y37         LUT6 (Prop_lut6_I3_O)        0.124     1.998 f  game_logic_inst/data[124]_i_8__0/O
                         net (fo=6, routed)           0.843     2.841    game_logic_inst/score_p2_r_reg[2]_2
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.965 f  game_logic_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           1.617     4.582    genblk2[1].tc_fg_inst/data_reg[124]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.152     4.734 r  genblk2[1].tc_fg_inst/data[124]_i_4/O
                         net (fo=62, routed)          0.856     5.590    game_logic_inst/tc_line_addr[1][0]
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.332     5.922 r  game_logic_inst/data[124]_i_7__1/O
                         net (fo=70, routed)          1.836     7.758    game_logic_inst/data[124]_i_7__1_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.882 r  game_logic_inst/data[65]_i_1__1/O
                         net (fo=1, routed)           0.000     7.882    genblk2[1].text_renderer_inst/rom_prog_text/data_reg[65]_0
    SLICE_X50Y37         FDRE                                         r  genblk2[1].text_renderer_inst/rom_prog_text/data_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        1.448    -2.065    genblk2[1].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X50Y37         FDRE                                         r  genblk2[1].text_renderer_inst/rom_prog_text/data_reg[65]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.061%)  route 0.146ns (43.939%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/Q
                         net (fo=18, routed)          0.146     0.287    graphics_renderer_inst/pixel_on_reg_7[1]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.045     0.332 r  graphics_renderer_inst/data[47]_i_1__0/O
                         net (fo=1, routed)           0.000     0.332    genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X42Y49         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.834    -0.335    genblk3[0].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y49         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/Q
                         net (fo=18, routed)          0.150     0.291    graphics_renderer_inst/pixel_on_reg_7[1]
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.336 r  graphics_renderer_inst/data[55]_i_1__0/O
                         net (fo=1, routed)           0.000     0.336    genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[55]_0
    SLICE_X42Y49         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.834    -0.335    genblk3[0].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y49         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[55]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.012%)  route 0.257ns (57.988%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][1]/C
    SLICE_X44Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][1]/Q
                         net (fo=20, routed)          0.257     0.398    graphics_renderer_inst/pixel_on_reg_10[1]
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.443 r  graphics_renderer_inst/data[63]_i_1__1/O
                         net (fo=1, routed)           0.000     0.443    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X45Y50         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.833    -0.336    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X45Y50         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.650%)  route 0.283ns (60.350%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][1]/C
    SLICE_X44Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][1]/Q
                         net (fo=20, routed)          0.283     0.424    graphics_renderer_inst/pixel_on_reg_10[1]
    SLICE_X46Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.469 r  graphics_renderer_inst/data[47]_i_1__1/O
                         net (fo=1, routed)           0.000     0.469    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X46Y50         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.833    -0.336    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X46Y50         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.593%)  route 0.284ns (60.407%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/Q
                         net (fo=18, routed)          0.284     0.425    graphics_renderer_inst/pixel_on_reg_7[1]
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.470 r  graphics_renderer_inst/data[63]_i_1__0/O
                         net (fo=1, routed)           0.000     0.470    genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X42Y49         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.834    -0.335    genblk3[0].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y49         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.315%)  route 0.287ns (60.685%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][1]/C
    SLICE_X44Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][1]/Q
                         net (fo=20, routed)          0.287     0.428    graphics_renderer_inst/pixel_on_reg_10[1]
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.473 r  graphics_renderer_inst/data[55]_i_1__1/O
                         net (fo=1, routed)           0.000     0.473    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]_0
    SLICE_X46Y50         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.833    -0.336    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X46Y50         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]/C

Slack:                    inf
  Source:                 game_logic_inst/pad1_px_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle1_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.937%)  route 0.346ns (65.063%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE                         0.000     0.000 r  game_logic_inst/pad1_px_reg[8]/C
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  game_logic_inst/pad1_px_reg[8]/Q
                         net (fo=10, routed)          0.346     0.487    game_logic_inst/pad1_px[8]
    SLICE_X36Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.532 r  game_logic_inst/pixel_on_i_1__6/O
                         net (fo=1, routed)           0.000     0.532    paddle1_renderer_inst/pixel_on_reg_0
    SLICE_X36Y49         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.833    -0.336    paddle1_renderer_inst/CLK_100MHZ
    SLICE_X36Y49         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_status_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/FSM_sequential_game_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.521%)  route 0.444ns (70.479%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_status_reg[1]/C
    SLICE_X44Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  game_logic_inst/genblk4[1].ball_status_reg[1]/Q
                         net (fo=12, routed)          0.444     0.585    game_logic_inst/genblk4[1].ball_status_reg_n_0_[1]
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.630 r  game_logic_inst/FSM_sequential_game_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.630    game_logic_inst/game_state_next[0]
    SLICE_X49Y39         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.834    -0.335    game_logic_inst/CLK_100MHZ
    SLICE_X49Y39         FDCE                                         r  game_logic_inst/FSM_sequential_game_state_reg[0]/C

Slack:                    inf
  Source:                 game_logic_inst/pad2_py_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle2_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.209ns (32.771%)  route 0.429ns (67.229%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE                         0.000     0.000 r  game_logic_inst/pad2_py_reg[8]/C
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game_logic_inst/pad2_py_reg[8]/Q
                         net (fo=8, routed)           0.429     0.593    game_logic_inst/pad2_py_reg_n_0_[8]
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.638 r  game_logic_inst/pixel_on_i_1__7/O
                         net (fo=1, routed)           0.000     0.638    paddle2_renderer_inst/pixel_on_reg_0
    SLICE_X36Y48         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.833    -0.336    paddle2_renderer_inst/CLK_100MHZ
    SLICE_X36Y48         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/score_p2_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk2[0].text_renderer_inst/rom_prog_text/data_reg[88]/D
                            (rising edge-triggered cell FDSE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.616%)  route 0.488ns (72.384%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDCE                         0.000     0.000 r  game_logic_inst/score_p2_r_reg[0]/C
    SLICE_X55Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/score_p2_r_reg[0]/Q
                         net (fo=17, routed)          0.488     0.629    game_logic_inst/score_p2_r_reg[2]_0[0]
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.674 r  game_logic_inst/data[88]_i_1__0/O
                         net (fo=1, routed)           0.000     0.674    genblk2[0].text_renderer_inst/rom_prog_text/data_reg[88]_0
    SLICE_X53Y44         FDSE                                         r  genblk2[0].text_renderer_inst/rom_prog_text/data_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=2226, routed)        0.837    -0.332    genblk2[0].text_renderer_inst/rom_prog_text/CLK_100MHZ
    SLICE_X53Y44         FDSE                                         r  genblk2[0].text_renderer_inst/rom_prog_text/data_reg[88]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_50MHZ_CW

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.192ns  (logic 1.929ns (26.826%)  route 5.263ns (73.174%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.864    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.154     6.018 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.848     6.865    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I4_O)        0.327     7.192 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     7.192    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    -2.068    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 1.929ns (28.369%)  route 4.872ns (71.631%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.864    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.154     6.018 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.457     6.474    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.327     6.801 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.801    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    -2.068    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.797ns  (logic 1.929ns (28.386%)  route 4.868ns (71.614%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.864    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.154     6.018 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.453     6.470    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.327     6.797 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.797    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    -2.068    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.643ns  (logic 1.929ns (29.044%)  route 4.714ns (70.956%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.864    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.154     6.018 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.298     6.316    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.327     6.643 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.643    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    -2.068    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.302ns  (logic 1.572ns (24.950%)  route 4.730ns (75.050%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.730     6.178    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.302 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000     6.302    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    -2.068    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.273ns  (logic 1.696ns (27.042%)  route 4.577ns (72.958%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.864    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.988 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=1, routed)           0.162     6.149    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.273 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000     6.273    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    -2.068    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.974ns  (logic 1.576ns (26.380%)  route 4.398ns (73.620%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.765     5.217    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X29Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.341 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.634     5.974    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.974ns  (logic 1.576ns (26.380%)  route 4.398ns (73.620%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.765     5.217    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X29Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.341 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.634     5.974    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.974ns  (logic 1.576ns (26.380%)  route 4.398ns (73.620%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.765     5.217    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X29Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.341 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.634     5.974    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.974ns  (logic 1.576ns (26.380%)  route 4.398ns (73.620%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.765     5.217    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X29Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.341 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.634     5.974    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.146ns (53.072%)  route 0.129ns (46.928%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/Q
                         net (fo=2, routed)           0.129     0.275    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[4]
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.831    -0.338    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.267%)  route 0.139ns (48.733%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/Q
                         net (fo=2, routed)           0.139     0.285    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[1]
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.167ns (56.704%)  route 0.128ns (43.296%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/Q
                         net (fo=2, routed)           0.128     0.295    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[2]
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.167ns (56.704%)  route 0.128ns (43.296%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/Q
                         net (fo=2, routed)           0.128     0.295    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[5]
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.146ns (47.858%)  route 0.159ns (52.142%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/Q
                         net (fo=2, routed)           0.159     0.305    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[0]
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.831    -0.338    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.146ns (43.402%)  route 0.190ns (56.598%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/Q
                         net (fo=2, routed)           0.190     0.336    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[7]
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.831    -0.338    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.167ns (47.249%)  route 0.186ns (52.751%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/Q
                         net (fo=2, routed)           0.186     0.353    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[6]
    SLICE_X29Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.831    -0.338    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.146ns (40.627%)  route 0.213ns (59.373%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.213     0.359    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X29Y38         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.831    -0.338    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y38         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.167ns (44.002%)  route 0.213ns (55.998%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/Q
                         net (fo=2, routed)           0.213     0.380    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[3]
    SLICE_X29Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.831    -0.338    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.191ns (33.616%)  route 0.377ns (66.384%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.249     0.395    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I0_O)        0.045     0.440 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.129     0.568    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X31Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_50MHZ_CW_1

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.192ns  (logic 1.929ns (26.826%)  route 5.263ns (73.174%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.864    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.154     6.018 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.848     6.865    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I4_O)        0.327     7.192 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     7.192    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    -2.068    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 1.929ns (28.369%)  route 4.872ns (71.631%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.864    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.154     6.018 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.457     6.474    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.327     6.801 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.801    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    -2.068    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.797ns  (logic 1.929ns (28.386%)  route 4.868ns (71.614%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.864    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.154     6.018 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.453     6.470    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.327     6.797 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.797    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    -2.068    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.643ns  (logic 1.929ns (29.044%)  route 4.714ns (70.956%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.864    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.154     6.018 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.298     6.316    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.327     6.643 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.643    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    -2.068    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.302ns  (logic 1.572ns (24.950%)  route 4.730ns (75.050%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.730     6.178    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.302 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000     6.302    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    -2.068    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y44         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.273ns  (logic 1.696ns (27.042%)  route 4.577ns (72.958%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.415     5.864    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.988 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=1, routed)           0.162     6.149    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.273 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000     6.273    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.445    -2.068    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.974ns  (logic 1.576ns (26.380%)  route 4.398ns (73.620%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.765     5.217    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X29Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.341 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.634     5.974    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.974ns  (logic 1.576ns (26.380%)  route 4.398ns (73.620%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.765     5.217    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X29Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.341 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.634     5.974    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.974ns  (logic 1.576ns (26.380%)  route 4.398ns (73.620%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.765     5.217    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X29Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.341 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.634     5.974    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.974ns  (logic 1.576ns (26.380%)  route 4.398ns (73.620%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.765     5.217    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X29Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.341 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.634     5.974    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.435    -2.079    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X28Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.146ns (53.072%)  route 0.129ns (46.928%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/Q
                         net (fo=2, routed)           0.129     0.275    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[4]
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.831    -0.338    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.267%)  route 0.139ns (48.733%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/Q
                         net (fo=2, routed)           0.139     0.285    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[1]
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.167ns (56.704%)  route 0.128ns (43.296%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/Q
                         net (fo=2, routed)           0.128     0.295    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[2]
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.167ns (56.704%)  route 0.128ns (43.296%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/Q
                         net (fo=2, routed)           0.128     0.295    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[5]
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X28Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.146ns (47.858%)  route 0.159ns (52.142%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/Q
                         net (fo=2, routed)           0.159     0.305    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[0]
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.831    -0.338    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.146ns (43.402%)  route 0.190ns (56.598%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/Q
                         net (fo=2, routed)           0.190     0.336    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[7]
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.831    -0.338    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y40         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.167ns (47.249%)  route 0.186ns (52.751%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/Q
                         net (fo=2, routed)           0.186     0.353    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[6]
    SLICE_X29Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.831    -0.338    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.146ns (40.627%)  route 0.213ns (59.373%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.213     0.359    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X29Y38         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.831    -0.338    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y38         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.167ns (44.002%)  route 0.213ns (55.998%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/Q
                         net (fo=2, routed)           0.213     0.380    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[3]
    SLICE_X29Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.831    -0.338    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X29Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.191ns (33.616%)  route 0.377ns (66.384%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.249     0.395    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I0_O)        0.045     0.440 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.129     0.568    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X31Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y39         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/C





