
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.045228                       # Number of seconds simulated
sim_ticks                                 45227858500                       # Number of ticks simulated
final_tick                               472428298500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81966                       # Simulator instruction rate (inst/s)
host_op_rate                                   137405                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37071284                       # Simulator tick rate (ticks/s)
host_mem_usage                                2217080                       # Number of bytes of host memory used
host_seconds                                  1220.02                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     167636860                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             34368                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             82624                       # Number of bytes read from this memory
system.physmem.bytes_read::total               116992                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        34368                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34368                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                537                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1291                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1828                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               759886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              1826839                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 2586724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          759886                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             759886                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              759886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             1826839                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                2586724                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1350.758436                       # Cycle average of tags in use
system.l2.total_refs                           355227                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1512                       # Sample count of references to valid blocks.
system.l2.avg_refs                         234.938492                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           360.513832                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             474.180876                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             516.063728                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.088016                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.115767                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.125992                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.329775                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 8083                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               218160                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  226243                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           231217                       # number of Writeback hits
system.l2.Writeback_hits::total                231217                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             187197                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                187197                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  8083                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                405357                       # number of demand (read+write) hits
system.l2.demand_hits::total                   413440                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 8083                       # number of overall hits
system.l2.overall_hits::cpu.data               405357                       # number of overall hits
system.l2.overall_hits::total                  413440                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                537                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                638                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1175                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              653                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 653                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 537                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1291                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1828                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                537                       # number of overall misses
system.l2.overall_misses::cpu.data               1291                       # number of overall misses
system.l2.overall_misses::total                  1828                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     28831500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     35229000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        64060500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     34227000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34227000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      28831500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      69456000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         98287500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     28831500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     69456000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        98287500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             8620                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           218798                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              227418                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       231217                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            231217                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         187850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            187850                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              8620                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            406648                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               415268                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             8620                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           406648                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              415268                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.062297                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.002916                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.005167                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.003476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003476                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.062297                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.003175                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004402                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.062297                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.003175                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004402                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53689.944134                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55217.868339                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54519.574468                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52415.007657                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52415.007657                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53689.944134                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53800.154919                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53767.778993                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53689.944134                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53800.154919                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53767.778993                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           537                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           638                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1175                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            653                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            537                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1828                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           537                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1828                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     22278000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     27460000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     49738000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     26338000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26338000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     22278000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     53798000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     76076000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     22278000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     53798000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     76076000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.062297                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.002916                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.005167                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.003476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003476                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.062297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.003175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004402                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.062297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.003175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004402                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41486.033520                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 43040.752351                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42330.212766                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40333.843798                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40333.843798                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41486.033520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41671.572424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41617.067834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41486.033520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41671.572424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41617.067834                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                16014452                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16014452                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1109634                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9453467                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8831098                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.416500                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         90455717                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19142235                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      121268865                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16014452                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8831098                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      59103789                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 8296626                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                4977260                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  18143667                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                174640                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           90405744                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.273933                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.841417                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 32593108     36.05%     36.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3529993      3.90%     39.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3776058      4.18%     44.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7531822      8.33%     52.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 42974763     47.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             90405744                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.177042                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.340643                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 21802686                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4372367                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  56381953                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                666266                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                7182460                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              202731250                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                7182460                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 23499672                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1903541                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  55260689                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2559370                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              199566646                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   645                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1223919                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                758387                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents              517                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           234485855                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             487573795                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        300284060                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         187289735                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815753                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 34670041                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4766537                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             33196205                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9064362                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2201376                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           578928                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  194428160                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               20718                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 175346707                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           7296857                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        26744886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     52317965                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           8998                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      90405744                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.939553                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.190197                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14181620     15.69%     15.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17297152     19.13%     34.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            25819860     28.56%     63.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            26018613     28.78%     92.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7088499      7.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        90405744                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2173984     14.98%     14.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     14.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     14.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              12341553     85.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            147697      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             101457144     57.86%     57.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     57.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            35720260     20.37%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30570878     17.43%     95.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7450728      4.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              175346707                       # Type of FU issued
system.cpu.iq.rate                           1.938481                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    14515537                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.082782                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          336270607                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         149326433                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    117801154                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           126640943                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           71870821                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     56139752                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              120646794                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                69067753                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1934080                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4798565                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         3492                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1834490                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2864                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                7182460                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  607899                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 99829                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           194448878                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1458                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              33196205                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9064362                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  59465                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 10868                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           3492                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1108158                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        95111                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1203269                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             174709006                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              30221578                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            637699                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     37535284                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12947629                       # Number of branches executed
system.cpu.iew.exec_stores                    7313706                       # Number of stores executed
system.cpu.iew.exec_rate                     1.931431                       # Inst execution rate
system.cpu.iew.wb_sent                      174210992                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     173940906                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 136308799                       # num instructions producing a value
system.cpu.iew.wb_consumers                 212411710                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.922940                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.641720                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        26812015                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1109634                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     83223284                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.014302                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.680359                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     24629024     29.59%     29.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     14888970     17.89%     47.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6500253      7.81%     55.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9072764     10.90%     66.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     28132273     33.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     83223284                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              167636860                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627501                       # Number of memory references committed
system.cpu.commit.loads                      28397630                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683872                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087432                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              28132273                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    249539886                       # The number of ROB reads
system.cpu.rob.rob_writes                   396081116                       # The number of ROB writes
system.cpu.timesIdled                            5590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           49973                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     167636860                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               0.904557                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.904557                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.105513                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.105513                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                259008120                       # number of integer regfile reads
system.cpu.int_regfile_writes               157166423                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  94874452                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 50607952                       # number of floating regfile writes
system.cpu.misc_regfile_reads                70571980                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   8190                       # number of replacements
system.cpu.icache.tagsinuse                391.075251                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18134327                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   8620                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                2103.750232                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     391.075251                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.763819                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.763819                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18134327                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18134327                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18134327                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18134327                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18134327                       # number of overall hits
system.cpu.icache.overall_hits::total        18134327                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         9340                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9340                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         9340                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9340                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         9340                       # number of overall misses
system.cpu.icache.overall_misses::total          9340                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    142788000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142788000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    142788000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142788000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    142788000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142788000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18143667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18143667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18143667                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18143667                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18143667                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18143667                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000515                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000515                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000515                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000515                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000515                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000515                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15287.794433                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15287.794433                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15287.794433                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15287.794433                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15287.794433                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15287.794433                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          720                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          720                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          720                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          720                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          720                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          720                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         8620                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8620                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         8620                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8620                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         8620                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8620                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    118424500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    118424500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    118424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    118424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    118424500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    118424500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000475                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000475                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000475                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000475                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13738.341067                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13738.341067                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13738.341067                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13738.341067                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13738.341067                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13738.341067                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 406136                       # number of replacements
system.cpu.dcache.tagsinuse                511.623461                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 34965901                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 406648                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  85.985671                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           428553191000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.623461                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999265                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999265                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     27923901                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27923901                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7042000                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7042000                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      34965901                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34965901                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     34965901                       # number of overall hits
system.cpu.dcache.overall_hits::total        34965901                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       360434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        360434                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       187871                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       187871                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       548305                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         548305                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       548305                       # number of overall misses
system.cpu.dcache.overall_misses::total        548305                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4621303000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4621303000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2471101142                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2471101142                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7092404142                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7092404142                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7092404142                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7092404142                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     28284335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28284335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     35514206                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35514206                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     35514206                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35514206                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012743                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012743                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.025985                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025985                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.015439                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015439                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.015439                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015439                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12821.495752                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12821.495752                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13153.180331                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13153.180331                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12935.144020                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12935.144020                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12935.144020                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12935.144020                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        42577                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3766                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.305629                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       231217                       # number of writebacks
system.cpu.dcache.writebacks::total            231217                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       141636                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       141636                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       141657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       141657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       141657                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       141657                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       218798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       218798                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       187850                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       187850                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       406648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       406648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       406648                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       406648                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2474492500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2474492500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2095328142                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2095328142                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4569820642                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4569820642                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4569820642                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4569820642                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007736                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007736                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025982                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025982                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011450                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011450                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011450                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011450                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11309.484090                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11309.484090                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11154.262135                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11154.262135                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11237.779706                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11237.779706                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11237.779706                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11237.779706                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
