git clone --depth 1 --no-tags https://github.com/leksarodic/pnrs2.git f:/verilog_sva_gh_scraper/data/full_repos/579105035
git clone --depth 1 --no-tags https://github.com/shiyuan-l/rasterizer_unit.git f:/verilog_sva_gh_scraper/data/full_repos/578792025
git clone --depth 1 --no-tags https://github.com/shihjimmy/Digital_Circuit_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/582702047
git clone --depth 1 --no-tags https://github.com/shihjimmy/Real-time_FFT_and_Effctor.git f:/verilog_sva_gh_scraper/data/full_repos/582705951
git clone --depth 1 --no-tags https://github.com/Devil2702/Pipelined_RISC_Processsor_4Stage.git f:/verilog_sva_gh_scraper/data/full_repos/582657949
git clone --depth 1 --no-tags https://github.com/mohamedelshafie/system-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/580945771
git clone --depth 1 --no-tags https://github.com/davoudifatemeh/Multi-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/581115723
git clone --depth 1 --no-tags https://github.com/JoaoPi314/ral-hands-on-files.git f:/verilog_sva_gh_scraper/data/full_repos/577764749
git clone --depth 1 --no-tags https://github.com/IlyaChichkov/RISC_V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/577933430
git clone --depth 1 --no-tags https://github.com/fabio-pecora/verilog-alu.git f:/verilog_sva_gh_scraper/data/full_repos/576422153
git clone --depth 1 --no-tags https://github.com/William-An/CPU-X.git f:/verilog_sva_gh_scraper/data/full_repos/579852133
git clone --depth 1 --no-tags https://github.com/asmwriter/system_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/585477936
git clone --depth 1 --no-tags https://github.com/Mahendra-Maddirala/LC3-Micro-Controller-Decode_in-Interface-UVM-.git f:/verilog_sva_gh_scraper/data/full_repos/585567498
git clone --depth 1 --no-tags https://github.com/s-griffith/DigitalSystemsSimulation2.git f:/verilog_sva_gh_scraper/data/full_repos/585193914
git clone --depth 1 --no-tags https://github.com/ACVenkatesh/AXI.git f:/verilog_sva_gh_scraper/data/full_repos/586174519
git clone --depth 1 --no-tags https://github.com/dmquirozc/Serial_Basic_Interfaces.git f:/verilog_sva_gh_scraper/data/full_repos/577480602
git clone --depth 1 --no-tags https://github.com/Fall-2022-Classes/fa22-final-project-team-11.git f:/verilog_sva_gh_scraper/data/full_repos/574073621
git clone --depth 1 --no-tags https://github.com/besology512/digital-Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/577267534
git clone --depth 1 --no-tags https://github.com/Kobzon86/Intel-video-switch-analog.git f:/verilog_sva_gh_scraper/data/full_repos/582926555
git clone --depth 1 --no-tags https://github.com/bosco0127/TPU.git f:/verilog_sva_gh_scraper/data/full_repos/584091276
git clone --depth 1 --no-tags https://github.com/Qrisno/Engineering-5.git f:/verilog_sva_gh_scraper/data/full_repos/574918426
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/Up_Down_Counter_4bit.git f:/verilog_sva_gh_scraper/data/full_repos/593407472
git clone --depth 1 --no-tags https://github.com/natelannan-osu/dldFinalProject_Spring23.git f:/verilog_sva_gh_scraper/data/full_repos/591838289
git clone --depth 1 --no-tags https://github.com/a7mad-reda/FIR-Filter-Implementation-using-System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/596273179
git clone --depth 1 --no-tags https://github.com/zhouxinyu0723/SystemVerilog_for_verification.git f:/verilog_sva_gh_scraper/data/full_repos/596483450
git clone --depth 1 --no-tags https://github.com/xwd0418/ece111_2.git f:/verilog_sva_gh_scraper/data/full_repos/592204653
git clone --depth 1 --no-tags https://github.com/sushakam/Cache.git f:/verilog_sva_gh_scraper/data/full_repos/592130865
git clone --depth 1 --no-tags https://github.com/ldaleyb/Basys3.git f:/verilog_sva_gh_scraper/data/full_repos/592131375
git clone --depth 1 --no-tags https://github.com/yishaim/RTL-Designs-and-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/592483848
git clone --depth 1 --no-tags https://github.com/onurozdemr/Simple-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/593588754
git clone --depth 1 --no-tags https://github.com/nikaemami/Switch-and-Gate-Structures.git f:/verilog_sva_gh_scraper/data/full_repos/598443327
git clone --depth 1 --no-tags https://github.com/Ham-Choi/COMP-541.git f:/verilog_sva_gh_scraper/data/full_repos/590642652
git clone --depth 1 --no-tags https://github.com/irvinglopezcuriel/hdc.git f:/verilog_sva_gh_scraper/data/full_repos/598360743
git clone --depth 1 --no-tags https://github.com/Ashkanaaa/MISC-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/583998651
git clone --depth 1 --no-tags https://github.com/akashlevy/ember-digital.git f:/verilog_sva_gh_scraper/data/full_repos/590228060
git clone --depth 1 --no-tags https://github.com/AlexrAlves/pulp_soc.git f:/verilog_sva_gh_scraper/data/full_repos/590746014
git clone --depth 1 --no-tags https://github.com/Ahmed0100/apb_pwm_gen_slave.git f:/verilog_sva_gh_scraper/data/full_repos/576920902
git clone --depth 1 --no-tags https://github.com/sehes2solve/IEEE-32-bit-Floating-Point-Adder-Circuit-Design-In-Verliog-with-Simulation-Testing.git f:/verilog_sva_gh_scraper/data/full_repos/576291826
git clone --depth 1 --no-tags https://github.com/fabio-pecora/verilog-incrementer.git f:/verilog_sva_gh_scraper/data/full_repos/576413488
git clone --depth 1 --no-tags https://github.com/pranavnreddy/Digital-Systems-Design-Modules.git f:/verilog_sva_gh_scraper/data/full_repos/577534611
git clone --depth 1 --no-tags https://github.com/tempasdfg/ece-385.git f:/verilog_sva_gh_scraper/data/full_repos/577942344
git clone --depth 1 --no-tags https://github.com/Mahesh-Jasti/VLIW_Scheduler_and_Processor_Design.git f:/verilog_sva_gh_scraper/data/full_repos/576064311
git clone --depth 1 --no-tags https://github.com/Kobzon86/RGB-produce-modules.git f:/verilog_sva_gh_scraper/data/full_repos/582903162
git clone --depth 1 --no-tags https://github.com/lcampos-rydev/UVM_chapter_9_resultado.git f:/verilog_sva_gh_scraper/data/full_repos/586029260
git clone --depth 1 --no-tags https://github.com/Nagarjun444/array_reduction.git f:/verilog_sva_gh_scraper/data/full_repos/579631150
git clone --depth 1 --no-tags https://github.com/kadomoto/rv32-cyclone10.git f:/verilog_sva_gh_scraper/data/full_repos/580995389
git clone --depth 1 --no-tags https://github.com/npatsiatzis/VGA.git f:/verilog_sva_gh_scraper/data/full_repos/581493090
git clone --depth 1 --no-tags https://github.com/SukanyaMore/Traffic_Signal_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/596193441
git clone --depth 1 --no-tags https://github.com/KAMOME-code/ECC-Double-test.git f:/verilog_sva_gh_scraper/data/full_repos/573240609
git clone --depth 1 --no-tags https://github.com/Laurenx618/Simple-DSP.git f:/verilog_sva_gh_scraper/data/full_repos/573236523
git clone --depth 1 --no-tags https://github.com/sebascarmar/ARMCicloUnico.git f:/verilog_sva_gh_scraper/data/full_repos/593707390
git clone --depth 1 --no-tags https://github.com/gvillanovanm/svlog-examples.git f:/verilog_sva_gh_scraper/data/full_repos/591286721
git clone --depth 1 --no-tags https://github.com/yinghuaxia/BFS_maze.git f:/verilog_sva_gh_scraper/data/full_repos/588926082
git clone --depth 1 --no-tags https://github.com/jgaztelu/hub75_driver.git f:/verilog_sva_gh_scraper/data/full_repos/575135977
git clone --depth 1 --no-tags https://github.com/CookieDragon16/16-bit-MP.git f:/verilog_sva_gh_scraper/data/full_repos/576619650
git clone --depth 1 --no-tags https://github.com/KaramSh/120a_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/576896371
git clone --depth 1 --no-tags https://github.com/dtchuink/FPGA_NoC.git f:/verilog_sva_gh_scraper/data/full_repos/573933322
git clone --depth 1 --no-tags https://github.com/ken881015/VSD_Hw4.git f:/verilog_sva_gh_scraper/data/full_repos/575711992
git clone --depth 1 --no-tags https://github.com/zenon4689/yolo.git f:/verilog_sva_gh_scraper/data/full_repos/581722583
git clone --depth 1 --no-tags https://github.com/Ayyappa1911/2D_fft_implementation_in_vivado.git f:/verilog_sva_gh_scraper/data/full_repos/574825557
git clone --depth 1 --no-tags https://github.com/kedaizuo/ariane.git f:/verilog_sva_gh_scraper/data/full_repos/573685463
git clone --depth 1 --no-tags https://github.com/jissjoseph1997/verilog_programs.git f:/verilog_sva_gh_scraper/data/full_repos/581034578
git clone --depth 1 --no-tags https://github.com/mauriya0202/IEEE_floating_point_single_precision.git f:/verilog_sva_gh_scraper/data/full_repos/585404355
git clone --depth 1 --no-tags https://github.com/jesrylcalalang/Collision_Detection_System.git f:/verilog_sva_gh_scraper/data/full_repos/584913052
git clone --depth 1 --no-tags https://github.com/ShangolMangol/simulation2_sifratiyot.git f:/verilog_sva_gh_scraper/data/full_repos/585884217
git clone --depth 1 --no-tags https://github.com/slimmsehli/AHBUART.git f:/verilog_sva_gh_scraper/data/full_repos/598709932
git clone --depth 1 --no-tags https://github.com/mohammadhasanloo/CA-CA2-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/591627993
git clone --depth 1 --no-tags https://github.com/mjhborja/apply_stimuli_propagation_apb_part_1_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/590820747
git clone --depth 1 --no-tags https://github.com/Uvin99/RISC-V-32bit-Single-Cycle-Processor-.git f:/verilog_sva_gh_scraper/data/full_repos/594321505
git clone --depth 1 --no-tags https://github.com/joaopmarinho/pulp-projectic.git f:/verilog_sva_gh_scraper/data/full_repos/594793361
git clone --depth 1 --no-tags https://github.com/Crysta1ightning/Meow-Pong.git f:/verilog_sva_gh_scraper/data/full_repos/589271184
git clone --depth 1 --no-tags https://github.com/pierregobin/myibex.git f:/verilog_sva_gh_scraper/data/full_repos/588722480
git clone --depth 1 --no-tags https://github.com/An0nym0us-27/Full-Adder-System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/587597484
git clone --depth 1 --no-tags https://github.com/vulo2405/Simon-Says.git f:/verilog_sva_gh_scraper/data/full_repos/589846468
git clone --depth 1 --no-tags https://github.com/panther03/ECE-554-MiniProject.git f:/verilog_sva_gh_scraper/data/full_repos/595871636
git clone --depth 1 --no-tags https://github.com/saswatiscaledge/saswati_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/595576827
git clone --depth 1 --no-tags https://github.com/kevweldon/Basic_AXI_Sim.git f:/verilog_sva_gh_scraper/data/full_repos/588629467
git clone --depth 1 --no-tags https://github.com/muwyse/black-parrot-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/595448114
git clone --depth 1 --no-tags https://github.com/APERI11/DR_StateMachineForCDCL.git f:/verilog_sva_gh_scraper/data/full_repos/575862998
git clone --depth 1 --no-tags https://github.com/sumanmallik05/EECS573_microarcitecture.git f:/verilog_sva_gh_scraper/data/full_repos/577000938
git clone --depth 1 --no-tags https://github.com/TalisonK/frequencimetro.git f:/verilog_sva_gh_scraper/data/full_repos/578242509
git clone --depth 1 --no-tags https://github.com/KelvinChung2000/RISC-V-32IM_processor.git f:/verilog_sva_gh_scraper/data/full_repos/575932325
git clone --depth 1 --no-tags https://github.com/christoschatz/School-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/576017476
git clone --depth 1 --no-tags https://github.com/jyk2498/SOC_final.git f:/verilog_sva_gh_scraper/data/full_repos/576671182
git clone --depth 1 --no-tags https://github.com/ScottyB55/Verilog-Convolution-Engine.git f:/verilog_sva_gh_scraper/data/full_repos/591518813
git clone --depth 1 --no-tags https://github.com/Khoabk/Computer-engineering-project.git f:/verilog_sva_gh_scraper/data/full_repos/581009621
git clone --depth 1 --no-tags https://github.com/I523360726/123.git f:/verilog_sva_gh_scraper/data/full_repos/580972925
git clone --depth 1 --no-tags https://github.com/scalable-arch/URP2022F.git f:/verilog_sva_gh_scraper/data/full_repos/585365943
git clone --depth 1 --no-tags https://github.com/dimiderv/VLSI_Systems.git f:/verilog_sva_gh_scraper/data/full_repos/585414495
git clone --depth 1 --no-tags https://github.com/BlooHoosker/ni-sim-switch-uvm.git f:/verilog_sva_gh_scraper/data/full_repos/593822056
git clone --depth 1 --no-tags https://github.com/SukanyaMore/First-In-First-Out_Memory.git f:/verilog_sva_gh_scraper/data/full_repos/596189982
git clone --depth 1 --no-tags https://github.com/ShevtsovNikita/Single-cycle-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/589157754
git clone --depth 1 --no-tags https://github.com/wfy-yr/wifi_env.git f:/verilog_sva_gh_scraper/data/full_repos/589819709
git clone --depth 1 --no-tags https://github.com/cam-br0wn/ce495.git f:/verilog_sva_gh_scraper/data/full_repos/589901988
git clone --depth 1 --no-tags https://github.com/mitshine/uvm-examples-simple-steps.git f:/verilog_sva_gh_scraper/data/full_repos/594067890
git clone --depth 1 --no-tags https://github.com/samhachem99/fipep.git f:/verilog_sva_gh_scraper/data/full_repos/579843524
git clone --depth 1 --no-tags https://github.com/bjon1/vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/580602885
git clone --depth 1 --no-tags https://github.com/austinkwb/tactile-sensing.git f:/verilog_sva_gh_scraper/data/full_repos/579219033
git clone --depth 1 --no-tags https://github.com/xkunD/digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/594480345
git clone --depth 1 --no-tags https://github.com/joshgalvan/national-instruments-internship.git f:/verilog_sva_gh_scraper/data/full_repos/598479809
