fpga, src, krnl, dst
0, 0, vadd_1, 1
1, 0, vadd_2, 1
0, 0, vadd_3, 2, 0, 2, vinc_1, 3, 0, 3, vmul_1, 1
