SpyGlass run started at 12:03:45 PM on Jan 18 2018 

SpyGlass Predictive Analyzer(R) - Version 5.6.0
Last compiled on Dec 15 2015

All Rights Reserved. Use, disclosure or duplication
without prior written permission of Synopsys Inc. is prohibited.
Technical support: email spyglass_support@synopsys.com.


Running SpyGlass 64-bit Executable: /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/obj/check.Linux4

RULE-CHECKING IN MIXED MODE
Loading Policy: spyglass (Version: 5.6.0) from path: /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/spyglass
Loading Shared library libspyglassrules-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/lib/libspyglassrules-Linux4.spyso 
Loading Shared library libsdcInitRules-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/lib/libsdcInitRules-Linux4.spyso 
Loading Shared library librmerules-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/lib/librmerules-Linux4.spyso 
Loading perl file for 'openmore' policy from path: /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/openmore/openmore-policy.pl
Version of Policy 'openmore': 5.6.0
Loading Shared library libCoreRules-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/lib/libCoreRules-Linux4.spyso 
Loading Shared library libLexRules-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/lib/libLexRules-Linux4.spyso 
Loading Shared library libVeLint-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/lib/libVeLint-Linux4.spyso 
Loading Shared library libVhLint-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/lib/libVhLint-Linux4.spyso 
Loading perl file for 'starc' policy from path: /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/starc/starc-policy.pl
Version of Policy 'starc': 5.6.0
Loading Shared library libVeStarc-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/starc/libVeStarc-Linux4.spyso 
Loading Shared library libVhStarc-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/starc/libVhStarc-Linux4.spyso 
Loading perl file for 'starc2005' policy from path: /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/starc2005/starc2005-policy.pl
Version of Policy 'starc2005': 5.6.0
Loading Shared library libVeStarc2002-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/starc2002/libVeStarc2002-Linux4.spyso 
Loading Shared library libVhStarc2002-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/starc2002/libVhStarc2002-Linux4.spyso 
Loading Shared library libVmixedStarc2002-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/starc2002/libVmixedStarc2002-Linux4.spyso 
Loading Shared library libVeStarc2005-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/starc2005/libVeStarc2005-Linux4.spyso 
Loading Shared library libVmixedStarc2005-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/starc2005/libVmixedStarc2005-Linux4.spyso 
Loading Shared library libVhStarc2005-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/starc2005/libVhStarc2005-Linux4.spyso 
Loading perl file for 'erc' policy from path: /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/erc/erc-policy.pl
Version of Policy 'erc': 5.6.0
Loading Shared library liberc-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/erc/liberc-Linux4.spyso 
Loading perl file for 'simulation' policy from path: /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/simulation/simulation-policy.pl
Version of Policy 'simulation': 5.6.0
Loading Shared library libvcs-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/simulation/libvcs-Linux4.spyso 
Loading perl file for 'lint' policy from path: /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/lint/lint-policy.pl
Version of Policy 'lint': 5.6.0
Loading perl file for 'latch' policy from path: /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/latch/latch-policy.pl
Version of Policy 'latch': 5.6.0
Loading Shared library liblatch-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/latch/liblatch-Linux4.spyso 
Loading perl file for 'spyglass' policy from path: /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/spyglass/spyglass-policy.pl
Loading perl file for 'morelint' policy from path: /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/morelint/morelint-policy.pl
Version of Policy 'morelint': 5.6.0
Loading Shared library libVeMoreLint-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/morelint/libVeMoreLint-Linux4.spyso 
Loading Shared library libVhMoreLint-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/morelint/libVhMoreLint-Linux4.spyso 
Loading perl file for 'timing' policy from path: /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/timing/timing-policy.pl
Version of Policy 'timing': 5.6.0
Loading Shared library libtiming-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/timing/libtiming-Linux4.spyso 
Version of Policy 'starc2002': 5.6.0

------------------------------------------------------
      Table of Successfully Overloaded Rules
  RuleName            Language          PolicyName
   FieldName    Original Value/Overloaded Value
------------------------------------------------------
  STARC05-1.1.1.1     Verilog           starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-1.1.1.1     VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-1.1.1.2     Verilog           starc2005
   SEVERITY:    Recommended/Mandatory

  STARC05-1.1.1.2     VHDL              starc2005
   SEVERITY:    Recommended/Mandatory

  STARC05-1.1.1.5     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-1.1.1.5     VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-1.1.1.10    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory
   ORDER:       1/1

  STARC05-1.1.1.10    VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory
   ORDER:       1/1

  STARC05-1.1.2.2     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.2.2     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.2.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.2.3     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.2.4     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.2.4     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.2.5     Verilog           starc2005
   SEVERITY:    Recommended/Reference

  STARC05-1.1.2.5     VHDL              starc2005
   SEVERITY:    Recommended/Reference

  STARC05-1.1.2.6a    Verilog           starc2005
   SEVERITY:    Mandatory/Recommended2

  STARC05-1.1.2.6a    VHDL              starc2005
   SEVERITY:    Mandatory/Recommended2

  STARC05-1.1.2.6b    Verilog           starc2005
   SEVERITY:    Mandatory/Recommended2

  STARC05-1.1.2.6b    VHDL              starc2005
   SEVERITY:    Mandatory/Recommended2

  STARC05-1.1.3.1     Verilog           starc2005
   SEVERITY:    Recommended/Reference

  STARC05-1.1.3.1     VHDL              starc2005
   SEVERITY:    Recommended/Reference

  STARC05-1.1.4.7     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.4.7     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.5.2a    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.5.2a    VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.5.2c    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.5.2c    VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.5.3     Verilog           starc2005
   SEVERITY:    Reference/Reference

  STARC05-1.1.5.3     VHDL              starc2005
   SEVERITY:    Reference/Reference

  STARC05-1.2.1.1a    Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-1.2.1.1b    Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-1.2.1.2     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Error

  STARC05-1.2.1.3     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-1.3.1.2     Verilog           starc2005
   SEVERITY:    Mandatory/Recommended3
   ORDER:       1/0

  STARC05-1.3.1.2     VHDL              starc2005
   SEVERITY:    Mandatory/Recommended3
   ORDER:       1/0

  STARC05-1.3.1.3     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Warning

  STARC05-1.3.1.5a    Verilog           starc2005
   SEVERITY:    Prohibited/Recommended3
   ORDER:       1/0

  STARC05-1.3.1.5a    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended3
   ORDER:       1/1

  STARC05-1.3.1.5b    Verilog           starc2005
   SEVERITY:    Prohibited/Recommended3
   ORDER:       1/0

  STARC05-1.3.1.5b    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended3
   ORDER:       1/1

  STARC05-1.3.1.6     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-1.3.2.1a    Verilog+VHDL      starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-1.3.2.2     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-1.4.1.1     Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-1.4.3.1c    Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-1.4.3.2     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-1.4.3.4     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Warning

  STARC05-1.4.3.6     Verilog           starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-1.4.3.6     VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-1.5.1.1     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-1.5.1.2     Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-1.6.1.4     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory
   ORDER:       0/1

  STARC05-1.6.1.4     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory
   ORDER:       0/1

  Prereqs_STARC05-1.6.2.1  Verilog+VHDL      starc2005
   SEVERITY:    Data/Data

  STARC05-1.6.2.1     Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-1.6.2.2     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Recommended1
   ORDER:       1/0

  STARC05-2.1.6.2     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.1.6.2     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.1.6.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.1.6.3     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.2.2.1     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.2.2.1     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.2.2.2a    Verilog           starc2005
   SEVERITY:    Recommended2/Recommended2

  STARC05-2.2.2.2a    VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.3.1.1     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.3.1.1     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.3.1.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-2.3.1.3     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-2.3.1.4     Verilog           starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.3.1.4     VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.3.1.5a    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.3.1.5a    VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.3.3.1     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.3.3.1     VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.3.3.2a    Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.3.3.2a    VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.3.3.2b    Verilog           starc2005
   SEVERITY:    Reference/Reference

  STARC05-2.3.3.2b    VHDL              starc2005
   SEVERITY:    Reference/Reference

  STARC05-2.3.5.1     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.3.6.1     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.4.1.2     Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.4.1.3     Verilog           starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.4.1.3     VHDL              starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.4.1.4     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.4.1.5     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Error

  STARC05-2.5.1.2     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended2
   ORDER:       1/0

  STARC05-2.5.1.4     Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-2.5.1.6     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.5.1.7     Verilog           starc2005
   SEVERITY:    Recommended2/Warning
   ORDER:       1/0

  STARC05-2.5.1.7     VHDL              starc2005
   SEVERITY:    Recommended2/Warning
   ORDER:       1/0

  STARC05-2.5.1.8     Verilog           starc2005
   SEVERITY:    Recommended2/Recommended2
   ORDER:       1/0

  STARC05-2.5.1.8     VHDL              starc2005
   SEVERITY:    Recommended2/Recommended2
   ORDER:       1/0

  STARC05-2.5.2.1     Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-2.6.1.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.6.1.3     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.6.2.1     Verilog           starc2005
   SEVERITY:    Caution/Mandatory

  STARC05-2.6.2.1     VHDL              starc2005
   SEVERITY:    Caution/Mandatory

  STARC05-2.7.1.3a    Verilog           starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.7.1.3a    VHDL              starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.7.1.3b    Verilog           starc2005
   SEVERITY:    Reference/Recommended3
   ORDER:       1/0

  STARC05-2.7.1.3b    VHDL              starc2005
   SEVERITY:    Reference/Recommended3
   ORDER:       1/1

  STARC05-2.7.2.1     Verilog           starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-2.7.2.1     VHDL              starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-2.7.3.4     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.7.3.4     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.8.1.4     Verilog           starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.8.1.4     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.8.3.1     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-2.8.3.1     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/1

  STARC05-2.9.1.1     Verilog           starc2005
   SEVERITY:    Mandatory/Recommended2

  STARC05-2.9.1.1     VHDL              starc2005
   SEVERITY:    Mandatory/Recommended2

  STARC05-2.9.2.1     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.2.1     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.2.2     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       0/0

  STARC05-2.9.2.2     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-2.9.2.4     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.2.4     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.10.6.6    Verilog           starc2005
   SEVERITY:    Recommended3/Recommended3
   ORDER:       1/0

  STARC05-2.10.6.6    VHDL              starc2005
   SEVERITY:    Recommended3/Recommended3
   ORDER:       1/1

  STARC05-2.10.7.1    Verilog           starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.10.7.1    VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.11.2.1    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-2.11.2.1    VHDL              starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-2.11.3.1    Verilog           starc2005
   SEVERITY:    Recommended/Warning
   ORDER:       1/0

  STARC05-2.11.3.1    VHDL              starc2005
   SEVERITY:    Recommended/Warning
   ORDER:       1/1

  STARC05-2.11.4.1    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-2.11.4.1    VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.2.7     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory
   ORDER:       0/1

  STARC05-3.1.2.7     VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory
   ORDER:       0/1

  STARC05-3.1.4.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.4.3     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.4.4     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.4.4     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.4.5     Verilog           starc2005
   SEVERITY:    Reference/Recommended3

  STARC05-3.1.4.5     VHDL              starc2005
   SEVERITY:    Reference/Recommended3

  STARC05-3.3.1.1     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-3.3.1.4a    Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-3.3.2.2     Verilog+VHDL      starc2005
   SEVERITY:    Recommended3/Recommended3
   ORDER:       1/0

  STARC05-3.3.2.3     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-3.3.3.1     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-3.3.6.2     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-3.5.3.1     Verilog           starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-3.5.3.1     VHDL              starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-3.5.6.4     Verilog           starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-3.5.6.4     VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-1.1.4.5     Verilog           starc2005
   SEVERITY:    Reference/Reference

  STARC05-1.4.4.2     Verilog           starc2005
   SEVERITY:    Reference/Reference

  STARC05-2.1.3.2     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.1.3.5     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.1.4.1     Verilog           starc2005
   SEVERITY:    Recommended/Reference

  STARC05-2.1.4.5     Verilog           starc2005
   SEVERITY:    Mandatory/Warning

  STARC05-2.1.4.6a    Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.1.4.6b    Verilog           starc2005
   SEVERITY:    Caution/Recommended3

  STARC05-2.1.5.3     Verilog           starc2005
   SEVERITY:    Recommended/Warning
   ORDER:       1/0

  STARC05-2.1.6.4     Verilog           starc2005
   SEVERITY:    Caution/Recommended2
   ORDER:       1/0

  STARC05-2.1.6.5     Verilog           starc2005
   SEVERITY:    Mandatory/Warning

  STARC05-2.2.2.2b    Verilog           starc2005
   SEVERITY:    Recommended2/Recommended2

  STARC05-2.2.3.1     Verilog           starc2005
   SEVERITY:    Recommended/Mandatory

  STARC05-2.2.3.2     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.2.3.3     Verilog           starc2005
   SEVERITY:    Prohibited/Warning

  STARC05-2.3.1.5b    Verilog           starc2005
   SEVERITY:    Mandatory/Error

  STARC05-2.3.1.6     Verilog           starc2005
   SEVERITY:    Mandatory/Warning

  STARC05-2.3.2.1     Verilog           starc2005
   SEVERITY:    Caution/Reference

  STARC05-2.3.4.2     Verilog           starc2005
   SEVERITY:    Caution/Mandatory

  STARC05-2.5.1.9     Verilog           starc2005
   SEVERITY:    Recommended2/Warning
   ORDER:       1/0

  STARC05-2.7.4.3     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.8.1.5     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.8.1.6     Verilog           starc2005
   SEVERITY:    Caution/Recommended2
   ORDER:       1/0

  STARC05-2.8.3.5     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.8.3.7     Verilog           starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.8.4.1a    Verilog           starc2005
   SEVERITY:    Caution/Reference
   ORDER:       1/0

  STARC05-2.8.4.1b    Verilog           starc2005
   SEVERITY:    Caution/Reference
   ORDER:       1/0

  STARC05-2.8.4.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-2.8.4.4     Verilog           starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.8.5.1     Verilog           starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.8.5.2     Verilog           starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.8.5.3     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.8.5.4     Verilog           starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-2.9.1.2a    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.1.2b    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.1.2c    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.1.2d    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.10.1.7    Verilog           starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.10.2.3    Verilog           starc2005
   SEVERITY:    Prohibited/Warning

  STARC05-2.10.3.2a   Verilog           starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.10.3.2b   Verilog           starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.10.3.2c   Verilog           starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.10.3.5    Verilog           starc2005
   SEVERITY:    NULL/Recommended2
   ORDER:       1/0

  STARC05-2.10.3.6    Verilog           starc2005
   SEVERITY:    Recommended/Mandatory
   ORDER:       0/1

  STARC05-2.10.5.5    Verilog           starc2005
   SEVERITY:    Recommended2/Recommended2
   ORDER:       1/0

  STARC05-2.10.6.1    Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-2.11.4.2    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.3.1     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.3.4a    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.3.4b    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.2.2.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.2.2.5     Verilog           starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-3.2.2.7     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-3.2.3.2     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-3.2.4.3     Verilog           starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-3.5.6.7     Verilog           starc2005
   SEVERITY:    Recommended3/Recommended3

  STARC05-2.10.3.7    Verilog           starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.1.1.3vb   VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-1.1.4.1vb   VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-1.1.6.4     VHDL              starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.1.1.3     VHDL              starc2005
   SEVERITY:    Recommended2/Recommended2

  STARC05-2.1.2.6     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.1.3.3     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.1.7.1     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory
   ORDER:       0/1

  STARC05-2.1.7.3     VHDL              starc2005
   SEVERITY:    Recommended/Reference

  STARC05-2.1.8.1     VHDL              starc2005
   SEVERITY:    Recommended/Reference

  STARC05-2.1.8.2     VHDL              starc2005
   SEVERITY:    Mandatory/Reference
   ORDER:       1/0

  STARC05-2.1.8.4     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.1.8.5a    VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.1.8.5b    VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.1.8.6     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.1.8.9     VHDL              starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.1.8.10    VHDL              starc2005
   SEVERITY:    Mandatory/Recommended2

  STARC05-2.1.9.4     VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.1.9.5     VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory
   ORDER:       0/1

  STARC05-2.1.10.1    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.1.10.2    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.1.10.3    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.1.10.4    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.1.10.5    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.1.10.6    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.1.10.8    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended2
   ORDER:       1/0

  STARC05-2.1.10.9    VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.1.10.10   VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.1.10.11   VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.1.10.12   VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.1.10.13   VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.3.1.8     VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.3.1.9     VHDL              starc2005
   SEVERITY:    Reference/Reference

  STARC05-2.3.2.4     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.3.1     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.10.1.2    VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-2.10.1.3    VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.10.4.3    VHDL              starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-2.10.4.7    VHDL              starc2005
   SEVERITY:    Recommended2/Recommended2

  STARC05-2.10.4.8    VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.10.7.2    VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-2.11.5.2    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended2

  STARC05-3.1.3.5     VHDL              starc2005
   SEVERITY:    Recommended3/Recommended3
   ORDER:       1/0

  STARC05-3.1.6.1     VHDL              starc2005
   SEVERITY:    Recommended/Reference

  STARC05-3.1.6.2     VHDL              starc2005
   SEVERITY:    Caution/Reference

  STARC05-3.2.3.3     VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-3.2.4.1     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-3.5.6.3a    VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-3.5.6.3b    VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-2.3.1.2c    Verilog           starc2005
   SEVERITY:    Mandatory/Error

  W421                Verilog           lint
   SEVERITY:    Warning/Error

  W421                VHDL              lint
   SEVERITY:    Warning/Error

  sim_race02          Verilog           simulation
   SEVERITY:    Race/Warning

  W416                VHDL              lint
   SEVERITY:    Warning/Error

  PragmaComments-ML   Verilog           morelint
   SEVERITY:    Info/Data

  PragmaComments-ML   VHDL              morelint
   SEVERITY:    Info/Data

  W289                Verilog           lint
   SEVERITY:    Warning/Error

  W293                Verilog           lint
   SEVERITY:    Warning/Error

  W293                VHDL              lint
   SEVERITY:    Warning/Error

  W352                Verilog           lint
   SEVERITY:    Warning/Error

  W398                Verilog           lint
   SEVERITY:    Warning/Error

  W398                VHDL              lint
   SEVERITY:    Warning/Error

  W422                Verilog           lint
   SEVERITY:    Warning/Error

  W422                VHDL              lint
   SEVERITY:    Warning/Error

  W71                 Verilog           lint
   SEVERITY:    Warning/Error

  W71                 VHDL              lint
   SEVERITY:    Warning/Error

  ParamWidthMismatch-ML  Verilog           morelint
   SEVERITY:    NULL/Warning

  ReportPortInfo-ML   Verilog+VHDL      morelint
   SEVERITY:    Info/Data

  STARC05-2.1.3.1     Verilog           starc2005
   SEVERITY:    NULL/Warning

  W110                Verilog           lint
   SEVERITY:    Warning/Error

  W122                Verilog           lint
   SEVERITY:    Warning/Error

  W122                VHDL              lint
   SEVERITY:    Warning/Error

  W123                Verilog           lint
   SEVERITY:    NULL/Error

  W123                VHDL              lint
   SEVERITY:    NULL/Error

  W19                 Verilog           lint
   SEVERITY:    Warning/Error

  W218                Verilog           lint
   SEVERITY:    Warning/Error

  W505                Verilog           lint
   SEVERITY:    Warning/Error

  W505                VHDL              lint
   SEVERITY:    Warning/Error

  W66                 Verilog           lint
   SEVERITY:    Warning/Error

  InferLatch          Verilog+VHDL      openmore
   SEVERITY:    NULL/Error

  RegInputOutput-ML   Verilog+VHDL      morelint
   SEVERITY:    NULL/Data

  STARC05-2.3.4.1v    VHDL              starc2005
   SEVERITY:    NULL/Warning

  W336                Verilog           lint
   SEVERITY:    NULL/Error

  W414                Verilog           lint
   SEVERITY:    Warning/Error

  W450L               Verilog           latch
   SEVERITY:    Info/Warning

  UndrivenInTerm-ML   Verilog+VHDL      morelint
   SEVERITY:    NULL/Error

  BufClock            Verilog+VHDL      openmore
   SEVERITY:    Guideline/Warning

  checkPinConnectedToSupply  Verilog+VHDL      erc
   SEVERITY:    NULL/Error

  CombLoop            Verilog+VHDL      openmore
   SEVERITY:    (MsgLabel: CombLoop) Guideline/Error

  FlopClockConstant   Verilog+VHDL      erc
   SEVERITY:    (MsgLabel: FlopClockConstant) Warning/Error

  LatchFeedback       Verilog+VHDL      latch
   SEVERITY:    NULL/Error

  W415                Verilog+VHDL      lint
   SEVERITY:    (MsgLabel: W415) Warning/Error

  STARC02-1.1.5.1     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.1     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.3     Verilog           ---
   SEVERITY:    Reference/Reference

  STARC02-1.1.5.3     VHDL              ---
   SEVERITY:    Reference/Reference

  STARC02-1.1.5.4     Verilog           ---
   SEVERITY:    Reference/Reference

  STARC02-1.1.5.4     VHDL              ---
   SEVERITY:    Reference/Reference

  Prereqs_STARC02-1.6.2.1  Verilog+VHDL      ---
   SEVERITY:    Data/Data

  STARC02-1.6.2.1     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.2.1.2     Verilog+VHDL      ---
   SEVERITY:    Recommended/Reference

  STARC02-2.4.1.2     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.5.1.1     Verilog+VHDL      ---
   SEVERITY:    Mandatory/Recommended3

  STARC02-2.5.1.2     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended2

  STARC02-1.2.1.1a    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended1

  STARC02-1.2.1.1b    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended1

  STARC02-1.2.1.3     Verilog+VHDL      ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.3.1.3     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.3.1.6     Verilog+VHDL      ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-1.3.2.1a    Verilog+VHDL      ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-1.3.2.1b    Verilog+VHDL      ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.3.2.2     Verilog+VHDL      ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.4.1.1     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended1

  STARC02-1.4.3.1a    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-1.4.3.1b    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-1.4.3.2     Verilog+VHDL      ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.4.3.4     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.5.1.1     Verilog+VHDL      ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-1.5.1.2     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended1

  STARC02-1.5.1.5     Verilog+VHDL      ---
   SEVERITY:    Recommended/Reference

  STARC02-1.6.1.1     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-1.6.1.2     Verilog+VHDL      ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.6.2.2     Verilog+VHDL      ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.6.2.2a    Verilog+VHDL      ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.6.3.1     Verilog+VHDL      ---
   SEVERITY:    Reference/Reference

  STARC02-1.6.3.2     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.5.1     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.3.6.1     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.5.1.4     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-2.5.2.1     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.1.4.5     Verilog           ---
   SEVERITY:    Reference/Recommended3

  STARC02-3.1.4.5     VHDL              ---
   SEVERITY:    Reference/Recommended3

  STARC02-3.3.1.1     Verilog+VHDL      ---
   SEVERITY:    NULL/Mandatory

  STARC02-3.3.1.4a    Verilog+VHDL      ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-1.1.1.2     Verilog           ---
   SEVERITY:    Recommended/Mandatory

  STARC02-1.1.1.2     VHDL              ---
   SEVERITY:    Recommended/Mandatory

  STARC02-1.1.1.3a    Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-1.1.1.3a    VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-1.1.1.8     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.1.8     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.1.10    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-1.1.1.10    VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-1.1.2.2     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.2.2     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.2.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.2.3     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.2.4     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.2.4     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.2.6a    Verilog           ---
   SEVERITY:    Mandatory/Recommended2

  STARC02-1.1.2.6a    VHDL              ---
   SEVERITY:    Mandatory/Recommended2

  STARC02-1.1.2.6b    Verilog           ---
   SEVERITY:    Mandatory/Recommended2

  STARC02-1.1.2.6b    VHDL              ---
   SEVERITY:    Mandatory/Recommended2

  STARC02-1.1.4.2     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.4.2     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.4.6     Verilog           ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-1.1.4.6     VHDL              ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-1.1.4.7     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.4.7     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.4.8     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.1.4.8     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.4.9     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-1.1.4.9     VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.3.1.2     Verilog           ---
   SEVERITY:    Mandatory/Recommended3

  STARC02-1.3.1.2     VHDL              ---
   SEVERITY:    Mandatory/Recommended3

  STARC02-1.6.1.4     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-1.6.1.4     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.1.1     Verilog           ---
   SEVERITY:    Recommended/Reference

  STARC02-2.1.1.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.1.2     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.1.2     VHDL              ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.1.3.1     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.3.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.3.4     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.1.3.4     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.6.1     Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.1.6.1     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.1.6.2     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.1.6.2     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.1.6.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.1.6.3     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.2.2.1     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.2.2.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.3.1.1     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.3.1.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.3.1.2a    Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.2a    VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.2b    Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.2b    VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.2c    Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.2c    VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.1.3     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.2.2     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.2.2     VHDL              ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.3.3.1     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.3.1     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.3.2     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.3.2     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.6.2a    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.6.2a    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.6.2b    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.6.2b    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.5.1.5a    Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.5.1.5a    VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.6.1.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.6.1.3     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.6.2.1     Verilog           ---
   SEVERITY:    Caution/Mandatory

  STARC02-2.6.2.1     VHDL              ---
   SEVERITY:    Caution/Mandatory

  STARC02-2.6.2.2     Verilog           ---
   SEVERITY:    Caution/Mandatory

  STARC02-2.6.2.2     VHDL              ---
   SEVERITY:    Caution/Mandatory

  STARC02-2.7.1.3a    Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.1.3a    VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.1.3b    Verilog           ---
   SEVERITY:    Reference/Recommended1

  STARC02-2.7.1.3b    VHDL              ---
   SEVERITY:    Reference/Recommended1

  STARC02-2.7.2.1     Verilog           ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.7.2.1     VHDL              ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.7.3.1a    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.7.3.1a    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.7.3.1b    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.7.3.1b    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.7.3.3a    Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.3.3a    VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.3.3b    Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.3.3b    VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.3.3c    Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.3.3c    VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.8.1.4     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.8.1.4     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.8.3.1     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.8.3.1     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.9.1.1     Verilog           ---
   SEVERITY:    Mandatory/Recommended2

  STARC02-2.9.1.1     VHDL              ---
   SEVERITY:    Mandatory/Recommended2

  STARC02-2.9.2.1     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.9.2.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.9.2.2     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.9.2.2     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.9.2.3     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.9.2.3     VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.9.2.4     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.9.2.4     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.10.3.1    Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-2.10.3.1    VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.10.6.5    Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.10.6.5    VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.11.1.4    Verilog           ---
   SEVERITY:    Mandatory/Recommended2

  STARC02-2.11.1.4    VHDL              ---
   SEVERITY:    Mandatory/Recommended2

  STARC02-2.11.2.1    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.11.2.1    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.11.3.1    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.11.3.1    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.11.4.1    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.11.4.1    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.4.4     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.4.4     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.5.2     Verilog           ---
   SEVERITY:    Recommended/Reference

  STARC02-3.1.5.2     VHDL              ---
   SEVERITY:    Reference/Reference

  STARC02-3.2.2.1     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.2.1     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.3.1     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-3.2.3.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-3.5.6.2a    Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.6.2a    VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.6.4     Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.6.4     VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-2.3.4.1     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.4.1     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.4.1.3     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.4.1.3     VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.1.5.2a    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.2a    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.2c    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.2c    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.3.2a    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.1.3.2b    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.1.3.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.3.3     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.1.1     Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-1.1.1.1     VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-1.1.1.5     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-1.1.1.5     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-1.3.1.5a    Verilog           ---
   SEVERITY:    Prohibited/Recommended3

  STARC02-1.3.1.5a    VHDL              ---
   SEVERITY:    Prohibited/Recommended3

  STARC02-1.3.1.5b    Verilog           ---
   SEVERITY:    Prohibited/Recommended3

  STARC02-1.3.1.5b    VHDL              ---
   SEVERITY:    Prohibited/Recommended3

  STARC02-2.6.1.4     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.6.1.4     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.2.7     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-3.1.2.7     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-3.1.4.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.4.3     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.5.3.1     Verilog           ---
   SEVERITY:    Recommended/Recommended1

  STARC02-3.5.3.1     VHDL              ---
   SEVERITY:    Recommended/Recommended1

  STARC02-3.2.3.2     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-3.2.4.3     Verilog           ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-1.1.1.6     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.1.4.5     Verilog           ---
   SEVERITY:    Reference/Reference

  STARC02-2.1.3.2     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.3.5     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.4.5     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.1.4.6a    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.1.4.6b    Verilog           ---
   SEVERITY:    Caution/Recommended3

  STARC02-2.1.5.3     Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-2.1.6.4     Verilog           ---
   SEVERITY:    Caution/Recommended2

  STARC02-2.2.3.2     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.2.3.3     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.5b    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.3.1.6     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.3.4.2     Verilog           ---
   SEVERITY:    Caution/Mandatory

  STARC02-2.7.4.3     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.8.1.3     Verilog           ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.8.1.5     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.8.1.6     Verilog           ---
   SEVERITY:    Caution/Recommended2

  STARC02-2.8.3.4a    Verilog           ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.8.3.4b    Verilog           ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.8.3.5     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.8.4.1a    Verilog           ---
   SEVERITY:    Caution/Reference

  STARC02-2.8.4.1b    Verilog           ---
   SEVERITY:    Caution/Reference

  STARC02-2.8.4.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.8.4.4     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.8.5.1     Verilog           ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.8.5.2     Verilog           ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.8.5.3     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.8.5.4     Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-2.9.1.2a    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.9.1.2b    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.9.1.2c    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.9.1.2d    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.10.1.4b   Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.10.1.4c   Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.10.2.3    Verilog           ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.10.3.2a   Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.10.3.2b   Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.10.3.2c   Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.10.3.5    Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.10.3.6    Verilog           ---
   SEVERITY:    Recommended/Mandatory

  STARC02-2.10.4.5    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.10.5.1    Verilog           ---
   SEVERITY:    Caution/Reference

  STARC02-2.10.6.1    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.11.4.2    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.3.1     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.3.4a    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.2.4     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-3.2.2.5     Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.2.1     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.2.3.1     Verilog           ---
   SEVERITY:    Recommended/Mandatory

  STARC02-2.3.2.1     Verilog           ---
   SEVERITY:    Caution/Reference

  STARC02-1.4.4.1     Verilog           ---
   SEVERITY:    Reference/Reference

  STARC02-1.1.4.4     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-3.1.3.4b    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.2.2     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.2.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.2.7     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.1.3b    VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-1.1.6.1     VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.1.6.4     VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.1.3.3     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.7.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.7.3     VHDL              ---
   SEVERITY:    Recommended/Reference

  STARC02-2.1.8.1     VHDL              ---
   SEVERITY:    Recommended/Reference

  STARC02-2.1.8.2     VHDL              ---
   SEVERITY:    Mandatory/Reference

  STARC02-2.1.8.4     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.8.5a    VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.1.8.5b    VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.1.8.6     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.8.9     VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.1.8.10    VHDL              ---
   SEVERITY:    Mandatory/Recommended2

  STARC02-2.1.9.4     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.1.9.5     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.1.10.1    VHDL              ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.1.10.2    VHDL              ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.1.10.3    VHDL              ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.1.10.4    VHDL              ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.1.10.5    VHDL              ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.1.10.6    VHDL              ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.1.10.8    VHDL              ---
   SEVERITY:    Prohibited/Recommended2

  STARC02-2.3.1.8     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.2.4     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.5.1.5b    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.8.3.3     VHDL              ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.9.3.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.10.1.2    VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-2.10.4.3    VHDL              ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.10.7.2    VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-2.11.1.1    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.11.5.2    VHDL              ---
   SEVERITY:    Prohibited/Recommended2

  STARC02-3.1.3.2c    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.6.1     VHDL              ---
   SEVERITY:    Recommended/Reference

  STARC02-3.1.6.2     VHDL              ---
   SEVERITY:    Caution/Reference

  STARC02-3.2.3.3     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-3.5.6.2b    VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.6.3a    VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-1.1.4.1b    VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.6.3b    VHDL              ---
   SEVERITY:    Recommended/Recommended2
------------------------------------------------------

##build_id : 5.6.0
##system   : Linux cimepc66 3.2.0-4-amd64 #1 SMP Debian 3.2.68-1+deb7u2 x86_64
##cwd      : /tp/xph3app/xph3app602/projet_drone/SPYGLASS/script
##lang     : Verilog+VHDL
##args     : -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -I '/softslin/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_PHYSICAL_HOME/common/sgphysical/policies/physical' \
             -nl \
             -wdir './spyglass-1/lint/lint_rtl' \
             -lib LIB_VHD ./../libs/LIB_VHD \
             -lib LIB_VHD ./../libs/LIB_VHD \
             -lib WORK ./spyglass-1/WORK \
             -dbdir './spyglass-1/.SG_SaveRestoreDB' \
             -mixed \
             -batch \
             -rules='badimplicitSM1,badimplicitSM2,badimplicitSM4,BlockHeader,bothedges,STARC05-2.1.6.5,STARC05-2.3.1.2c,W421,W442a,W442b,W442c,W442f,sim_race02,W110a,W416,CheckDelayTimescale-ML,PragmaComments-ML,STARC05-2.10.2.3,STARC05-2.11.3.1,STARC05-2.3.1.5b,W215,W216,W289,W292,W293,W317,W352,W398,W422,W424,W426,W467,W480,W481a,W481b,W496a,W496b,W71,DuplicateCaseLabel-ML,NoAssignX-ML,NoXInCase-ML,ParamWidthMismatch-ML,ReportPortInfo-ML,STARC05-2.1.3.1,STARC05-2.1.5.3,STARC05-2.2.3.3,STARC05-2.3.1.6,W110,W116,W122,W123,W19,W218,W240,W263,W337,W362,W486,W499,W502,W505,W66,InferLatch,RegInputOutput-ML,STARC05-2.3.4.1v,STARC05-2.5.1.7,STARC05-2.5.1.9,W336,W414,W450L,UndrivenInTerm-ML,BufClock,checkPinConnectedToSupply,CombLoop,FlopClockConstant,FlopEConst,FlopSRConst,LatchFeedback,STARC05-1.2.1.2,STARC05-1.3.1.3,STARC05-1.4.3.4,STARC05-2.1.4.5,STARC05-2.4.1.5,STARC05-2.5.1.2,W392,W415' \
             -policy='openmore,starc,starc2005,erc,simulation,lint,latch,spyglass,morelint,timing' \
             --goal_info 'lint/lint_rtl@' \
             -projectwdir './spyglass-1' \
             -hdllibdu \
             -templatedir '/softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff' \
             --template_info 'lint/lint_rtl' \
             -overloadrules 'STARC05-2.1.6.5+severity=Warning,STARC05-2.3.1.2c+severity=Error,W421+severity=Error,sim_race02+severity=Warning,W416+severity=Error,PragmaComments-ML+severity=Data,STARC05-2.10.2.3+severity=Warning,STARC05-2.11.3.1+severity=Warning,STARC05-2.3.1.5b+severity=Error,W289+severity=Error,W293+severity=Error,W352+severity=Error,W398+severity=Error,W422+severity=Error,W71+severity=Error,ParamWidthMismatch-ML+severity=Warning,ReportPortInfo-ML+severity=Data,STARC05-2.1.3.1+severity=Warning,STARC05-2.1.5.3+severity=Warning,STARC05-2.2.3.3+severity=Warning,STARC05-2.3.1.6+severity=Warning,W110+severity=Error,W122+severity=Error,W123+severity=Error,W19+severity=Error,W218+severity=Error,W505+severity=Error,W66+severity=Error,InferLatch+severity=Error,RegInputOutput-ML+severity=Data,STARC05-2.3.4.1v+severity=Warning,STARC05-2.5.1.7+severity=Warning,STARC05-2.5.1.9+severity=Warning,W336+severity=Error,W414+severity=Error,W450L+severity=Warning,UndrivenInTerm-ML+severity=Error,BufClock+severity=Warning,checkPinConnectedToSupply+severity=Error,CombLoop+msgLabel=CombLoop+severity=Error,FlopClockConstant+msgLabel=FlopClockConstant+severity=Error,LatchFeedback+severity=Error,STARC05-1.2.1.2+severity=Error,STARC05-1.3.1.3+severity=Warning,STARC05-1.4.3.4+severity=Warning,STARC05-2.1.4.5+severity=Warning,STARC05-2.4.1.5+severity=Error,W415+msgLabel=W415+severity=Error' \
             -enable_save_restore \
             -enable_save_restore_builtin 'true' \
             -assume_driver_load=yes \
             -checkInHierarchy=yes \
             -checkRTLCInst=yes \
             -checkalldimension=yes \
             -checkconstassign=yes \
             -chkTopModule=yes \
             -enableE2Q=yes \
             -ignoreModuleInstance=yes \
             -new_flow_width=yes \
             -nocheckoverflow=yes \
             -report_inferred_cell=yes \
             -reportundrivenout=no \
             -strict=W342,W343 \
             -treat_latch_as_combinational=yes \
             -64bit  \
             ../../../DE1_SOC_CAMERA_IP_Vhdl/vhdl/image_process.vhd \
             ../../../DE1_SOC_CAMERA_IP_Vhdl/vhdl/position.vhd
\
             -libhdlfiles LIB_VHD '/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/vhdl/image_process.vhd /tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/vhdl/position.vhd'
##verbosity level   : 2
##exact cmdline arg : -batch -project spyglass-1.prj -goal lint/lint_rtl -64bit
##spyglass_run.csh begins :
;	cd /tp/xph3app/xph3app602/projet_drone/SPYGLASS/script
;	setenv ATRENTA_LICENSE_FILE 1721@cimekey1
;	setenv SPYGLASS_LD_PRELOAD /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/lib/libsgjemalloc-Linux4.so
;	setenv SPYGLASS_DW_PATH /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/dw_support
;	/softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/bin/spyglass  -batch -project spyglass-1.prj -goal lint/lint_rtl -64bit
##spyglass_run.csh ends
##files    : ../../../DE1_SOC_CAMERA_IP_Vhdl/vhdl/image_process.vhd \
             ../../../DE1_SOC_CAMERA_IP_Vhdl/vhdl/position.vhd


WARNING [237]    Following rules can not run on restored design database. Hence, HDL being re-read:
                 STARC05-2.1.4.5
                 STARC05-2.1.5.3
                 STARC05-2.2.3.3
                 STARC05-2.3.1.5b
                 STARC05-2.3.1.6
                 STARC05-2.10.2.3
                 STARC05-2.11.3.1
                 STARC05-2.1.3.1
                 STARC05-2.3.1.2c
                 STARC05-2.3.4.1v
                 sim_race02
                 W442a
                 W442b
                 W442c
                 W442f
                 badimplicitSM1
                 badimplicitSM2
                 badimplicitSM4
                 bothedges
                 W110
                 W122
                 W496a
                 W496b
                 W19
                 W66
                 W116
                 W123
                 W215
                 W216
                 W218
                 W263
                 W289
                 W317
                 W337
                 W352
                 W362
                 W422
                 W426
                 W480
                 W481a
                 W481b
                 W486
                 W499
                 W502
                 W336
                 W414
                 BlockHeader
                 W292
                 W416
                 W110a
                 W71
                 W240
                 W293
                 W398
                 W421
                 W424
                 W467
                 W505
                 W392
                 W450L
                 RegInputOutput-ML
                 ReportPortInfo-ML
                 PragmaComments-ML
                 NoAssignX-ML
                 ParamWidthMismatch-ML
                 CheckDelayTimescale-ML
                 DuplicateCaseLabel-ML
                 NoXInCase-ML
                 STARC05-2.5.1.7
                 STARC05-2.1.6.5
                 STARC05-2.5.1.9
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_rtl/spyglass_reports/openmore/CombLoopReport.rpt' in "w+" mode ...
##FILEDEBUG[spyOpenFile]: Opening file './spyglass-1/lint/lint_rtl/spyglass_reports/lint/SignalUsageReport.rpt' in "a" mode...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_rtl/spyglass_reports/lint/SignalUsageReport.rpt' in "a" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_rtl/spyglass_spysch/morelint/RegInputOutput' in "a" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_rtl/spyglass_reports/morelint/ReportPortInfo' in "a" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_rtl/spyglass_reports/morelint/ReportPortInfo.csv' in "a" mode ...
##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_rtl/spyglass_spysch/morelint/ReportPorts' in "a" mode ...

INFO [76]    Using `./spyglass-1/WORK/64' as the Work Directory for 64bit precompiled dump.
Checking Rule PrecompileLibCheck01 (Rule 1 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 2 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 3 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 4 of total 230) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 5 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 6 of total 230) .... done (Time = 0.00s, Memory = 7.9K)
Checking Rule SGDC_clock05 (Rule 7 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 8 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 9 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 10 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_value03 (Rule 11 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 12 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain06 (Rule 13 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain07 (Rule 14 of total 230) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 15 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 16 of total 230) .... done (Time = 0.00s, Memory = 24.0K)
Checking Rule SGDC_waive01 (Rule 17 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 18 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 19 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 20 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 21 of total 230) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule SGDC_waive06 (Rule 22 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 23 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 24 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 25 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 26 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 27 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 28 of total 230) .... done (Time = 0.00s, Memory = 0.2K)
Checking Rule SGDC_waive13 (Rule 29 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 30 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 31 of total 230) .... done (Time = 0.00s, Memory = -27.0K)
Checking Rule SGDC_waive30 (Rule 32 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 33 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 34 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 35 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 36 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 37 of total 230) .... done (Time = 0.00s, Memory = 15.0K)
Checking Rule SGDC_libgroup01 (Rule 38 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 39 of total 230) .... done (Time = 0.00s, Memory = 2.3K)
Checking Rule SGDC_libgroup04 (Rule 40 of total 230) .... done (Time = 0.00s, Memory = 15.0K)
Checking Rule SGDC_power_data01 (Rule 41 of total 230) .... done (Time = 0.00s, Memory = 0.4K)
Checking Rule SGDC_ungroup01 (Rule 42 of total 230) .... done (Time = 0.00s, Memory = 15.0K)
Checking Rule SGDC_abstract_port06 (Rule 43 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port14 (Rule 44 of total 230) .... done (Time = 0.00s, Memory = 23.0K)
Checking Rule SGDC_abstract_port15 (Rule 45 of total 230) .... done (Time = 0.00s, Memory = -8.1K)
Checking Rule SGDC_abstract_port18 (Rule 46 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 47 of total 230) .... done (Time = 0.00s, Memory = 0.6K)
Checking Rule CMD_ignorelibs01 (Rule 48 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 49 of total 230) .... done (Time = 0.02s, Memory = -1.7K)
Checking Rule STARC05-2.3.1.2c (Rule 50 of total 230) .... done (Time = 0.00s, Memory = -2.0K)
Checking Rule W442a (Rule 51 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442b (Rule 52 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442c (Rule 53 of total 230) .... done (Time = 0.00s, Memory = -1.5K)
Checking Rule W442f (Rule 54 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM1 (Rule 55 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM2 (Rule 56 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM4 (Rule 57 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule bothedges (Rule 58 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule BlockHeader (Rule 59 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W421 (Rule 60 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.1.6.5 (Rule 61 of total 230) .... done (Time = 0.00s, Memory = 0.0K)

INFO [323]    Following built-in checks are performed only on libraries
              compiled in the current run, as these built-in checks require design
              to be re-parsed:

              BlockHeader
              STARC05-2.1.6.5
              STARC05-2.3.1.2c
              W421
              W442a
              W442b
              W442c
              W442f
              badimplicitSM1
              badimplicitSM2
              badimplicitSM4
              bothedges

              If you want to perform these checks on all RTL libraries,
              please specify option 'force_compile', which recompiles
              all the libraries.
##SGDEBUG [BENCHMARK_ABSOLUTE]: Started Processing RTL Library LIB_VHD to check if it needs compilation: 3 sec, 460965 KB, 2081252 KB
##SGDEBUG [BENCHMARK_INCR]: Started Processing RTL Library LIB_VHD to check if it needs compilation: 3 sec, 460965 KB, 2081252 KB


Started Processing RTL Library LIB_VHD to check if it needs compilation

INFO [76]    Using `./../libs/LIB_VHD/64' as the Work Directory for 64bit precompiled dump.
##SGDEBUG [BENCHMARK_ABSOLUTE]: Deffering compilation decision for RTL Library LIB_VHD to Analysis Stage: 3 sec, 461004 KB, 2081252 KB
##SGDEBUG [BENCHMARK_INCR]: Deffering compilation decision for RTL Library LIB_VHD to Analysis Stage: 0 sec, 39 KB, 0 KB
Deffering compilation decision for RTL Library LIB_VHD to Analysis Stage

Checking Rule ReportStopSummary (Rule 62 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 63 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Started Processing RTL Library LIB_VHD to check if it needs compilation: 3 sec, 594015 KB, 2213604 KB
##SGDEBUG [BENCHMARK_INCR]: Started Processing RTL Library LIB_VHD to check if it needs compilation: 0 sec, 133011 KB, 132352 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Library LIB_VHD would not be compiled: 3 sec, 594015 KB, 2213604 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Library LIB_VHD would not be compiled: 0 sec, 0 KB, 0 KB
RTL Library Precompilation Skipped For Library: LIB_VHD
Processed 1 Libraries for Compilation out of total 1
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis started: 3 sec, 593964 KB, 2213604 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis started: 0 sec, -51 KB, 0 KB
 Analyzing input file "../../../DE1_SOC_CAMERA_IP_Vhdl/vhdl/image_process.vhd" ...
 Analyzing input file "../../../DE1_SOC_CAMERA_IP_Vhdl/vhdl/position.vhd" ...
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis finished: 3 sec, 599664 KB, 2217956 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis finished: 0 sec, 5700 KB, 4352 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration started: 3 sec, 599665 KB, 2217956 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration started: 0 sec, 1 KB, 0 KB
 Elaborating Top VHDL Design Unit 'image_process.rtl' .....
 done
 Elaborating Top VHDL Design Unit 'position.det' .....
 done
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration finished: 3 sec, 665569 KB, 2283748 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration finished: 0 sec, 65904 KB, 65792 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker started: 3 sec, 665569 KB, 2283748 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker started: 0 sec, 0 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker finished: 3 sec, 665569 KB, 2283748 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker finished: 0 sec, 0 KB, 0 KB
Checking Rule ElabSummary (Rule 64 of total 230)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_rtl/spyglass_reports/SpyGlass/elab_summary.rpt' in "w" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_rtl/spyglass_reports/SpyGlass/elab_summary.rpt' closed.
 .... done (Time = 0.00s, Memory = 0.5K)
Checking Rule ReportCheckDataSummary (Rule 65 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
 Reading waiver file "./spyglass-1/lint/lint_rtl/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc" ...
 Generating SGDC file "./spyglass-1/lint/lint_rtl/spyglass_spysch/constraint/pragma2Constraint.sgdc" from pragmas in HDL source files ....
 Generating WAIVER file "./spyglass-1/lint/lint_rtl/spyglass_spysch/waiver/pragma2Waiver.swl" from pragmas in HDL source files ....
Checking Rule DetectTopDesignUnits (Rule 66 of total 230) Detected 2 top level design units: 
     image_process.rtl
     position.det
 .... done (Time = 0.00s, Memory = 4.1K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.00s, Memory = 20.0K)
Checking Rule SGDC_testmode03 (Rule 67 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportObsoletePragmas (Rule 68 of total 230) .... done (Time = 0.00s, Memory = -24.0K)
Checking Rule checkSGDC_01 (Rule 69 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_03 (Rule 70 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_08 (Rule 71 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule GenerateConfMap (Rule 72 of total 230) .... done (Time = 0.00s, Memory = 402.7K)
Checking Rule SGDC_memorywritepin04 (Rule 73 of total 230) .... done (Time = 0.00s, Memory = -0.4K)
Checking Rule SGDC_reset02 (Rule 74 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset03 (Rule 75 of total 230) .... done (Time = 0.00s, Memory = 15.0K)
Checking Rule SGDC_libgroup03 (Rule 76 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup02 (Rule 77 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HdlLibDuCheck (Rule 78 of total 230) .... done (Time = 0.00s, Memory = 0.2K)
Checking Rule RtlDesignInfo (Rule 79 of total 230)
##SGDEBUG [BENCHMARK_DATA]: Number of RTL Design Units = 2
 .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sim_race02 (Rule 80 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W416 (Rule 81 of total 230) .... done (Time = 0.00s, Memory = -14.5K)
Checking Rule W110a (Rule 82 of total 230) .... done (Time = 0.00s, Memory = 0.2K)
Checking Rule preReq_ConsCase2 (Rule 83 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule preReq_ConsCase (Rule 84 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-AlwaysParamSetup (Rule 85 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-ProcessParamSetup (Rule 86 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Latch_VePreReqRule (Rule 87 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CheckCelldefine (Rule 88 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive23 (Rule 89 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive26 (Rule 90 of total 230) .... done (Time = 0.00s, Memory = 0.3K)
Checking Rule SGDC_waive27 (Rule 91 of total 230) .... done (Time = 0.00s, Memory = 1.6K)
Checking Rule SGDC_waive29 (Rule 92 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereqs_RegOutputs (Rule 93 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.1.4.5 (Rule 94 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.3.1.5b (Rule 95 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.11.3.1 (Rule 96 of total 230) .... done (Time = 0.01s, Memory = -3.0K)
Checking Rule W496b (Rule 97 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W317 (Rule 98 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W422 (Rule 99 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W426 (Rule 100 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W480 (Rule 101 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W481a (Rule 102 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W481b (Rule 103 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W422 (Rule 104 of total 230) .... done (Time = 0.00s, Memory = 5.7K)
Checking Rule W292 (Rule 105 of total 230) .... done (Time = 0.00s, Memory = -36.5K)
Checking Rule W71 (Rule 106 of total 230) .... done (Time = 0.00s, Memory = 29.0K)
Checking Rule W293 (Rule 107 of total 230) .... done (Time = 0.00s, Memory = 8.9K)
Checking Rule W398 (Rule 108 of total 230) .... done (Time = 0.00s, Memory = -0.5K)
Checking Rule W421 (Rule 109 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W424 (Rule 110 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W467 (Rule 111 of total 230) .... done (Time = 0.04s, Memory = 3211.4K)
Checking Rule Prereqs_RegInputOutputs (Rule 112 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PragmaComments-ML (Rule 113 of total 230) .... done (Time = 0.00s, Memory = 70.0K)
Checking Rule PragmaComments-ML (Rule 114 of total 230)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_rtl/spyglass_spysch/morelint/PragmaComments' in "a" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_rtl/spyglass_spysch/morelint/PragmaComments' closed.
 .... done (Time = 0.00s, Memory = 0.7K)
Checking Rule CheckDelayTimescale-ML (Rule 115 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereqs_InclFileSetup-ML (Rule 116 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit position
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 117 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 230) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 230) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 230) .... done (Time = 0.00s, Memory = 4.3K)
    Checking Rule STARC05-2.11.3.1 (Rule 122 of total 230) .... done (Time = 0.00s, Memory = 5.4K)
    Checking Rule STARC05-2.1.3.1 (Rule 123 of total 230) .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule W110 (Rule 124 of total 230) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W122 (Rule 125 of total 230) .... done (Time = 0.00s, Memory = 28.0K)
    Checking Rule W496a (Rule 126 of total 230) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule W19 (Rule 127 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 128 of total 230) .... done (Time = 0.00s, Memory = 0.5K)
    Checking Rule W116 (Rule 129 of total 230) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 130 of total 230) .... done (Time = 0.00s, Memory = 5.2K)
    Checking Rule W215 (Rule 131 of total 230) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule W216 (Rule 132 of total 230) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule W218 (Rule 133 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 134 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 135 of total 230) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule W337 (Rule 136 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 137 of total 230) .... done (Time = 0.00s, Memory = 5.1K)
    Checking Rule W362 (Rule 138 of total 230) .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule W486 (Rule 139 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 140 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 141 of total 230) .... done (Time = 0.00s, Memory = 28.0K)
    Checking Rule W116 (Rule 142 of total 230) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W122 (Rule 143 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 144 of total 230) .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule W71 (Rule 145 of total 230) .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule W240 (Rule 146 of total 230) .... done (Time = 0.00s, Memory = 3.3K)
    Checking Rule W240 (Rule 147 of total 230) .... done (Time = 0.00s, Memory = -1.1K)
    Checking Rule W293 (Rule 148 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 149 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 150 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 151 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 152 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 153 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Usage (Rule 154 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 155 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 156 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 157 of total 230) .... done (Time = 0.00s, Memory = -33.7K)
    Checking Rule ReportPortInfo-ML (Rule 158 of total 230) .... done (Time = 0.00s, Memory = 7.9K)
    Checking Rule NoAssignX-ML (Rule 159 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 160 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule DuplicateCaseLabel-ML (Rule 161 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 162 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 163 of total 230) .... done (Time = 0.00s, Memory = -0.0K)
Checking ELABDU Rules for designUnit position
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 117 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 230) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 230) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 230) .... done (Time = 0.00s, Memory = 4.3K)
    Checking Rule STARC05-2.11.3.1 (Rule 122 of total 230) .... done (Time = 0.00s, Memory = 5.4K)
    Checking Rule STARC05-2.1.3.1 (Rule 123 of total 230) .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule W110 (Rule 124 of total 230) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W122 (Rule 125 of total 230) .... done (Time = 0.00s, Memory = 28.0K)
    Checking Rule W496a (Rule 126 of total 230) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule W19 (Rule 127 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 128 of total 230) .... done (Time = 0.00s, Memory = 0.5K)
    Checking Rule W116 (Rule 129 of total 230) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 130 of total 230) .... done (Time = 0.00s, Memory = 5.2K)
    Checking Rule W215 (Rule 131 of total 230) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule W216 (Rule 132 of total 230) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule W218 (Rule 133 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 134 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 135 of total 230) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule W337 (Rule 136 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 137 of total 230) .... done (Time = 0.00s, Memory = 5.1K)
    Checking Rule W362 (Rule 138 of total 230) .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule W486 (Rule 139 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 140 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 141 of total 230) .... done (Time = 0.00s, Memory = 28.0K)
    Checking Rule W116 (Rule 142 of total 230) .... done (Time = 0.00s, Memory = 26.9K)
    Checking Rule W122 (Rule 143 of total 230) .... done (Time = 0.00s, Memory = -8.2K)
    Checking Rule W123 (Rule 144 of total 230) .... done (Time = 0.00s, Memory = 8.8K)
    Checking Rule W71 (Rule 145 of total 230) .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule W240 (Rule 146 of total 230) .... done (Time = 0.00s, Memory = 3.3K)
    Checking Rule W240 (Rule 147 of total 230) .... done (Time = 0.00s, Memory = -3.9K)
    Checking Rule W293 (Rule 148 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 149 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 150 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 151 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 152 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 153 of total 230) .... done (Time = 0.00s, Memory = -3.1K)
    Checking Rule Prereqs_Usage (Rule 154 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 155 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 156 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 157 of total 230) .... done (Time = 0.00s, Memory = -1.2K)
    Checking Rule ReportPortInfo-ML (Rule 158 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 159 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 160 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule DuplicateCaseLabel-ML (Rule 161 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 162 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 163 of total 230) .... done (Time = 0.00s, Memory = -4.1K)
Checking ELABDU Rules for designUnit image_process
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 117 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 230) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 230) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 230) .... done (Time = 0.00s, Memory = 4.3K)
    Checking Rule STARC05-2.11.3.1 (Rule 122 of total 230) .... done (Time = 0.00s, Memory = 5.4K)
    Checking Rule STARC05-2.1.3.1 (Rule 123 of total 230) .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule W110 (Rule 124 of total 230) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W122 (Rule 125 of total 230) .... done (Time = 0.00s, Memory = 28.0K)
    Checking Rule W496a (Rule 126 of total 230) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule W19 (Rule 127 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 128 of total 230) .... done (Time = 0.00s, Memory = 0.5K)
    Checking Rule W116 (Rule 129 of total 230) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 130 of total 230) .... done (Time = 0.00s, Memory = 5.2K)
    Checking Rule W215 (Rule 131 of total 230) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule W216 (Rule 132 of total 230) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule W218 (Rule 133 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 134 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 135 of total 230) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule W337 (Rule 136 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 137 of total 230) .... done (Time = 0.00s, Memory = 5.1K)
    Checking Rule W362 (Rule 138 of total 230) .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule W486 (Rule 139 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 140 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 141 of total 230) .... done (Time = 0.00s, Memory = 28.0K)
    Checking Rule W116 (Rule 142 of total 230) .... done (Time = 0.00s, Memory = -6.1K)
    Checking Rule W122 (Rule 143 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 144 of total 230) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule W71 (Rule 145 of total 230) .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule W240 (Rule 146 of total 230) .... done (Time = 0.00s, Memory = 3.3K)
    Checking Rule W240 (Rule 147 of total 230) .... done (Time = 0.00s, Memory = -0.4K)
    Checking Rule W293 (Rule 148 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 149 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 150 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 151 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 152 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 153 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Usage (Rule 154 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 155 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 156 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 157 of total 230) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule ReportPortInfo-ML (Rule 158 of total 230) .... done (Time = 0.00s, Memory = -58.8K)
    Checking Rule NoAssignX-ML (Rule 159 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 160 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule DuplicateCaseLabel-ML (Rule 161 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 162 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 163 of total 230) .... done (Time = 0.00s, Memory = -8.0K)
Checking ELABDU Rules for designUnit image_process
    Checking Rule Prereqs_STARC-2.3.6.1 (Rule 117 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 230) .... done (Time = 0.00s, Memory = 0.9K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 230) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 230) .... done (Time = 0.00s, Memory = 4.3K)
    Checking Rule STARC05-2.11.3.1 (Rule 122 of total 230) .... done (Time = 0.00s, Memory = 5.4K)
    Checking Rule STARC05-2.1.3.1 (Rule 123 of total 230) .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule W110 (Rule 124 of total 230) .... done (Time = 0.00s, Memory = 0.4K)
    Checking Rule W122 (Rule 125 of total 230) .... done (Time = 0.00s, Memory = 28.0K)
    Checking Rule W496a (Rule 126 of total 230) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule W19 (Rule 127 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 128 of total 230) .... done (Time = 0.00s, Memory = 0.5K)
    Checking Rule W116 (Rule 129 of total 230) .... done (Time = 0.00s, Memory = 0.6K)
    Checking Rule W123 (Rule 130 of total 230) .... done (Time = 0.00s, Memory = 5.2K)
    Checking Rule W215 (Rule 131 of total 230) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule W216 (Rule 132 of total 230) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule W218 (Rule 133 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 134 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 135 of total 230) .... done (Time = 0.00s, Memory = 3.5K)
    Checking Rule W337 (Rule 136 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 137 of total 230) .... done (Time = 0.00s, Memory = 5.1K)
    Checking Rule W362 (Rule 138 of total 230) .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule W486 (Rule 139 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 140 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 141 of total 230) .... done (Time = 0.00s, Memory = 28.0K)
    Checking Rule W116 (Rule 142 of total 230) .... done (Time = 0.00s, Memory = 4.0K)
    Checking Rule W122 (Rule 143 of total 230) .... done (Time = 0.00s, Memory = -1.0K)
    Checking Rule W123 (Rule 144 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 145 of total 230) .... done (Time = 0.00s, Memory = 0.2K)
    Checking Rule W240 (Rule 146 of total 230) .... done (Time = 0.00s, Memory = 3.3K)
    Checking Rule W240 (Rule 147 of total 230) .... done (Time = 0.00s, Memory = -13.3K)
    Checking Rule W293 (Rule 148 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 149 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 150 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 151 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 152 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 153 of total 230) .... done (Time = 0.00s, Memory = 0.8K)
    Checking Rule Prereqs_Usage (Rule 154 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_CheckFuncTask (Rule 155 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 156 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 157 of total 230) .... done (Time = 0.00s, Memory = -0.0K)
    Checking Rule ReportPortInfo-ML (Rule 158 of total 230) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule NoAssignX-ML (Rule 159 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 160 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule DuplicateCaseLabel-ML (Rule 161 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 162 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 163 of total 230) .... done (Time = 0.00s, Memory = -3.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring NOM started: 4 sec, 671155 KB, 2287332 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring NOM started: 1 sec, 5586 KB, 3584 KB

INFO [235]    Restoring design database from directory './spyglass-1/.SG_SaveRestoreDB/autogenerated__default_snapshot' ...
              done

##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring NOM completed: 4 sec, 700036 KB, 2316004 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring NOM completed: 0 sec, 28881 KB, 28672 KB
     (Memory Used = 28881.0K(incr), 700036.0K(tot), Cpu Time = 0.03s(incr))
Checking Rule InferBlackBox (Rule 164 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Modules = 2
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances = 1841
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Nets = 3002
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Terminals = 11309
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances per Module (max and avg) = 1559, 920
##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring SDE Data started: 4 sec, 704197 KB, 2319332 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring SDE Data started: 0 sec, 4161 KB, 3328 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring SDE Data completed: 4 sec, 704204 KB, 2319332 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring SDE Data completed: 0 sec, 7 KB, 0 KB
     (Memory Used = 7.2K(incr), 704212.2K(tot), Cpu Time = 0.00s(incr))
Checking Rule SGDC_waive37 (Rule 165 of total 230) .... done (Time = 0.00s, Memory = 0.6K)
Checking Rule SGDC_waive24 (Rule 166 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive25 (Rule 167 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive31 (Rule 168 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive35 (Rule 169 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule InferLatch for module image_process.rtl (Rule 170 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.3.4.1v for module image_process.rtl (Rule 171 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module image_process.rtl (Rule 172 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module image_process.rtl (Rule 173 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule InferLatch for module position.det (Rule 170 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.3.4.1v for module position.det (Rule 171 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module position.det (Rule 172 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module position.det (Rule 173 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.00s, Memory = -0.6K)
Checking Rule SGDC_testmode03 (Rule 67 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LogNMuxPrereq (Rule 174 of total 230) .... done (Time = 0.00s, Memory = -1.9K)
Checking Rule _abstractPortSGDC (Rule 175 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port03 (Rule 176 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port04 (Rule 177 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port05 (Rule 178 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port07 (Rule 179 of total 230) .... done (Time = 0.00s, Memory = -1.4K)
Checking Rule SGDC_abstract_port08 (Rule 180 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port10 (Rule 181 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port11 (Rule 182 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port12 (Rule 183 of total 230) .... done (Time = 0.00s, Memory = -16.0K)
Checking Rule SGDC_abstract_port13 (Rule 184 of total 230) .... done (Time = 0.00s, Memory = 0.9K)
Checking Rule HangingNetPreReq-ML (Rule 185 of total 230) .... done (Time = 0.00s, Memory = 0.4K)
Checking Rule ReportUngroup (Rule 186 of total 230) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule LINT_portReten (Rule 187 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port21 (Rule 188 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule UndrivenInTerm-ML (Rule 189 of total 230) .... done (Time = 0.03s, Memory = 51.1K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: VS rule checking finished...: 5 sec, 704439 KB, 2320356 KB
##SGDEBUG [BENCHMARK_INCR]: VS rule checking finished...: 1 sec, 235 KB, 1024 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elab View Deletion Finished: 5 sec, 638535 KB, 2254564 KB
##SGDEBUG [BENCHMARK_INCR]: Elab View Deletion Finished: 0 sec, -65904 KB, -65792 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: After deleting RTL view: 5 sec, 562368 KB, 2180580 KB
##SGDEBUG [BENCHMARK_INCR]: After deleting RTL view: 0 sec, -76167 KB, -73984 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening started: 5 sec, 563279 KB, 2181348 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening started: 0 sec, 911 KB, 768 KB
 Flattening image_process (.lib instances separately flattened) ....
     (Memory Used = 1324.1K(incr), 564598.7K(tot), Cpu Time = 0.01s(incr))
 Flattening completed
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Instances = 282
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Nets = 339
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Terms = 1223
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Paths = 1
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Ports = 80
##SGDEBUG [BENCHMARK_DATA]: Number of Black-Box Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of Lib Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of ILM Instances = 0
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening finished: 5 sec, 564630 KB, 2182628 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening finished: 0 sec, 1351 KB, 1280 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening started: 5 sec, 564598 KB, 2182628 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening started: 0 sec, -32 KB, 0 KB
 Flattening position (.lib instances separately flattened) ....
     (Memory Used = 718.1K(incr), 565316.4K(tot), Cpu Time = 0.03s(incr))
 Flattening completed
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Instances = 1559
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Nets = 2579
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Terms = 9578
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Paths = 1
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Ports = 97
##SGDEBUG [BENCHMARK_DATA]: Number of Black-Box Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of Lib Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of ILM Instances = 0
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening finished: 5 sec, 565316 KB, 2183140 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening finished: 0 sec, 718 KB, 512 KB
Checking Rule SGDC_set_case_analysis_LC (Rule 190 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule BufClock (Rule 191 of total 230) .... done (Time = 0.00s, Memory = 1056.4K)
Checking Rule CombLoop (Rule 192 of total 230) .... done (Time = 0.00s, Memory = 517.8K)
Checking Rule STARC05-2.5.1.2 (Rule 193 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-1.3.1.3 (Rule 194 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-1.4.3.4 (Rule 195 of total 230) .... done (Time = 0.00s, Memory = 3.6K)
Checking Rule FlopClockConstant (Rule 196 of total 230) .... done (Time = 0.00s, Memory = 20.2K)
Checking Rule FlopSRConst (Rule 197 of total 230) .... done (Time = 0.00s, Memory = -1.5K)
Checking Rule FlopEConst (Rule 198 of total 230) .... done (Time = 0.00s, Memory = -3.3K)
Checking Rule checkPinConnectedToSupply (Rule 199 of total 230) .... done (Time = 0.00s, Memory = 12.0K)
Checking Rule W392 (Rule 200 of total 230) .... done (Time = 0.00s, Memory = -18.9K)
Checking Rule W415 (Rule 201 of total 230) .... done (Time = 0.00s, Memory = -25.0K)
Checking Rule LatchFeedback (Rule 202 of total 230) .... done (Time = 0.00s, Memory = 8.8K)
Checking Rule STARC05-2.4.1.5 (Rule 203 of total 230) .... done (Time = 0.00s, Memory = -1.0K)
Checking Rule STARC05-1.2.1.2 (Rule 204 of total 230) .... done (Time = 0.00s, Memory = 0.5K)
Checking Rule SGDC_set_case_analysis_LC (Rule 190 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule BufClock (Rule 191 of total 230) .... done (Time = 0.02s, Memory = 527.1K)
Checking Rule CombLoop (Rule 192 of total 230) .... done (Time = 0.02s, Memory = 560.6K)
Checking Rule STARC05-2.5.1.2 (Rule 193 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-1.3.1.3 (Rule 194 of total 230) .... done (Time = 0.00s, Memory = 0.2K)
Checking Rule STARC05-1.4.3.4 (Rule 195 of total 230) .... done (Time = 0.00s, Memory = 4.9K)
Checking Rule FlopClockConstant (Rule 196 of total 230) .... done (Time = 0.00s, Memory = 13.3K)
Checking Rule FlopSRConst (Rule 197 of total 230) .... done (Time = 0.00s, Memory = 0.5K)
Checking Rule FlopEConst (Rule 198 of total 230) .... done (Time = 0.00s, Memory = -4.3K)
Checking Rule checkPinConnectedToSupply (Rule 199 of total 230) .... done (Time = 0.00s, Memory = -14.6K)
Checking Rule W392 (Rule 200 of total 230) .... done (Time = 0.03s, Memory = 98.5K)
Checking Rule W415 (Rule 201 of total 230) .... done (Time = 0.01s, Memory = -6.2K)
Checking Rule LatchFeedback (Rule 202 of total 230) .... done (Time = 0.01s, Memory = 13.0K)
Checking Rule STARC05-2.4.1.5 (Rule 203 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-1.2.1.2 (Rule 204 of total 230) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AnalyzeBBox (Rule 205 of total 230) .... done (Time = 0.00s, Memory = -7.8K)
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_rtl/spyglass_reports/openmore/CombLoopReport.rpt' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_rtl/spyglass_reports/lint/SignalUsageReport.rpt' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_rtl/spyglass_spysch/morelint/RegInputOutput' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_rtl/spyglass_reports/morelint/ReportPortInfo' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_rtl/spyglass_reports/morelint/ReportPortInfo.csv' closed.
##FILEDEBUG[sgCloseFile]: File './spyglass-1/lint/lint_rtl/spyglass_spysch/morelint/ReportPorts' closed.
Checking Rule ReportCheckDataSummary (Rule 65 of total 230) .... done (Time = 0.00s, Memory = 0.0K)

Applying user specified and internally generated waivers on violation database .... done (Time = 0.03s)

Generating data for Console...
##SGDEBUG [PEAK_MEMORY]: 2320356 KB for entire run at 'SGDC_testmode03' stage
##SGDEBUG [VMPEAK_MEMORY]: 2526020 KB for entire run
##SGDEBUG [BENCHMARK_ABSOLUTE]: Rule checking finished: 5 sec, 565234 KB, 2170852 KB
##SGDEBUG [BENCHMARK_INCR]: Rule checking finished: 0 sec, -82 KB, -12288 KB


=====================================================================================
							Rule Parameter Table
=====================================================================================

	PARAMETER-NAME                                     VALUE
-------------------------------------------------------------------------------------
	-allow_clk_in_condition                            no
	-allow_clock_on_output_port                        no
	-allow_combo_logic_base                            no
	-allviol                                           no
	-assume_driver_load                                yes
	-buf_count                                         -1
	-checkInHierarchy                                  yes
	-checkOperatorOverload                             yes
	-checkRTLCInst                                     yes
	-check_bbox_driver                                 no
	-check_clock_cell                                  0
	-check_clock_group_violations                      no
	-check_complete_design                             no
	-check_default_value                               yes
	-check_implicit_senselist                          no
	-check_pad_concat                                  no
	-check_sequential                                  no
	-check_shifted_only                                no
	-check_shifted_width                               no
	-check_sign_extend                                 no
	-check_static_value                                no
	-check_xassign_casedefault                         no
	-checkconstassign                                  yes
	-checkfullbus                                      no
	-checkfullrecord                                   no
	-checksyncreset                                    yes
	-chkTopModule                                      yes
	-clk_EnableLatch                                   yes
	-debug_proc                                        no
	-depth_ml                                          -1
	-disable_rtl_deadcode                              no
	-do_not_run_W71                                    no
	-effort_level                                      100
	-enableE2Q                                         yes
	-fast                                              no
	-force_genclk_for_txv                              no
	-handle_greybox                                    yes
	-handle_hier_clock_reset                           no
	-handle_large_bus                                  no
	-handle_latch_setreset                             no
	-handle_shift_op                                   no
	-ignoreModuleInstance                              yes
	-ignoreRtlBuffer                                   no
	-ignoreSRlatch                                     no
	-ignoreSeqProcess                                  no
	-ignore_cell                                       0
	-ignore_dup_label_stmt                             no
	-ignore_fsm_counter                                no
	-ignore_hanging_flop                               no
	-ignore_inout                                      no
	-ignore_iopad                                      no
	-ignore_sync_reset                                 no
	-ignore_unloaded_inst                              no
	-ignore_unloaded_port                              no
	-inv_count                                         1
	-library_gen_clock_naming                          no
	-netlist_clock_polarity                            yes
	-new_flow_width                                    yes
	-nocheckoverflow                                   yes
	-overlappingLatchLoops                             yes
	-overlappingLoops                                  yes
	-pragma_list_ml                                    synopsys
	-preserve_path                                     no
	-pt                                                no
	-reportHangingLatch                                no
	-reportLibLatch                                    no
	-report_all_rst                                    no
	-report_allclk                                     no
	-report_blackbox_inst                              no
	-report_floating_source                            no
	-report_flop_clock_loop                            no
	-report_flop_reset_loop                            no
	-report_inferred_cell                              yes
	-report_module_configuration                       no
	-report_mux_select                                 yes
	-reportalwayslatch                                 no
	-reportconstassign                                 no
	-reset_synchronizer_modname                        sgdummy1,sgdummy2
	-show_all_sdc_violations                           no
	-show_sdc_progress                                 no
	-sign_extend_func_names                            EXTEND
	-simplesense                                       no
	-strict                                            W342,W343
	-supplyHigh                                        __null__
	-supplyLow                                         __null__
	-suppress_sdc_violation_in_abstract                no
	-traverse_function                                 no
	-treat_latch_as_combinational                      yes
	-truncate_through                                  yes
	-use_carry_bit                                     no
	-use_lrm_width                                     no
	-waiver_compat                                     no
	-write_sdc                                         no
=====================================================================================



=====================================================================================
                               Rule Status Table

 RULE-NAME                      POLICY-NAME     ENABLED VIOL-CNT RULE-TYPE   ERROR-MSG         
=====================================================================================
 STARC05-2.2.2.2a     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-3.1.3.5      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.1.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.7.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.4.1      (VHDL   ) starc2005       No             - RTLDU          -               
 STARC05-2.1.1.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.4.8     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.4.7     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.9      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.5a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.13    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.12    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.11    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.10    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.9     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.6      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.2.2.2b     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.2.2.2a     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.3.1.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-3.5.6.7      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-2.10.7.1     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.5     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.3.7     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.7     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.8.3.7      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.5a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.3.2.3                starc2005       No             - FLATDU2_WL     -               
 STARC05-3.3.3.1                starc2005       No             - FLATDU2_WL     -               
 STARC05-3.3.6.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-2.5.1.6                starc2005       No             - VSDU           -               
 STARC05-3.3.2.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-2.10.6.6     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.6.6     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.5.1.8      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-2.5.1.8      (Verilog) starc2005       No             - VSDU           -               
 STARC05-2.4.1.4                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.4.3.6      (VHDL   ) starc2005       No             - RTLDU          -               
 STARC05-1.4.3.6      (Verilog) starc2005       No             - RTLDU          -               
 ClockEnableRace                timing          No             - FLATDU2_WL     -               
 DumpHist                       timing          No             - RTLDULIST      -               
 LogicHist                      timing          No             - FLATDU2_ABSTRACT_PRD_WL   -               
 LogicDepth                     timing          No             - FLATDU2_ABSTRACT_PRD_WL   -               
 ShiftReg                       timing          No             - FLATDU2_WL     -               
 MaxFanout                      timing          No             - FLATDU2_WL     -               
 LogNMux                        timing          No             - FLATDU2_WL     -               
 DeepMux              (VHDL   ) timing          No             - RTLDULIST      -               
 DeepMux              (Verilog) timing          No             - RTLDULIST      -               
 MixedResetEdges-ML   (VHDL   ) morelint        No             - RTLDULIST      -               
 CloseCaseWithX-ML    (VHDL   ) morelint        No             - ELABDU         -               
 SigAssignZ-ML        (VHDL   ) morelint        No             - ELABDU         -               
 SigAssignX-ML        (VHDL   ) morelint        No             - ELABDU         -               
 EntityCompMismatch-ML(VHDL   ) morelint        No             - RTLDULIST      -               
 FindStringsInComment-ML(VHDL   ) morelint        No             - RTLDULIST      -               
 CheckAssignToVecBits-ML(VHDL   ) morelint        No             - RTLDU          -               
 ConstWithoutValue-ML (VHDL   ) morelint        No             - RTLDU          -               
 GenIndexNonInt-ML    (VHDL   ) morelint        No             - RTLDU          -               
 NoFuncOrProc-ML      (VHDL   ) morelint        No             - RTLDU          -               
 SameLabelsInGenerate-ML(VHDL   ) morelint        No             - RTLDU          -               
 MultiOpInModule-ML   (VHDL   ) morelint        No             - RTLDU          -               
 ConflictVar-ML       (VHDL   ) morelint        No             - RTLDU          -               
 MultiAssign-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 DisallowVal-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 NoOpen-ML            (VHDL   ) morelint        No             - LEXICAL        -               
 ReserveNameSystemVerilog-ML(VHDL   ) morelint        No             - SETUP          -               
 ValueSizeOverFlow-ML (VHDL   ) morelint        No             - ELABDU         -               
 NestedCaseStmt-ML    (VHDL   ) morelint        No             - LEXICAL        -               
 NoOthersInAsgn-ML    (VHDL   ) morelint        No             - RTLDU          -               
 CheckSynthPragma-ML  (VHDL   ) morelint        No             - RTLDULIST      -               
 IntRange-ML          (VHDL   ) morelint        No             - RTLDULIST      -               
 ReserveNameV2K-ML    (VHDL   ) morelint        No             - SETUP          -               
 NoGenericMap-ML      (VHDL   ) morelint        No             - RTLDULIST      -               
 UnConstrLoop-ML      (VHDL   ) morelint        No             - RTLDULIST      -               
 SingleEntInFile-ML   (VHDL   ) morelint        No             - RTLDULIST      -               
 NullOthers-ML        (VHDL   ) morelint        No             - RTLDULIST      -               
 AsgnOverflow-ML      (VHDL   ) morelint        No             - ELABDU         -               
 SynchValueUsed-ML    (VHDL   ) morelint        No             - ELABDU         -               
 SetBeforeRead-ML     (VHDL   ) morelint        No             - RTLDULIST      -               
 AsgnNextSt-ML        (VHDL   ) morelint        No             - RTLDULIST      -               
 RedundantLogicalOp-ML(VHDL   ) morelint        No             - RTLDULIST      -               
 UseBusWidth-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 CondSigAsgnDelay-ML  (VHDL   ) morelint        No             - RTLDULIST      -               
 SigAsgnDelay-ML      (VHDL   ) morelint        No             - RTLDULIST      -               
 EnableXPropagation-ML(Verilog) morelint        No             - ELABDU         -               
 OperShortCircuit-ML  (Verilog) morelint        No             - ELABDU         -               
 NonVoidFunction-ML   (Verilog) morelint        No             - ELABDU         -               
 MultOperVar-ML       (Verilog) morelint        No             - ELABDU         -               
 DiffDelayInNonBlock-ML(Verilog) morelint        No             - RTLDULIST      -               
 UseSVCasting-ML      (Verilog) morelint        No             - ELABDU         -               
 UseSVAlways-ML       (Verilog) morelint        No             - ELABDU         -               
 NoConstSourceInAlways-ML(Verilog) morelint        No             - ELABDU         -               
 TypedefNameConflict-ML(Verilog) morelint        No             - ELABDU         -               
 AlwaysFalseTrueCond-ML(Verilog) morelint        No             - ELABDU         -               
 EnumBaseComparison-ML(Verilog) morelint        No             - ELABDU         -               
 UseLogic-ML          (Verilog) morelint        No             - ELABDU         -               
 IncludeFileForEachModule-ML(Verilog) morelint        No             - LEXICAL        -               
 CheckShiftOperator-ML(Verilog) morelint        No             - RTLDU          -               
 NoGenLabel-ML        (Verilog) morelint        No             - RTLDULIST      -               
 BitDataType-ML       (Verilog) morelint        No             - RTLDULIST      -               
 UnUsedFunctionInput-ML(Verilog) morelint        No             - ELABDU         -               
 InterfaceNameConflicts-ML(Verilog) morelint        No             - RTLDULIST      -               
 OneLineComm-ML       (Verilog) morelint        No             - SETUP          -               
 OneModule-ML         (Verilog) morelint        No             - RTLDULIST      -               
 NoVerilogPrims-ML    (Verilog) morelint        No             - RTLDULIST      -               
 PartSelectRange-ML   (Verilog) morelint        No             - LEXICAL        -               
 GenvarUsage-ML       (Verilog) morelint        No             - ELABDU         -               
 UnConstrLoop-ML      (Verilog) morelint        No             - VSTOPDU        -               
 DirectiveCheck-ML    (Verilog) morelint        No             - RTLDULIST      -               
 SigAssignZ-ML        (Verilog) morelint        No             - ELABDU         -               
 SigAssignX-ML        (Verilog) morelint        No             - ELABDU         -               
 SameLoopIndexUsed-ML (Verilog) morelint        No             - RTLDULIST      -               
 FindStringsInComment-ML(Verilog) morelint        No             - RTLDULIST      -               
 AMSKeyword-ML        (Verilog) morelint        No             - SETUP          -               
 MultiOpInModule-ML   (Verilog) morelint        No             - RTLDU          -               
 EventControlInRHS-ML (Verilog) morelint        No             - RTLDU          -               
 SignedUnsignedExpr-ML(Verilog) morelint        No             - ELABDU         -               
 SetBeforeRead-ML     (Verilog) morelint        No             - ELABDU         -               
 UnsuppCompDir-ML     (Verilog) morelint        No             - RTLDULIST      -               
 NonWireSignal-ML     (Verilog) morelint        No             - RTLDULIST      -               
 DuplicateCase-ML     (Verilog) morelint        No             - ELABDU         -               
 AlwaysCombExhaustive-ML(Verilog) morelint        No             - ELABDU         -               
 CheckSyncReset-ML    (Verilog) morelint        No             - RTLDULIST      -               
 ReserveNameSystemVerilog-ML(Verilog) morelint        No             - SETUP          -               
 CheckParamSensList-ML(Verilog) morelint        No             - RTLDULIST      -               
 CoveragePragma-ML    (Verilog) morelint        No             - RTLDULIST      -               
 CheckSynthPragma-ML  (Verilog) morelint        No             - RTLDULIST      -               
 NonStaticMacro-ML    (Verilog) morelint        No             - SETUP          -               
 BitOrder-ML          (Verilog) morelint        No             - ELABDU         -               
 ChkUndefMacro-ML     (Verilog) morelint        No             - RTLDULIST      -               
 UniqueCase-ML        (Verilog) morelint        No             - ELABDU         -               
 MultipleFilesCellDefine-ML(Verilog) morelint        No             - SETUP          -               
 NestedCellDefine-ML  (Verilog) morelint        No             - SETUP          -               
 MultiModuleInCellDefine-ML(Verilog) morelint        No             - SETUP          -               
 SVConstruct-ML       (Verilog) morelint        No             - SETUP          -               
 V2KConstruct-ML      (Verilog) morelint        No             - SETUP          -               
 ReserveNameV2K-ML    (Verilog) morelint        No             - SETUP          -               
 EnumStateDecl-ML     (Verilog) morelint        No             - RTLDU          -               
 ParamOverrideMismatch-ML(Verilog) morelint        No             - ELABDU         -               
 NoExprInPort-ML      (Verilog) morelint        No             - RTLDULIST      -               
 NoWidthInBasedNum-ML (Verilog) morelint        No             - RTLDULIST      -               
 GroupOFAsgn-ML       (Verilog) morelint        No             - RTLDULIST      -               
 MacroFileName-ML     (Verilog) morelint        No             - RTLDULIST      -               
 FuncFileName-ML      (Verilog) morelint        No             - RTLDULIST      -               
 TaskFileName-ML      (Verilog) morelint        No             - RTLDULIST      -               
 NullPort-ML          (Verilog) morelint        No             - RTLDU          -               
 SepTFMacro-ML        (Verilog) morelint        No             - RTLDULIST      -               
 RedundantLogicalOp-ML(Verilog) morelint        No             - RTLDULIST      -               
 MemConflict-ML       (Verilog) morelint        No             - ELABDU         -               
 UseBusWidth-ML       (Verilog) morelint        No             - RTLDULIST      -               
 PartConnPort-ML      (Verilog) morelint        No             - ELABDU         -               
 AsgnToOneBit-ML      (Verilog) morelint        No             - ELABDU         -               
 DisallowTimeArr-ML   (Verilog) morelint        No             - RTLDULIST      -               
 SelfAssignment-ML    (Verilog) morelint        No             - RTLDULIST      -               
 SelfDeterminedExpr-ML(Verilog) morelint        No             - ELABDU         -               
 NoRealFunc-ML        (Verilog) morelint        No             - RTLDULIST      -               
 NoDisableInFunc-ML   (Verilog) morelint        No             - RTLDULIST      -               
 NoDisableInTask-ML   (Verilog) morelint        No             - RTLDULIST      -               
 NoStrengthInput-ML   (Verilog) morelint        No             - RTLDULIST      -               
 NoArray-ML           (Verilog) morelint        No             - RTLDU          -               
 NoParamMultConcat-ML (Verilog) morelint        No             - RTLDULIST      -               
 NoSigCaseX-ML        (Verilog) morelint        No             - RTLDULIST      -               
 DisallowXInCaseZ-ML  (Verilog) morelint        No             - ELABDU         -               
 DisallowCaseZ-ML     (Verilog) morelint        No             - ELABDU         -               
 DisallowCaseX-ML     (Verilog) morelint        No             - ELABDU         -               
 InterfaceWithoutModport-ML(Verilog) morelint        No             - RTLDULIST      -               
 UnpackedStructUsed-ML(Verilog) morelint        No             - RTLDULIST      -               
 LogicEnumBase-ML     (Verilog) morelint        No             - RTLDULIST      -               
 TwoStateData-ML      (Verilog) morelint        No             - RTLDULIST      -               
 NestedCaseStmt-ML    (Verilog) morelint        No             - LEXICAL        -               
 ChkSensExprPar-ML    (Verilog) morelint        No             - LEXICAL        -               
 DiffTimescaleUsed-ML (Verilog) morelint        No             - RTLDULIST      -               
 UniqueInputOutputSampling-ML   morelint        No             - FLATDU2_WL     -               
 NoTopCombPath-ML               morelint        No             - FLATDU2_WL     -               
 IfOverlap-ML         (VHDL   ) morelint        No             - ELABDU         -               
 IfOverlap-ML         (Verilog) morelint        No             - ELABDU         -               
 ConstDrivenNet-ML    (VHDL   ) morelint        No             - RTLDULIST      -               
 ConstDrivenNet-ML    (Verilog) morelint        No             - RTLDULIST      -               
 SynthElabDuName-ML             morelint        No             - ELABDU         -               
 RptNegEdgeFF-ML                morelint        No             - FLATDU2_WL     -               
 HangingFlopOutput-ML           morelint        No             - VSTOPDU        -               
 PortRange-ML                   morelint        No             - FLATDU2_WL     -               
 UnUsedFlopOutput-ML            morelint        No             - FLATDU2_WL     -               
 MaxFanoutCount-ML              morelint        No             - FLATDU2_WL     -               
 UnInitTopDuParam-ML  (VHDL   ) morelint        No             - RTLDULIST      -               
 UnInitTopDuParam-ML  (Verilog) morelint        No             - RTLDULIST      -               
 UnInitParam-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 UnInitParam-ML       (Verilog) morelint        No             - RTLDULIST      -               
 HierarchicalModule-ML          morelint        No             - VSDU           -               
 SameDu-ML                      morelint        No             - RTLDULIST      -               
 DetectBlackBoxes-ML            morelint        No             - FLATDU2_WL     -               
 UndrivenOutTermNLoaded-ML      morelint        No             - VSTOPDU        -               
 ExoticClock-ML                 morelint        No             - FLATDU2_WL     -               
 SameControlNDataNet-ML         morelint        No             - FLATDU2_WL     -               
 SetResetConverge-ML            morelint        No             - FLATDU2_WL     -               
 NonConstReset-ML     (VHDL   ) morelint        No             - ELABDU         -               
 NonConstReset-ML     (Verilog) morelint        No             - ELABDU         -               
 UnrecSynthDir-ML     (VHDL   ) morelint        No             - RTLDULIST      -               
 UnrecSynthDir-ML     (Verilog) morelint        No             - RTLDULIST      -               
 NoArithOp-ML         (VHDL   ) morelint        No             - RTLDULIST      -               
 NoArithOp-ML         (Verilog) morelint        No             - RTLDULIST      -               
 ComplexExpr-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 ComplexExpr-ML       (Verilog) morelint        No             - ELABDU         -               
 CAPA-ML              (VHDL   ) morelint        No             - LEXICAL        -               
 CAPA-ML              (Verilog) morelint        No             - LEXICAL        -               
 RegInput-ML                    morelint        No             - FLATDU2_WL     -               
 ChkCarriageReturn-ML (VHDL   ) morelint        No             - LEXICAL        -               
 ChkCarriageReturn-ML (Verilog) morelint        No             - LEXICAL        -               
 ConstantInput-ML               morelint        No             - VSDU           -               
 WrapInstance-ML      (VHDL   ) morelint        No             - RTLDU          -               
 WrapInstance-ML      (Verilog) morelint        No             - RTLDU          -               
 SensListRepeat-ML    (VHDL   ) morelint        No             - ELABDU         -               
 SensListRepeat-ML    (Verilog) morelint        No             - ELABDU         -               
 IfWithoutElse-ML     (VHDL   ) morelint        No             - ELABDU         -               
 IfWithoutElse-ML     (Verilog) morelint        No             - ELABDU         -               
 NoFeedThrus-ML                 morelint        No             - VSTOPDU        -               
 InlineComment-ML     (VHDL   ) morelint        No             - LEXICAL        -               
 InlineComment-ML     (Verilog) morelint        No             - LEXICAL        -               
 NoBusPartClock-ML              morelint        No             - FLATDU2_WL     -               
 DisallowDWComp-ML    (VHDL   ) morelint        No             - ELABDU         -               
 DisallowDWComp-ML    (Verilog) morelint        No             - RTLDULIST      -               
 DisallowMult-ML      (VHDL   ) morelint        No             - ELABDU         -               
 DisallowMult-ML      (Verilog) morelint        No             - ELABDU         -               
 ReEntrantOutput-ML             morelint        No             - VSDU           -               
 ResetFlop-ML                   morelint        No             - VSDU           -               
 SynchReset-ML        (VHDL   ) morelint        No             - RTLDULIST      -               
 SynchReset-ML        (Verilog) morelint        No             - RTLDULIST      -               
 NoInoutPort-ML       (Verilog) morelint        No             - ELABDU         -               
 NoInoutPort-ML       (VHDL   ) morelint        No             - ELABDU         -               
 NoBitArray-ML        (VHDL   ) morelint        No             - ELABDU         -               
 NoBitArray-ML        (Verilog) morelint        No             - ELABDU         -               
 ModuleName-ML        (VHDL   ) morelint        No             - RTLDULIST      -               
 ModuleName-ML        (Verilog) morelint        No             - RTLDULIST      -               
 HangingInst-ML                 morelint        No             - VSDU           -               
 HangingInstOutput-ML           morelint        No             - VSDU           -               
 DirectTopInputToInout-ML       morelint        No             - VSTOPDU        -               
 HangingInstInput-ML            morelint        No             - VSTOPDU        -               
 UndrivenNUnloaded-ML           morelint        No             - VSTOPDU        -               
 UnloadedNet-ML                 morelint        No             - VSTOPDU        -               
 UnloadedOutTerm-ML             morelint        No             - VSTOPDU        -               
 UnloadedInPort-ML              morelint        No             - VSTOPDU        -               
 UndrivenNet-ML                 morelint        No             - VSTOPDU        -               
 UndrivenOutPort-ML             morelint        No             - VSTOPDU        -               
 TristateSig-ML                 morelint        No             - VSDU           -               
 TristatePort-ML                morelint        No             - VSDU           -               
 MergeFlops-ML                  morelint        No             - FLATDU2_WL     -               
 ResetPreventSRL-ML             morelint        No             - FLATDU2_WL     -               
 UseSRLPrim-ML                  morelint        No             - FLATDU2_WL     -               
 W429L                (Verilog) latch           No             - VSDU           -               
 W428L                (Verilog) latch           No             - VSDU           -               
 W442bL               (Verilog) latch           No             - VSDU           -               
 W442aL               (Verilog) latch           No             - VSDU           -               
 W122L                (Verilog) latch           No             - VSDU           -               
 W336L                (Verilog) latch           No             - ALLVIEWS       -               
 W422L                (Verilog) latch           No             - FLATDU2_WL     -               
 W449L                (Verilog) latch           No             - VSDU           -               
 W392bL                         latch           No             - FLATDU2_WL     -               
 W392aL                         latch           No             - FLATDU2_WL     -               
 LatchReset                     latch           No             - FLATDU2_WL     -               
 GatedReset                     latch           No             - FLATDU2_WL     -               
 LatchGatedClock                latch           No             - FLATDU2_WL     -               
 ClockEdges                     latch           No             - FLATDU2_WL     -               
 LINT_blksgdc01                 lint            No             - FLATDU2_PRD_WL   -               
 W120                 (VHDL   ) lint            No             - ELABDU         -               
 W120                 (Verilog) lint            No             - ELABDU         -               
 LINT_sca_validation            lint            No             - FLATDU2_ABSTRACT_WL   -               
 LINT_abstract01                lint            No             - FLATDU2_WL     -               
 W448                           lint            No             - FLATDU2_WL     -               
 W401                           lint            No             - FLATDU2_WL     -               
 W395                 (Verilog) lint            No             - ELABDU         -               
 W395                 (VHDL   ) lint            No             - RTLDULIST      -               
 W391                           lint            No             - FLATDU2_WL     -               
 W18                            lint            No             - VSDU           -               
 W528                 (VHDL   ) lint            No             - ELABDU         -               
 W528                 (Verilog) lint            No             - ELABDU         -               
 W495                 (VHDL   ) lint            No             - ELABDU         -               
 W495                 (Verilog) lint            No             - ELABDU         -               
 W494                 (VHDL   ) lint            No             - ELABDU         -               
 W494                 (Verilog) lint            No             - ELABDU         -               
 W490                 (VHDL   ) lint            No             - RTLDULIST      -               
 W490                 (Verilog) lint            No             - ELABDU         -               
 W444                 (VHDL   ) lint            No             - RTLDULIST      -               
 W444                 (Verilog) lint            No             - ELABDU         -               
 W443                 (VHDL   ) lint            No             - RTLDULIST      -               
 W443                 (Verilog) lint            No             - ELABDU         -               
 W425                 (VHDL   ) lint            No             - RTLDULIST      -               
 W425                 (Verilog) lint            No             - ELABDU         -               
 W351                 (VHDL   ) lint            No             - RTLDULIST      -               
 W351                 (Verilog) lint            No             - RTLDULIST      -               
 W345                 (VHDL   ) lint            No             - SETUP          -               
 W345                 (Verilog) lint            No             - RTLDULIST      -               
 W287c                (VHDL   ) lint            No             - VSDU           -               
 W287c                (Verilog) lint            No             - ELABDU         -               
 W287b                (VHDL   ) lint            No             - VSDU           -               
 W287b                (Verilog) lint            No             - RTLDULIST      -               
 W287a                (VHDL   ) lint            No             - VSDU           -               
 W287a                (Verilog) lint            No             - ELABDU         -               
 W257                 (VHDL   ) lint            No             - SETUP          -               
 W257                 (Verilog) lint            No             - RTLDULIST      -               
 W241                 (VHDL   ) lint            No             - ELABDU         -               
 W241                 (Verilog) lint            No             - ELABDU         -               
 W210                 (VHDL   ) lint            No             - ELABDU         -               
 W210                 (Verilog) lint            No             - RTLDULIST      -               
 W191                 (VHDL   ) lint            No             - RTLDULIST      -               
 W191                 (Verilog) lint            No             - ELABDU         -               
 W190                 (VHDL   ) lint            No             - RTLDULIST      -               
 W190                 (Verilog) lint            No             - ELABDU         -               
 W187                 (VHDL   ) lint            No             - SETUP          -               
 W187                 (Verilog) lint            No             - ELABDU         -               
 W175                 (VHDL   ) lint            No             - RTLDULIST      -               
 W175                 (Verilog) lint            No             - RTLDULIST      -               
 W167                 (VHDL   ) lint            No             - RTLDULIST      -               
 W167                 (Verilog) lint            No             - RTLDULIST      -               
 W164b                (VHDL   ) lint            No             - ELABDU         -               
 W164b                (Verilog) lint            No             - ELABDU         -               
 W164a                (VHDL   ) lint            No             - ELABDU         -               
 W164a                (Verilog) lint            No             - ELABDU         -               
 W146                 (VHDL   ) lint            No             - SETUP          -               
 W146                 (Verilog) lint            No             - RTLDULIST      -               
 W128                 (VHDL   ) lint            No             - SETUP          -               
 W128                 (Verilog) lint            No             - RTLDULIST      -               
 W111                 (VHDL   ) lint            No             - ELABDU         -               
 W111                 (Verilog) lint            No             - ELABDU         -               
 W493                 (VHDL   ) lint            No             - RTLDULIST      -               
 W493                 (Verilog) lint            No             - SETUP          -               
 W17                  (VHDL   ) lint            No             - ELABDU         -               
 W17                  (Verilog) lint            No             - ELABDU         -               
 mixedsenselist       (VHDL   ) lint            No             - RTLDU          -               
 W402                 (VHDL   ) lint            No             - FLATDU2_WL     -               
 PhysicalTypes        (VHDL   ) lint            No             - SETUP          -               
 W86                  (VHDL   ) lint            No             - ELABDU         -               
 W526                 (VHDL   ) lint            No             - RTLDULIST      -               
 W501                 (VHDL   ) lint            No             - ELABDU         -               
 W500                 (VHDL   ) lint            No             - ELABDU         -               
 W494b                (VHDL   ) lint            No             - ELABDU         -               
 W494a                (VHDL   ) lint            No             - ELABDU         -               
 W488                 (VHDL   ) lint            No             - ELABDU         -               
 W464                 (VHDL   ) lint            No             - RTLDULIST      -               
 W456a                (VHDL   ) lint            No             - ELABDU         -               
 W456                 (VHDL   ) lint            No             - ELABDU         -               
 W43                  (VHDL   ) lint            No             - RTLDULIST      -               
 W396                 (VHDL   ) lint            No             - VSDU           -               
 W259                 (VHDL   ) lint            No             - ELABDU         -               
 W226                 (VHDL   ) lint            No             - RTLDULIST      -               
 W156                 (VHDL   ) lint            No             - RTLDULIST      -               
 ClockStyle           (VHDL   ) lint            No             - RTLDULIST      -               
 W489                 (VHDL   ) lint            No             - RTLDULIST      -               
 W242                 (VHDL   ) lint            No             - RTLDULIST      -               
 SynthIfStmt          (VHDL   ) lint            No             - RTLDULIST      -               
 InitPorts            (VHDL   ) lint            No             - RTLDULIST      -               
 NoTimeOut            (VHDL   ) lint            No             - SETUP          -               
 MultipleWait         (VHDL   ) lint            No             - RTLDULIST      -               
 ArrayEnumIndex       (VHDL   ) lint            No             - SETUP          -               
 PortType             (VHDL   ) lint            No             - SETUP          -               
 ResFunction          (VHDL   ) lint            No             - SETUP          -               
 PreDefAttr           (VHDL   ) lint            No             - SETUP          -               
 UserDefAttr          (VHDL   ) lint            No             - SETUP          -               
 AllocExpr            (VHDL   ) lint            No             - SETUP          -               
 LinkagePort          (VHDL   ) lint            No             - SETUP          -               
 DisconnSpec          (VHDL   ) lint            No             - SETUP          -               
 IncompleteType       (VHDL   ) lint            No             - SETUP          -               
 LoopBound            (VHDL   ) lint            No             - SETUP          -               
 BothPhase            (VHDL   ) lint            No             - RTLDULIST      -               
 ForLoopWait          (VHDL   ) lint            No             - SETUP          -               
 WhileInSubProg       (VHDL   ) lint            No             - RTLDULIST      -               
 IntGeneric           (VHDL   ) lint            No             - SETUP          -               
 SigVarInit           (VHDL   ) lint            No             - RTLDULIST      -               
 AssertStmt           (VHDL   ) lint            No             - SETUP          -               
 EntityStmt           (VHDL   ) lint            No             - SETUP          -               
 W397                 (VHDL   ) lint            No             - SETUP          -               
 W164c                (Verilog) lint            No             - ELABDU         -               
 W402b                (Verilog) lint            No             - FLATDU2_WL     -               
 W402a                (Verilog) lint            No             - RTLDU          -               
 W323                 (Verilog) lint            No             - FLATDU2_WL     -               
 W541                 (Verilog) lint            No             - VSDU           -               
 W438                 (Verilog) lint            No             - VSDU           -               
 W428                 (Verilog) lint            No             - VSDU           -               
 W701                 (Verilog) lint            No             - RTLDULIST      -               
 W576                 (Verilog) lint            No             - ELABDU         -               
 W575                 (Verilog) lint            No             - ELABDU         -               
 W563                 (Verilog) lint            No             - ELABDU         -               
 W551                 (Verilog) lint            No             - ELABDU         -               
 W529                 (Verilog) lint            No             - RTLDULIST      -               
 W527                 (Verilog) lint            No             - RTLDULIST      -               
 W526                 (Verilog) lint            No             - RTLDULIST      -               
 W208                 (Verilog) lint            No             - SETUP          -               
 W189                 (Verilog) lint            No             - RTLDULIST      -               
 W504                 (Verilog) lint            No             - ELABDU         -               
 W503                 (Verilog) lint            No             - RTLDULIST      -               
 W498                 (Verilog) lint            No             - ELABDU         -               
 W497                 (Verilog) lint            No             - ELABDU         -               
 W491                 (Verilog) lint            No             - ELABDU         -               
 W489                 (Verilog) lint            No             - ELABDU         -               
 W484                 (Verilog) lint            No             - ELABDU         -               
 W479                 (Verilog) lint            No             - RTLDULIST      -               
 W477                 (Verilog) lint            No             - RTLDULIST      -               
 W476                 (Verilog) lint            No             - RTLDULIST      -               
 W475                 (Verilog) lint            No             - RTLDULIST      -               
 W474                 (Verilog) lint            No             - RTLDULIST      -               
 W468                 (Verilog) lint            No             - ELABDU         -               
 W464                 (Verilog) lint            No             - RTLDULIST      -               
 W446                 (Verilog) lint            No             - ELABDU         -               
 W433                 (Verilog) lint            No             - RTLDULIST      -               
 W430                 (Verilog) lint            No             - RTLDULIST      -               
 W427                 (Verilog) lint            No             - RTLDULIST      -               
 W423                 (Verilog) lint            No             - ELABDU         -               
 W415a                (Verilog) lint            No             - ELABDU         -               
 W373                 (Verilog) lint            No             - RTLDULIST      -               
 W372                 (Verilog) lint            No             - RTLDULIST      -               
 W350                 (Verilog) lint            No             - RTLDULIST      -               
 W346                 (Verilog) lint            No             - RTLDULIST      -               
 W343                 (Verilog) lint            No             - ELABDU         -               
 W342                 (Verilog) lint            No             - ELABDU         -               
 W341                 (Verilog) lint            No             - ELABDU         -               
 W333                 (Verilog) lint            No             - RTLDULIST      -               
 W332                 (Verilog) lint            No             - ELABDU         -               
 W316                 (Verilog) lint            No             - ELABDU         -               
 W314                 (Verilog) lint            No             - ELABDU         -               
 W313                 (Verilog) lint            No             - RTLDULIST      -               
 W312                 (Verilog) lint            No             - RTLDULIST      -               
 W311                 (Verilog) lint            No             - RTLDULIST      -               
 W310                 (Verilog) lint            No             - RTLDULIST      -               
 W309                 (Verilog) lint            No             - RTLDULIST      -               
 W308                 (Verilog) lint            No             - RTLDULIST      -               
 W307                 (Verilog) lint            No             - RTLDULIST      -               
 W306                 (Verilog) lint            No             - RTLDULIST      -               
 W280                 (Verilog) lint            No             - RTLDULIST      -               
 W256                 (Verilog) lint            No             - RTLDULIST      -               
 W254                 (Verilog) lint            No             - RTLDULIST      -               
 W253                 (Verilog) lint            No             - RTLDULIST      -               
 W250                 (Verilog) lint            No             - RTLDULIST      -               
 W245                 (Verilog) lint            No             - ELABDU         -               
 W243                 (Verilog) lint            No             - RTLDULIST      -               
 W238                 (Verilog) lint            No             - ELABDU         -               
 W226                 (Verilog) lint            No             - ELABDU         -               
 W224                 (Verilog) lint            No             - ELABDU         -               
 W213                 (Verilog) lint            No             - RTLDULIST      -               
 W193                 (Verilog) lint            No             - RTLDULIST      -               
 W192                 (Verilog) lint            No             - RTLDULIST      -               
 W188                 (Verilog) lint            No             - RTLDULIST      -               
 W171                 (Verilog) lint            No             - ELABDU         -               
 W162                 (Verilog) lint            No             - ELABDU         -               
 W159                 (Verilog) lint            No             - ELABDU         -               
 W156                 (Verilog) lint            No             - ELABDU         -               
 W154                 (Verilog) lint            No             - RTLDULIST      -               
 W129                 (Verilog) lint            No             - RTLDULIST      -               
 W127                 (Verilog) lint            No             - RTLDULIST      -               
 W126                 (Verilog) lint            No             - RTLDULIST      -               
 W121                 (Verilog) lint            No             - RTLDULIST      -               
 W107                 (Verilog) lint            No             - ELABDU         -               
 W88                  (Verilog) lint            No             - ELABDU         -               
 W69                  (Verilog) lint            No             - ELABDU         -               
 W553                 (Verilog) lint            No             - ELABDU         -               
 W552                 (Verilog) lint            No             - ELABDU         -               
 W488                 (Verilog) lint            No             - ELABDU         -               
 W456a                (Verilog) lint            No             - ELABDU         -               
 W456                 (Verilog) lint            No             - ELABDU         -               
 W429                 (Verilog) lint            No             - ELABDU         -               
 W328                 (Verilog) lint            No             - ELABDU         -               
 W294                 (Verilog) lint            No             - RTLDULIST      -               
 W163                 (Verilog) lint            No             - ELABDU         -               
 W34                  (Verilog) lint            No             - RTLDULIST      -               
 W239                 (Verilog) lint            No             - ELABDU         -               
 infiniteloop         (Verilog) lint            No             - SETUP          -               
 readclock            (Verilog) lint            No             - SETUP          -               
 mixedsenselist       (Verilog) lint            No             - SETUP          -               
 W561                 (Verilog) lint            No             - SETUP          -               
 W546                 (Verilog) lint            No             - SETUP          -               
 W453                 (Verilog) lint            No             - ELABDU         -               
 W182n                (Verilog) lint            No             - SETUP          -               
 W182k                (Verilog) lint            No             - SETUP          -               
 W182h                (Verilog) lint            No             - SETUP          -               
 W182g                (Verilog) lint            No             - SETUP          -               
 W182c                (Verilog) lint            No             - RTLDULIST      -               
 W348                 (Verilog) lint            No             - SETUP          -               
 W339a                (Verilog) lint            No             - RTLDU          -               
 W326                 (Verilog) lint            No             - SETUP          -               
 W295                 (Verilog) lint            No             - RTLDULIST      -               
 W143                 (Verilog) lint            No             - SETUP          -               
 VerilintPragma       (Verilog) lint            No             - RTLDULIST      -               
 sim_loop01           (Verilog) simulation      No             - RTLDULIST      -               
 sim_race08           (Verilog) simulation      No             - FLATDU2_WL     -               
 sim_race07           (Verilog) simulation      No             - ALLVIEWS       -               
 sim_race06           (Verilog) simulation      No             - ALLVIEWS       -               
 sim_race03           (Verilog) simulation      No             - ALLVIEWS       -               
 sim_race05           (Verilog) simulation      No             - RTLDULIST      -               
 sim_race04           (Verilog) simulation      No             - RTLDU          -               
 sim_race11           (Verilog) simulation      No             - ALLVIEWS       -               
 sim_race01           (Verilog) simulation      No             - RTLDU          -               
 pwrdnPinConnToSeqOrIOCells     erc             No             - FLATDU2_WL     -               
 elementsAllowedPerScanChain    erc             No             - FLATDU2_WL     -               
 delayLineDependentCkt          erc             No             - FLATDU2_WL     -               
 noCombinatorialFeedBack        erc             No             - FLATDU2_WL     -               
 setPinConnectedToSetNet        erc             No             - FLATDU2_WL     -               
 resetPinConnectedToResetNet    erc             No             - FLATDU2_WL     -               
 clockPinsConnectedToClkNets    erc             No             - FLATDU2_WL     -               
 listTristateBuses              erc             No             - FLATDU2_WL     -               
 checkTristateBuses             erc             No             - FLATDU2_WL     -               
 checkOPPinConnectedToNet_b     erc             No             - FLATDU2_WL     -               
 checkOPPinConnectedToNet_a     erc             No             - FLATDU2_WL     -               
 checkIOPinConnectedToNet       erc             No             - FLATDU2_WL     -               
 checkMultipleDrivers           erc             No             - FLATDU2_WL     -               
 checkNetReceiver               erc             No             - FLATDU2_WL     -               
 checkNetDriver                 erc             No             - FLATDU2_WL     -               
 Underload                      erc             No             - FLATDU2_WL     -               
 NearOverload                   erc             No             - FLATDU2_WL     -               
 Overload                       erc             No             - FLATDU2_WL     -               
 OutNotUsed                     erc             No             - FLATDU2_WL     -               
 NoContAssign         (Verilog) erc             No             - RTLDULIST      -               
 MuxSelConst                    erc             No             - FLATDU2_WL     -               
 TristateConst                  erc             No             - FLATDU2_WL     -               
 DisabledOr                     erc             No             - FLATDU2_WL     -               
 DisabledAnd                    erc             No             - FLATDU2_WL     -               
 LatchDataX                     erc             No             - FLATDU2_WL     -               
 LatchDataConstant              erc             No             - FLATDU2_WL     -               
 LatchDataUndriven              erc             No             - FLATDU2_WL     -               
 LatchEnableX                   erc             No             - FLATDU2_WL     -               
 LatchEnableConstant            erc             No             - FLATDU2_WL     -               
 LatchEnableUndriven            erc             No             - FLATDU2_WL     -               
 FlopSR                         erc             No             - FLATDU2_WL     -               
 FlopSREX                       erc             No             - FLATDU2_WL     -               
 FlopDataX                      erc             No             - FLATDU2_WL     -               
 FlopDataConstant               erc             No             - FLATDU2_WL     -               
 FlopDataUndriven               erc             No             - FLATDU2_WL     -               
 FlopClockX                     erc             No             - FLATDU2_WL     -               
 FlopClockUndriven              erc             No             - FLATDU2_WL     -               
 FloatingInputs                 erc             No             - FLATDU2_WL     -               
 erc_Prereq                     erc             No             - FLATDU2_WL     -               
 STARC05-1.3.1.7                starc2005       No             - FLATDU2_WL     -               
 STARC05-3.3.1.4b               starc2005       No             - FLATDU2_WL     -               
 STARC05-3.5.6.6                starc2005       No             - LEXICAL        -               
 STARC05-3.1.3.3v     (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-3.1.3.3      (Verilog) starc2005       No             - VSDU           -               
 STARC05-3.1.3.2vc    (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-3.1.3.2vb    (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-3.1.3.2va    (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC05-3.1.3.2b     (Verilog) starc2005       No             - VSDU           -               
 STARC05-3.1.3.2a     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC05-2.5.1.5a     (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC05-2.5.1.5a     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC05-2.5.1.1      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-2.5.1.1      (Verilog) starc2005       No             - VSDU           -               
 STARC05-2.3.1.7a               starc2005       No             - VSDU           -               
 STARC05-2.2.1.2      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-2.2.1.2      (Verilog) starc2005       No             - VSDU           -               
 STARC05-1.6.3.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.3.1                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.2.2a               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.1.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.1.1b               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.1.1a               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.4.3.1b               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.4.3.1a               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.3.2.1b     (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC05-1.3.2.1b     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC05-1.1.5.4      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-1.1.5.4      (Verilog) starc2005       No             - VSDU           -               
 STARC05-1.1.5.2b               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.1.5.1      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-1.1.5.1      (Verilog) starc2005       No             - VSDU           -               
 STARC05-1.1.4.6b               starc2005       No             - VSDU           -               
 STARC05-1.1.4.6a               starc2005       No             - VSDU           -               
 STARC05-3.5.6.2vb    (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-3.5.6.2va    (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-3.5.2.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.3.1v     (VHDL   ) starc2005       No             - SETUP          -               
 STARC05-3.2.2.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.5.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.4.2      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-2.11.1.4     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.11.1.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.8.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.8.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.8.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.6.5     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.10.5.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.4.6v    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.4.4     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.10.3.1v    (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.8     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.5     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.1.4v    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.9.2.3      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.6      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.4b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.3.4a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.3.2      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.8.2.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.2.1      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.8.1.3      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.7.3.1c     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.3.1b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.3.1a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.2.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.2.2      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.6.2.2      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.6.1.4b     (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-2.6.1.4a     (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-2.6.1.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.5.1.5b     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.3.6.2b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.6.2a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.2vc    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.2vb    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.2va    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.7b     (VHDL   ) starc2005       No             - RTLDU          -               
 STARC05-2.3.2.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.2.2.3v     (VHDL   ) starc2005       No             - RTLDU          -               
 STARC05-2.1.6.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.5.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.4.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.3.4v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.3.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.5v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.4v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.3v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.1.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.1.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.9v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.8v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.4v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.3v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.6.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.1va    (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-1.1.3.3d     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3c     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.1b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.1a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9d     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9c     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.8v     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-1.1.1.7      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.6v     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-1.1.1.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.3va    (VHDL   ) starc2005       No             - SETUP          -               
 STARC05-2.10.3.2b_sb (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.3.2b_sa (Verilog) starc2005       No             - ELABDU         -               
 STARC05-3.5.6.2      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-3.5.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.3.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.2.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.2.2b     (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-3.2.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.5.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.4.2      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-2.11.1.4     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.11.1.2     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.8.3     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.8.2     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.8.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.6.5     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.5.3     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.2     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.4.6     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.4.5     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.4.1     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.10.3.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.8     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.10.1.6     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.4c    (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.1.4b    (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.4a    (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.9.2.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.9.1.2e     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.3.6      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.3.4b     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.4a     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.2.2      (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.8.2.1      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.1.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.7.4.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.3.1c     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.7.3.1b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.3.1a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.2.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.2.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.6.2.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.6.1.4b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.6.1.4a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.6.1.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.6.2b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.6.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.4.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.2.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.3.1.2b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.2.2.3b     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.2.2.3a     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.1.6.1      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.5.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.4.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.3.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.2.5      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.2.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.2.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.2.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.1.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.1.1      (Verilog) starc2005       No             - VSDU           -               
 STARC05-1.1.4.9      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.8      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.4      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-1.1.4.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.2b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3e     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3d     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3c     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.1b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.1a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9d     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9c     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.8      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.7      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.6      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.3      (Verilog) starc2005       No             - SETUP          -               
 STARC-2.10.1.5c      (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.10.1.5c      (Verilog) starc           No             - ELABDU         -               
 STARC-3.1.3.2c       (VHDL   ) starc           No             - ELABDU         -               
 STARC-3.1.3.2b                 starc           No             - VSDU           -               
 STARC-3.1.3.2a                 starc           No             - FLATDU2_WL     -               
 STARC-3.3.2.3                  starc           No             - FLATDU2_WL     -               
 STARC-3.3.2.2b                 starc           No             - FLATDU2_WL     -               
 STARC05-3.3.1.4a               starc2005       No             - FLATDU2_WL     -               
 STARC-3.3.2.2a                 starc           No             - FLATDU2_WL     -               
 STARC05-3.3.1.1                starc2005       No             - FLATDU2_WL     -               
 STARC-3.1.4.5        (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-3.1.4.5      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-3.1.4.5        (Verilog) starc           No             - LEXICAL        -               
 STARC05-3.1.4.5      (Verilog) starc2005       No             - LEXICAL        -               
 STARC-2.3.6.1                  starc           No             - VSDU           -               
 STARC05-2.3.6.1                starc2005       No             - VSDU           -               
 STARC-2.5.2.1                  starc           No             - FLATDU2_WL     -               
 STARC05-2.5.2.1                starc2005       No             - FLATDU2_WL     -               
 STARC-2.5.1.4                  starc           No             - FLATDU2_WL     -               
 STARC05-2.5.1.4                starc2005       No             - FLATDU2_WL     -               
 STARC-2.3.5.1                  starc           No             - FLATDU2_WL     -               
 STARC05-2.3.5.1                starc2005       No             - FLATDU2_WL     -               
 STARC-2.3.4.3                  starc           No             - FLATDU2_WL     -               
 STARC-2.3.3.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.3.3.2b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.3.3.3        (Verilog) starc           No             - RTLDU          -               
 STARC05-2.3.3.2b     (Verilog) starc2005       No             - RTLDU          -               
 STARC-1.6.3.2                  starc           No             - FLATDU2_WL     -               
 STARC-1.6.3.1                  starc           No             - FLATDU2_WL     -               
 STARC-1.6.2.2a                 starc           No             - FLATDU2_WL     -               
 STARC-1.6.2.2                  starc           No             - FLATDU2_WL     -               
 STARC05-1.6.2.2                starc2005       No             - FLATDU2_WL     -               
 STARC-1.6.1.2                  starc           No             - FLATDU2_WL     -               
 STARC-1.6.1.1                  starc           No             - FLATDU2_WL     -               
 STARC-1.5.1.5                  starc           No             - FLATDU2_WL     -               
 STARC-1.5.1.2                  starc           No             - FLATDU2_WL     -               
 STARC05-1.5.1.2                starc2005       No             - FLATDU2_WL     -               
 STARC-1.5.1.1                  starc           No             - FLATDU2_WL     -               
 STARC05-1.5.1.1                starc2005       No             - FLATDU2_WL     -               
 STARC-1.4.3.4                  starc           No             - FLATDU2_WL     -               
 STARC-1.4.3.2                  starc           No             - FLATDU2_WL     -               
 STARC05-1.4.3.2                starc2005       No             - FLATDU2_WL     -               
 STARC-1.4.3.1b                 starc           No             - FLATDU2_WL     -               
 STARC05-1.4.3.1c               starc2005       No             - FLATDU2_WL     -               
 STARC-1.4.3.1a                 starc           No             - FLATDU2_WL     -               
 STARC-1.4.1.1                  starc           No             - FLATDU2_WL     -               
 STARC05-1.4.1.1                starc2005       No             - FLATDU2_WL     -               
 STARC-1.3.3.4                  starc           No             - FLATDU2_WL     -               
 STARC-1.3.2.2                  starc           No             - FLATDU2_WL     -               
 STARC05-1.3.2.2                starc2005       No             - FLATDU2_WL     -               
 STARC-1.3.2.1                  starc           No             - FLATDU2_WL     -               
 STARC05-1.3.2.1a               starc2005       No             - FLATDU2_WL     -               
 STARC-1.3.1.7                  starc           No             - FLATDU2_WL     -               
 STARC-1.3.1.6                  starc           No             - FLATDU2_WL     -               
 STARC05-1.3.1.6                starc2005       No             - FLATDU2_WL     -               
 STARC-1.3.1.3a                 starc           No             - FLATDU2_WL     -               
 STARC-1.3.1.3                  starc           No             - FLATDU2_WL     -               
 STARC-1.2.1.3                  starc           No             - FLATDU2_WL     -               
 STARC05-1.2.1.3                starc2005       No             - FLATDU2_WL     -               
 STARC-1.2.1.2                  starc           No             - FLATDU2_WL     -               
 STARC-1.2.1.1b                 starc           No             - FLATDU2_WL     -               
 STARC05-1.2.1.1b               starc2005       No             - FLATDU2_WL     -               
 STARC-1.2.1.1a                 starc           No             - FLATDU2_WL     -               
 STARC05-1.2.1.1a               starc2005       No             - FLATDU2_WL     -               
 STARC-2.5.1.2                  starc           No             - FLATDU2_WL     -               
 STARC-2.5.1.1                  starc           No             - VSDU           -               
 STARC-2.4.1.2                  starc           No             - VSDU           -               
 STARC05-2.4.1.2                starc2005       No             - VSDU           -               
 STARC-2.2.1.3                  starc           No             - VSDU           -               
 STARC-1.6.2.1                  starc           No             - VSDU           -               
 STARC05-1.6.2.1                starc2005       No             - VSDU           -               
 Prereqs_STARC-1.6.2.1          starc           No             - RTLDULIST      -               
 Prereqs_STARC05-1.6.2.1        starc2005       No             - RTLDULIST      -               
 STARC-1.1.5.4        (VHDL   ) starc           No             - VSDU           -               
 STARC-1.1.5.4        (Verilog) starc           No             - VSDU           -               
 STARC-1.1.5.3        (VHDL   ) starc           No             - VSDU           -               
 STARC05-1.1.5.3      (VHDL   ) starc2005       No             - VSDU           -               
 STARC-1.1.5.3        (Verilog) starc           No             - VSDU           -               
 STARC05-1.1.5.3      (Verilog) starc2005       No             - VSDU           -               
 STARC-1.1.5.1        (VHDL   ) starc           No             - VSDU           -               
 STARC-1.1.5.1        (Verilog) starc           No             - VSDU           -               
 STARC-1.1.2.1b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.2.1b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-3.5.6.3b       (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-3.5.6.3b     (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-3.5.3.1        (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-3.5.3.1      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-3.1.4.3        (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-3.1.4.3      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-3.1.2.7        (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-3.1.2.7      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-2.7.3.5        (VHDL   ) starc           No             - LEXICAL        -               
 STARC-2.6.1.4        (VHDL   ) starc           No             - LEXICAL        -               
 STARC-1.3.1.5b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.3.1.5b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.3.1.5a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.3.1.5a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.1.5        (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-1.1.1.5      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-1.1.4.1b       (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-1.1.4.1vb    (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-1.1.4.1a       (VHDL   ) starc           No             - LEXICAL        -               
 STARC-1.1.1.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.1.3.3        (VHDL   ) starc           No             - VSDU           -               
 STARC-1.1.5.2c       (VHDL   ) starc           No             - FLATDU2_WL     -               
 STARC05-1.1.5.2c     (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC-1.1.5.2b       (VHDL   ) starc           No             - FLATDU2_WL     -               
 STARC-1.1.5.2a       (VHDL   ) starc           No             - FLATDU2_WL     -               
 STARC05-1.1.5.2a     (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC-2.4.1.3        (VHDL   ) starc           No             - VSDU           -               
 STARC05-2.4.1.3      (VHDL   ) starc2005       No             - VSDU           -               
 STARC-2.3.4.1        (VHDL   ) starc           No             - VSDU           -               
 STARC-3.5.6.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-3.5.6.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.5.6.3a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-3.5.6.3a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.5.6.2b       (VHDL   ) starc           No             - LEXICAL        -               
 STARC-3.5.6.2a       (VHDL   ) starc           No             - LEXICAL        -               
 STARC-3.2.3.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-3.2.3.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.2.3.1        (VHDL   ) starc           No             - SETUP          -               
 STARC-3.2.2.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-3.1.6.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-3.1.6.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.1.6.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-3.1.6.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.1.5.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-3.1.4.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-3.1.4.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.1.3.5        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.11.5.2       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.11.5.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.11.4.1       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.11.4.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.11.3.1       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.11.2.1       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.11.2.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.11.1.4       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.11.1.3       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.11.1.2       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.11.1.1       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.10.7.2       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.10.7.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.10.6.6       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.10.6.5       (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.10.4.7       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.10.4.5       (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.10.4.3       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.10.4.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.10.3.1       (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.10.1.6       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.10.1.5a      (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.10.1.4       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.10.1.2       (VHDL   ) starc           No             - SETUP          -               
 STARC05-2.10.1.2     (VHDL   ) starc2005       No             - SETUP          -               
 STARC-2.9.3.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.9.3.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.9.2.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.9.2.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.9.2.3        (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.9.2.2        (VHDL   ) starc           No             - ELABDU         -               
 STARC05-2.9.2.2      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC-2.9.2.1        (VHDL   ) starc           No             - ELABDU         -               
 STARC05-2.9.2.1      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC-2.9.1.1        (VHDL   ) starc           No             - ELABDU         -               
 STARC05-2.9.1.1      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC-2.8.3.4a       (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.8.3.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.8.3.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.8.2.1        (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.8.1.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.8.1.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.7.3.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.7.3.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.7.3.3c       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.7.3.3b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.7.3.3a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.7.3.1c       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.7.3.1b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.7.3.1a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.7.2.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.7.2.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.7.1.3b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.7.1.3b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.7.1.3a       (VHDL   ) starc           No             - ELABDU         -               
 STARC05-2.7.1.3a     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC-2.6.2.2        (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.6.2.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.6.2.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.6.1.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.6.1.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.5.1.5b       (VHDL   ) starc           No             - FLATDU2_WL     -               
 STARC-2.5.1.5a       (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.3.6.2b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.6.2a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.3.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.3.3.2a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.3.3.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.3.3.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.3.2.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.3.2.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.3.2.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.1.8        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.3.1.8      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.3.1.5a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.1.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.1.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.3.1.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.3.1.2c       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.1.2b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.1.2a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.1.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.3.1.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.2.2.2        (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.2.2.1        (VHDL   ) starc           No             - ELABDU         -               
 STARC05-2.2.2.1      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC-2.1.10.8       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.8     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.10.6       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.6     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.10.5       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.5     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.10.4       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.4     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.10.3       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.10.2       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.10.1       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.9.5        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.9.5      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.9.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.9.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.9        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.9      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.7        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.10     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.6        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.6      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.5b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.5b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.5a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.5a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.7.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.7.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.7.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.7.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.6.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.6.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.6.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.6.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.6.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.5.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.4.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.3.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.3.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.3.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.3.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.2.5        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.2.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.2.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.2.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.2.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.1.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.1.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.6.6.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.6.6.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.6.1.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.6.1.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.3.1.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.3.1.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.6.5        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.6.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.6.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.6.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.4.9        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.4.8        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.4.7        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.4.7      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.4.6        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.4.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.3.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.3.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.3.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.6b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.6b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.6a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.6a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.5        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.5      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.1a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.1.11       (VHDL   ) starc           No             - ELABDU         -               
 STARC-1.1.1.10       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.10     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.1.9b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.1.9a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.1.8        (VHDL   ) starc           No             - ELABDU         -               
 STARC-1.1.1.7        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.1.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.1.3b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.3vb    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.1.3a       (VHDL   ) starc           No             - SETUP          -               
 STARC-1.1.1.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.5.3.1        (Verilog) starc           No             - LEXICAL        -               
 STARC05-3.5.3.1      (Verilog) starc2005       No             - LEXICAL        -               
 STARC-3.2.2.7        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-3.2.2.7      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.2.2.3        (Verilog) starc           No             - LEXICAL        -               
 STARC05-3.2.2.3      (Verilog) starc2005       No             - LEXICAL        -               
 STARC-3.2.2.2        (Verilog) starc           No             - LEXICAL        -               
 STARC-3.1.4.3        (Verilog) starc           No             - LEXICAL        -               
 STARC05-3.1.4.3      (Verilog) starc2005       No             - LEXICAL        -               
 STARC-3.1.3.4b       (Verilog) starc           No             - LEXICAL        -               
 STARC05-3.1.3.4b     (Verilog) starc2005       No             - LEXICAL        -               
 STARC-2.7.3.5        (Verilog) starc           No             - LEXICAL        -               
 STARC-2.7.3.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.7.3.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.4.4        (Verilog) starc           No             - LEXICAL        -               
 STARC-2.5.1.5a       (Verilog) starc           No             - FLATDU2_WL     -               
 STARC-2.3.6.2b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.3.1.3        (Verilog) starc           No             - VSDU           -               
 STARC05-2.3.1.3      (Verilog) starc2005       No             - VSDU           -               
 STARC-1.4.4.2        (Verilog) starc           No             - FLATDU2_WL     -               
 STARC05-1.4.4.2      (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC-1.1.5.2c       (Verilog) starc           No             - FLATDU2_WL     -               
 STARC05-1.1.5.2c     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC-1.1.5.2b       (Verilog) starc           No             - FLATDU2_WL     -               
 STARC-1.1.5.2a       (Verilog) starc           No             - FLATDU2_WL     -               
 STARC05-1.1.5.2a     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC-3.1.3.3        (Verilog) starc           No             - VSDU           -               
 STARC-2.4.1.3        (Verilog) starc           No             - VSDU           -               
 STARC05-2.4.1.3      (Verilog) starc2005       No             - VSDU           -               
 STARC-2.3.2.1        (Verilog) starc           No             - VSDU           -               
 STARC05-2.3.2.1      (Verilog) starc2005       No             - VSDU           -               
 STARC-2.2.3.1        (Verilog) starc           No             - VSDU           -               
 STARC05-2.2.3.1      (Verilog) starc2005       No             - VSDU           -               
 STARC-2.1.1.1        (Verilog) starc           No             - VSDU           -               
 STARC-3.5.6.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-3.5.6.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.5.6.2a       (Verilog) starc           No             - LEXICAL        -               
 STARC-3.5.2.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC-3.2.3.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC-3.2.2.5        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-3.2.2.5      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.2.2.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC-3.2.2.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC-3.1.5.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC-3.1.4.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-3.1.4.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.1.3.4a       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-3.1.3.4a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.1.3.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-3.1.3.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.1.2.7        (Verilog) starc           No             - SETUP          -               
 STARC05-3.1.2.7      (Verilog) starc2005       No             - SETUP          -               
 STARC-2.11.4.2       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.11.4.2     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.11.4.1       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.11.4.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.11.3.1       (Verilog) starc           No             - ELABDU         -               
 STARC-2.11.2.1       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.11.2.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.11.1.4       (Verilog) starc           No             - ELABDU         -               
 STARC-2.11.1.2       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.6.6       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.10.6.5       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.6.1       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.10.6.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.10.5.1       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.4.6       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.4.5       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.3.6       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.10.3.6     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.10.3.5       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.10.3.5     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.10.3.2c      (Verilog) starc           No             - ELABDU         -               
 STARC05-2.10.3.2c    (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.10.3.2b      (Verilog) starc           No             - ELABDU         -               
 STARC05-2.10.3.2b    (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.10.3.2a      (Verilog) starc           No             - ELABDU         -               
 STARC05-2.10.3.2a    (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.10.3.1       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.2.3       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.1.6       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.1.5b      (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.10.1.5a      (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.1.4       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.9.2.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.2.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.9.2.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.9.2.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.2.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.9.2.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.9.1.2d       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.9.1.2d     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.9.1.2c       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.1.2c     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.9.1.2b       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.1.2b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.9.1.2a       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.1.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.9.1.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.1.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.8.5.5        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.8.5.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.8.5.4        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.8.5.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.8.5.3        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.8.5.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.8.5.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.8.5.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.8.4.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.8.4.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.8.4.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.8.4.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.8.4.1b       (Verilog) starc           No             - RTLDU          -               
 STARC05-2.8.4.1b     (Verilog) starc2005       No             - RTLDU          -               
 STARC-2.8.4.1a       (Verilog) starc           No             - RTLDU          -               
 STARC05-2.8.4.1a     (Verilog) starc2005       No             - RTLDU          -               
 STARC-2.8.3.5        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.8.3.5      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.8.3.4b       (Verilog) starc           No             - ELABDU         -               
 STARC-2.8.3.4a       (Verilog) starc           No             - ELABDU         -               
 STARC-2.8.3.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.8.3.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.8.2.1        (Verilog) starc           No             - ELABDU         -               
 STARC-2.8.1.6        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.8.1.6      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.8.1.5        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.8.1.5      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.8.1.4        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.8.1.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.8.1.3        (Verilog) starc           No             - ELABDU         -               
 STARC-2.7.4.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.7.4.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.7.3.3c       (Verilog) starc           No             - RTLDU          -               
 STARC-2.7.3.3b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.7.3.3a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.7.3.1c       (Verilog) starc           No             - RTLDU          -               
 STARC-2.7.3.1b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.7.3.1a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.7.2.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.7.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.7.1.3b       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.7.1.3b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.7.1.3a       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.7.1.3a     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.6.2.2        (Verilog) starc           No             - ELABDU         -               
 STARC-2.6.2.1        (Verilog) starc           No             - RTLDU          -               
 STARC05-2.6.2.1      (Verilog) starc2005       No             - RTLDU          -               
 STARC-2.6.1.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.6.1.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.6.1.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.3.6.2a       (Verilog) starc           No             - ELABDU         -               
 STARC-2.3.4.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.3.4.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.3.4.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.3.3.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.3.3.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.3.3.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.3.3.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.3.2.2        (Verilog) starc           No             - ELABDU         -               
 STARC-2.3.1.6        (Verilog) starc           No             - ELABDU         -               
 STARC-2.3.1.5b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.3.1.5a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.3.1.4        (Verilog) starc           No             - ELABDU         -               
 STARC-2.3.1.2b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.3.1.2a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.2.3.3        (Verilog) starc           No             - ELABDU         -               
 STARC-2.2.3.2        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.2.3.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.2.2.2        (Verilog) starc           No             - ELABDU         -               
 STARC-2.2.2.1        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.2.2.1      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.6.4        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.6.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.6.3        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.6.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.6.2        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.6.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.6.1        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.5.3        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.5.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.1.4.7b       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.4.6b     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.4.7a       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.4.6a     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.4.6        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.1.4.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.1.4.1        (Verilog) starc           No             - SETUP          -               
 STARC05-2.1.4.1      (Verilog) starc2005       No             - SETUP          -               
 STARC-2.1.3.5        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.3.5      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.3.4        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.3.2        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.3.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.3.1        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.2.6        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.2.5        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.2.4        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.2.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.1.2.2        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.1.2        (Verilog) starc           No             - ELABDU         -               
 STARC-1.6.6.3        (Verilog) starc           No             - ELABDU         -               
 STARC-1.6.6.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.6.1.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.6.1.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.3.1.5b       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.3.1.5b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.3.1.5a       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.3.1.5a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.3.1.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.3.1.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.4.9a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.4.9        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.4.8        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.4.7        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.4.7      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.4.6        (Verilog) starc           No             - ELABDU         -               
 STARC-1.1.4.5        (Verilog) starc           No             - LEXICAL        -               
 STARC05-1.1.4.5      (Verilog) starc2005       No             - LEXICAL        -               
 STARC-1.1.4.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.4.1a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.3.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.3.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.6b       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.6b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.6a       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.6a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.5        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.5      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.1a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.10       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.10     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.1.9b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.9a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.8        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.7        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.6        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.5        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.5      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.1.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.1.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.2.4.3        (Verilog) starc           No             - RTLDU          -               
 STARC05-3.2.4.3      (Verilog) starc2005       No             - RTLDU          -               
 STARC-3.2.3.2        (Verilog) starc           No             - ELABDU         -               
 STARC05-3.2.3.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.3.1.2c       (Verilog) starc           No             - SETUP          -               
 STARC-2.3.1.1        (Verilog) starc           No             - VSDU           -               
 STARC05-2.3.1.1      (Verilog) starc2005       No             - VSDU           -               
 STARC-1.1.1.3a       (Verilog) starc           No             - SETUP          -               
 PortOrder_C          (VHDL   ) openmore        No             - ELABDU         -               
 PortOrder_B                    openmore        No             - VSDU           -               
 PortOrder_A                    openmore        No             - FLATDU2_WL     -               
 ClockDomain                    openmore        No             - FLATDU2_WL     -               
 AvoidAsync                     openmore        No             - VSDU           -               
 GateResetAtTop                 openmore        No             - FLATDU2_WL     -               
 IntReset                       openmore        No             - FLATDU2_WL     -               
 GateClockAtTop                 openmore        No             - FLATDU2_WL     -               
 IntClock                       openmore        No             - FLATDU2_WL     -               
 GatedClock                     openmore        No             - FLATDU2_WL     -               
 SepClock                       openmore        No             - FLATDU2_WL     -               
 ClockPhase                     openmore        No             - FLATDU2_WL     -               
 AsyncName                      openmore        No             - VSDU           -               
 ResetName                      openmore        No             - VSDU           -               
 ClkHierName                    openmore        No             - FLATDU2_WL     -               
 ClkName                        openmore        No             - FLATDU2_WL     -               
 RegInName                      openmore        No             - VSDU           -               
 RegOutName                     openmore        No             - VSDU           -               
 RegOutputs                     openmore        No             - FLATDU2_WL     -               
 InferFF                        openmore        No             - VSDU           -               
 TriStateName                   openmore        No             - VSDU           -               
 UseMuxBusses                   openmore        No             - VSDU           -               
 Indent               (VHDL   ) openmore        No             - LEXICAL        -               
 Indent               (Verilog) openmore        No             - LEXICAL        -               
 NoMixedSynch                   openmore        No             - VSDU           -               
 NameLength           (VHDL   ) openmore        No             - RTLDULIST      -               
 NameLength           (Verilog) openmore        No             - RTLDULIST      -               
 Uniq8Char            (VHDL   ) openmore        No             - RTLDULIST      -               
 Uniq8Char            (Verilog) openmore        No             - RTLDULIST      -               
 LineLength           (VHDL   ) openmore        No             - LEXICAL        -               
 LineLength           (Verilog) openmore        No             - LEXICAL        -               
 SepFSMLogic          (VHDL   ) openmore        No             - RTLDULIST      -               
 SepFSMLogic          (Verilog) openmore        No             - RTLDULIST      -               
 PortGroups           (VHDL   ) openmore        No             - RTLDULIST      -               
 PortGroups           (Verilog) openmore        No             - RTLDULIST      -               
 ParamName            (VHDL   ) openmore        No             - RTLDULIST      -               
 ParamName            (Verilog) openmore        No             - RTLDULIST      -               
 SigName              (VHDL   ) openmore        No             - RTLDULIST      -               
 SigName              (Verilog) openmore        No             - RTLDULIST      -               
 ActLowName           (VHDL   ) openmore        No             - RTLDULIST      -               
 ActLowName           (Verilog) openmore        No             - RTLDULIST      -               
 InstName             (VHDL   ) openmore        No             - RTLDULIST      -               
 InstName             (Verilog) openmore        No             - RTLDULIST      -               
 NoGates              (VHDL   ) openmore        No             - RTLDULIST      -               
 NoGates              (Verilog) openmore        No             - RTLDULIST      -               
 NoTab                (VHDL   ) openmore        No             - LEXICAL        -               
 NoTab                (Verilog) openmore        No             - LEXICAL        -               
 PortComment          (VHDL   ) openmore        No             - LEXICAL        -               
 PortComment          (Verilog) openmore        No             - LEXICAL        -               
 PortName             (VHDL   ) openmore        No             - RTLDULIST      -               
 PortName             (Verilog) openmore        No             - RTLDULIST      -               
 ArrayIndex           (VHDL   ) openmore        No             - ELABDU         -               
 ArrayIndex           (Verilog) openmore        No             - ELABDU         -               
 FunctionComment      (VHDL   ) openmore        No             - LEXICAL        -               
 FunctionComment      (Verilog) openmore        No             - LEXICAL        -               
 FuncName             (VHDL   ) openmore        No             - RTLDULIST      -               
 FuncName             (Verilog) openmore        No             - RTLDULIST      -               
 VarName              (VHDL   ) openmore        No             - RTLDULIST      -               
 VarName              (Verilog) openmore        No             - RTLDULIST      -               
 OnePortLine          (VHDL   ) openmore        No             - RTLDULIST      -               
 OnePortLine          (Verilog) openmore        No             - RTLDULIST      -               
 NamedAssoc           (VHDL   ) openmore        No             - SETUP          -               
 NamedAssoc           (Verilog) openmore        No             - RTLDULIST      -               
 NoTopLogic           (VHDL   ) openmore        No             - RTLDULIST      -               
 NoTopLogic           (Verilog) openmore        No             - RTLDULIST      -               
 NoTopGates           (VHDL   ) openmore        No             - RTLDULIST      -               
 NoTopGates           (Verilog) openmore        No             - RTLDULIST      -               
 UseDefine            (VHDL   ) openmore        No             - RTLDULIST      -               
 UseDefine            (Verilog) openmore        No             - RTLDULIST      -               
 SepStateMachine      (VHDL   ) openmore        No             - RTLDULIST      -               
 SepStateMachine      (Verilog) openmore        No             - RTLDULIST      -               
 DefaultState         (VHDL   ) openmore        No             - RTLDULIST      -               
 DefaultState         (Verilog) openmore        No             - RTLDULIST      -               
 OneStmtLine          (VHDL   ) openmore        No             - RTLDULIST      -               
 OneStmtLine          (Verilog) openmore        No             - RTLDULIST      -               
 NoScripts            (VHDL   ) openmore        No             - LEXICAL        -               
 ConstantComment      (VHDL   ) openmore        No             - LEXICAL        -               
 VariableComment      (VHDL   ) openmore        No             - LEXICAL        -               
 SignalComment        (VHDL   ) openmore        No             - LEXICAL        -               
 PortGrpComment       (VHDL   ) openmore        No             - LEXICAL        -               
 TypeComment          (VHDL   ) openmore        No             - LEXICAL        -               
 ProcessComment       (VHDL   ) openmore        No             - LEXICAL        -               
 PackHdr              (VHDL   ) openmore        No             - LEXICAL        -               
 ArchHdr              (VHDL   ) openmore        No             - LEXICAL        -               
 EntHdr               (VHDL   ) openmore        No             - LEXICAL        -               
 FileHdr              (VHDL   ) openmore        No             - LEXICAL        -               
 ConsCase             (VHDL   ) openmore        No             - LEXICAL        -               
 CaseOverIf           (VHDL   ) openmore        No             - RTLDULIST      -               
 NoVar                (VHDL   ) openmore        No             - RTLDULIST      -               
 NotReqSens           (VHDL   ) openmore        No             - ELABDU         -               
 NotInSens            (VHDL   ) openmore        No             - ELABDU         -               
 ModConst             (VHDL   ) openmore        No             - RTLDULIST      -               
 NoBlock              (VHDL   ) openmore        No             - RTLDULIST      -               
 NoGenerate           (VHDL   ) openmore        No             - RTLDULIST      -               
 DesgPack             (VHDL   ) openmore        No             - RTLDULIST      -               
 InvSigType           (VHDL   ) openmore        No             - RTLDULIST      -               
 TypeCount            (VHDL   ) openmore        No             - RTLDULIST      -               
 SigType              (VHDL   ) openmore        No             - RTLDULIST      -               
 IEEEType             (VHDL   ) openmore        No             - RTLDULIST      -               
 NoDup                (VHDL   ) openmore        No             - RTLDULIST      -               
 ProcName             (VHDL   ) openmore        No             - RTLDULIST      -               
 OneFile              (VHDL   ) openmore        No             - RTLDULIST      -               
 ArchName             (VHDL   ) openmore        No             - RTLDULIST      -               
 TypeName             (VHDL   ) openmore        No             - RTLDULIST      -               
 ConstName            (VHDL   ) openmore        No             - RTLDULIST      -               
 SigHierName          (VHDL   ) openmore        No             - RTLDULIST      -               
 ReserveName          (VHDL   ) openmore        No             - SETUP          -               
 HardConst            (VHDL   ) openmore        No             - RTLDULIST      -               
 ExprParen            (VHDL   ) openmore        No             - SETUP          -               
 VariableComment      (Verilog) openmore        No             - LEXICAL        -               
 SignalComment        (Verilog) openmore        No             - LEXICAL        -               
 AlwaysComment        (Verilog) openmore        No             - LEXICAL        -               
 TaskComment          (Verilog) openmore        No             - LEXICAL        -               
 FileHdr              (Verilog) openmore        No             - LEXICAL        -               
 NonBlockAssign       (Verilog) openmore        No             - VSDU           -               
 CaseOverIf           (Verilog) openmore        No             - RTLDULIST      -               
 ConsCase             (Verilog) openmore        No             - RTLDULIST      -               
 NotReqSens           (Verilog) openmore        No             - ELABDU         -               
 NotInSens            (Verilog) openmore        No             - ELABDU         -               
 NoDefine             (Verilog) openmore        No             - RTLDULIST      -               
 InstNameLength       (Verilog) openmore        No             - RTLDULIST      -               
 SigHierName          (Verilog) openmore        No             - RTLDULIST      -               
 ConstName            (Verilog) openmore        No             - RTLDULIST      -               
 NoScripts            (Verilog) openmore        No             - SETUP          -               
 ReserveName          (Verilog) openmore        No             - SETUP          -               
 HardConst            (Verilog) openmore        No             - RTLDULIST      -               
 ExprParen            (Verilog) openmore        No             - SETUP          -               
 STARC05-2.5.1.9      (Verilog) starc2005       Yes            0 VSDU           -               
 STARC05-2.1.6.5      (Verilog) starc2005       Yes            0 SETUP          -               
 STARC05-1.2.1.2                starc2005       Yes            0 FLATDU2_WL     -               
 STARC05-2.4.1.5                starc2005       Yes            0 FLATDU2_WL     -               
 STARC05-2.5.1.7      (VHDL   ) starc2005       Yes            0 VSDU           -               
 STARC05-2.5.1.7      (Verilog) starc2005       Yes            0 VSDU           -               
 LogNMuxPrereq                  timing          Yes            0 VSDULIST       -               
 NoXInCase-ML         (VHDL   ) morelint        Yes            0 ELABDU         -               
 Postreqs_Usage_ML    (Verilog) morelint        Yes            0 ELABDU         -               
 Prereqs_InclFileSetup-ML(Verilog) morelint        Yes            0 RTLDULIST      -               
 DuplicateCaseLabel-ML(Verilog) morelint        Yes            0 ELABDU         -               
 CheckDelayTimescale-ML(Verilog) morelint        Yes            0 RTLDULIST      -               
 ParamWidthMismatch-ML(Verilog) morelint        Yes            0 ELABDU         -               
 NoAssignX-ML         (Verilog) morelint        Yes            0 ELABDU         -               
 PragmaComments-ML    (VHDL   ) morelint        Yes            0 RTLDULIST      -               
 PragmaComments-ML    (Verilog) morelint        Yes            0 RTLDULIST      -               
 ReportPortInfo-ML              morelint        Yes            0 ELABDU         -               
 RegInputOutput-ML              morelint        Yes            0 VSDU           -               
 Prereqs_RegInputOutputs        morelint        Yes            0 RTLDULIST      -               
 Prereqs_ConstantInput-ML(VHDL   ) morelint        Yes            0 ELABDU         -               
 Prereqs_ConstantInput-ML(Verilog) morelint        Yes            0 ELABDU         -               
 UndrivenInTerm-ML              morelint        Yes            0 VSTOPDU        -               
 HangingNetPreReq-ML            morelint        Yes            0 VSDULIST       -               
 Latch_VePreReqRule   (Verilog) latch           Yes            0 RTLDULIST      -               
 W450L                (Verilog) latch           Yes            0 VSDU           -               
 LatchFeedback                  latch           Yes            0 FLATDU2_WL     -               
 Prereqs_RTLSchematic (Verilog) lint            Yes            0 SETUP          -               
 LINT_portReten                 lint            Yes            0 SETUP          -               
 Postreqs_CheckFuncTask(Verilog) lint            Yes            0 ELABDU         -               
 Prereqs_Usage        (Verilog) lint            Yes            0 ELABDU         -               
 W415                           lint            Yes            0 FLATDU2_WL     -               
 W392                           lint            Yes            0 FLATDU2_WL     -               
 W505                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W505                 (Verilog) lint            Yes            0 ELABDU         -               
 W467                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W467                 (Verilog) lint            Yes            0 ELABDU         -               
 W424                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W424                 (Verilog) lint            Yes            0 ELABDU         -               
 W421                 (VHDL   ) lint            Yes            0 SETUP          -               
 W421                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W398                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W398                 (Verilog) lint            Yes            0 ELABDU         -               
 W293                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W293                 (Verilog) lint            Yes            0 ELABDU         -               
 W240                 (VHDL   ) lint            Yes            2 ELABDU         -               
 W240                 (Verilog) lint            Yes            0 ELABDU         -               
 W71                  (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W71                  (Verilog) lint            Yes            0 ELABDU         -               
 W110a                (VHDL   ) lint            Yes            0 RTLDU          -               
 W416                 (VHDL   ) lint            Yes            0 RTLDU          -               
 W292                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W123                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W122                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W116                 (VHDL   ) lint            Yes            0 ELABDU         -               
 BlockHeader          (VHDL   ) lint            Yes            0 SETUP          -               
 W422                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W414                 (Verilog) lint            Yes            0 VSDU           -               
 W336                 (Verilog) lint            Yes            0 VSDU           -               
 W502                 (Verilog) lint            Yes            0 ELABDU         -               
 W499                 (Verilog) lint            Yes            0 ELABDU         -               
 W486                 (Verilog) lint            Yes            0 ELABDU         -               
 W481b                (Verilog) lint            Yes            0 RTLDULIST      -               
 W481a                (Verilog) lint            Yes            0 RTLDULIST      -               
 W480                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W426                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W422                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W362                 (Verilog) lint            Yes            0 ELABDU         -               
 W352                 (Verilog) lint            Yes            0 ELABDU         -               
 W337                 (Verilog) lint            Yes            0 ELABDU         -               
 W317                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W289                 (Verilog) lint            Yes            0 ELABDU         -               
 W263                 (Verilog) lint            Yes            0 ELABDU         -               
 W218                 (Verilog) lint            Yes            0 ELABDU         -               
 W216                 (Verilog) lint            Yes            0 ELABDU         -               
 W215                 (Verilog) lint            Yes            0 ELABDU         -               
 W123                 (Verilog) lint            Yes            0 ELABDU         -               
 W116                 (Verilog) lint            Yes            0 ELABDU         -               
 W66                  (Verilog) lint            Yes            0 ELABDU         -               
 W19                  (Verilog) lint            Yes            0 ELABDU         -               
 W496b                (Verilog) lint            Yes            0 RTLDULIST      -               
 W496a                (Verilog) lint            Yes            0 ELABDU         -               
 W122                 (Verilog) lint            Yes            0 ELABDU         -               
 W110                 (Verilog) lint            Yes            0 ELABDU         -               
 bothedges            (Verilog) lint            Yes            0 SETUP          -               
 badimplicitSM4       (Verilog) lint            Yes            0 SETUP          -               
 badimplicitSM2       (Verilog) lint            Yes            0 SETUP          -               
 badimplicitSM1       (Verilog) lint            Yes            0 SETUP          -               
 W442f                (Verilog) lint            Yes            0 SETUP          -               
 W442c                (Verilog) lint            Yes            0 SETUP          -               
 W442b                (Verilog) lint            Yes            0 SETUP          -               
 W442a                (Verilog) lint            Yes            0 SETUP          -               
 sim_race02           (Verilog) simulation      Yes            0 RTLDU          -               
 checkPinConnectedToSupply      erc             Yes            0 FLATDU2_WL     -               
 FlopEConst                     erc             Yes            0 FLATDU2_WL     -               
 FlopSRConst                    erc             Yes            0 FLATDU2_WL     -               
 FlopClockConstant              erc             Yes            0 FLATDU2_WL     -               
 STARC05-2.3.4.1v     (VHDL   ) starc2005       Yes            0 VSDU           -               
 STARC05-ProcessParamSetup(VHDL   ) starc2005       Yes            0 RTLDULIST      -               
 STARC05-2.3.1.2c     (Verilog) starc2005       Yes            0 SETUP          -               
 STARC05-2.1.3.1      (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-AlwaysParamSetup(Verilog) starc2005       Yes            0 RTLDULIST      -               
 Prereqs_STARC-2.3.6.1          starc           Yes            0 ELABDU         -               
 STARC05-1.4.3.4                starc2005       Yes            0 FLATDU2_WL     -               
 STARC05-1.3.1.3                starc2005       Yes            0 FLATDU2_WL     -               
 STARC05-2.5.1.2                starc2005       Yes            0 FLATDU2_WL     -               
 preReq_ConsCase      (VHDL   ) starc           Yes            0 RTLDULIST      -               
 STARC05-2.11.3.1     (VHDL   ) starc2005       Yes            0 RTLDULIST      -               
 STARC05-2.11.3.1     (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.10.2.3     (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.3.1.6      (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.3.1.5b     (Verilog) starc2005       Yes            0 RTLDULIST      -               
 STARC05-2.2.3.3      (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.1.5.3      (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.1.4.5      (Verilog) starc2005       Yes            0 RTLDULIST      -               
 CombLoop                       openmore        Yes            0 FLATDU2_WL     -               
 BufClock                       openmore        Yes            0 FLATDU2_WL     -               
 Prereqs_RegOutputs             openmore        Yes            0 RTLDULIST      -               
 InferLatch                     openmore        Yes            0 VSDU           -               
 preReq_ConsCase2     (VHDL   ) openmore        Yes            0 RTLDULIST      -               
 HdlLibDuCheck_03               SpyGlass        Yes            1 SETUP          -               
 ElabSummary                    SpyGlass        Yes            1 SETUP          -               
 DetectTopDesignUnits           SpyGlass        Yes            2 RTLALLDULIST   -               
-------------------------------------------------------------------------------------
Note: VSDU type of rules (as seen in the above table) are not run on
      unsynthesized modules reported by 'ErrorAnalyzeBBox/InfoAnalyzeBBox' messages
      (Please see messages starting with keyword 'UnsynthesizedDU')

##status : SpyGlass Rule Checking Complete.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_rtl
   Command-line read  :      0 error,      0 warning,      1 information message 
   Design Read        :      0 error,      0 warning,      3 information messages
      Found 2 top modules:
         image_process.rtl   (file: ../../../DE1_SOC_CAMERA_IP_Vhdl/vhdl/image_process.vhd)
         position.det        (file: ../../../DE1_SOC_CAMERA_IP_Vhdl/vhdl/position.vhd)

   Blackbox Resolution:      0 error,      0 warning,      0 information message 
   SGDC Checks        :      0 error,      0 warning,      0 information message 
   Policy lint        :      0 error,      2 warnings,     0 information message 
   -------------------------------------------------------------------------------------
   Total              :      0 error,      2 warnings,     4 information messages

  Total Number of Generated Messages     :         6 (0 error, 2 warnings, 4 Infos)
  Number of Reported Messages            :         6 (0 error, 2 warnings, 4 Infos)

---------------------------------------------------------------------------------------------



SpyGlass Rule Checking Complete.

Generating moresimple report from './spyglass-1/lint/lint_rtl/spyglass.vdb' to './spyglass-1/lint/lint_rtl/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './spyglass-1/lint/lint_rtl/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './spyglass-1/lint/lint_rtl/spyglass.vdb' to './spyglass-1/lint/lint_rtl/spyglass_reports/no_msg_reporting_rules.rpt' ....

Policy specific data (reports) are present in the directory './spyglass-1/lint/lint_rtl/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './spyglass-1/consolidated_reports/lint_lint_rtl/'.


---------------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_rtl
   Top Module         :      Found 2 top modules
                             (image_process position)
---------------------------------------------------------------------------------------------------
   Reports Directory: 
   /tp/xph3app/xph3app602/projet_drone/SPYGLASS/script/spyglass-1/consolidated_reports/lint_lint_rtl/ 

   SpyGlass LogFile: 
    /tp/xph3app/xph3app602/projet_drone/SPYGLASS/script/spyglass-1/lint/lint_rtl/spyglass.log 

   Standard Reports: 
     moresimple.rpt          no_msg_reporting_rules.rpt       

   HTML report:
    /tp/xph3app/xph3app602/projet_drone/SPYGLASS/script/spyglass-1/html_reports/goals_summary.html
  

   Technology Reports:  
     <Not Available>
   
   
---------------------------------------------------------------------------------------------------
   Goal Violation Summary:
       Waived   Messages:                      0 Errors,      0 Warnings,      0 Infos
       Reported Messages:         0 Fatals,    0 Errors,      2 Warnings,      4 Infos
---------------------------------------------------------------------------------------------------
   
---------------------------------------------------------------------------------------------------
 
SpyGlass Exit Code 0 (Rule-checking completed with warnings)
SpyGlass total run-time is 0:0:7 (7 secs)
SpyGlass run completed at 00:05:13 PM on Jan 18 2018
