{
   ExpandedHierarchyInLayout: "",
   comment_0: "I2S RTL Driver.  Drives PMOD pins connected to PMOD I2S Codec module.
Data_accepted triggers each rising edge of LRCLK (48kHz) to signal to the
fifo that it is ready for more data.",
   comment_1: "PWM Module to drive RGB LEDS on board.",
   comment_10: "GPIO to read out the capacity 
state of the DMA FIFO",
   comment_2: "GPIO to allow the Zynq to create interrupts
 to the MicroBlaze to trigger playback events.",
   comment_3: "Block RAM (128KB) for MicroBlaze.",
   comment_4: "Block RAM (32KB) for audio DMA",
   comment_6: "Direct Memory Access module.
Provides direct memory read-out streaming
to FIFO buffer from DMA BRAM.",
   comment_7: "DMA FIFO Buffer.
Provides AXI Stream data buffering.
The data_count output provides a count of
how many bytes are in the buffer currently.",
   comment_9: "ADC Module for reading out various voltages.
Used by petalinux kernel for performance monitorring.",
   commentid: "comment_0|comment_1|comment_2|comment_3|comment_4|comment_6|comment_7|comment_9|comment_10|comment_10|",
   font_comment_0: "14",
   font_comment_1: "14",
   font_comment_10: "14",
   font_comment_2: "14",
   font_comment_3: "14",
   font_comment_4: "14",
   font_comment_6: "14",
   font_comment_7: "14",
   font_comment_9: "14",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 720 -defaultsOSRD
preplace port vaux0 -pg 1 -y 1310 -defaultsOSRD
preplace port vaux1 -pg 1 -y 1330 -defaultsOSRD
preplace port vaux12 -pg 1 -y 1430 -defaultsOSRD
preplace port ja0 -pg 1 -y 1080 -defaultsOSRD
preplace port vaux13 -pg 1 -y 1450 -defaultsOSRD
preplace port vaux5 -pg 1 -y 1350 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 740 -defaultsOSRD
preplace port ja1 -pg 1 -y 1040 -defaultsOSRD
preplace port vaux6 -pg 1 -y 1370 -defaultsOSRD
preplace port ja2 -pg 1 -y 1060 -defaultsOSRD
preplace port vp_vn -pg 1 -y 1290 -defaultsOSRD
preplace port vaux15 -pg 1 -y 1470 -defaultsOSRD
preplace port ja3 -pg 1 -y 1020 -defaultsOSRD
preplace port vaux8 -pg 1 -y 1390 -defaultsOSRD
preplace port vaux9 -pg 1 -y 1410 -defaultsOSRD
preplace portBus rgb_led -pg 1 -y 810 -defaultsOSRD
preplace inst axis_broadcaster_0 -pg 1 -lvl 7 -y 380 -defaultsOSRD
preplace inst AXIS_AES_CTR_0 -pg 1 -lvl 7 -y 240 -defaultsOSRD
preplace inst mb_dma_axi_bram_ctrl_0 -pg 1 -lvl 6 -y 450 -defaultsOSRD
preplace inst axi_gpio_fifo_rng_0 -pg 1 -lvl 6 -y 980 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 6 -y 590 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -y 1050 -defaultsOSRD
preplace inst mb_axi_mem_interconnect_0 -pg 1 -lvl 4 -y 680 -defaultsOSRD
preplace inst i2s_output_1 -pg 1 -lvl 9 -y 1040 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 2 -y 340 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 3 -y 1140 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 8 -y 1390 -defaultsOSRD
preplace inst rgb_PWM_0 -pg 1 -lvl 9 -y 810 -defaultsOSRD
preplace inst ps7_int_axi_gpio_0 -pg 1 -lvl 8 -y 920 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 6 -y 1150 -defaultsOSRD
preplace inst dma_axi_bram_ctrl_1 -pg 1 -lvl 7 -y 580 -defaultsOSRD
preplace inst data_lmb_v10_1 -pg 1 -lvl 4 -y 290 -defaultsOSRD
preplace inst mdm_0 -pg 1 -lvl 2 -y 170 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 7 -y 80 -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 4 -y 1050 -defaultsOSRD
preplace inst data_lmb_bram_if_cntlr_1 -pg 1 -lvl 6 -y 310 -defaultsOSRD
preplace inst ins_lmb_v10_0 -pg 1 -lvl 4 -y 160 -defaultsOSRD
preplace inst ins_lmb_bram_if_cntlr_0 -pg 1 -lvl 6 -y 70 -defaultsOSRD
preplace inst trng_module_0 -pg 1 -lvl 5 -y 1060 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 8 -y 580 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 7 -y 900 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -y 330 -defaultsOSRD
preplace inst dma_blk_mem_gen_1 -pg 1 -lvl 8 -y 440 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -y 470 -defaultsOSRD
preplace inst clk_wiz_25M -pg 1 -lvl 4 -y 1180 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -y 790 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 7 -y 1160 -defaultsOSRD
preplace netloc ps7_0_axi_periph_M02_AXI 1 7 1 2680
preplace netloc Vp_Vn_0_1 1 0 8 NJ 1290 NJ 1290 NJ 1290 NJ 1290 NJ 1290 NJ 1290 NJ 1290 NJ
preplace netloc processing_system7_0_DDR 1 6 4 NJ 720 NJ 720 NJ 720 NJ
preplace netloc mb_axi_mem_interconnect_0_M01_AXI 1 4 2 1600 560 NJ
preplace netloc dma_axi_bram_ctrl_1_BRAM_PORTA 1 7 1 2690
preplace netloc axi_intc_0_interrupt 1 2 1 720
preplace netloc Conn1 1 4 2 N 290 NJ
preplace netloc xlconstant_1_dout 1 3 1 1280J
preplace netloc axis_broadcaster_0_M00_AXIS 1 6 2 2310 160 2660
preplace netloc mb_axi_mem_interconnect_0_M00_AXI 1 4 2 NJ 610 1810
preplace netloc rst_ps7_0_100M_mb_reset 1 1 2 NJ 430 740
preplace netloc i2s_output_1_i2s_sd 1 9 1 NJ
preplace netloc Vaux8_0_1 1 0 8 NJ 1390 NJ 1390 NJ 1390 NJ 1390 NJ 1390 NJ 1390 NJ 1390 NJ
preplace netloc Vaux5_0_1 1 0 8 NJ 1350 NJ 1350 NJ 1350 NJ 1350 NJ 1350 NJ 1350 NJ 1350 NJ
preplace netloc data_lmb_bram_if_cntlr_1_BRAM_PORT 1 6 1 2260
preplace netloc rst_ps7_0_100M_bus_struct_reset 1 1 5 NJ 450 NJ 450 1230 60 NJ 60 1850
preplace netloc mdm_0_Debug_SYS_Rst 1 0 3 30 560 NJ 560 710
preplace netloc i2s_output_1_i2s_mclk 1 9 1 NJ
preplace netloc clk_wiz_25M_locked 1 4 2 NJ 1190 N
preplace netloc axis_data_fifo_0_axis_data_count 1 6 2 2290 1060 2690
preplace netloc processing_system7_0_M_AXI_GP0 1 6 1 2260
preplace netloc microblaze_0_ILMB 1 3 1 1220
preplace netloc mb_axi_mem_interconnect_0_M02_AXI 1 4 2 1590 430 NJ
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 8 400 420 NJ 420 1270 360 1600J 440 1850 380 2270 660 2710 830 NJ
preplace netloc i2s_output_1_i2s_lrclk 1 9 1 NJ
preplace netloc xadc_wiz_0_ip2intc_irpt 1 3 6 1290 1280 NJ 1280 NJ 1280 NJ 1280 2720J 1220 3040
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 20 1240 NJ 1240 NJ 1240 NJ 1240 NJ 1240 1840 1240 2260
preplace netloc axis_data_fifo_0_m_axis_tdata 1 7 2 NJ 1150 3060
preplace netloc Vaux6_0_1 1 0 8 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ
preplace netloc microblaze_0_M_AXI_DP 1 3 1 1280
preplace netloc ps7_0_axi_periph_M01_AXI 1 7 1 N
preplace netloc Vaux15_0_1 1 0 8 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ
preplace netloc rgb_PWM_0_pwm 1 9 1 NJ
preplace netloc Vaux9_0_1 1 0 8 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ
preplace netloc AXIS_AES_CTR_0_AXIS_OUTPUT 1 7 1 2710
preplace netloc mb_axi_mem_interconnect_0_M07_AXI 1 4 3 1580 230 NJ 230 NJ
preplace netloc axi_dma_0_M_AXI_MM2S 1 6 1 N
preplace netloc xlconstant_0_dout 1 3 1 NJ
preplace netloc i2s_output_1_i2s_sclk 1 9 1 NJ
preplace netloc axi_gpio_0_gpio_io_o 1 1 8 410 1270 NJ 1270 NJ 1270 NJ 1270 NJ 1270 NJ 1270 2660J 1210 3040
preplace netloc Vaux1_0_1 1 0 8 NJ 1330 NJ 1330 NJ 1330 NJ 1330 NJ 1330 NJ 1330 NJ 1330 NJ
preplace netloc processing_system7_0_FIXED_IO 1 6 4 NJ 740 NJ 740 NJ 740 NJ
preplace netloc axi_dma_0_M_AXIS_MM2S1 1 6 1 2260
preplace netloc mdm_0_M_AXI 1 2 2 NJ 130 1250
preplace netloc mb_dma_axi_bram_ctrl_0_BRAM_PORTA 1 6 2 NJ 450 2680
preplace netloc mb_axi_mem_interconnect_0_M04_AXI 1 4 5 NJ 690 1820J 670 NJ 670 NJ 670 3040
preplace netloc clk_wiz_0_clk_out1 1 4 5 NJ 1170 1810 1250 2300 1260 2690J 1200 3050
preplace netloc Vaux12_0_1 1 0 8 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ
preplace netloc mb_axi_mem_interconnect_0_M06_AXI 1 1 4 410 80 NJ 80 NJ 80 1570
preplace netloc S01_AXI_1 1 3 1 1240
preplace netloc trng_module_0_randout 1 5 2 NJ 1060 2250
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 6 1 2310
preplace netloc i2s_output_1_data_accepted 1 7 3 NJ 1130 NJ 1130 3410
preplace netloc Vaux0_0_1 1 0 8 NJ 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 NJ
preplace netloc mdm_0_MBDEBUG_0 1 2 1 740
preplace netloc mb_axi_mem_interconnect_0_M03_AXI 1 4 2 NJ 670 1800
preplace netloc Conn 1 4 2 1580 50 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 20 380 390 260 730 410 1260 1120 1580 810 1830 240 2280 650 2700 810 NJ
preplace netloc Vaux13_0_1 1 0 8 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ
preplace netloc ps7_0_axi_periph_M00_AXI 1 1 7 390 70 NJ 70 NJ 70 NJ 70 1800J 140 NJ 140 2670
preplace netloc axi_dma_0_M_AXIS_MM2S 1 6 2 2310 510 2700
preplace netloc xlconcat_2_dout 1 4 2 1600 820 NJ
preplace netloc microblaze_0_DLMB 1 3 1 1240
preplace netloc ins_lmb_bram_if_cntlr_0_BRAM_PORT 1 6 1 N
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 1 6 NJ 490 NJ 490 1290 90 NJ 90 1840J 150 2300
preplace cgraphic comment_3 place top 2208 74 textcolor 4 linecolor 3
preplace cgraphic comment_2 place top 240 161 textcolor 4 linecolor 3
preplace cgraphic comment_1 place right -517 823 textcolor 4 linecolor 3
preplace cgraphic comment_0 place bot 2950 -218 textcolor 4 linecolor 3
preplace cgraphic comment_7 place bot 2054 -348 textcolor 4 linecolor 3
preplace cgraphic comment_6 place top 1695 390 textcolor 4 linecolor 3
preplace cgraphic comment_4 place top 2616 352 textcolor 4 linecolor 3
preplace cgraphic comment_10 place top 823 127 textcolor 4 linecolor 3
preplace cgraphic comment_9 place left 653 1452 textcolor 4 linecolor 3
levelinfo -pg 1 0 210 560 980 1430 1700 2050 2480 2880 3230 3430 -top 0 -bot 1560
",
   linktoobj_comment_0: "",
   linktoobj_comment_1: "",
   linktoobj_comment_10: "",
   linktoobj_comment_2: "",
   linktoobj_comment_3: "",
   linktoobj_comment_4: "",
   linktoobj_comment_6: "",
   linktoobj_comment_7: "",
   linktoobj_comment_9: "",
   linktotype_comment_0: "bd_design",
   linktotype_comment_1: "bd_design",
   linktotype_comment_10: "bd_design",
   linktotype_comment_2: "bd_design",
   linktotype_comment_3: "bd_design",
   linktotype_comment_4: "bd_design",
   linktotype_comment_6: "bd_design",
   linktotype_comment_7: "bd_design",
   linktotype_comment_9: "bd_design",
}
{
   da_axi4_cnt: "2",
}
{
   /comment_0: "comment_0",
   /comment_1: "comment_1",
   /comment_10: "comment_2",
   /comment_2: "comment_3",
   /comment_3: "comment_4",
   /comment_4: "comment_10",
   /comment_5: "comment_6",
   /comment_6: "comment_7",
   /comment_8: "comment_9",
   /comment_9: "comment_10",
}