# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_6.srcs/sources_1/new/lab_6_3.vhd" \
"../../../../project_6.srcs/sim_1/new/lab_6_3_TB.vhd" \

# Do not sort compile order
nosort
