// Seed: 3343139426
module module_0 (
    input  wor   id_0,
    output tri   id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    output uwire id_4,
    input  tri   id_5,
    input  tri   id_6
);
  wire id_8;
endmodule
module module_1 (
    input  wor  id_0,
    output tri0 id_1,
    output tri  id_2,
    output tri1 id_3
);
  integer id_5 (
      .id_0(id_2),
      .id_1(),
      .id_2(id_2)
  );
  module_0(
      id_0, id_3, id_0, id_0, id_3, id_0, id_0
  );
  assign id_2 = 1'b0;
  wire id_6;
endmodule
