Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov  5 10:54:58 2024
| Host         : LAPTOP-293MO244 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: baudrate_gen_inst/baud_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dc/baud_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: rx/data_out_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: rx/data_out_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: rx/data_out_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: rx/data_out_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: rx/data_out_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: rx/data_out_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: rx/data_out_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: rx/data_out_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 43 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.725        0.000                      0                   86        0.166        0.000                      0                   86        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.725        0.000                      0                   86        0.166        0.000                      0                   86        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 baudrate_gen_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen_inst/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 2.481ns (42.993%)  route 3.290ns (57.007%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  baudrate_gen_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  baudrate_gen_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.250    baudrate_gen_inst/counter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  baudrate_gen_inst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.830    baudrate_gen_inst/counter_reg[0]_i_17_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  baudrate_gen_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.944    baudrate_gen_inst/counter_reg[0]_i_13_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  baudrate_gen_inst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    baudrate_gen_inst/counter_reg[0]_i_14_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  baudrate_gen_inst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.172    baudrate_gen_inst/counter_reg[0]_i_16_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  baudrate_gen_inst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.295    baudrate_gen_inst/counter_reg[0]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  baudrate_gen_inst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.409    baudrate_gen_inst/counter_reg[0]_i_10_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  baudrate_gen_inst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.523    baudrate_gen_inst/counter_reg[0]_i_11_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  baudrate_gen_inst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.657    baudrate_gen_inst/counter_reg[0]_i_12_n_6
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.303     8.960 f  baudrate_gen_inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.840     9.799    baudrate_gen_inst/counter[0]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.923 r  baudrate_gen_inst/counter[0]_i_1/O
                         net (fo=33, routed)          0.994    10.917    baudrate_gen_inst/counter[0]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  baudrate_gen_inst/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.505    14.846    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  baudrate_gen_inst/counter_reg[28]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.642    baudrate_gen_inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 baudrate_gen_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen_inst/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 2.481ns (42.993%)  route 3.290ns (57.007%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  baudrate_gen_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  baudrate_gen_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.250    baudrate_gen_inst/counter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  baudrate_gen_inst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.830    baudrate_gen_inst/counter_reg[0]_i_17_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  baudrate_gen_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.944    baudrate_gen_inst/counter_reg[0]_i_13_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  baudrate_gen_inst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    baudrate_gen_inst/counter_reg[0]_i_14_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  baudrate_gen_inst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.172    baudrate_gen_inst/counter_reg[0]_i_16_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  baudrate_gen_inst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.295    baudrate_gen_inst/counter_reg[0]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  baudrate_gen_inst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.409    baudrate_gen_inst/counter_reg[0]_i_10_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  baudrate_gen_inst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.523    baudrate_gen_inst/counter_reg[0]_i_11_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  baudrate_gen_inst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.657    baudrate_gen_inst/counter_reg[0]_i_12_n_6
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.303     8.960 f  baudrate_gen_inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.840     9.799    baudrate_gen_inst/counter[0]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.923 r  baudrate_gen_inst/counter[0]_i_1/O
                         net (fo=33, routed)          0.994    10.917    baudrate_gen_inst/counter[0]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  baudrate_gen_inst/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.505    14.846    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  baudrate_gen_inst/counter_reg[29]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.642    baudrate_gen_inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 baudrate_gen_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen_inst/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 2.481ns (42.993%)  route 3.290ns (57.007%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  baudrate_gen_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  baudrate_gen_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.250    baudrate_gen_inst/counter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  baudrate_gen_inst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.830    baudrate_gen_inst/counter_reg[0]_i_17_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  baudrate_gen_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.944    baudrate_gen_inst/counter_reg[0]_i_13_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  baudrate_gen_inst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    baudrate_gen_inst/counter_reg[0]_i_14_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  baudrate_gen_inst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.172    baudrate_gen_inst/counter_reg[0]_i_16_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  baudrate_gen_inst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.295    baudrate_gen_inst/counter_reg[0]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  baudrate_gen_inst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.409    baudrate_gen_inst/counter_reg[0]_i_10_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  baudrate_gen_inst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.523    baudrate_gen_inst/counter_reg[0]_i_11_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  baudrate_gen_inst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.657    baudrate_gen_inst/counter_reg[0]_i_12_n_6
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.303     8.960 f  baudrate_gen_inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.840     9.799    baudrate_gen_inst/counter[0]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.923 r  baudrate_gen_inst/counter[0]_i_1/O
                         net (fo=33, routed)          0.994    10.917    baudrate_gen_inst/counter[0]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  baudrate_gen_inst/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.505    14.846    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  baudrate_gen_inst/counter_reg[30]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.642    baudrate_gen_inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 baudrate_gen_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen_inst/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 2.481ns (42.993%)  route 3.290ns (57.007%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  baudrate_gen_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  baudrate_gen_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.250    baudrate_gen_inst/counter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  baudrate_gen_inst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.830    baudrate_gen_inst/counter_reg[0]_i_17_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  baudrate_gen_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.944    baudrate_gen_inst/counter_reg[0]_i_13_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  baudrate_gen_inst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    baudrate_gen_inst/counter_reg[0]_i_14_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  baudrate_gen_inst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.172    baudrate_gen_inst/counter_reg[0]_i_16_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  baudrate_gen_inst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.295    baudrate_gen_inst/counter_reg[0]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  baudrate_gen_inst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.409    baudrate_gen_inst/counter_reg[0]_i_10_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  baudrate_gen_inst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.523    baudrate_gen_inst/counter_reg[0]_i_11_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  baudrate_gen_inst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.657    baudrate_gen_inst/counter_reg[0]_i_12_n_6
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.303     8.960 f  baudrate_gen_inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.840     9.799    baudrate_gen_inst/counter[0]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.923 r  baudrate_gen_inst/counter[0]_i_1/O
                         net (fo=33, routed)          0.994    10.917    baudrate_gen_inst/counter[0]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  baudrate_gen_inst/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.505    14.846    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  baudrate_gen_inst/counter_reg[31]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.642    baudrate_gen_inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 baudrate_gen_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen_inst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 2.481ns (43.049%)  route 3.282ns (56.951%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  baudrate_gen_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  baudrate_gen_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.250    baudrate_gen_inst/counter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  baudrate_gen_inst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.830    baudrate_gen_inst/counter_reg[0]_i_17_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  baudrate_gen_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.944    baudrate_gen_inst/counter_reg[0]_i_13_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  baudrate_gen_inst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    baudrate_gen_inst/counter_reg[0]_i_14_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  baudrate_gen_inst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.172    baudrate_gen_inst/counter_reg[0]_i_16_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  baudrate_gen_inst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.295    baudrate_gen_inst/counter_reg[0]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  baudrate_gen_inst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.409    baudrate_gen_inst/counter_reg[0]_i_10_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  baudrate_gen_inst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.523    baudrate_gen_inst/counter_reg[0]_i_11_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  baudrate_gen_inst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.657    baudrate_gen_inst/counter_reg[0]_i_12_n_6
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.303     8.960 f  baudrate_gen_inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.840     9.799    baudrate_gen_inst/counter[0]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.923 r  baudrate_gen_inst/counter[0]_i_1/O
                         net (fo=33, routed)          0.986    10.909    baudrate_gen_inst/counter[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  baudrate_gen_inst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    14.845    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  baudrate_gen_inst/counter_reg[24]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    baudrate_gen_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.909    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 baudrate_gen_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen_inst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 2.481ns (43.049%)  route 3.282ns (56.951%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  baudrate_gen_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  baudrate_gen_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.250    baudrate_gen_inst/counter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  baudrate_gen_inst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.830    baudrate_gen_inst/counter_reg[0]_i_17_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  baudrate_gen_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.944    baudrate_gen_inst/counter_reg[0]_i_13_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  baudrate_gen_inst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    baudrate_gen_inst/counter_reg[0]_i_14_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  baudrate_gen_inst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.172    baudrate_gen_inst/counter_reg[0]_i_16_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  baudrate_gen_inst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.295    baudrate_gen_inst/counter_reg[0]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  baudrate_gen_inst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.409    baudrate_gen_inst/counter_reg[0]_i_10_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  baudrate_gen_inst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.523    baudrate_gen_inst/counter_reg[0]_i_11_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  baudrate_gen_inst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.657    baudrate_gen_inst/counter_reg[0]_i_12_n_6
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.303     8.960 f  baudrate_gen_inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.840     9.799    baudrate_gen_inst/counter[0]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.923 r  baudrate_gen_inst/counter[0]_i_1/O
                         net (fo=33, routed)          0.986    10.909    baudrate_gen_inst/counter[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  baudrate_gen_inst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    14.845    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  baudrate_gen_inst/counter_reg[25]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    baudrate_gen_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.909    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 baudrate_gen_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen_inst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 2.481ns (43.049%)  route 3.282ns (56.951%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  baudrate_gen_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  baudrate_gen_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.250    baudrate_gen_inst/counter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  baudrate_gen_inst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.830    baudrate_gen_inst/counter_reg[0]_i_17_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  baudrate_gen_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.944    baudrate_gen_inst/counter_reg[0]_i_13_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  baudrate_gen_inst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    baudrate_gen_inst/counter_reg[0]_i_14_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  baudrate_gen_inst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.172    baudrate_gen_inst/counter_reg[0]_i_16_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  baudrate_gen_inst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.295    baudrate_gen_inst/counter_reg[0]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  baudrate_gen_inst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.409    baudrate_gen_inst/counter_reg[0]_i_10_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  baudrate_gen_inst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.523    baudrate_gen_inst/counter_reg[0]_i_11_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  baudrate_gen_inst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.657    baudrate_gen_inst/counter_reg[0]_i_12_n_6
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.303     8.960 f  baudrate_gen_inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.840     9.799    baudrate_gen_inst/counter[0]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.923 r  baudrate_gen_inst/counter[0]_i_1/O
                         net (fo=33, routed)          0.986    10.909    baudrate_gen_inst/counter[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  baudrate_gen_inst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    14.845    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  baudrate_gen_inst/counter_reg[26]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    baudrate_gen_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.909    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 baudrate_gen_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen_inst/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 2.481ns (43.049%)  route 3.282ns (56.951%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  baudrate_gen_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  baudrate_gen_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.250    baudrate_gen_inst/counter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  baudrate_gen_inst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.830    baudrate_gen_inst/counter_reg[0]_i_17_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  baudrate_gen_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.944    baudrate_gen_inst/counter_reg[0]_i_13_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  baudrate_gen_inst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    baudrate_gen_inst/counter_reg[0]_i_14_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  baudrate_gen_inst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.172    baudrate_gen_inst/counter_reg[0]_i_16_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  baudrate_gen_inst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.295    baudrate_gen_inst/counter_reg[0]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  baudrate_gen_inst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.409    baudrate_gen_inst/counter_reg[0]_i_10_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  baudrate_gen_inst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.523    baudrate_gen_inst/counter_reg[0]_i_11_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  baudrate_gen_inst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.657    baudrate_gen_inst/counter_reg[0]_i_12_n_6
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.303     8.960 f  baudrate_gen_inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.840     9.799    baudrate_gen_inst/counter[0]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.923 r  baudrate_gen_inst/counter[0]_i_1/O
                         net (fo=33, routed)          0.986    10.909    baudrate_gen_inst/counter[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  baudrate_gen_inst/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    14.845    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  baudrate_gen_inst/counter_reg[27]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    baudrate_gen_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.909    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 baudrate_gen_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen_inst/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 2.481ns (44.109%)  route 3.144ns (55.891%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  baudrate_gen_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  baudrate_gen_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.250    baudrate_gen_inst/counter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  baudrate_gen_inst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.830    baudrate_gen_inst/counter_reg[0]_i_17_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  baudrate_gen_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.944    baudrate_gen_inst/counter_reg[0]_i_13_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  baudrate_gen_inst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    baudrate_gen_inst/counter_reg[0]_i_14_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  baudrate_gen_inst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.172    baudrate_gen_inst/counter_reg[0]_i_16_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  baudrate_gen_inst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.295    baudrate_gen_inst/counter_reg[0]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  baudrate_gen_inst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.409    baudrate_gen_inst/counter_reg[0]_i_10_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  baudrate_gen_inst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.523    baudrate_gen_inst/counter_reg[0]_i_11_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  baudrate_gen_inst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.657    baudrate_gen_inst/counter_reg[0]_i_12_n_6
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.303     8.960 f  baudrate_gen_inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.840     9.799    baudrate_gen_inst/counter[0]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.923 r  baudrate_gen_inst/counter[0]_i_1/O
                         net (fo=33, routed)          0.848    10.771    baudrate_gen_inst/counter[0]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  baudrate_gen_inst/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.502    14.843    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  baudrate_gen_inst/counter_reg[20]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    baudrate_gen_inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 baudrate_gen_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen_inst/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 2.481ns (44.109%)  route 3.144ns (55.891%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  baudrate_gen_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  baudrate_gen_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.250    baudrate_gen_inst/counter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  baudrate_gen_inst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.830    baudrate_gen_inst/counter_reg[0]_i_17_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  baudrate_gen_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.944    baudrate_gen_inst/counter_reg[0]_i_13_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  baudrate_gen_inst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.058    baudrate_gen_inst/counter_reg[0]_i_14_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  baudrate_gen_inst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.172    baudrate_gen_inst/counter_reg[0]_i_16_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  baudrate_gen_inst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.295    baudrate_gen_inst/counter_reg[0]_i_15_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  baudrate_gen_inst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.409    baudrate_gen_inst/counter_reg[0]_i_10_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  baudrate_gen_inst/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.523    baudrate_gen_inst/counter_reg[0]_i_11_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  baudrate_gen_inst/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.657    baudrate_gen_inst/counter_reg[0]_i_12_n_6
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.303     8.960 f  baudrate_gen_inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.840     9.799    baudrate_gen_inst/counter[0]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.923 r  baudrate_gen_inst/counter[0]_i_1/O
                         net (fo=33, routed)          0.848    10.771    baudrate_gen_inst/counter[0]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  baudrate_gen_inst/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.502    14.843    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  baudrate_gen_inst/counter_reg[21]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    baudrate_gen_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  3.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dc/baud_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/baud_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.550%)  route 0.085ns (31.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.582     1.465    dc/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  dc/baud_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  dc/baud_counter_reg[6]/Q
                         net (fo=5, routed)           0.085     1.691    dc/baud_counter_reg__0[6]
    SLICE_X59Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.736 r  dc/baud_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.736    dc/p_0_in__0[7]
    SLICE_X59Y23         FDRE                                         r  dc/baud_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.849     1.976    dc/clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  dc/baud_counter_reg[7]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.092     1.570    dc/baud_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dc/baud_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/baud_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.402%)  route 0.156ns (45.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.582     1.465    dc/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  dc/baud_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  dc/baud_counter_reg[5]/Q
                         net (fo=4, routed)           0.156     1.762    dc/baud_counter_reg__0[5]
    SLICE_X58Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  dc/baud_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.807    dc/p_0_in__0[5]
    SLICE_X58Y23         FDRE                                         r  dc/baud_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.849     1.976    dc/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  dc/baud_counter_reg[5]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.092     1.557    dc/baud_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dc/baud_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/baud_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.227ns (65.767%)  route 0.118ns (34.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.582     1.465    dc/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  dc/baud_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  dc/baud_counter_reg[4]/Q
                         net (fo=5, routed)           0.118     1.711    dc/baud_counter_reg__0[4]
    SLICE_X58Y23         LUT6 (Prop_lut6_I0_O)        0.099     1.810 r  dc/baud_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.810    dc/p_0_in__0[6]
    SLICE_X58Y23         FDRE                                         r  dc/baud_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.849     1.976    dc/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  dc/baud_counter_reg[6]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.092     1.557    dc/baud_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dc/baud_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/baud_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.189ns (49.270%)  route 0.195ns (50.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.581     1.464    dc/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  dc/baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  dc/baud_counter_reg[1]/Q
                         net (fo=8, routed)           0.195     1.800    dc/baud_counter_reg__0[1]
    SLICE_X58Y23         LUT5 (Prop_lut5_I1_O)        0.048     1.848 r  dc/baud_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.848    dc/p_0_in__0[4]
    SLICE_X58Y23         FDRE                                         r  dc/baud_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.849     1.976    dc/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  dc/baud_counter_reg[4]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.107     1.585    dc/baud_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dc/baud_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/baud_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.581     1.464    dc/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  dc/baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  dc/baud_reg/Q
                         net (fo=3, routed)           0.175     1.803    dc/CLK
    SLICE_X60Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.848 r  dc/baud_i_1__0/O
                         net (fo=1, routed)           0.000     1.848    dc/baud_i_1__0_n_0
    SLICE_X60Y25         FDRE                                         r  dc/baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.848     1.975    dc/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  dc/baud_reg/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.120     1.584    dc/baud_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dc/baud_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/baud_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.871%)  route 0.195ns (51.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.581     1.464    dc/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  dc/baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  dc/baud_counter_reg[1]/Q
                         net (fo=8, routed)           0.195     1.800    dc/baud_counter_reg__0[1]
    SLICE_X58Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.845 r  dc/baud_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.845    dc/p_0_in__0[3]
    SLICE_X58Y23         FDRE                                         r  dc/baud_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.849     1.976    dc/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  dc/baud_counter_reg[3]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.091     1.569    dc/baud_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 baudrate_gen_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.585     1.468    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  baudrate_gen_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  baudrate_gen_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.742    baudrate_gen_inst/counter_reg[10]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  baudrate_gen_inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    baudrate_gen_inst/counter_reg[8]_i_1_n_5
    SLICE_X62Y22         FDRE                                         r  baudrate_gen_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.853     1.980    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  baudrate_gen_inst/counter_reg[10]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    baudrate_gen_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 baudrate_gen_inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.583     1.466    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  baudrate_gen_inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  baudrate_gen_inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.740    baudrate_gen_inst/counter_reg[14]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  baudrate_gen_inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    baudrate_gen_inst/counter_reg[12]_i_1_n_5
    SLICE_X62Y23         FDRE                                         r  baudrate_gen_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.851     1.978    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  baudrate_gen_inst/counter_reg[14]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    baudrate_gen_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 baudrate_gen_inst/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen_inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.582     1.465    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  baudrate_gen_inst/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  baudrate_gen_inst/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.739    baudrate_gen_inst/counter_reg[18]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  baudrate_gen_inst/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    baudrate_gen_inst/counter_reg[16]_i_1_n_5
    SLICE_X62Y24         FDRE                                         r  baudrate_gen_inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.850     1.977    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  baudrate_gen_inst/counter_reg[18]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    baudrate_gen_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 baudrate_gen_inst/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen_inst/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.582     1.465    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  baudrate_gen_inst/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  baudrate_gen_inst/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.739    baudrate_gen_inst/counter_reg[22]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  baudrate_gen_inst/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    baudrate_gen_inst/counter_reg[20]_i_1_n_5
    SLICE_X62Y25         FDRE                                         r  baudrate_gen_inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.850     1.977    baudrate_gen_inst/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  baudrate_gen_inst/counter_reg[22]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    baudrate_gen_inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y28   baudrate_gen_inst/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   baudrate_gen_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   baudrate_gen_inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   baudrate_gen_inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   baudrate_gen_inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   baudrate_gen_inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   baudrate_gen_inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   baudrate_gen_inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   baudrate_gen_inst/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   baudrate_gen_inst/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   baudrate_gen_inst/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   baudrate_gen_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   baudrate_gen_inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   baudrate_gen_inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   baudrate_gen_inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   baudrate_gen_inst/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   baudrate_gen_inst/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   baudrate_gen_inst/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   baudrate_gen_inst/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   baudrate_gen_inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   baudrate_gen_inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   baudrate_gen_inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   baudrate_gen_inst/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   baudrate_gen_inst/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   baudrate_gen_inst/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   baudrate_gen_inst/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   baudrate_gen_inst/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   baudrate_gen_inst/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   baudrate_gen_inst/counter_reg[19]/C



