#! /nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/bin/vvp -v
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x2b10c730 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x2b25e700_0 .net "DataAdr", 31 0, v0x2b24aa30_0;  1 drivers
v0x2b25e7e0_0 .net "MemWrite", 0 0, L_0x2b263470;  1 drivers
v0x2b25e8a0_0 .net "WriteData", 31 0, v0x2b2574e0_0;  1 drivers
v0x2b25e940_0 .var "clk", 0 0;
v0x2b25e9e0_0 .var "reset", 0 0;
S_0x2b0f7540 .scope module, "pipelined" "top" 2 7, 3 1 0, S_0x2b10c730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteDataM";
    .port_info 3 /OUTPUT 32 "DataAdrM";
    .port_info 4 /OUTPUT 1 "MemWriteM";
v0x2b25df10_0 .net "DataAdrM", 31 0, v0x2b24aa30_0;  alias, 1 drivers
v0x2b25dff0_0 .net "InstrF", 31 0, L_0x2b27ff20;  1 drivers
v0x2b25e140_0 .net "MemWriteM", 0 0, L_0x2b263470;  alias, 1 drivers
v0x2b25e1e0_0 .net "PCF", 31 0, v0x2b2517e0_0;  1 drivers
v0x2b25e280_0 .net "ReadDataM", 31 0, L_0x2b280170;  1 drivers
v0x2b25e3d0_0 .net "WriteDataM", 31 0, v0x2b2574e0_0;  alias, 1 drivers
v0x2b25e520_0 .net "clk", 0 0, v0x2b25e940_0;  1 drivers
v0x2b25e5c0_0 .net "reset", 0 0, v0x2b25e9e0_0;  1 drivers
S_0x2b0f8fc0 .scope module, "DataMem" "DataMemory" 3 45, 4 1 0, S_0x2b0f7540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data";
L_0x2b280170 .functor BUFZ 32, L_0x2b27ff90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2b1e1aa0 .array "RAM", 0 2097151, 31 0;
v0x2b1e0250_0 .net *"_ivl_0", 31 0, L_0x2b27ff90;  1 drivers
v0x2b1e0320_0 .net *"_ivl_3", 20 0, L_0x2b280030;  1 drivers
v0x2b1e3520_0 .net *"_ivl_4", 22 0, L_0x2b2800d0;  1 drivers
L_0x70afbb65d0f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2b1e3620_0 .net *"_ivl_7", 1 0, L_0x70afbb65d0f8;  1 drivers
v0x2b0f7400_0 .net "address", 31 0, v0x2b24aa30_0;  alias, 1 drivers
v0x2b0f6e40_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b2356e0_0 .net "read_data", 31 0, L_0x2b280170;  alias, 1 drivers
v0x2b2357c0_0 .net "we", 0 0, L_0x2b263470;  alias, 1 drivers
v0x2b235880_0 .net "write_data", 31 0, v0x2b2574e0_0;  alias, 1 drivers
E_0x2b16b370 .event posedge, v0x2b0f6e40_0;
L_0x2b27ff90 .array/port v0x2b1e1aa0, L_0x2b2800d0;
L_0x2b280030 .part v0x2b24aa30_0, 2, 21;
L_0x2b2800d0 .concat [ 21 2 0 0], L_0x2b280030, L_0x70afbb65d0f8;
S_0x2b235a00 .scope module, "InstrMem" "InstructionMemory" 3 36, 5 1 0, S_0x2b0f7540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x2b27ff20 .functor BUFZ 32, L_0x2b27fd40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2b235bb0 .array "RAM", 0 2097151, 31 0;
v0x2b235c90_0 .net *"_ivl_0", 31 0, L_0x2b27fd40;  1 drivers
v0x2b235d70_0 .net *"_ivl_3", 20 0, L_0x2b27fde0;  1 drivers
v0x2b235e30_0 .net *"_ivl_4", 22 0, L_0x2b27fe80;  1 drivers
L_0x70afbb65d0b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2b235f10_0 .net *"_ivl_7", 1 0, L_0x70afbb65d0b0;  1 drivers
v0x2b236040_0 .net "address", 31 0, v0x2b2517e0_0;  alias, 1 drivers
v0x2b236120_0 .net "instruction", 31 0, L_0x2b27ff20;  alias, 1 drivers
L_0x2b27fd40 .array/port v0x2b235bb0, L_0x2b27fe80;
L_0x2b27fde0 .part v0x2b2517e0_0, 2, 21;
L_0x2b27fe80 .concat [ 21 2 0 0], L_0x2b27fde0, L_0x70afbb65d0b0;
S_0x2b236260 .scope module, "arm" "arm" 3 21, 6 1 0, S_0x2b0f7540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PCF";
    .port_info 3 /INPUT 32 "InstrF";
    .port_info 4 /OUTPUT 1 "MemWriteM";
    .port_info 5 /OUTPUT 32 "ALUOutM";
    .port_info 6 /OUTPUT 32 "WriteDataM";
    .port_info 7 /INPUT 32 "ReadDataM";
P_0x2b236440 .param/l "ALUCONTROL_WIDTH" 0 6 11, +C4<00000000000000000000000000000101>;
v0x2b25ac70_0 .net "ALUControlE", 4 0, L_0x2b261c60;  1 drivers
v0x2b25c330_0 .net "ALUFlagsE", 3 0, L_0x2b27ef50;  1 drivers
v0x2b25c3f0_0 .net "ALUOutM", 31 0, v0x2b24aa30_0;  alias, 1 drivers
v0x2b25c490_0 .net "ALUSrcE", 0 0, L_0x2b261bc0;  1 drivers
v0x2b25c530_0 .net "BranchTakenE", 0 0, L_0x2b262ed0;  1 drivers
RS_0x70afbb6a5768 .resolv tri, L_0x2b261e20, L_0x2b262130;
v0x2b25c620_0 .net8 "CarryE", 0 0, RS_0x70afbb6a5768;  2 drivers
v0x2b25c6c0_0 .net "FlushD", 0 0, L_0x2b27faf0;  1 drivers
v0x2b25c760_0 .net "FlushE", 0 0, L_0x2b27f8f0;  1 drivers
v0x2b25c800_0 .net "ForwardAE", 1 0, v0x2b25b1e0_0;  1 drivers
v0x2b25c950_0 .net "ForwardBE", 1 0, v0x2b25b2d0_0;  1 drivers
v0x2b25ca10_0 .net "ImmSrcD", 1 0, L_0x2b25f3e0;  1 drivers
v0x2b25cad0_0 .net "InstrD", 31 0, v0x2b24dcf0_0;  1 drivers
v0x2b25cb90_0 .net "InstrF", 31 0, L_0x2b27ff20;  alias, 1 drivers
v0x2b25cc50_0 .net "Match_12D_E", 0 0, L_0x2b27f610;  1 drivers
v0x2b25ccf0_0 .net "Match_1E_M", 0 0, L_0x2b27f130;  1 drivers
v0x2b25cd90_0 .net "Match_1E_W", 0 0, L_0x2b27f1d0;  1 drivers
v0x2b25ce30_0 .net "Match_2E_M", 0 0, L_0x2b27f270;  1 drivers
v0x2b25ced0_0 .net "Match_2E_W", 0 0, L_0x2b27f3a0;  1 drivers
v0x2b25cf70_0 .net "MemWriteM", 0 0, L_0x2b263470;  alias, 1 drivers
v0x2b25d060_0 .net "MemtoRegE", 0 0, L_0x2b261970;  1 drivers
v0x2b25d150_0 .net "MemtoRegW", 0 0, L_0x2b263cf0;  1 drivers
v0x2b25d1f0_0 .net "PCF", 31 0, v0x2b2517e0_0;  alias, 1 drivers
v0x2b25d2b0_0 .net "PCSrcW", 0 0, L_0x2b264030;  1 drivers
v0x2b25d3e0_0 .net "PCWrPendingF", 0 0, L_0x2b264140;  1 drivers
v0x2b25d480_0 .net "ReadDataM", 31 0, L_0x2b280170;  alias, 1 drivers
v0x2b25d540_0 .net "RegSrcD", 1 0, L_0x2b25f070;  1 drivers
v0x2b25d600_0 .net "RegWriteM", 0 0, L_0x2b263740;  1 drivers
v0x2b25d6f0_0 .net "RegWriteW", 0 0, L_0x2b263e20;  1 drivers
v0x2b25d820_0 .net "StallD", 0 0, L_0x2b27f6f0;  1 drivers
v0x2b25d8c0_0 .net "StallF", 0 0, L_0x2b27f760;  1 drivers
v0x2b25d9b0_0 .net "WriteDataM", 31 0, v0x2b2574e0_0;  alias, 1 drivers
v0x2b25da70_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b25db10_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
L_0x2b264200 .part v0x2b24dcf0_0, 12, 20;
S_0x2b236690 .scope module, "Control_unit" "controller" 6 40, 7 1 0, S_0x2b236260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "InstrD";
    .port_info 3 /INPUT 4 "ALUFlagsE";
    .port_info 4 /OUTPUT 2 "RegSrcD";
    .port_info 5 /OUTPUT 2 "ImmSrcD";
    .port_info 6 /OUTPUT 1 "ALUSrcE";
    .port_info 7 /OUTPUT 1 "BranchTakenE";
    .port_info 8 /OUTPUT 5 "ALUControlE";
    .port_info 9 /OUTPUT 1 "CarryE";
    .port_info 10 /OUTPUT 1 "MemWriteM";
    .port_info 11 /OUTPUT 1 "MemtoRegW";
    .port_info 12 /OUTPUT 1 "PCSrcW";
    .port_info 13 /OUTPUT 1 "RegWriteW";
    .port_info 14 /OUTPUT 1 "RegWriteM";
    .port_info 15 /OUTPUT 1 "MemtoRegE";
    .port_info 16 /OUTPUT 1 "PCWrPendingF";
    .port_info 17 /INPUT 1 "FlushE";
P_0x2b236870 .param/l "ALUCONTROL_WIDTH" 0 7 21, +C4<00000000000000000000000000000101>;
L_0x2b25ed90 .functor NOT 1, L_0x2b25ec60, C4<0>, C4<0>, C4<0>;
L_0x2b25fb50 .functor NOT 1, L_0x2b25ec60, C4<0>, C4<0>, C4<0>;
L_0x2b25f9a0 .functor AND 1, L_0x2b260d90, L_0x2b25fdc0, C4<1>, C4<1>;
L_0x2b261040 .functor OR 1, L_0x2b25f9a0, L_0x2b260750, C4<0>, C4<0>;
L_0x2b262ed0 .functor AND 1, L_0x2b2614b0, v0x2b237080_0, C4<1>, C4<1>;
L_0x2b263020 .functor AND 1, L_0x2b261730, v0x2b237080_0, C4<1>, C4<1>;
L_0x2b2630d0 .functor AND 1, L_0x2b2615a0, v0x2b237080_0, C4<1>, C4<1>;
L_0x2b263190 .functor AND 1, L_0x2b2617d0, v0x2b237080_0, C4<1>, C4<1>;
L_0x2b2640d0 .functor OR 1, L_0x2b261040, L_0x2b2617d0, C4<0>, C4<0>;
L_0x2b264140 .functor OR 1, L_0x2b2640d0, L_0x2b263930, C4<0>, C4<0>;
v0x2b23ad40_0 .var "ALUControlD", 4 0;
v0x2b23ae40_0 .net "ALUControlE", 4 0, L_0x2b261c60;  alias, 1 drivers
v0x2b23af20_0 .net "ALUFlagsE", 3 0, L_0x2b27ef50;  alias, 1 drivers
v0x2b23aff0_0 .net "ALUOpD", 0 0, L_0x2b260af0;  1 drivers
v0x2b23b090_0 .net "ALUSrcD", 0 0, L_0x2b25f6f0;  1 drivers
v0x2b23b1a0_0 .net "ALUSrcE", 0 0, L_0x2b261bc0;  alias, 1 drivers
v0x2b23b260_0 .net "BranchD", 0 0, L_0x2b260750;  1 drivers
v0x2b23b320_0 .net "BranchE", 0 0, L_0x2b2614b0;  1 drivers
v0x2b23b3e0_0 .net "BranchTakenE", 0 0, L_0x2b262ed0;  alias, 1 drivers
o0x70afbb6a6248 .functor BUFZ 1, C4<z>; HiZ drive
v0x2b23b4a0_0 .net "CarryD", 0 0, o0x70afbb6a6248;  0 drivers
v0x2b23b560_0 .net8 "CarryE", 0 0, RS_0x70afbb6a5768;  alias, 2 drivers
v0x2b23b600_0 .net "CondE", 3 0, v0x2b238670_0;  1 drivers
v0x2b23b6a0_0 .net "CondExE", 0 0, v0x2b237080_0;  1 drivers
v0x2b23b740_0 .var "FlagWriteD", 1 0;
v0x2b23b800_0 .net "FlagWriteE", 1 0, L_0x2b2612e0;  1 drivers
v0x2b23b8f0_0 .net "FlagsE", 3 0, v0x2b238d50_0;  1 drivers
v0x2b23b9e0_0 .net "FlagsNextE", 3 0, L_0x2b262900;  1 drivers
v0x2b23baf0_0 .net "FlushE", 0 0, L_0x2b27f8f0;  alias, 1 drivers
v0x2b23bb90_0 .net "ImmSrcD", 1 0, L_0x2b25f3e0;  alias, 1 drivers
v0x2b23bc50_0 .net "InstrD", 31 12, L_0x2b264200;  1 drivers
v0x2b23bd30_0 .net "MemWriteD", 0 0, L_0x2b260210;  1 drivers
v0x2b23bdf0_0 .net "MemWriteE", 0 0, L_0x2b2615a0;  1 drivers
v0x2b23beb0_0 .net "MemWriteGatedE", 0 0, L_0x2b2630d0;  1 drivers
v0x2b23bf70_0 .net "MemWriteM", 0 0, L_0x2b263470;  alias, 1 drivers
v0x2b23c010_0 .net "MemtoRegD", 0 0, L_0x2b25fa10;  1 drivers
v0x2b23c0b0_0 .net "MemtoRegE", 0 0, L_0x2b261970;  alias, 1 drivers
v0x2b23c170_0 .net "MemtoRegM", 0 0, L_0x2b263650;  1 drivers
v0x2b23c230_0 .net "MemtoRegW", 0 0, L_0x2b263cf0;  alias, 1 drivers
v0x2b23c2f0_0 .net "PCSrcD", 0 0, L_0x2b261040;  1 drivers
v0x2b23c3b0_0 .net "PCSrcE", 0 0, L_0x2b2617d0;  1 drivers
v0x2b23c470_0 .net "PCSrcGatedE", 0 0, L_0x2b263190;  1 drivers
v0x2b23c530_0 .net "PCSrcM", 0 0, L_0x2b263930;  1 drivers
v0x2b23c5f0_0 .net "PCSrcW", 0 0, L_0x2b264030;  alias, 1 drivers
v0x2b23c8c0_0 .net "PCWrPendingF", 0 0, L_0x2b264140;  alias, 1 drivers
v0x2b23c980_0 .net "RegSrcD", 1 0, L_0x2b25f070;  alias, 1 drivers
v0x2b23ca60_0 .net "RegWriteD", 0 0, L_0x2b25fdc0;  1 drivers
v0x2b23cb20_0 .net "RegWriteE", 0 0, L_0x2b261730;  1 drivers
v0x2b23cbe0_0 .net "RegWriteGatedE", 0 0, L_0x2b263020;  1 drivers
v0x2b23cca0_0 .net "RegWriteM", 0 0, L_0x2b263740;  alias, 1 drivers
v0x2b23cd60_0 .net "RegWriteW", 0 0, L_0x2b263e20;  alias, 1 drivers
L_0x70afbb65c060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x2b23ce20_0 .net/2u *"_ivl_10", 1 0, L_0x70afbb65c060;  1 drivers
v0x2b23cf00_0 .net *"_ivl_12", 0 0, L_0x2b25ed90;  1 drivers
L_0x70afbb65c0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2b23cfe0_0 .net/2u *"_ivl_14", 0 0, L_0x70afbb65c0a8;  1 drivers
v0x2b23d0c0_0 .net *"_ivl_142", 0 0, L_0x2b2640d0;  1 drivers
v0x2b23d1a0_0 .net *"_ivl_16", 1 0, L_0x2b25ee00;  1 drivers
v0x2b23d280_0 .net *"_ivl_18", 1 0, L_0x2b25eea0;  1 drivers
L_0x70afbb65c0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2b23d360_0 .net/2u *"_ivl_22", 1 0, L_0x70afbb65c0f0;  1 drivers
L_0x70afbb65c138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x2b23d440_0 .net/2u *"_ivl_24", 1 0, L_0x70afbb65c138;  1 drivers
L_0x70afbb65c180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x2b23d520_0 .net/2u *"_ivl_26", 1 0, L_0x70afbb65c180;  1 drivers
v0x2b23d600_0 .net *"_ivl_28", 1 0, L_0x2b25f250;  1 drivers
L_0x70afbb65c1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2b23d6e0_0 .net/2u *"_ivl_32", 0 0, L_0x70afbb65c1c8;  1 drivers
L_0x70afbb65c210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2b23d7c0_0 .net/2u *"_ivl_34", 0 0, L_0x70afbb65c210;  1 drivers
v0x2b23d8a0_0 .net *"_ivl_36", 0 0, L_0x2b25f560;  1 drivers
L_0x70afbb65c258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2b23d980_0 .net/2u *"_ivl_40", 0 0, L_0x70afbb65c258;  1 drivers
L_0x70afbb65c2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2b23da60_0 .net/2u *"_ivl_42", 0 0, L_0x70afbb65c2a0;  1 drivers
v0x2b23db40_0 .net *"_ivl_44", 0 0, L_0x2b25f900;  1 drivers
L_0x70afbb65c2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2b23dc20_0 .net/2u *"_ivl_48", 0 0, L_0x70afbb65c2e8;  1 drivers
L_0x70afbb65c330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2b23dd00_0 .net/2u *"_ivl_50", 0 0, L_0x70afbb65c330;  1 drivers
v0x2b23dde0_0 .net *"_ivl_52", 0 0, L_0x2b25fb50;  1 drivers
v0x2b23dec0_0 .net *"_ivl_54", 0 0, L_0x2b25fc50;  1 drivers
L_0x70afbb65c378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2b23dfa0_0 .net/2u *"_ivl_58", 0 0, L_0x70afbb65c378;  1 drivers
L_0x70afbb65c3c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2b23e080_0 .net/2u *"_ivl_60", 0 0, L_0x70afbb65c3c0;  1 drivers
L_0x70afbb65c408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2b23e160_0 .net/2u *"_ivl_62", 0 0, L_0x70afbb65c408;  1 drivers
L_0x70afbb65c450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2b23e240_0 .net/2u *"_ivl_64", 0 0, L_0x70afbb65c450;  1 drivers
v0x2b23e320_0 .net *"_ivl_66", 0 0, L_0x2b25ff00;  1 drivers
v0x2b23e810_0 .net *"_ivl_68", 0 0, L_0x2b2600d0;  1 drivers
L_0x70afbb65c498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2b23e8f0_0 .net/2u *"_ivl_72", 0 0, L_0x70afbb65c498;  1 drivers
L_0x70afbb65c4e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2b23e9d0_0 .net/2u *"_ivl_74", 0 0, L_0x70afbb65c4e0;  1 drivers
L_0x70afbb65c528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2b23eab0_0 .net/2u *"_ivl_76", 0 0, L_0x70afbb65c528;  1 drivers
v0x2b23eb90_0 .net *"_ivl_78", 0 0, L_0x2b260500;  1 drivers
L_0x70afbb65c018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2b23ec70_0 .net/2u *"_ivl_8", 1 0, L_0x70afbb65c018;  1 drivers
L_0x70afbb65c570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2b23ed50_0 .net/2u *"_ivl_82", 0 0, L_0x70afbb65c570;  1 drivers
L_0x70afbb65c5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2b23ee30_0 .net/2u *"_ivl_84", 0 0, L_0x70afbb65c5b8;  1 drivers
L_0x70afbb65c600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2b23ef10_0 .net/2u *"_ivl_86", 0 0, L_0x70afbb65c600;  1 drivers
v0x2b23eff0_0 .net *"_ivl_88", 0 0, L_0x2b2602b0;  1 drivers
v0x2b23f0d0_0 .net *"_ivl_93", 3 0, L_0x2b260cf0;  1 drivers
L_0x70afbb65c648 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x2b23f1b0_0 .net/2u *"_ivl_94", 3 0, L_0x70afbb65c648;  1 drivers
v0x2b23f290_0 .net *"_ivl_96", 0 0, L_0x2b260d90;  1 drivers
v0x2b23f350_0 .net *"_ivl_98", 0 0, L_0x2b25f9a0;  1 drivers
v0x2b23f430_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b23f4d0_0 .net "is_alu_src", 0 0, L_0x2b25ebc0;  1 drivers
v0x2b23f590_0 .net "is_branch", 0 0, L_0x2b25eb20;  1 drivers
v0x2b23f650_0 .net "is_data_op", 0 0, L_0x2b25ea80;  1 drivers
v0x2b23f710_0 .net "modifies_memory", 0 0, L_0x2b25ec60;  1 drivers
v0x2b23f7d0_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
E_0x2b16af00 .event anyedge, v0x2b23aff0_0, v0x2b23bc50_0, v0x2b23ad40_0;
L_0x2b25ea80 .part L_0x2b264200, 15, 1;
L_0x2b25eb20 .part L_0x2b264200, 14, 1;
L_0x2b25ebc0 .part L_0x2b264200, 13, 1;
L_0x2b25ec60 .part L_0x2b264200, 8, 1;
L_0x2b25ee00 .concat [ 1 1 0 0], L_0x70afbb65c0a8, L_0x2b25ed90;
L_0x2b25eea0 .functor MUXZ 2, L_0x2b25ee00, L_0x70afbb65c060, L_0x2b25eb20, C4<>;
L_0x2b25f070 .functor MUXZ 2, L_0x2b25eea0, L_0x70afbb65c018, L_0x2b25ea80, C4<>;
L_0x2b25f250 .functor MUXZ 2, L_0x70afbb65c180, L_0x70afbb65c138, L_0x2b25eb20, C4<>;
L_0x2b25f3e0 .functor MUXZ 2, L_0x2b25f250, L_0x70afbb65c0f0, L_0x2b25ea80, C4<>;
L_0x2b25f560 .functor MUXZ 1, L_0x70afbb65c210, L_0x70afbb65c1c8, L_0x2b25eb20, C4<>;
L_0x2b25f6f0 .functor MUXZ 1, L_0x2b25f560, L_0x2b25ebc0, L_0x2b25ea80, C4<>;
L_0x2b25f900 .functor MUXZ 1, L_0x2b25ec60, L_0x70afbb65c2a0, L_0x2b25eb20, C4<>;
L_0x2b25fa10 .functor MUXZ 1, L_0x2b25f900, L_0x70afbb65c258, L_0x2b25ea80, C4<>;
L_0x2b25fc50 .functor MUXZ 1, L_0x2b25fb50, L_0x70afbb65c330, L_0x2b25eb20, C4<>;
L_0x2b25fdc0 .functor MUXZ 1, L_0x2b25fc50, L_0x70afbb65c2e8, L_0x2b25ea80, C4<>;
L_0x2b25ff00 .functor MUXZ 1, L_0x70afbb65c450, L_0x70afbb65c408, L_0x2b25ec60, C4<>;
L_0x2b2600d0 .functor MUXZ 1, L_0x2b25ff00, L_0x70afbb65c3c0, L_0x2b25eb20, C4<>;
L_0x2b260210 .functor MUXZ 1, L_0x2b2600d0, L_0x70afbb65c378, L_0x2b25ea80, C4<>;
L_0x2b260500 .functor MUXZ 1, L_0x70afbb65c528, L_0x70afbb65c4e0, L_0x2b25eb20, C4<>;
L_0x2b260750 .functor MUXZ 1, L_0x2b260500, L_0x70afbb65c498, L_0x2b25ea80, C4<>;
L_0x2b2602b0 .functor MUXZ 1, L_0x70afbb65c600, L_0x70afbb65c5b8, L_0x2b25eb20, C4<>;
L_0x2b260af0 .functor MUXZ 1, L_0x2b2602b0, L_0x70afbb65c570, L_0x2b25ea80, C4<>;
L_0x2b260cf0 .part L_0x2b264200, 0, 4;
L_0x2b260d90 .cmp/eq 4, L_0x2b260cf0, L_0x70afbb65c648;
LS_0x2b261150_0_0 .concat [ 1 1 1 1], L_0x2b25fa10, L_0x2b261040, L_0x2b25fdc0, L_0x2b260210;
LS_0x2b261150_0_4 .concat [ 1 2 0 0], L_0x2b260750, v0x2b23b740_0;
L_0x2b261150 .concat [ 4 3 0 0], LS_0x2b261150_0_0, LS_0x2b261150_0_4;
L_0x2b2612e0 .part v0x2b239600_0, 5, 2;
L_0x2b2614b0 .part v0x2b239600_0, 4, 1;
L_0x2b2615a0 .part v0x2b239600_0, 3, 1;
L_0x2b261730 .part v0x2b239600_0, 2, 1;
L_0x2b2617d0 .part v0x2b239600_0, 1, 1;
L_0x2b261970 .part v0x2b239600_0, 0, 1;
L_0x2b261a10 .concat [ 1 5 1 0], o0x70afbb6a6248, v0x2b23ad40_0, L_0x2b25f6f0;
L_0x2b261bc0 .part v0x2b239d90_0, 6, 1;
L_0x2b261c60 .part v0x2b239d90_0, 1, 5;
L_0x2b261e20 .part v0x2b239d90_0, 0, 1;
L_0x2b261ec0 .part L_0x2b264200, 16, 4;
L_0x2b2632a0 .concat [ 1 1 1 1], L_0x2b263190, L_0x2b263020, L_0x2b261970, L_0x2b2630d0;
L_0x2b263470 .part v0x2b23a430_0, 3, 1;
L_0x2b263650 .part v0x2b23a430_0, 2, 1;
L_0x2b263740 .part v0x2b23a430_0, 1, 1;
L_0x2b263930 .part v0x2b23a430_0, 0, 1;
L_0x2b263a60 .concat [ 1 1 1 0], L_0x2b263930, L_0x2b263740, L_0x2b263650;
L_0x2b263cf0 .part v0x2b23ab00_0, 2, 1;
L_0x2b263e20 .part v0x2b23ab00_0, 1, 1;
L_0x2b264030 .part v0x2b23ab00_0, 0, 1;
S_0x2b236b90 .scope module, "Cond" "conditional" 7 131, 8 1 0, S_0x2b236690;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /INPUT 4 "ALUFlags";
    .port_info 3 /INPUT 2 "FlagsWrite";
    .port_info 4 /OUTPUT 1 "CondEx";
    .port_info 5 /OUTPUT 4 "FlagsNext";
    .port_info 6 /OUTPUT 1 "carry";
L_0x2b261da0 .functor BUFZ 4, v0x2b238d50_0, C4<0000>, C4<0000>, C4<0000>;
L_0x2b262300 .functor XNOR 1, L_0x2b261d00, L_0x2b2621d0, C4<0>, C4<0>;
L_0x2b262410 .functor AND 1, L_0x2b262370, v0x2b237080_0, C4<1>, C4<1>;
L_0x2b262b20 .functor AND 1, L_0x2b2629f0, v0x2b237080_0, C4<1>, C4<1>;
v0x2b236ea0_0 .net "ALUFlags", 3 0, L_0x2b27ef50;  alias, 1 drivers
v0x2b236fa0_0 .net "Cond", 3 0, v0x2b238670_0;  alias, 1 drivers
v0x2b237080_0 .var "CondEx", 0 0;
v0x2b237120_0 .net "Flags", 3 0, v0x2b238d50_0;  alias, 1 drivers
v0x2b237200_0 .net "FlagsNext", 3 0, L_0x2b262900;  alias, 1 drivers
v0x2b237330_0 .net "FlagsWrite", 1 0, L_0x2b2612e0;  alias, 1 drivers
v0x2b237410_0 .net *"_ivl_12", 0 0, L_0x2b262370;  1 drivers
v0x2b2374f0_0 .net *"_ivl_13", 0 0, L_0x2b262410;  1 drivers
v0x2b2375d0_0 .net *"_ivl_16", 1 0, L_0x2b262520;  1 drivers
v0x2b2376b0_0 .net *"_ivl_18", 1 0, L_0x2b262690;  1 drivers
v0x2b237790_0 .net *"_ivl_19", 1 0, L_0x2b2627c0;  1 drivers
v0x2b237870_0 .net *"_ivl_25", 0 0, L_0x2b2629f0;  1 drivers
v0x2b237950_0 .net *"_ivl_26", 0 0, L_0x2b262b20;  1 drivers
v0x2b237a30_0 .net *"_ivl_29", 1 0, L_0x2b262b90;  1 drivers
v0x2b237b10_0 .net *"_ivl_31", 1 0, L_0x2b262c30;  1 drivers
v0x2b237bf0_0 .net *"_ivl_32", 1 0, L_0x2b262d40;  1 drivers
v0x2b237cd0_0 .net *"_ivl_6", 3 0, L_0x2b261da0;  1 drivers
v0x2b237db0_0 .net8 "carry", 0 0, RS_0x70afbb6a5768;  alias, 2 drivers
v0x2b237e70_0 .net "ge", 0 0, L_0x2b262300;  1 drivers
v0x2b237f30_0 .net "neg", 0 0, L_0x2b261d00;  1 drivers
v0x2b237ff0_0 .net "overflow", 0 0, L_0x2b2621d0;  1 drivers
v0x2b2380b0_0 .net "zero", 0 0, L_0x2b262090;  1 drivers
E_0x2b22efd0/0 .event anyedge, v0x2b236fa0_0, v0x2b2380b0_0, v0x2b237db0_0, v0x2b237f30_0;
E_0x2b22efd0/1 .event anyedge, v0x2b237ff0_0, v0x2b237e70_0;
E_0x2b22efd0 .event/or E_0x2b22efd0/0, E_0x2b22efd0/1;
L_0x2b261d00 .part L_0x2b261da0, 3, 1;
L_0x2b262090 .part L_0x2b261da0, 2, 1;
L_0x2b262130 .part L_0x2b261da0, 1, 1;
L_0x2b2621d0 .part L_0x2b261da0, 0, 1;
L_0x2b262370 .part L_0x2b2612e0, 1, 1;
L_0x2b262520 .part L_0x2b27ef50, 2, 2;
L_0x2b262690 .part v0x2b238d50_0, 2, 2;
L_0x2b2627c0 .functor MUXZ 2, L_0x2b262690, L_0x2b262520, L_0x2b262410, C4<>;
L_0x2b262900 .concat8 [ 2 2 0 0], L_0x2b262d40, L_0x2b2627c0;
L_0x2b2629f0 .part L_0x2b2612e0, 0, 1;
L_0x2b262b90 .part L_0x2b27ef50, 0, 2;
L_0x2b262c30 .part v0x2b238d50_0, 0, 2;
L_0x2b262d40 .functor MUXZ 2, L_0x2b262c30, L_0x2b262b90, L_0x2b262b20, C4<>;
S_0x2b238250 .scope module, "condregE" "registro_flanco_positivo" 7 117, 9 66 0, S_0x2b236690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x2b238400 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x2b2384c0_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b2385b0_0 .net "d", 3 0, L_0x2b261ec0;  1 drivers
v0x2b238670_0 .var "q", 3 0;
v0x2b238770_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
E_0x2b11d3c0 .event posedge, v0x2b238770_0, v0x2b0f6e40_0;
S_0x2b2388c0 .scope module, "flagsreg" "registro_flanco_positivo" 7 125, 9 66 0, S_0x2b236690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x2b238aa0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x2b238ba0_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b238c90_0 .net "d", 3 0, L_0x2b262900;  alias, 1 drivers
v0x2b238d50_0 .var "q", 3 0;
v0x2b238e50_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
S_0x2b238f70 .scope module, "flushedregsE" "registro_flanco_positivo_habilitacion_limpieza" 7 99, 9 25 0, S_0x2b236690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 7 "d";
    .port_info 5 /OUTPUT 7 "q";
P_0x2b239150 .param/l "WIDTH" 0 9 33, +C4<00000000000000000000000000000111>;
v0x2b2392d0_0 .net "clear", 0 0, L_0x2b27f8f0;  alias, 1 drivers
v0x2b2393b0_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b239470_0 .net "d", 6 0, L_0x2b261150;  1 drivers
L_0x70afbb65c690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2b239540_0 .net "en", 0 0, L_0x70afbb65c690;  1 drivers
v0x2b239600_0 .var "q", 6 0;
v0x2b239730_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
S_0x2b239920 .scope module, "regsE" "registro_flanco_positivo" 7 109, 9 66 0, S_0x2b236690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "d";
    .port_info 3 /OUTPUT 7 "q";
P_0x2b239b50 .param/l "WIDTH" 0 9 72, +C4<000000000000000000000000000000111>;
v0x2b239bf0_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b239cb0_0 .net "d", 6 0, L_0x2b261a10;  1 drivers
v0x2b239d90_0 .var "q", 6 0;
v0x2b239e50_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
S_0x2b239fa0 .scope module, "regs_M" "registro_flanco_positivo" 7 150, 9 66 0, S_0x2b236690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x2b23a130 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x2b23a290_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b23a350_0 .net "d", 3 0, L_0x2b2632a0;  1 drivers
v0x2b23a430_0 .var "q", 3 0;
v0x2b23a520_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
S_0x2b23a670 .scope module, "regs_W" "registro_flanco_positivo" 7 158, 9 66 0, S_0x2b236690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "d";
    .port_info 3 /OUTPUT 3 "q";
P_0x2b23a800 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000011>;
v0x2b23a960_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b23aa20_0 .net "d", 2 0, L_0x2b263a60;  1 drivers
v0x2b23ab00_0 .var "q", 2 0;
v0x2b23abf0_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
S_0x2b23fb50 .scope module, "Data_path" "datapath" 6 62, 10 1 0, S_0x2b236260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrcD";
    .port_info 3 /INPUT 2 "ImmSrcD";
    .port_info 4 /INPUT 1 "ALUSrcE";
    .port_info 5 /INPUT 1 "BranchTakenE";
    .port_info 6 /INPUT 5 "ALUControlE";
    .port_info 7 /INPUT 1 "CarryE";
    .port_info 8 /INPUT 1 "MemtoRegW";
    .port_info 9 /INPUT 1 "PCSrcW";
    .port_info 10 /INPUT 1 "RegWriteW";
    .port_info 11 /OUTPUT 32 "PCF";
    .port_info 12 /INPUT 32 "InstrF";
    .port_info 13 /OUTPUT 32 "InstrD";
    .port_info 14 /OUTPUT 32 "ALUOutM";
    .port_info 15 /OUTPUT 32 "WriteDataM";
    .port_info 16 /INPUT 32 "ReadDataM";
    .port_info 17 /OUTPUT 4 "ALUFlagsE";
    .port_info 18 /OUTPUT 1 "Match_1E_M";
    .port_info 19 /OUTPUT 1 "Match_1E_W";
    .port_info 20 /OUTPUT 1 "Match_2E_M";
    .port_info 21 /OUTPUT 1 "Match_2E_W";
    .port_info 22 /OUTPUT 1 "Match_12D_E";
    .port_info 23 /INPUT 2 "ForwardAE";
    .port_info 24 /INPUT 2 "ForwardBE";
    .port_info 25 /INPUT 1 "StallF";
    .port_info 26 /INPUT 1 "StallD";
    .port_info 27 /INPUT 1 "FlushD";
P_0x2b23fd50 .param/l "ALUCONTROL_WIDTH" 0 10 34, +C4<00000000000000000000000000000101>;
L_0x2b264b70 .functor NOT 1, L_0x2b27f760, C4<0>, C4<0>, C4<0>;
L_0x2b264c80 .functor BUFZ 32, L_0x2b264be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2b274d90 .functor NOT 1, L_0x2b27f6f0, C4<0>, C4<0>, C4<0>;
L_0x2b27f610 .functor OR 1, L_0x2b27f4d0, L_0x2b27f570, C4<0>, C4<0>;
v0x2b2576e0_0 .net "ALUControlE", 4 0, L_0x2b261c60;  alias, 1 drivers
v0x2b257810_0 .net "ALUFlagsE", 3 0, L_0x2b27ef50;  alias, 1 drivers
v0x2b257920_0 .net "ALUOutM", 31 0, v0x2b24aa30_0;  alias, 1 drivers
v0x2b2579c0_0 .net "ALUOutW", 31 0, v0x2b24a3b0_0;  1 drivers
v0x2b257ad0_0 .net "ALUResultE", 31 0, v0x2b241b00_0;  1 drivers
v0x2b257be0_0 .net "ALUSrcE", 0 0, L_0x2b261bc0;  alias, 1 drivers
v0x2b257cd0_0 .net "BranchTakenE", 0 0, L_0x2b262ed0;  alias, 1 drivers
v0x2b257dc0_0 .net8 "CarryE", 0 0, RS_0x70afbb6a5768;  alias, 2 drivers
v0x2b257eb0_0 .net "ExtImmD", 31 0, v0x2b24ccc0_0;  1 drivers
v0x2b257f70_0 .net "ExtImmE", 31 0, v0x2b24d430_0;  1 drivers
v0x2b258080_0 .net "FlushD", 0 0, L_0x2b27faf0;  alias, 1 drivers
v0x2b258120_0 .net "ForwardAE", 1 0, v0x2b25b1e0_0;  alias, 1 drivers
v0x2b2581c0_0 .net "ForwardBE", 1 0, v0x2b25b2d0_0;  alias, 1 drivers
v0x2b258260_0 .net "ImmSrcD", 1 0, L_0x2b25f3e0;  alias, 1 drivers
v0x2b258350_0 .net "InstrD", 31 0, v0x2b24dcf0_0;  alias, 1 drivers
v0x2b258410_0 .net "InstrF", 31 0, L_0x2b27ff20;  alias, 1 drivers
v0x2b258500_0 .net "Match_12D_E", 0 0, L_0x2b27f610;  alias, 1 drivers
v0x2b2585c0_0 .net "Match_1D_E", 0 0, L_0x2b27f4d0;  1 drivers
v0x2b258660_0 .net "Match_1E_M", 0 0, L_0x2b27f130;  alias, 1 drivers
v0x2b258700_0 .net "Match_1E_W", 0 0, L_0x2b27f1d0;  alias, 1 drivers
v0x2b2587a0_0 .net "Match_2D_E", 0 0, L_0x2b27f570;  1 drivers
v0x2b258840_0 .net "Match_2E_M", 0 0, L_0x2b27f270;  alias, 1 drivers
v0x2b2588e0_0 .net "Match_2E_W", 0 0, L_0x2b27f3a0;  alias, 1 drivers
v0x2b258980_0 .net "MemtoRegW", 0 0, L_0x2b263cf0;  alias, 1 drivers
v0x2b258a70_0 .net "PCF", 31 0, v0x2b2517e0_0;  alias, 1 drivers
v0x2b258b10_0 .net "PCPlus4F", 31 0, L_0x2b264be0;  1 drivers
v0x2b258c00_0 .net "PCPlus8D", 31 0, L_0x2b264c80;  1 drivers
v0x2b258ca0_0 .net "PCSrcW", 0 0, L_0x2b264030;  alias, 1 drivers
v0x2b258d90_0 .net "PCnext1F", 31 0, L_0x2b264910;  1 drivers
v0x2b258e80_0 .net "PCnextF", 31 0, L_0x2b2649b0;  1 drivers
v0x2b258f70_0 .net "RA1D", 3 0, L_0x2b2642a0;  1 drivers
v0x2b259010_0 .net "RA1E", 3 0, v0x2b252630_0;  1 drivers
v0x2b2590b0_0 .net "RA2D", 3 0, L_0x2b2645f0;  1 drivers
v0x2b259410_0 .net "RA2E", 3 0, v0x2b253470_0;  1 drivers
v0x2b2594d0_0 .net "ReadDataM", 31 0, L_0x2b280170;  alias, 1 drivers
v0x2b259590_0 .net "ReadDataW", 31 0, v0x2b254940_0;  1 drivers
v0x2b259650_0 .net "RegSrcD", 1 0, L_0x2b25f070;  alias, 1 drivers
v0x2b259710_0 .net "RegWriteW", 0 0, L_0x2b263e20;  alias, 1 drivers
v0x2b259800_0 .net "ResultW", 31 0, L_0x2b27f090;  1 drivers
v0x2b2598a0_0 .net "SrcAE", 31 0, L_0x2b275a50;  1 drivers
v0x2b2599b0_0 .net "SrcBE", 31 0, L_0x2b276010;  1 drivers
v0x2b259ac0_0 .net "StallD", 0 0, L_0x2b27f6f0;  alias, 1 drivers
v0x2b259b80_0 .net "StallF", 0 0, L_0x2b27f760;  alias, 1 drivers
v0x2b259c40_0 .net "WA3E", 3 0, v0x2b256010_0;  1 drivers
v0x2b259d90_0 .net "WA3M", 3 0, v0x2b2566f0_0;  1 drivers
v0x2b259ee0_0 .net "WA3W", 3 0, v0x2b256dd0_0;  1 drivers
v0x2b25a030_0 .net "WriteDataE", 31 0, L_0x2b275ef0;  1 drivers
v0x2b25a0f0_0 .net "WriteDataM", 31 0, v0x2b2574e0_0;  alias, 1 drivers
o0x70afbb6a7238 .functor BUFZ 1, C4<z>; HiZ drive
v0x2b25a1b0_0 .net "carryE", 0 0, o0x70afbb6a7238;  0 drivers
v0x2b25a250_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b25a2f0_0 .net "rd1D", 31 0, L_0x2b275080;  1 drivers
v0x2b25a390_0 .net "rd1E", 31 0, v0x2b253b80_0;  1 drivers
v0x2b25a450_0 .net "rd2D", 31 0, L_0x2b2754d0;  1 drivers
v0x2b25a560_0 .net "rd2E", 31 0, v0x2b254260_0;  1 drivers
v0x2b25a670_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
L_0x2b264340 .part v0x2b24dcf0_0, 16, 4;
L_0x2b264470 .part L_0x2b25f070, 0, 1;
L_0x2b264690 .part v0x2b24dcf0_0, 0, 4;
L_0x2b264730 .part v0x2b24dcf0_0, 12, 4;
L_0x2b264820 .part L_0x2b25f070, 1, 1;
L_0x2b2756f0 .part v0x2b24dcf0_0, 0, 24;
L_0x2b2757d0 .part v0x2b24dcf0_0, 12, 4;
L_0x2b27ef50 .part L_0x2b27eae0, 0, 4;
S_0x2b2400d0 .scope module, "ALU" "alu" 10 253, 11 1 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "ALUControl";
    .port_info 3 /INPUT 1 "CarryIn";
    .port_info 4 /OUTPUT 32 "Result";
    .port_info 5 /OUTPUT 5 "ALUFlags";
P_0x2b2402b0 .param/l "ADC" 1 11 16, C4<00001>;
P_0x2b2402f0 .param/l "ADD" 1 11 15, C4<00000>;
P_0x2b240330 .param/l "ALUCONTROL_WIDTH" 0 11 10, +C4<00000000000000000000000000000101>;
P_0x2b240370 .param/l "ALU_FLAGS_WIDTH" 1 11 12, +C4<00000000000000000000000000000101>;
P_0x2b2403b0 .param/l "AND_OP" 1 11 36, C4<10000>;
P_0x2b2403f0 .param/l "ASHIFT" 1 11 50, C4<11011>;
P_0x2b240430 .param/l "BIC" 1 11 37, C4<10001>;
P_0x2b240470 .param/l "CMN" 1 11 42, C4<10101>;
P_0x2b2404b0 .param/l "CMP" 1 11 45, C4<11000>;
P_0x2b2404f0 .param/l "DATA_WIDTH" 0 11 11, +C4<00000000000000000000000000100000>;
P_0x2b240530 .param/l "EOR" 1 11 40, C4<10100>;
P_0x2b240570 .param/l "LSHIFT" 1 11 48, C4<11100>;
P_0x2b2405b0 .param/l "MOV" 1 11 47, C4<11001>;
P_0x2b2405f0 .param/l "MUL" 1 11 24, C4<00111>;
P_0x2b240630 .param/l "ORN" 1 11 39, C4<10011>;
P_0x2b240670 .param/l "ORR" 1 11 38, C4<10010>;
P_0x2b2406b0 .param/l "QADD" 1 11 17, C4<00010>;
P_0x2b2406f0 .param/l "QSUB" 1 11 22, C4<00110>;
P_0x2b240730 .param/l "ROR" 1 11 51, C4<11101>;
P_0x2b240770 .param/l "RRX" 1 11 52, C4<11110>;
P_0x2b2407b0 .param/l "RSB" 1 11 21, C4<00101>;
P_0x2b2407f0 .param/l "RSHIFT" 1 11 49, C4<11010>;
P_0x2b240830 .param/l "SATURATED_MAX" 1 11 62, C4<01111111111111111111111111111111>;
P_0x2b240870 .param/l "SATURATED_MIN" 1 11 63, C4<10000000000000000000000000000000>;
P_0x2b2408b0 .param/l "SBC" 1 11 20, C4<00100>;
P_0x2b2408f0 .param/l "SDIV" 1 11 34, C4<01111>;
P_0x2b240930 .param/l "SUB" 1 11 19, C4<00011>;
P_0x2b240970 .param/l "TEQ" 1 11 44, C4<10111>;
P_0x2b2409b0 .param/l "TST" 1 11 43, C4<10110>;
P_0x2b2409f0 .param/l "UDIV" 1 11 33, C4<01110>;
L_0x2b277040 .functor AND 1, L_0x2b2774a0, L_0x2b277540, C4<1>, C4<1>;
L_0x2b276450 .functor AND 1, L_0x2b277740, L_0x2b2777e0, C4<1>, C4<1>;
L_0x2b2779f0 .functor OR 1, L_0x2b277040, L_0x2b276450, C4<0>, C4<0>;
L_0x2b277cf0 .functor AND 1, L_0x2b277b00, L_0x2b277ba0, C4<1>, C4<1>;
L_0x2b277e30 .functor OR 1, L_0x2b2779f0, L_0x2b277cf0, C4<0>, C4<0>;
L_0x2b277f40 .functor NOT 1, L_0x2b277880, C4<0>, C4<0>, C4<0>;
L_0x2b2781a0 .functor AND 1, L_0x2b277f40, L_0x2b278040, C4<1>, C4<1>;
L_0x2b2784c0 .functor AND 1, L_0x2b2782b0, L_0x2b278350, C4<1>, C4<1>;
L_0x2b278620 .functor OR 1, L_0x2b2781a0, L_0x2b2784c0, C4<0>, C4<0>;
L_0x2b278a60 .functor NOT 1, L_0x2b2788e0, C4<0>, C4<0>, C4<0>;
L_0x2b278b20 .functor AND 1, L_0x2b278730, L_0x2b278a60, C4<1>, C4<1>;
L_0x2b278be0 .functor OR 1, L_0x2b278620, L_0x2b278b20, C4<0>, C4<0>;
L_0x2b279120 .functor XOR 1, L_0x2b27a7b0, L_0x2b27a8a0, C4<0>, C4<0>;
L_0x2b27af50 .functor XOR 1, L_0x2b27ac40, L_0x2b27aeb0, C4<0>, C4<0>;
L_0x2b278cf0 .functor OR 1, L_0x2b27bf30, L_0x2b27c220, C4<0>, C4<0>;
L_0x2b27c8c0 .functor OR 1, L_0x2b278cf0, L_0x2b27c3e0, C4<0>, C4<0>;
L_0x70afbb65d068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2b27d8d0 .functor XNOR 1, L_0x2b27d620, L_0x70afbb65d068, C4<0>, C4<0>;
L_0x2b27df50 .functor XOR 1, L_0x2b27d9e0, L_0x2b27dc90, C4<0>, C4<0>;
L_0x2b27e1a0 .functor XOR 1, L_0x2b27df50, L_0x2b27e100, C4<0>, C4<0>;
L_0x2b27e2b0 .functor NOT 1, L_0x2b27e1a0, C4<0>, C4<0>, C4<0>;
L_0x2b27e420 .functor AND 1, L_0x2b27d8d0, L_0x2b27e2b0, C4<1>, C4<1>;
L_0x2b27e800 .functor XOR 1, L_0x2b27e060, L_0x2b27e760, C4<0>, C4<0>;
L_0x2b27e9d0 .functor AND 1, L_0x2b27e420, L_0x2b27e800, C4<1>, C4<1>;
v0x2b241860_0 .net "ALUControl", 4 0, L_0x2b261c60;  alias, 1 drivers
v0x2b241970_0 .net "ALUFlags", 4 0, L_0x2b27eae0;  1 drivers
v0x2b241a30_0 .net "CarryIn", 0 0, o0x70afbb6a7238;  alias, 0 drivers
v0x2b241b00_0 .var "Result", 31 0;
L_0x70afbb65cb58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2b241be0_0 .net *"_ivl_101", 26 0, L_0x70afbb65cb58;  1 drivers
v0x2b241d10_0 .net *"_ivl_102", 31 0, L_0x2b279080;  1 drivers
v0x2b241df0_0 .net *"_ivl_105", 0 0, L_0x2b279230;  1 drivers
L_0x70afbb65cba0 .functor BUFT 1, C4<11010>, C4<0>, C4<0>, C4<0>;
v0x2b241ed0_0 .net/2u *"_ivl_106", 4 0, L_0x70afbb65cba0;  1 drivers
v0x2b241fb0_0 .net *"_ivl_108", 0 0, L_0x2b279420;  1 drivers
v0x2b242070_0 .net *"_ivl_110", 31 0, L_0x2b279510;  1 drivers
L_0x70afbb65cbe8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2b242150_0 .net *"_ivl_113", 26 0, L_0x70afbb65cbe8;  1 drivers
L_0x70afbb65cc30 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x2b242230_0 .net/2u *"_ivl_114", 31 0, L_0x70afbb65cc30;  1 drivers
v0x2b242310_0 .net *"_ivl_116", 31 0, L_0x2b279740;  1 drivers
v0x2b2423f0_0 .net *"_ivl_119", 0 0, L_0x2b2798b0;  1 drivers
L_0x70afbb65c918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2b2424d0_0 .net/2u *"_ivl_12", 0 0, L_0x70afbb65c918;  1 drivers
L_0x70afbb65cc78 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x2b2425b0_0 .net/2u *"_ivl_120", 4 0, L_0x70afbb65cc78;  1 drivers
v0x2b242690_0 .net *"_ivl_122", 0 0, L_0x2b279ac0;  1 drivers
v0x2b242750_0 .net *"_ivl_125", 0 0, L_0x2b279bb0;  1 drivers
L_0x70afbb65ccc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2b242830_0 .net/2u *"_ivl_126", 0 0, L_0x70afbb65ccc0;  1 drivers
v0x2b242910_0 .net *"_ivl_128", 0 0, L_0x2b2799d0;  1 drivers
v0x2b2429f0_0 .net *"_ivl_130", 0 0, L_0x2b279e70;  1 drivers
L_0x70afbb65cd08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2b242ad0_0 .net/2u *"_ivl_136", 31 0, L_0x70afbb65cd08;  1 drivers
v0x2b242bb0_0 .net *"_ivl_14", 32 0, L_0x2b2767a0;  1 drivers
L_0x70afbb65cd50 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x2b242c90_0 .net/2u *"_ivl_140", 4 0, L_0x70afbb65cd50;  1 drivers
v0x2b242d70_0 .net *"_ivl_142", 0 0, L_0x2b27a560;  1 drivers
v0x2b242e30_0 .net *"_ivl_145", 0 0, L_0x2b27a7b0;  1 drivers
v0x2b242f10_0 .net *"_ivl_147", 0 0, L_0x2b27a8a0;  1 drivers
v0x2b242ff0_0 .net *"_ivl_148", 0 0, L_0x2b279120;  1 drivers
L_0x70afbb65cd98 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x2b2430b0_0 .net/2u *"_ivl_150", 4 0, L_0x70afbb65cd98;  1 drivers
v0x2b243190_0 .net *"_ivl_152", 0 0, L_0x2b27ab50;  1 drivers
v0x2b243250_0 .net *"_ivl_155", 0 0, L_0x2b27ac40;  1 drivers
v0x2b243330_0 .net *"_ivl_157", 0 0, L_0x2b27aeb0;  1 drivers
v0x2b243410_0 .net *"_ivl_158", 0 0, L_0x2b27af50;  1 drivers
L_0x70afbb65c960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2b2434d0_0 .net/2u *"_ivl_16", 0 0, L_0x70afbb65c960;  1 drivers
L_0x70afbb65cde0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2b2435b0_0 .net/2u *"_ivl_160", 0 0, L_0x70afbb65cde0;  1 drivers
v0x2b243690_0 .net *"_ivl_162", 0 0, L_0x2b27b0e0;  1 drivers
L_0x70afbb65ce28 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x2b243770_0 .net/2u *"_ivl_166", 4 0, L_0x70afbb65ce28;  1 drivers
v0x2b243850_0 .net *"_ivl_168", 0 0, L_0x2b27b590;  1 drivers
v0x2b243910_0 .net *"_ivl_171", 0 0, L_0x2b27b820;  1 drivers
L_0x70afbb65ce70 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x2b2439f0_0 .net/2u *"_ivl_172", 4 0, L_0x70afbb65ce70;  1 drivers
v0x2b243ad0_0 .net *"_ivl_174", 0 0, L_0x2b27b8c0;  1 drivers
v0x2b243b90_0 .net *"_ivl_177", 0 0, L_0x2b27bb10;  1 drivers
L_0x70afbb65ceb8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x2b243c70_0 .net/2u *"_ivl_178", 4 0, L_0x70afbb65ceb8;  1 drivers
v0x2b243d50_0 .net *"_ivl_18", 32 0, L_0x2b276890;  1 drivers
v0x2b243e30_0 .net *"_ivl_180", 0 0, L_0x2b27bbb0;  1 drivers
L_0x70afbb65cf00 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x2b243ef0_0 .net/2u *"_ivl_182", 4 0, L_0x70afbb65cf00;  1 drivers
v0x2b243fd0_0 .net *"_ivl_184", 0 0, L_0x2b27be10;  1 drivers
L_0x70afbb65cf48 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x2b244090_0 .net/2u *"_ivl_186", 4 0, L_0x70afbb65cf48;  1 drivers
v0x2b244170_0 .net *"_ivl_188", 0 0, L_0x2b27bf30;  1 drivers
L_0x70afbb65cf90 .functor BUFT 1, C4<11010>, C4<0>, C4<0>, C4<0>;
v0x2b244230_0 .net/2u *"_ivl_190", 4 0, L_0x70afbb65cf90;  1 drivers
v0x2b244310_0 .net *"_ivl_192", 0 0, L_0x2b27c220;  1 drivers
v0x2b2443d0_0 .net *"_ivl_195", 0 0, L_0x2b278cf0;  1 drivers
L_0x70afbb65cfd8 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x2b244490_0 .net/2u *"_ivl_196", 4 0, L_0x70afbb65cfd8;  1 drivers
v0x2b244570_0 .net *"_ivl_198", 0 0, L_0x2b27c3e0;  1 drivers
L_0x70afbb65c888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2b244630_0 .net/2u *"_ivl_2", 0 0, L_0x70afbb65c888;  1 drivers
v0x2b244710_0 .net *"_ivl_201", 0 0, L_0x2b27c8c0;  1 drivers
L_0x70afbb65d020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2b2447d0_0 .net/2u *"_ivl_202", 0 0, L_0x70afbb65d020;  1 drivers
v0x2b2448b0_0 .net *"_ivl_204", 0 0, L_0x2b27ca60;  1 drivers
v0x2b244990_0 .net *"_ivl_206", 0 0, L_0x2b27cbf0;  1 drivers
v0x2b244a70_0 .net *"_ivl_208", 0 0, L_0x2b27cf70;  1 drivers
v0x2b244b50_0 .net *"_ivl_210", 0 0, L_0x2b27d100;  1 drivers
v0x2b244c30_0 .net *"_ivl_215", 0 0, L_0x2b27d620;  1 drivers
v0x2b244d10_0 .net/2u *"_ivl_216", 0 0, L_0x70afbb65d068;  1 drivers
v0x2b244df0_0 .net *"_ivl_218", 0 0, L_0x2b27d8d0;  1 drivers
L_0x70afbb65c9a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2b244eb0_0 .net/2u *"_ivl_22", 31 0, L_0x70afbb65c9a8;  1 drivers
v0x2b2453a0_0 .net *"_ivl_221", 0 0, L_0x2b27d9e0;  1 drivers
v0x2b245480_0 .net *"_ivl_223", 0 0, L_0x2b27dc90;  1 drivers
v0x2b245560_0 .net *"_ivl_224", 0 0, L_0x2b27df50;  1 drivers
v0x2b245640_0 .net *"_ivl_227", 0 0, L_0x2b27e100;  1 drivers
v0x2b245720_0 .net *"_ivl_228", 0 0, L_0x2b27e1a0;  1 drivers
v0x2b245800_0 .net *"_ivl_230", 0 0, L_0x2b27e2b0;  1 drivers
v0x2b2458e0_0 .net *"_ivl_232", 0 0, L_0x2b27e420;  1 drivers
v0x2b2459c0_0 .net *"_ivl_235", 0 0, L_0x2b27e060;  1 drivers
v0x2b245aa0_0 .net *"_ivl_237", 0 0, L_0x2b27e760;  1 drivers
v0x2b245b80_0 .net *"_ivl_238", 0 0, L_0x2b27e800;  1 drivers
v0x2b245c60_0 .net *"_ivl_24", 0 0, L_0x2b276b00;  1 drivers
v0x2b245d20_0 .net *"_ivl_26", 31 0, L_0x2b276c40;  1 drivers
L_0x70afbb65c9f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2b245e00_0 .net/2u *"_ivl_28", 31 0, L_0x70afbb65c9f0;  1 drivers
L_0x70afbb65ca38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2b245ee0_0 .net/2u *"_ivl_32", 31 0, L_0x70afbb65ca38;  1 drivers
v0x2b245fc0_0 .net *"_ivl_34", 0 0, L_0x2b276eb0;  1 drivers
v0x2b246080_0 .net *"_ivl_36", 31 0, L_0x2b276fa0;  1 drivers
L_0x70afbb65ca80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2b246160_0 .net/2u *"_ivl_38", 31 0, L_0x70afbb65ca80;  1 drivers
v0x2b246240_0 .net *"_ivl_4", 32 0, L_0x2b2761e0;  1 drivers
v0x2b246320_0 .net *"_ivl_45", 0 0, L_0x2b2774a0;  1 drivers
v0x2b246400_0 .net *"_ivl_47", 0 0, L_0x2b277540;  1 drivers
v0x2b2464e0_0 .net *"_ivl_48", 0 0, L_0x2b277040;  1 drivers
v0x2b2465c0_0 .net *"_ivl_51", 0 0, L_0x2b277740;  1 drivers
v0x2b2466a0_0 .net *"_ivl_53", 0 0, L_0x2b2777e0;  1 drivers
v0x2b246780_0 .net *"_ivl_54", 0 0, L_0x2b276450;  1 drivers
v0x2b246860_0 .net *"_ivl_56", 0 0, L_0x2b2779f0;  1 drivers
v0x2b246940_0 .net *"_ivl_59", 0 0, L_0x2b277b00;  1 drivers
L_0x70afbb65c8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2b246a20_0 .net/2u *"_ivl_6", 0 0, L_0x70afbb65c8d0;  1 drivers
v0x2b246b00_0 .net *"_ivl_61", 0 0, L_0x2b277ba0;  1 drivers
v0x2b246be0_0 .net *"_ivl_62", 0 0, L_0x2b277cf0;  1 drivers
v0x2b246cc0_0 .net *"_ivl_67", 0 0, L_0x2b277880;  1 drivers
v0x2b246da0_0 .net *"_ivl_68", 0 0, L_0x2b277f40;  1 drivers
v0x2b246e80_0 .net *"_ivl_71", 0 0, L_0x2b278040;  1 drivers
v0x2b246f60_0 .net *"_ivl_72", 0 0, L_0x2b2781a0;  1 drivers
v0x2b247040_0 .net *"_ivl_75", 0 0, L_0x2b2782b0;  1 drivers
v0x2b247120_0 .net *"_ivl_77", 0 0, L_0x2b278350;  1 drivers
v0x2b247200_0 .net *"_ivl_78", 0 0, L_0x2b2784c0;  1 drivers
v0x2b2472e0_0 .net *"_ivl_8", 32 0, L_0x2b276310;  1 drivers
v0x2b2473c0_0 .net *"_ivl_80", 0 0, L_0x2b278620;  1 drivers
v0x2b2474a0_0 .net *"_ivl_83", 0 0, L_0x2b278730;  1 drivers
v0x2b247580_0 .net *"_ivl_85", 0 0, L_0x2b2788e0;  1 drivers
v0x2b247660_0 .net *"_ivl_86", 0 0, L_0x2b278a60;  1 drivers
v0x2b247740_0 .net *"_ivl_88", 0 0, L_0x2b278b20;  1 drivers
L_0x70afbb65cac8 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x2b247820_0 .net/2u *"_ivl_92", 4 0, L_0x70afbb65cac8;  1 drivers
v0x2b247900_0 .net *"_ivl_94", 0 0, L_0x2b278d60;  1 drivers
L_0x70afbb65cb10 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x2b2479c0_0 .net/2u *"_ivl_96", 31 0, L_0x70afbb65cb10;  1 drivers
v0x2b247aa0_0 .net *"_ivl_98", 31 0, L_0x2b278e50;  1 drivers
v0x2b247b80_0 .net "a", 31 0, L_0x2b275a50;  alias, 1 drivers
v0x2b247c60_0 .net "b", 31 0, L_0x2b276010;  alias, 1 drivers
v0x2b247d40_0 .net "carry", 0 0, L_0x2b27d490;  1 drivers
v0x2b247e00_0 .net "carry_adc", 0 0, L_0x2b277e30;  1 drivers
v0x2b247ec0_0 .net "carry_sbc", 0 0, L_0x2b278be0;  1 drivers
v0x2b247f80_0 .net "carry_shift", 0 0, L_0x2b27a0f0;  1 drivers
v0x2b248040_0 .net "carry_sub", 0 0, L_0x2b277270;  1 drivers
v0x2b248100_0 .net "extended_add", 32 0, L_0x2b2763b0;  1 drivers
v0x2b2481e0_0 .net "extended_sub", 32 0, L_0x2b2769c0;  1 drivers
v0x2b2482c0_0 .net "neg", 0 0, L_0x2b27a280;  1 drivers
v0x2b248380_0 .net "overflow", 0 0, L_0x2b27e9d0;  1 drivers
v0x2b248440_0 .net "saturated", 0 0, L_0x2b27b400;  1 drivers
v0x2b248500_0 .net "sdiv_result", 31 0, L_0x2b276ce0;  1 drivers
v0x2b2485e0_0 .net "shift_amount", 4 0, L_0x2b2760b0;  1 drivers
v0x2b2486c0_0 .net "udiv_result", 31 0, L_0x2b2770b0;  1 drivers
v0x2b2487a0_0 .net "zero", 0 0, L_0x2b27a470;  1 drivers
E_0x2b2417d0/0 .event anyedge, v0x2b23ae40_0, v0x2b247b80_0, v0x2b247c60_0, v0x2b241a30_0;
E_0x2b2417d0/1 .event anyedge, v0x2b248100_0, v0x2b2481e0_0, v0x2b2486c0_0, v0x2b248500_0;
E_0x2b2417d0/2 .event anyedge, v0x2b2485e0_0;
E_0x2b2417d0 .event/or E_0x2b2417d0/0, E_0x2b2417d0/1, E_0x2b2417d0/2;
L_0x2b2760b0 .part L_0x2b276010, 0, 5;
L_0x2b2761e0 .concat [ 32 1 0 0], L_0x2b275a50, L_0x70afbb65c888;
L_0x2b276310 .concat [ 32 1 0 0], L_0x2b276010, L_0x70afbb65c8d0;
L_0x2b2763b0 .arith/sum 33, L_0x2b2761e0, L_0x2b276310;
L_0x2b2767a0 .concat [ 32 1 0 0], L_0x2b275a50, L_0x70afbb65c918;
L_0x2b276890 .concat [ 32 1 0 0], L_0x2b276010, L_0x70afbb65c960;
L_0x2b2769c0 .arith/sub 33, L_0x2b2767a0, L_0x2b276890;
L_0x2b276b00 .cmp/ne 32, L_0x2b276010, L_0x70afbb65c9a8;
L_0x2b276c40 .arith/div 32, L_0x2b275a50, L_0x2b276010;
L_0x2b276ce0 .functor MUXZ 32, L_0x70afbb65c9f0, L_0x2b276c40, L_0x2b276b00, C4<>;
L_0x2b276eb0 .cmp/ne 32, L_0x2b276010, L_0x70afbb65ca38;
L_0x2b276fa0 .arith/div 32, L_0x2b275a50, L_0x2b276010;
L_0x2b2770b0 .functor MUXZ 32, L_0x70afbb65ca80, L_0x2b276fa0, L_0x2b276eb0, C4<>;
L_0x2b277270 .part L_0x2b275a50, 0, 1;
L_0x2b2774a0 .part L_0x2b275a50, 0, 1;
L_0x2b277540 .part L_0x2b276010, 0, 1;
L_0x2b277740 .part L_0x2b276010, 0, 1;
L_0x2b2777e0 .part v0x2b241b00_0, 0, 1;
L_0x2b277b00 .part v0x2b241b00_0, 0, 1;
L_0x2b277ba0 .part L_0x2b275a50, 0, 1;
L_0x2b277880 .part L_0x2b275a50, 0, 1;
L_0x2b278040 .part L_0x2b276010, 0, 1;
L_0x2b2782b0 .part L_0x2b276010, 0, 1;
L_0x2b278350 .part v0x2b241b00_0, 0, 1;
L_0x2b278730 .part v0x2b241b00_0, 0, 1;
L_0x2b2788e0 .part L_0x2b275a50, 0, 1;
L_0x2b278d60 .cmp/eq 5, L_0x2b261c60, L_0x70afbb65cac8;
L_0x2b278e50 .concat [ 5 27 0 0], L_0x2b2760b0, L_0x70afbb65cb58;
L_0x2b279080 .arith/sub 32, L_0x70afbb65cb10, L_0x2b278e50;
L_0x2b279230 .part/v L_0x2b275a50, L_0x2b279080, 1;
L_0x2b279420 .cmp/eq 5, L_0x2b261c60, L_0x70afbb65cba0;
L_0x2b279510 .concat [ 5 27 0 0], L_0x2b2760b0, L_0x70afbb65cbe8;
L_0x2b279740 .arith/sub 32, L_0x2b279510, L_0x70afbb65cc30;
L_0x2b2798b0 .part/v L_0x2b275a50, L_0x2b279740, 1;
L_0x2b279ac0 .cmp/eq 5, L_0x2b261c60, L_0x70afbb65cc78;
L_0x2b279bb0 .part L_0x2b275a50, 31, 1;
L_0x2b2799d0 .functor MUXZ 1, L_0x70afbb65ccc0, L_0x2b279bb0, L_0x2b279ac0, C4<>;
L_0x2b279e70 .functor MUXZ 1, L_0x2b2799d0, L_0x2b2798b0, L_0x2b279420, C4<>;
L_0x2b27a0f0 .functor MUXZ 1, L_0x2b279e70, L_0x2b279230, L_0x2b278d60, C4<>;
L_0x2b27a280 .part v0x2b241b00_0, 31, 1;
L_0x2b27a470 .cmp/eq 32, v0x2b241b00_0, L_0x70afbb65cd08;
L_0x2b27a560 .cmp/eq 5, L_0x2b261c60, L_0x70afbb65cd50;
L_0x2b27a7b0 .part L_0x2b2763b0, 32, 1;
L_0x2b27a8a0 .part L_0x2b2763b0, 31, 1;
L_0x2b27ab50 .cmp/eq 5, L_0x2b261c60, L_0x70afbb65cd98;
L_0x2b27ac40 .part L_0x2b2769c0, 32, 1;
L_0x2b27aeb0 .part L_0x2b2769c0, 31, 1;
L_0x2b27b0e0 .functor MUXZ 1, L_0x70afbb65cde0, L_0x2b27af50, L_0x2b27ab50, C4<>;
L_0x2b27b400 .functor MUXZ 1, L_0x2b27b0e0, L_0x2b279120, L_0x2b27a560, C4<>;
L_0x2b27b590 .cmp/eq 5, L_0x2b261c60, L_0x70afbb65ce28;
L_0x2b27b820 .part L_0x2b2763b0, 32, 1;
L_0x2b27b8c0 .cmp/eq 5, L_0x2b261c60, L_0x70afbb65ce70;
L_0x2b27bb10 .part L_0x2b2769c0, 32, 1;
L_0x2b27bbb0 .cmp/eq 5, L_0x2b261c60, L_0x70afbb65ceb8;
L_0x2b27be10 .cmp/eq 5, L_0x2b261c60, L_0x70afbb65cf00;
L_0x2b27bf30 .cmp/eq 5, L_0x2b261c60, L_0x70afbb65cf48;
L_0x2b27c220 .cmp/eq 5, L_0x2b261c60, L_0x70afbb65cf90;
L_0x2b27c3e0 .cmp/eq 5, L_0x2b261c60, L_0x70afbb65cfd8;
L_0x2b27ca60 .functor MUXZ 1, L_0x70afbb65d020, L_0x2b27a0f0, L_0x2b27c8c0, C4<>;
L_0x2b27cbf0 .functor MUXZ 1, L_0x2b27ca60, L_0x2b278be0, L_0x2b27be10, C4<>;
L_0x2b27cf70 .functor MUXZ 1, L_0x2b27cbf0, L_0x2b277e30, L_0x2b27bbb0, C4<>;
L_0x2b27d100 .functor MUXZ 1, L_0x2b27cf70, L_0x2b27bb10, L_0x2b27b8c0, C4<>;
L_0x2b27d490 .functor MUXZ 1, L_0x2b27d100, L_0x2b27b820, L_0x2b27b590, C4<>;
L_0x2b27d620 .part L_0x2b261c60, 1, 1;
L_0x2b27d9e0 .part L_0x2b275a50, 31, 1;
L_0x2b27dc90 .part L_0x2b276010, 31, 1;
L_0x2b27e100 .part L_0x2b261c60, 0, 1;
L_0x2b27e060 .part L_0x2b275a50, 31, 1;
L_0x2b27e760 .part L_0x2b2763b0, 31, 1;
LS_0x2b27eae0_0_0 .concat [ 1 1 1 1], L_0x2b27b400, L_0x2b27e9d0, o0x70afbb6a7238, L_0x2b27a470;
LS_0x2b27eae0_0_4 .concat [ 1 0 0 0], L_0x2b27a280;
L_0x2b27eae0 .concat [ 4 1 0 0], LS_0x2b27eae0_0_0, LS_0x2b27eae0_0_4;
S_0x2b248960 .scope module, "Registros" "regfile" 10 143, 12 3 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0x2b248c60 .array "Registros", 0 14, 31 0;
L_0x70afbb65c768 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x2b248d40_0 .net/2u *"_ivl_0", 3 0, L_0x70afbb65c768;  1 drivers
L_0x70afbb65c7f8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x2b248e20_0 .net/2u *"_ivl_12", 3 0, L_0x70afbb65c7f8;  1 drivers
v0x2b248ee0_0 .net *"_ivl_14", 0 0, L_0x2b2751c0;  1 drivers
v0x2b248fa0_0 .net *"_ivl_16", 31 0, L_0x2b2752b0;  1 drivers
v0x2b2490d0_0 .net *"_ivl_18", 5 0, L_0x2b275390;  1 drivers
v0x2b2491b0_0 .net *"_ivl_2", 0 0, L_0x2b274e00;  1 drivers
L_0x70afbb65c840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2b249270_0 .net *"_ivl_21", 1 0, L_0x70afbb65c840;  1 drivers
v0x2b249350_0 .net *"_ivl_4", 31 0, L_0x2b274ea0;  1 drivers
v0x2b249430_0 .net *"_ivl_6", 5 0, L_0x2b274f40;  1 drivers
L_0x70afbb65c7b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2b249510_0 .net *"_ivl_9", 1 0, L_0x70afbb65c7b0;  1 drivers
v0x2b2495f0_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b249690_0 .net "r15", 31 0, L_0x2b264c80;  alias, 1 drivers
v0x2b249770_0 .net "ra1", 3 0, L_0x2b2642a0;  alias, 1 drivers
v0x2b249850_0 .net "ra2", 3 0, L_0x2b2645f0;  alias, 1 drivers
v0x2b249930_0 .net "rd1", 31 0, L_0x2b275080;  alias, 1 drivers
v0x2b249a10_0 .net "rd2", 31 0, L_0x2b2754d0;  alias, 1 drivers
v0x2b249c00_0 .net "wa3", 3 0, v0x2b256dd0_0;  alias, 1 drivers
v0x2b249ce0_0 .net "wd3", 31 0, L_0x2b27f090;  alias, 1 drivers
v0x2b249dc0_0 .net "we3", 0 0, L_0x2b263e20;  alias, 1 drivers
E_0x2b2391f0 .event negedge, v0x2b0f6e40_0;
L_0x2b274e00 .cmp/eq 4, L_0x2b2642a0, L_0x70afbb65c768;
L_0x2b274ea0 .array/port v0x2b248c60, L_0x2b274f40;
L_0x2b274f40 .concat [ 4 2 0 0], L_0x2b2642a0, L_0x70afbb65c7b0;
L_0x2b275080 .functor MUXZ 32, L_0x2b274ea0, L_0x2b264c80, L_0x2b274e00, C4<>;
L_0x2b2751c0 .cmp/eq 4, L_0x2b2645f0, L_0x70afbb65c7f8;
L_0x2b2752b0 .array/port v0x2b248c60, L_0x2b275390;
L_0x2b275390 .concat [ 4 2 0 0], L_0x2b2645f0, L_0x70afbb65c840;
L_0x2b2754d0 .functor MUXZ 32, L_0x2b2752b0, L_0x2b264c80, L_0x2b2751c0, C4<>;
S_0x2b249f60 .scope module, "alu_out_reg" "registro_flanco_positivo" 10 295, 9 66 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x2b24a120 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x2b24a220_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b24a2c0_0 .net "d", 31 0, v0x2b24aa30_0;  alias, 1 drivers
v0x2b24a3b0_0 .var "q", 31 0;
v0x2b24a480_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
S_0x2b24a5d0 .scope module, "alu_res_reg" "registro_flanco_positivo" 10 265, 9 66 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x2b24a7b0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x2b24a880_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b24a940_0 .net "d", 31 0, v0x2b241b00_0;  alias, 1 drivers
v0x2b24aa30_0 .var "q", 31 0;
v0x2b24ab50_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
S_0x2b24ad60 .scope module, "branch_mux" "mux2" 10 103, 9 82 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x2b24af90 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x2b24b0a0_0 .net "d0", 31 0, L_0x2b264910;  alias, 1 drivers
v0x2b24b1a0_0 .net "d1", 31 0, v0x2b241b00_0;  alias, 1 drivers
v0x2b24b2b0_0 .net "s", 0 0, L_0x2b262ed0;  alias, 1 drivers
v0x2b24b380_0 .net "y", 31 0, L_0x2b2649b0;  alias, 1 drivers
L_0x2b2649b0 .functor MUXZ 32, L_0x2b264910, v0x2b241b00_0, L_0x2b262ed0, C4<>;
S_0x2b24b4d0 .scope module, "by_pass1_mux" "mux3" 10 225, 9 96 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x2b24b6b0 .param/l "WIDTH" 0 9 103, +C4<00000000000000000000000000100000>;
v0x2b24b780_0 .net *"_ivl_1", 0 0, L_0x2b275870;  1 drivers
v0x2b24b880_0 .net *"_ivl_3", 0 0, L_0x2b275910;  1 drivers
v0x2b24b960_0 .net *"_ivl_4", 31 0, L_0x2b2759b0;  1 drivers
v0x2b24ba50_0 .net "d0", 31 0, v0x2b253b80_0;  alias, 1 drivers
v0x2b24bb30_0 .net "d1", 31 0, L_0x2b27f090;  alias, 1 drivers
v0x2b24bc40_0 .net "d2", 31 0, v0x2b24aa30_0;  alias, 1 drivers
v0x2b24bce0_0 .net "s", 1 0, v0x2b25b1e0_0;  alias, 1 drivers
v0x2b24bdc0_0 .net "y", 31 0, L_0x2b275a50;  alias, 1 drivers
L_0x2b275870 .part v0x2b25b1e0_0, 1, 1;
L_0x2b275910 .part v0x2b25b1e0_0, 0, 1;
L_0x2b2759b0 .functor MUXZ 32, v0x2b253b80_0, L_0x2b27f090, L_0x2b275910, C4<>;
L_0x2b275a50 .functor MUXZ 32, L_0x2b2759b0, v0x2b24aa30_0, L_0x2b275870, C4<>;
S_0x2b24bf60 .scope module, "by_pass2_mux" "mux3" 10 234, 9 96 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x2b24c140 .param/l "WIDTH" 0 9 103, +C4<00000000000000000000000000100000>;
v0x2b24c210_0 .net *"_ivl_1", 0 0, L_0x2b275b70;  1 drivers
v0x2b24c310_0 .net *"_ivl_3", 0 0, L_0x2b275ca0;  1 drivers
v0x2b24c3f0_0 .net *"_ivl_4", 31 0, L_0x2b275d40;  1 drivers
v0x2b24c4e0_0 .net "d0", 31 0, v0x2b254260_0;  alias, 1 drivers
v0x2b24c5c0_0 .net "d1", 31 0, L_0x2b27f090;  alias, 1 drivers
v0x2b24c720_0 .net "d2", 31 0, v0x2b24aa30_0;  alias, 1 drivers
v0x2b24c7e0_0 .net "s", 1 0, v0x2b25b2d0_0;  alias, 1 drivers
v0x2b24c8c0_0 .net "y", 31 0, L_0x2b275ef0;  alias, 1 drivers
L_0x2b275b70 .part v0x2b25b2d0_0, 1, 1;
L_0x2b275ca0 .part v0x2b25b2d0_0, 0, 1;
L_0x2b275d40 .functor MUXZ 32, v0x2b254260_0, L_0x2b27f090, L_0x2b275ca0, C4<>;
L_0x2b275ef0 .functor MUXZ 32, L_0x2b275d40, v0x2b24aa30_0, L_0x2b275b70, C4<>;
S_0x2b24ca40 .scope module, "extender" "extend" 10 154, 13 1 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x2b24ccc0_0 .var "ExtImm", 31 0;
v0x2b24cdc0_0 .net "ImmSrc", 1 0, L_0x2b25f3e0;  alias, 1 drivers
v0x2b24ce80_0 .net "Instr", 23 0, L_0x2b2756f0;  1 drivers
E_0x2b24cc40 .event anyedge, v0x2b23bb90_0, v0x2b24ce80_0;
S_0x2b24cfa0 .scope module, "imm_reg" "registro_flanco_positivo" 10 183, 9 66 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x2b24af40 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x2b24d2a0_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b24d340_0 .net "d", 31 0, v0x2b24ccc0_0;  alias, 1 drivers
v0x2b24d430_0 .var "q", 31 0;
v0x2b24d500_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
S_0x2b24d650 .scope module, "instr_reg" "registro_flanco_positivo_habilitacion_limpieza" 10 135, 9 25 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0x2b24d830 .param/l "WIDTH" 0 9 33, +C4<00000000000000000000000000100000>;
v0x2b24d9b0_0 .net "clear", 0 0, L_0x2b27faf0;  alias, 1 drivers
v0x2b24da90_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b24db50_0 .net "d", 31 0, L_0x2b27ff20;  alias, 1 drivers
v0x2b24dc50_0 .net "en", 0 0, L_0x2b274d90;  1 drivers
v0x2b24dcf0_0 .var "q", 31 0;
v0x2b24de00_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
S_0x2b24dfa0 .scope module, "m0" "comparador_igualdad" 10 336, 9 13 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x2b24e180 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x2b24e290_0 .net "a", 3 0, v0x2b2566f0_0;  alias, 1 drivers
v0x2b24e390_0 .net "b", 3 0, v0x2b252630_0;  alias, 1 drivers
v0x2b24e470_0 .net "y", 0 0, L_0x2b27f130;  alias, 1 drivers
L_0x2b27f130 .cmp/eq 4, v0x2b2566f0_0, v0x2b252630_0;
S_0x2b24e5c0 .scope module, "m1" "comparador_igualdad" 10 346, 9 13 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x2b24e7a0 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x2b24e8c0_0 .net "a", 3 0, v0x2b256dd0_0;  alias, 1 drivers
v0x2b24e9d0_0 .net "b", 3 0, v0x2b252630_0;  alias, 1 drivers
v0x2b24eaa0_0 .net "y", 0 0, L_0x2b27f1d0;  alias, 1 drivers
L_0x2b27f1d0 .cmp/eq 4, v0x2b256dd0_0, v0x2b252630_0;
S_0x2b24ebd0 .scope module, "m2" "comparador_igualdad" 10 356, 9 13 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x2b24edb0 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x2b24eed0_0 .net "a", 3 0, v0x2b2566f0_0;  alias, 1 drivers
v0x2b24efe0_0 .net "b", 3 0, v0x2b253470_0;  alias, 1 drivers
v0x2b24f0a0_0 .net "y", 0 0, L_0x2b27f270;  alias, 1 drivers
L_0x2b27f270 .cmp/eq 4, v0x2b2566f0_0, v0x2b253470_0;
S_0x2b24f1f0 .scope module, "m3" "comparador_igualdad" 10 366, 9 13 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x2b24f3d0 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x2b24f4f0_0 .net "a", 3 0, v0x2b256dd0_0;  alias, 1 drivers
v0x2b24f620_0 .net "b", 3 0, v0x2b253470_0;  alias, 1 drivers
v0x2b24f6e0_0 .net "y", 0 0, L_0x2b27f3a0;  alias, 1 drivers
L_0x2b27f3a0 .cmp/eq 4, v0x2b256dd0_0, v0x2b253470_0;
S_0x2b24f810 .scope module, "m4a" "comparador_igualdad" 10 376, 9 13 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x2b24f9f0 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x2b24fb10_0 .net "a", 3 0, v0x2b256010_0;  alias, 1 drivers
v0x2b24fc10_0 .net "b", 3 0, L_0x2b2642a0;  alias, 1 drivers
v0x2b24fd00_0 .net "y", 0 0, L_0x2b27f4d0;  alias, 1 drivers
L_0x2b27f4d0 .cmp/eq 4, v0x2b256010_0, L_0x2b2642a0;
S_0x2b24fe30 .scope module, "m4b" "comparador_igualdad" 10 386, 9 13 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x2b250010 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x2b250130_0 .net "a", 3 0, v0x2b256010_0;  alias, 1 drivers
v0x2b250240_0 .net "b", 3 0, L_0x2b2645f0;  alias, 1 drivers
v0x2b250310_0 .net "y", 0 0, L_0x2b27f570;  alias, 1 drivers
L_0x2b27f570 .cmp/eq 4, v0x2b256010_0, L_0x2b2645f0;
S_0x2b250440 .scope module, "pc_add" "adder" 10 124, 9 1 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x2b250730 .param/l "WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
v0x2b250850_0 .net "a", 31 0, v0x2b2517e0_0;  alias, 1 drivers
L_0x70afbb65c720 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x2b250960_0 .net "b", 31 0, L_0x70afbb65c720;  1 drivers
v0x2b250a20_0 .net "y", 31 0, L_0x2b264be0;  alias, 1 drivers
L_0x2b264be0 .arith/sum 32, v0x2b2517e0_0, L_0x70afbb65c720;
S_0x2b250b90 .scope module, "pc_next_mux" "mux2" 10 92, 9 82 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x2b250d70 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x2b250ee0_0 .net "d0", 31 0, L_0x2b264be0;  alias, 1 drivers
v0x2b250fd0_0 .net "d1", 31 0, L_0x2b27f090;  alias, 1 drivers
v0x2b251070_0 .net "s", 0 0, L_0x2b264030;  alias, 1 drivers
v0x2b251170_0 .net "y", 31 0, L_0x2b264910;  alias, 1 drivers
L_0x2b264910 .functor MUXZ 32, L_0x2b264be0, L_0x2b27f090, L_0x2b264030, C4<>;
S_0x2b2512b0 .scope module, "pc_reg_Stalls" "registro_flanco_positivo_habilitacion" 10 114, 9 48 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x2b251490 .param/l "WIDTH" 0 9 55, +C4<00000000000000000000000000100000>;
v0x2b251560_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b251620_0 .net "d", 31 0, L_0x2b2649b0;  alias, 1 drivers
v0x2b251710_0 .net "en", 0 0, L_0x2b264b70;  1 drivers
v0x2b2517e0_0 .var "q", 31 0;
v0x2b2518d0_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
S_0x2b251a60 .scope module, "ra1_mux" "mux2" 10 70, 9 82 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x2b251c40 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000000100>;
v0x2b251d50_0 .net "d0", 3 0, L_0x2b264340;  1 drivers
L_0x70afbb65c6d8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x2b251e50_0 .net "d1", 3 0, L_0x70afbb65c6d8;  1 drivers
v0x2b251f30_0 .net "s", 0 0, L_0x2b264470;  1 drivers
v0x2b252000_0 .net "y", 3 0, L_0x2b2642a0;  alias, 1 drivers
L_0x2b2642a0 .functor MUXZ 4, L_0x2b264340, L_0x70afbb65c6d8, L_0x2b264470, C4<>;
S_0x2b252190 .scope module, "ra1_reg" "registro_flanco_positivo" 10 203, 9 66 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x2b252370 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x2b2524b0_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b252570_0 .net "d", 3 0, L_0x2b2642a0;  alias, 1 drivers
v0x2b252630_0 .var "q", 3 0;
v0x2b252750_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
S_0x2b252870 .scope module, "ra2_mux" "mux2" 10 81, 9 82 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x2b252a50 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000000100>;
v0x2b252b90_0 .net "d0", 3 0, L_0x2b264690;  1 drivers
v0x2b252c90_0 .net "d1", 3 0, L_0x2b264730;  1 drivers
v0x2b252d70_0 .net "s", 0 0, L_0x2b264820;  1 drivers
v0x2b252e40_0 .net "y", 3 0, L_0x2b2645f0;  alias, 1 drivers
L_0x2b2645f0 .functor MUXZ 4, L_0x2b264690, L_0x2b264730, L_0x2b264820, C4<>;
S_0x2b252fd0 .scope module, "ra2_reg" "registro_flanco_positivo" 10 213, 9 66 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x2b2531b0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x2b2532f0_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b2533b0_0 .net "d", 3 0, L_0x2b2645f0;  alias, 1 drivers
v0x2b253470_0 .var "q", 3 0;
v0x2b253590_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
S_0x2b2536b0 .scope module, "rd1_reg" "registro_flanco_positivo" 10 163, 9 66 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x2b253890 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x2b2539d0_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b253a90_0 .net "d", 31 0, L_0x2b275080;  alias, 1 drivers
v0x2b253b80_0 .var "q", 31 0;
v0x2b253c80_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
S_0x2b253d90 .scope module, "rd2_reg" "registro_flanco_positivo" 10 173, 9 66 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x2b253f70 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x2b2540b0_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b254170_0 .net "d", 31 0, L_0x2b2754d0;  alias, 1 drivers
v0x2b254260_0 .var "q", 31 0;
v0x2b254360_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
S_0x2b254470 .scope module, "rd_reg" "registro_flanco_positivo" 10 305, 9 66 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x2b254650 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x2b254790_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b254850_0 .net "d", 31 0, L_0x2b280170;  alias, 1 drivers
v0x2b254940_0 .var "q", 31 0;
v0x2b254a10_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
S_0x2b254d70 .scope module, "res_mux" "mux2" 10 325, 9 82 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x2b254f50 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x2b255090_0 .net "d0", 31 0, v0x2b24a3b0_0;  alias, 1 drivers
v0x2b2551a0_0 .net "d1", 31 0, v0x2b254940_0;  alias, 1 drivers
v0x2b255270_0 .net "s", 0 0, L_0x2b263cf0;  alias, 1 drivers
v0x2b255370_0 .net "y", 31 0, L_0x2b27f090;  alias, 1 drivers
L_0x2b27f090 .functor MUXZ 32, v0x2b24a3b0_0, v0x2b254940_0, L_0x2b263cf0, C4<>;
S_0x2b255480 .scope module, "srcb_mux" "mux2" 10 246, 9 82 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x2b255610 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x2b255750_0 .net "d0", 31 0, L_0x2b275ef0;  alias, 1 drivers
v0x2b255860_0 .net "d1", 31 0, v0x2b24d430_0;  alias, 1 drivers
v0x2b255930_0 .net "s", 0 0, L_0x2b261bc0;  alias, 1 drivers
v0x2b255a30_0 .net "y", 31 0, L_0x2b276010;  alias, 1 drivers
L_0x2b276010 .functor MUXZ 32, L_0x2b275ef0, v0x2b24d430_0, L_0x2b261bc0, C4<>;
S_0x2b255b50 .scope module, "wa3e_reg" "registro_flanco_positivo" 10 193, 9 66 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x2b255d30 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x2b255e70_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b255f30_0 .net "d", 3 0, L_0x2b2757d0;  1 drivers
v0x2b256010_0 .var "q", 3 0;
v0x2b256130_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
S_0x2b256250 .scope module, "wa3m_reg" "registro_flanco_positivo" 10 285, 9 66 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x2b256430 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x2b256570_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b256630_0 .net "d", 3 0, v0x2b256010_0;  alias, 1 drivers
v0x2b2566f0_0 .var "q", 3 0;
v0x2b256810_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
S_0x2b256930 .scope module, "wa3w_reg" "registro_flanco_positivo" 10 315, 9 66 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x2b256b10 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x2b256c50_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b256d10_0 .net "d", 3 0, v0x2b2566f0_0;  alias, 1 drivers
v0x2b256dd0_0 .var "q", 3 0;
v0x2b256ea0_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
S_0x2b256ff0 .scope module, "wd_reg" "registro_flanco_positivo" 10 275, 9 66 0, S_0x2b23fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x2b2571d0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x2b257310_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b2573d0_0 .net "d", 31 0, L_0x2b275ef0;  alias, 1 drivers
v0x2b2574e0_0 .var "q", 31 0;
v0x2b2575b0_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
S_0x2b25aa90 .scope module, "Hazard_unit" "hazardUnit" 6 97, 14 1 0, S_0x2b236260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Match_1E_M";
    .port_info 3 /INPUT 1 "Match_1E_W";
    .port_info 4 /INPUT 1 "Match_2E_M";
    .port_info 5 /INPUT 1 "Match_2E_W";
    .port_info 6 /INPUT 1 "Match_12D_E";
    .port_info 7 /INPUT 1 "RegWriteM";
    .port_info 8 /INPUT 1 "RegWriteW";
    .port_info 9 /INPUT 1 "BranchTakenE";
    .port_info 10 /INPUT 1 "MemtoRegE";
    .port_info 11 /INPUT 1 "PCWrPendingF";
    .port_info 12 /INPUT 1 "PCSrcW";
    .port_info 13 /OUTPUT 2 "ForwardAE";
    .port_info 14 /OUTPUT 2 "ForwardBE";
    .port_info 15 /OUTPUT 1 "StallF";
    .port_info 16 /OUTPUT 1 "StallD";
    .port_info 17 /OUTPUT 1 "FlushD";
    .port_info 18 /OUTPUT 1 "FlushE";
L_0x2b27f680 .functor AND 1, L_0x2b27f610, L_0x2b261970, C4<1>, C4<1>;
L_0x2b27f6f0 .functor BUFZ 1, L_0x2b27f680, C4<0>, C4<0>, C4<0>;
L_0x2b27f760 .functor OR 1, L_0x2b27f680, L_0x2b264140, C4<0>, C4<0>;
L_0x2b27f8f0 .functor OR 1, L_0x2b27f680, L_0x2b262ed0, C4<0>, C4<0>;
L_0x2b27fa80 .functor OR 1, L_0x2b264140, L_0x2b264030, C4<0>, C4<0>;
L_0x2b27faf0 .functor OR 1, L_0x2b27fa80, L_0x2b262ed0, C4<0>, C4<0>;
v0x2b25af20_0 .net "BranchTakenE", 0 0, L_0x2b262ed0;  alias, 1 drivers
v0x2b25afe0_0 .net "FlushD", 0 0, L_0x2b27faf0;  alias, 1 drivers
v0x2b25b0f0_0 .net "FlushE", 0 0, L_0x2b27f8f0;  alias, 1 drivers
v0x2b25b1e0_0 .var "ForwardAE", 1 0;
v0x2b25b2d0_0 .var "ForwardBE", 1 0;
v0x2b25b410_0 .net "Match_12D_E", 0 0, L_0x2b27f610;  alias, 1 drivers
v0x2b25b4b0_0 .net "Match_1E_M", 0 0, L_0x2b27f130;  alias, 1 drivers
v0x2b25b5a0_0 .net "Match_1E_W", 0 0, L_0x2b27f1d0;  alias, 1 drivers
v0x2b25b690_0 .net "Match_2E_M", 0 0, L_0x2b27f270;  alias, 1 drivers
v0x2b25b7c0_0 .net "Match_2E_W", 0 0, L_0x2b27f3a0;  alias, 1 drivers
v0x2b25b8b0_0 .net "MemtoRegE", 0 0, L_0x2b261970;  alias, 1 drivers
v0x2b25b950_0 .net "PCSrcW", 0 0, L_0x2b264030;  alias, 1 drivers
v0x2b25b9f0_0 .net "PCWrPendingF", 0 0, L_0x2b264140;  alias, 1 drivers
v0x2b25ba90_0 .net "RegWriteM", 0 0, L_0x2b263740;  alias, 1 drivers
v0x2b25bb30_0 .net "RegWriteW", 0 0, L_0x2b263e20;  alias, 1 drivers
v0x2b25bbd0_0 .net "StallD", 0 0, L_0x2b27f6f0;  alias, 1 drivers
v0x2b25bc70_0 .net "StallF", 0 0, L_0x2b27f760;  alias, 1 drivers
v0x2b25bd10_0 .net *"_ivl_8", 0 0, L_0x2b27fa80;  1 drivers
v0x2b25bdb0_0 .net "clk", 0 0, v0x2b25e940_0;  alias, 1 drivers
v0x2b25be50_0 .net "ldrStallD", 0 0, L_0x2b27f680;  1 drivers
v0x2b25bef0_0 .net "reset", 0 0, v0x2b25e9e0_0;  alias, 1 drivers
v0x2b25bf90_0 .var "temp", 0 0;
E_0x2b24d8d0/0 .event anyedge, v0x2b24e470_0, v0x2b23cca0_0, v0x2b24eaa0_0, v0x2b23cd60_0;
E_0x2b24d8d0/1 .event anyedge, v0x2b24f0a0_0, v0x2b24f6e0_0;
E_0x2b24d8d0 .event/or E_0x2b24d8d0/0, E_0x2b24d8d0/1;
    .scope S_0x2b238f70;
T_0 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b239730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2b239600_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x2b239540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x2b2392d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2b239600_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x2b239470_0;
    %assign/vec4 v0x2b239600_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x2b239920;
T_1 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b239e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2b239d90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x2b239cb0_0;
    %assign/vec4 v0x2b239d90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x2b238250;
T_2 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b238770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2b238670_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x2b2385b0_0;
    %assign/vec4 v0x2b238670_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x2b2388c0;
T_3 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b238e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2b238d50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x2b238c90_0;
    %assign/vec4 v0x2b238d50_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x2b236b90;
T_4 ;
    %wait E_0x2b22efd0;
    %load/vec4 v0x2b236fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x2b237080_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x2b2380b0_0;
    %store/vec4 v0x2b237080_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x2b2380b0_0;
    %inv;
    %store/vec4 v0x2b237080_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x2b237db0_0;
    %store/vec4 v0x2b237080_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x2b237db0_0;
    %inv;
    %store/vec4 v0x2b237080_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x2b237f30_0;
    %store/vec4 v0x2b237080_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x2b237f30_0;
    %inv;
    %store/vec4 v0x2b237080_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x2b237ff0_0;
    %store/vec4 v0x2b237080_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x2b237ff0_0;
    %inv;
    %store/vec4 v0x2b237080_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x2b237db0_0;
    %load/vec4 v0x2b2380b0_0;
    %inv;
    %and;
    %store/vec4 v0x2b237080_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x2b237db0_0;
    %load/vec4 v0x2b2380b0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x2b237080_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x2b237e70_0;
    %store/vec4 v0x2b237080_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x2b237e70_0;
    %inv;
    %store/vec4 v0x2b237080_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x2b2380b0_0;
    %inv;
    %load/vec4 v0x2b237e70_0;
    %and;
    %store/vec4 v0x2b237080_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x2b2380b0_0;
    %inv;
    %load/vec4 v0x2b237e70_0;
    %and;
    %inv;
    %store/vec4 v0x2b237080_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2b237080_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x2b239fa0;
T_5 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b23a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2b23a430_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x2b23a350_0;
    %assign/vec4 v0x2b23a430_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2b23a670;
T_6 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b23abf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2b23ab00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x2b23aa20_0;
    %assign/vec4 v0x2b23ab00_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x2b236690;
T_7 ;
    %wait E_0x2b16af00;
    %load/vec4 v0x2b23aff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x2b23bc50_0;
    %parti/s 4, 9, 5;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x2b23ad40_0, 0, 5;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x2b23ad40_0, 0, 5;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x2b23ad40_0, 0, 5;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x2b23ad40_0, 0, 5;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x2b23ad40_0, 0, 5;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x2b23bc50_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2b23b740_0, 4, 1;
    %load/vec4 v0x2b23bc50_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x2b23ad40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2b23ad40_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2b23b740_0, 4, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x2b23ad40_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x2b23b740_0, 0, 2;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x2b2512b0;
T_8 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b2518d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2b2517e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x2b251710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x2b251620_0;
    %assign/vec4 v0x2b2517e0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x2b24d650;
T_9 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b24de00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2b24dcf0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x2b24dc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x2b24d9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2b24dcf0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x2b24db50_0;
    %assign/vec4 v0x2b24dcf0_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x2b248960;
T_10 ;
    %wait E_0x2b2391f0;
    %load/vec4 v0x2b249dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2b249ce0_0;
    %load/vec4 v0x2b249c00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2b248c60, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x2b24ca40;
T_11 ;
    %wait E_0x2b24cc40;
    %load/vec4 v0x2b24cdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x2b24ccc0_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x2b24ce80_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2b24ccc0_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x2b24ce80_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2b24ccc0_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x2b24ce80_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x2b24ce80_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x2b24ccc0_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x2b2536b0;
T_12 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b253c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2b253b80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x2b253a90_0;
    %assign/vec4 v0x2b253b80_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x2b253d90;
T_13 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b254360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2b254260_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x2b254170_0;
    %assign/vec4 v0x2b254260_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x2b24cfa0;
T_14 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b24d500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2b24d430_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x2b24d340_0;
    %assign/vec4 v0x2b24d430_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x2b255b50;
T_15 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b256130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2b256010_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x2b255f30_0;
    %assign/vec4 v0x2b256010_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x2b252190;
T_16 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b252750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2b252630_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x2b252570_0;
    %assign/vec4 v0x2b252630_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x2b252fd0;
T_17 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b253590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2b253470_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x2b2533b0_0;
    %assign/vec4 v0x2b253470_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x2b2400d0;
T_18 ;
    %wait E_0x2b2417d0;
    %load/vec4 v0x2b241860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/x;
    %jmp/1 T_18.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/x;
    %jmp/1 T_18.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/x;
    %jmp/1 T_18.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/x;
    %jmp/1 T_18.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/x;
    %jmp/1 T_18.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/x;
    %jmp/1 T_18.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/x;
    %jmp/1 T_18.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/x;
    %jmp/1 T_18.7, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/x;
    %jmp/1 T_18.8, 4;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/x;
    %jmp/1 T_18.9, 4;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/x;
    %jmp/1 T_18.10, 4;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/x;
    %jmp/1 T_18.11, 4;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/x;
    %jmp/1 T_18.12, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/x;
    %jmp/1 T_18.13, 4;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/x;
    %jmp/1 T_18.14, 4;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/x;
    %jmp/1 T_18.15, 4;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/x;
    %jmp/1 T_18.16, 4;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/x;
    %jmp/1 T_18.17, 4;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/x;
    %jmp/1 T_18.18, 4;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/x;
    %jmp/1 T_18.19, 4;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/x;
    %jmp/1 T_18.20, 4;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/x;
    %jmp/1 T_18.21, 4;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/x;
    %jmp/1 T_18.22, 4;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/x;
    %jmp/1 T_18.23, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.0 ;
    %load/vec4 v0x2b247b80_0;
    %load/vec4 v0x2b247c60_0;
    %add;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.1 ;
    %load/vec4 v0x2b247b80_0;
    %load/vec4 v0x2b247c60_0;
    %add;
    %load/vec4 v0x2b241a30_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.2 ;
    %load/vec4 v0x2b248100_0;
    %cmpi/u 2147483647, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.26, 8;
    %pushi/vec4 2147483647, 0, 32;
    %jmp/1 T_18.27, 8;
T_18.26 ; End of true expr.
    %load/vec4 v0x2b248100_0;
    %cmpi/u 2147483648, 0, 33;
    %flag_mov 9, 5;
    %jmp/0 T_18.28, 9;
    %pushi/vec4 2147483648, 0, 32;
    %jmp/1 T_18.29, 9;
T_18.28 ; End of true expr.
    %load/vec4 v0x2b248100_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_18.29, 9;
 ; End of false expr.
    %blend;
T_18.29;
    %jmp/0 T_18.27, 8;
 ; End of false expr.
    %blend;
T_18.27;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.3 ;
    %load/vec4 v0x2b247b80_0;
    %load/vec4 v0x2b247c60_0;
    %sub;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.4 ;
    %load/vec4 v0x2b247b80_0;
    %load/vec4 v0x2b247c60_0;
    %sub;
    %load/vec4 v0x2b241a30_0;
    %pad/u 32;
    %inv;
    %sub;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.5 ;
    %load/vec4 v0x2b247c60_0;
    %load/vec4 v0x2b247b80_0;
    %sub;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.6 ;
    %load/vec4 v0x2b2481e0_0;
    %cmpi/u 2147483647, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.30, 8;
    %pushi/vec4 2147483647, 0, 32;
    %jmp/1 T_18.31, 8;
T_18.30 ; End of true expr.
    %load/vec4 v0x2b2481e0_0;
    %cmpi/u 2147483648, 0, 33;
    %flag_mov 9, 5;
    %jmp/0 T_18.32, 9;
    %pushi/vec4 2147483648, 0, 32;
    %jmp/1 T_18.33, 9;
T_18.32 ; End of true expr.
    %load/vec4 v0x2b2481e0_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_18.33, 9;
 ; End of false expr.
    %blend;
T_18.33;
    %jmp/0 T_18.31, 8;
 ; End of false expr.
    %blend;
T_18.31;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.7 ;
    %load/vec4 v0x2b247b80_0;
    %load/vec4 v0x2b247c60_0;
    %mul;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.8 ;
    %load/vec4 v0x2b2486c0_0;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.9 ;
    %load/vec4 v0x2b248500_0;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.10 ;
    %load/vec4 v0x2b247b80_0;
    %load/vec4 v0x2b247c60_0;
    %and;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.11 ;
    %load/vec4 v0x2b247b80_0;
    %load/vec4 v0x2b247c60_0;
    %inv;
    %and;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.12 ;
    %load/vec4 v0x2b247b80_0;
    %load/vec4 v0x2b247c60_0;
    %or;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.13 ;
    %load/vec4 v0x2b247b80_0;
    %load/vec4 v0x2b247c60_0;
    %inv;
    %or;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.14 ;
    %load/vec4 v0x2b247b80_0;
    %load/vec4 v0x2b247c60_0;
    %xor;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.15 ;
    %load/vec4 v0x2b247b80_0;
    %load/vec4 v0x2b247c60_0;
    %add;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.16 ;
    %load/vec4 v0x2b247b80_0;
    %load/vec4 v0x2b247c60_0;
    %and;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.17 ;
    %load/vec4 v0x2b247b80_0;
    %load/vec4 v0x2b247c60_0;
    %xor;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.18 ;
    %load/vec4 v0x2b247b80_0;
    %load/vec4 v0x2b247c60_0;
    %sub;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.19 ;
    %load/vec4 v0x2b247b80_0;
    %ix/getv 4, v0x2b2485e0_0;
    %shiftl 4;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.20 ;
    %load/vec4 v0x2b247b80_0;
    %ix/getv 4, v0x2b2485e0_0;
    %shiftr/s 4;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.21 ;
    %load/vec4 v0x2b247b80_0;
    %ix/getv 4, v0x2b2485e0_0;
    %shiftr 4;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.22 ;
    %load/vec4 v0x2b247b80_0;
    %ix/getv 4, v0x2b2485e0_0;
    %shiftr 4;
    %load/vec4 v0x2b247b80_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x2b2485e0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.23 ;
    %load/vec4 v0x2b241a30_0;
    %load/vec4 v0x2b247b80_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2b241b00_0, 0, 32;
    %jmp T_18.25;
T_18.25 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x2b24a5d0;
T_19 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b24ab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2b24aa30_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x2b24a940_0;
    %assign/vec4 v0x2b24aa30_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x2b256ff0;
T_20 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b2575b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2b2574e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x2b2573d0_0;
    %assign/vec4 v0x2b2574e0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x2b256250;
T_21 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b256810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2b2566f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x2b256630_0;
    %assign/vec4 v0x2b2566f0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x2b249f60;
T_22 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b24a480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2b24a3b0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x2b24a2c0_0;
    %assign/vec4 v0x2b24a3b0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x2b254470;
T_23 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b254a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2b254940_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x2b254850_0;
    %assign/vec4 v0x2b254940_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x2b256930;
T_24 ;
    %wait E_0x2b11d3c0;
    %load/vec4 v0x2b256ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2b256dd0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x2b256d10_0;
    %assign/vec4 v0x2b256dd0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x2b25aa90;
T_25 ;
    %wait E_0x2b24d8d0;
    %load/vec4 v0x2b25b4b0_0;
    %load/vec4 v0x2b25ba90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x2b25b1e0_0, 0, 2;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x2b25b5a0_0;
    %load/vec4 v0x2b25bb30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x2b25b1e0_0, 0, 2;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x2b25b1e0_0, 0, 2;
T_25.3 ;
T_25.1 ;
    %load/vec4 v0x2b25b690_0;
    %load/vec4 v0x2b25ba90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x2b25b2d0_0, 0, 2;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x2b25b7c0_0;
    %load/vec4 v0x2b25bb30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x2b25b2d0_0, 0, 2;
    %jmp T_25.7;
T_25.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x2b25b2d0_0, 0, 2;
T_25.7 ;
T_25.5 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x2b25aa90;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2b25bf90_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x2b235a00;
T_27 ;
    %vpi_call 5 10 "$readmemh", "memfile.dat", v0x2b235bb0 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x2b0f8fc0;
T_28 ;
    %vpi_call 4 9 "$readmemh", "memfile.dat", v0x2b1e1aa0 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x2b0f8fc0;
T_29 ;
    %wait E_0x2b16b370;
    %load/vec4 v0x2b2357c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x2b235880_0;
    %load/vec4 v0x2b0f7400_0;
    %parti/s 21, 2, 3;
    %pad/u 23;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2b1e1aa0, 0, 4;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x2b10c730;
T_30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b25e9e0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b25e9e0_0, 0;
    %end;
    .thread T_30;
    .scope S_0x2b10c730;
T_31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2b25e940_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2b25e940_0, 0;
    %delay 5, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x2b10c730;
T_32 ;
    %wait E_0x2b2391f0;
    %load/vec4 v0x2b25e7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x2b25e700_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x2b25e8a0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %vpi_call 2 28 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 29 "$stop" {0 0 0};
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x2b25e700_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_32.4, 6;
    %vpi_call 2 31 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 32 "$stop" {0 0 0};
T_32.4 ;
T_32.3 ;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "arm.v";
    "controller.v";
    "conditional.v";
    "estructuras_varias.v";
    "datapath.v";
    "alu.v";
    "regfile.v";
    "extend.v";
    "hazard.v";
