blk_mem_1024D128W.v,verilog,xil_defaultlib,../../../../xdma_0_ex.srcs/sources_1/ip/blk_mem_1024D128W/sim/blk_mem_1024D128W.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
