Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  9 19:23:50 2021
| Host         : DESKTOP-4SFHT1M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file base_wrapper_timing_summary_routed.rpt -pb base_wrapper_timing_summary_routed.pb -rpx base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (496)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (284)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (496)
--------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: base_i/Audio_controller/i2s_audio_stream/AXI_aud_interface_0_upgraded_ipi/inst/L_Data_valid_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/Audio_controller/i2s_audio_stream/AXI_aud_interface_0_upgraded_ipi/inst/R_Data_valid_reg/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Ext_Mod_L/inst/state_Curr_reg[0]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Ext_Mod_R/inst/state_Curr_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/FSM_onehot_state_Curr_l_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/FSM_sequential_state_Curr_r_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/FSM_sequential_state_Curr_r_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/FSM_sequential_state_Curr_r_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Packet_framer_L/inst/FSM_sequential_state_Curr_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Packet_framer_L/inst/FSM_sequential_state_Curr_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Packet_framer_R/inst/FSM_sequential_state_Curr_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Packet_framer_R/inst/FSM_sequential_state_Curr_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Windowing_L/inst/state_Curr_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Windowing_L/inst/state_Curr_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Windowing_R/inst/state_Curr_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Windowing_R/inst/state_Curr_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (284)
--------------------------------------------------
 There are 284 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.322        0.000                      0                54271        0.018        0.000                      0                54240        0.538        0.000                       0                 23831  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                               ------------         ----------      --------------
base_i/Audio_controller/clk_wiz_audio/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_10_base_clk_wiz_10MHz_1                       {0.000 50.000}       100.000         10.000          
  clk_12_288_base_clk_wiz_10MHz_1                   {0.000 40.690}       81.380          12.288          
  clkfbout_base_clk_wiz_10MHz_1                     {0.000 25.000}       50.000          20.000          
clk_fpga_0                                          {0.000 5.000}        10.000          100.000         
  HDMI_test_0_PixelClk                              {0.000 6.734}        13.468          74.250          
    CLKFBIN                                         {0.000 6.734}        13.468          74.250          
    PixelClkIO                                      {0.000 6.734}        13.468          74.250          
    SerialClkIO                                     {0.000 1.347}        2.694           371.250         
    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/SerialClk       {0.000 1.347}        2.694           371.250         
  clkfb_in                                          {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
base_i/Audio_controller/clk_wiz_audio/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_10_base_clk_wiz_10MHz_1                                                                                                                                                                        97.845        0.000                       0                     2  
  clk_12_288_base_clk_wiz_10MHz_1                        74.232        0.000                      0                 1105        0.075        0.000                      0                 1105       39.710        0.000                       0                   568  
  clkfbout_base_clk_wiz_10MHz_1                                                                                                                                                                      47.845        0.000                       0                     3  
clk_fpga_0                                                0.322        0.000                      0                52812        0.018        0.000                      0                52812        3.000        0.000                       0                 23080  
  HDMI_test_0_PixelClk                                    4.742        0.000                      0                  281        0.083        0.000                      0                  281        3.734        0.000                       0                   152  
    CLKFBIN                                                                                                                                                                                          12.219        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                                       11.313        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                                       0.538        0.000                       0                    10  
  clkfb_in                                                                                                                                                                                           47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                       clk_12_288_base_clk_wiz_10MHz_1        8.540        0.000                      0                   19                                                                        
clk_12_288_base_clk_wiz_10MHz_1  clk_fpga_0                            80.073        0.000                      0                   12                                                                        
HDMI_test_0_PixelClk             PixelClkIO                             7.024        0.000                      0                   38        0.167        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     HDMI_test_0_PixelClk  HDMI_test_0_PixelClk       11.793        0.000                      0                    4        0.400        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
  To Clock:  base_i/Audio_controller/clk_wiz_audio/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_i/Audio_controller/clk_wiz_audio/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10_base_clk_wiz_10MHz_1
  To Clock:  clk_10_base_clk_wiz_10MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10_base_clk_wiz_10MHz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y26   base_i/Audio_controller/clk_wiz_audio/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12_288_base_clk_wiz_10MHz_1
  To Clock:  clk_12_288_base_clk_wiz_10MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       74.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.232ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 1.764ns (27.652%)  route 4.615ns (72.348%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 82.909 - 81.380 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.694     1.694    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X62Y75         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.478     2.172 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/Q
                         net (fo=4, routed)           1.302     3.474    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/dest_out[2]
    SLICE_X65Y72         LUT6 (Prop_lut6_I1_O)        0.295     3.769 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          0.878     4.647    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X64Y71         LUT5 (Prop_lut5_I2_O)        0.124     4.771 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.771    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_5_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.172 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.286 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.286    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__0_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.400 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.400    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.514 f  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           1.400     6.914    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X65Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.038 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           1.035     8.073    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X66Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.529    82.909    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X66Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[0]/C
                         clock pessimism              0.104    83.013    
                         clock uncertainty           -0.184    82.829    
    SLICE_X66Y71         FDRE (Setup_fdre_C_R)       -0.524    82.305    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         82.305    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                 74.232    

Slack (MET) :             74.232ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 1.764ns (27.652%)  route 4.615ns (72.348%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 82.909 - 81.380 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.694     1.694    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X62Y75         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.478     2.172 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/Q
                         net (fo=4, routed)           1.302     3.474    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/dest_out[2]
    SLICE_X65Y72         LUT6 (Prop_lut6_I1_O)        0.295     3.769 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          0.878     4.647    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X64Y71         LUT5 (Prop_lut5_I2_O)        0.124     4.771 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.771    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_5_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.172 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.286 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.286    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__0_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.400 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.400    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.514 f  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           1.400     6.914    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X65Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.038 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           1.035     8.073    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X66Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.529    82.909    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X66Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[1]/C
                         clock pessimism              0.104    83.013    
                         clock uncertainty           -0.184    82.829    
    SLICE_X66Y71         FDRE (Setup_fdre_C_R)       -0.524    82.305    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         82.305    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                 74.232    

Slack (MET) :             74.507ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 1.764ns (28.464%)  route 4.433ns (71.536%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 82.907 - 81.380 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.694     1.694    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X62Y75         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.478     2.172 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/Q
                         net (fo=4, routed)           1.302     3.474    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/dest_out[2]
    SLICE_X65Y72         LUT6 (Prop_lut6_I1_O)        0.295     3.769 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          0.878     4.647    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X64Y71         LUT5 (Prop_lut5_I2_O)        0.124     4.771 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.771    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_5_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.172 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.286 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.286    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__0_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.400 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.400    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.514 f  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           1.400     6.914    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X65Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.038 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.853     7.891    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X65Y72         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.527    82.907    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X65Y72         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[2]/C
                         clock pessimism              0.104    83.011    
                         clock uncertainty           -0.184    82.827    
    SLICE_X65Y72         FDRE (Setup_fdre_C_R)       -0.429    82.398    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         82.398    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 74.507    

Slack (MET) :             74.507ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 1.764ns (28.464%)  route 4.433ns (71.536%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 82.907 - 81.380 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.694     1.694    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X62Y75         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.478     2.172 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/Q
                         net (fo=4, routed)           1.302     3.474    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/dest_out[2]
    SLICE_X65Y72         LUT6 (Prop_lut6_I1_O)        0.295     3.769 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          0.878     4.647    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X64Y71         LUT5 (Prop_lut5_I2_O)        0.124     4.771 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.771    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_5_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.172 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.286 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.286    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__0_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.400 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.400    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.514 f  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           1.400     6.914    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X65Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.038 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.853     7.891    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X65Y72         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.527    82.907    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X65Y72         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[3]/C
                         clock pessimism              0.104    83.011    
                         clock uncertainty           -0.184    82.827    
    SLICE_X65Y72         FDRE (Setup_fdre_C_R)       -0.429    82.398    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         82.398    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 74.507    

Slack (MET) :             74.647ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 1.764ns (29.114%)  route 4.295ns (70.886%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 82.909 - 81.380 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.694     1.694    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X62Y75         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.478     2.172 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/Q
                         net (fo=4, routed)           1.302     3.474    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/dest_out[2]
    SLICE_X65Y72         LUT6 (Prop_lut6_I1_O)        0.295     3.769 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          0.878     4.647    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X64Y71         LUT5 (Prop_lut5_I2_O)        0.124     4.771 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.771    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_5_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.172 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.286 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.286    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__0_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.400 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.400    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.514 f  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           1.400     6.914    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X65Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.038 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.715     7.753    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X65Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.529    82.909    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X65Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[4]/C
                         clock pessimism              0.104    83.013    
                         clock uncertainty           -0.184    82.829    
    SLICE_X65Y71         FDRE (Setup_fdre_C_R)       -0.429    82.400    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         82.400    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                 74.647    

Slack (MET) :             74.647ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 1.764ns (29.114%)  route 4.295ns (70.886%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 82.909 - 81.380 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.694     1.694    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X62Y75         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.478     2.172 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/Q
                         net (fo=4, routed)           1.302     3.474    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/dest_out[2]
    SLICE_X65Y72         LUT6 (Prop_lut6_I1_O)        0.295     3.769 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          0.878     4.647    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X64Y71         LUT5 (Prop_lut5_I2_O)        0.124     4.771 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.771    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_5_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.172 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.286 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.286    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__0_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.400 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.400    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.514 f  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           1.400     6.914    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X65Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.038 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.715     7.753    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X65Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.529    82.909    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X65Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[5]/C
                         clock pessimism              0.104    83.013    
                         clock uncertainty           -0.184    82.829    
    SLICE_X65Y71         FDRE (Setup_fdre_C_R)       -0.429    82.400    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         82.400    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                 74.647    

Slack (MET) :             74.647ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 1.764ns (29.114%)  route 4.295ns (70.886%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 82.909 - 81.380 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.694     1.694    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X62Y75         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.478     2.172 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/Q
                         net (fo=4, routed)           1.302     3.474    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/dest_out[2]
    SLICE_X65Y72         LUT6 (Prop_lut6_I1_O)        0.295     3.769 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          0.878     4.647    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X64Y71         LUT5 (Prop_lut5_I2_O)        0.124     4.771 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.771    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_5_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.172 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.286 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.286    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__0_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.400 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.400    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.514 f  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           1.400     6.914    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X65Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.038 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.715     7.753    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X65Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.529    82.909    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X65Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[6]/C
                         clock pessimism              0.104    83.013    
                         clock uncertainty           -0.184    82.829    
    SLICE_X65Y71         FDRE (Setup_fdre_C_R)       -0.429    82.400    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         82.400    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                 74.647    

Slack (MET) :             74.647ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 1.764ns (29.114%)  route 4.295ns (70.886%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 82.909 - 81.380 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.694     1.694    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X62Y75         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.478     2.172 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/Q
                         net (fo=4, routed)           1.302     3.474    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/dest_out[2]
    SLICE_X65Y72         LUT6 (Prop_lut6_I1_O)        0.295     3.769 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          0.878     4.647    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X64Y71         LUT5 (Prop_lut5_I2_O)        0.124     4.771 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.771    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_5_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.172 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.172    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.286 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.286    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__0_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.400 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.400    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.514 f  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           1.400     6.914    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X65Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.038 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.715     7.753    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X65Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.529    82.909    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X65Y71         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[7]/C
                         clock pessimism              0.104    83.013    
                         clock uncertainty           -0.184    82.829    
    SLICE_X65Y71         FDRE (Setup_fdre_C_R)       -0.429    82.400    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         82.400    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                 74.647    

Slack (MET) :             75.614ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 0.966ns (17.714%)  route 4.487ns (82.286%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 82.934 - 81.380 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.701     1.701    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/dest_clk
    SLICE_X59Y68         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.419     2.120 f  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[1]/Q
                         net (fo=5, routed)           1.137     3.257    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[0]_0
    SLICE_X59Y67         LUT2 (Prop_lut2_I1_O)        0.299     3.556 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClk_i_1/O
                         net (fo=71, routed)          2.545     6.100    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X55Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.224 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2/O
                         net (fo=1, routed)           0.806     7.030    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.154 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.154    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0
    SLICE_X55Y44         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.553    82.934    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X55Y44         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism             -0.010    82.924    
                         clock uncertainty           -0.184    82.740    
    SLICE_X55Y44         FDRE (Setup_fdre_C_D)        0.029    82.769    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                         82.769    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                 75.614    

Slack (MET) :             75.706ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_NORML_EXTD_INST/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClkCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 1.817ns (37.991%)  route 2.966ns (62.009%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 82.912 - 81.380 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.707     1.707    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_NORML_EXTD_INST/dest_clk
    SLICE_X55Y62         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_NORML_EXTD_INST/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.419     2.126 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_NORML_EXTD_INST/syncstages_ff_reg[1]/Q
                         net (fo=26, routed)          1.123     3.249    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClk1_carry_0
    SLICE_X56Y66         LUT4 (Prop_lut4_I2_O)        0.299     3.548 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClk1_carry_i_7/O
                         net (fo=1, routed)           0.000     3.548    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClk1_carry_i_7_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.080 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClk1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.080    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClk1_carry_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.308 f  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClk1_carry__0/CO[2]
                         net (fo=2, routed)           0.578     4.885    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClk1
    SLICE_X59Y67         LUT5 (Prop_lut5_I2_O)        0.339     5.224 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClkCounter[0]_i_1/O
                         net (fo=16, routed)          1.265     6.490    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClkCounter[0]_i_1_n_0
    SLICE_X57Y64         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClkCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.532    82.912    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X57Y64         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClkCounter_reg[0]/C
                         clock pessimism              0.104    83.016    
                         clock uncertainty           -0.184    82.832    
    SLICE_X57Y64         FDRE (Setup_fdre_C_R)       -0.637    82.195    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClkCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         82.195    
                         arrival time                          -6.490    
  -------------------------------------------------------------------
                         slack                                 75.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteID_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.148ns (37.507%)  route 0.247ns (62.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.577     0.577    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X58Y53         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteID_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.148     0.725 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteID_reg[2]/Q
                         net (fo=2, routed)           0.247     0.971    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB18_X3Y21         RAMB18E1                                     r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.888     0.888    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X3Y21         RAMB18E1                                     r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.654    
    RAMB18_X3Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.242     0.896    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.825%)  route 0.289ns (67.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.577     0.577    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X55Y50         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/Q
                         net (fo=4, routed)           0.289     1.006    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_in_bin[5]
    SLICE_X54Y46         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.850     0.850    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X54Y46         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                         clock pessimism              0.000     0.850    
    SLICE_X54Y46         FDRE (Hold_fdre_C_D)         0.059     0.909    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.590     0.590    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/aud_mclk
    SLICE_X85Y49         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y49         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[11]/Q
                         net (fo=3, routed)           0.118     0.849    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[11]
    SLICE_X85Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.009 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.009    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[8]_i_1_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.063 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.063    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[12]_i_1_n_7
    SLICE_X85Y50         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.853     0.853    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/aud_mclk
    SLICE_X85Y50         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[12]/C
                         clock pessimism              0.000     0.853    
    SLICE_X85Y50         FDRE (Hold_fdre_C_D)         0.105     0.958    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.590     0.590    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/aud_mclk
    SLICE_X85Y49         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y49         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[11]/Q
                         net (fo=3, routed)           0.118     0.849    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[11]
    SLICE_X85Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.009 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.009    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[8]_i_1_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.074 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.074    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[12]_i_1_n_5
    SLICE_X85Y50         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.853     0.853    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/aud_mclk
    SLICE_X85Y50         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[14]/C
                         clock pessimism              0.000     0.853    
    SLICE_X85Y50         FDRE (Hold_fdre_C_D)         0.105     0.958    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk2[0].mclk_rAudData_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.584     0.584    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/aud_mclk
    SLICE_X87Y51         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk2[0].mclk_rAudData_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y51         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk2[0].mclk_rAudData_reg[0][18]/Q
                         net (fo=2, routed)           0.066     0.791    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/iAudData[18]
    SLICE_X86Y51         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[26]_i_1/O
                         net (fo=1, routed)           0.000     0.836    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[26]_i_1_n_0
    SLICE_X86Y51         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.854     0.854    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X86Y51         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[26]/C
                         clock pessimism             -0.257     0.597    
    SLICE_X86Y51         FDRE (Hold_fdre_C_D)         0.121     0.718    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.589     0.589    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X85Y43         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y43         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.785    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X85Y43         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.858     0.858    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X85Y43         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.269     0.589    
    SLICE_X85Y43         FDRE (Hold_fdre_C_D)         0.078     0.667    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.586     0.586    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y48         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.782    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X61Y48         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.854     0.854    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y48         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.268     0.586    
    SLICE_X61Y48         FDRE (Hold_fdre_C_D)         0.078     0.664    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.589     0.589    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X85Y43         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y43         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.785    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X85Y43         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.858     0.858    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X85Y43         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.269     0.589    
    SLICE_X85Y43         FDRE (Hold_fdre_C_D)         0.076     0.665    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.586     0.586    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y48         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.782    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X61Y48         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.854     0.854    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y48         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.268     0.586    
    SLICE_X61Y48         FDRE (Hold_fdre_C_D)         0.076     0.662    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.588     0.588    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X83Y42         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y42         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.784    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][3]
    SLICE_X83Y42         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.857     0.857    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X83Y42         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X83Y42         FDRE (Hold_fdre_C_D)         0.076     0.664    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12_288_base_clk_wiz_10MHz_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X3Y21     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X4Y18     base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y27   base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X62Y46     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X62Y46     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X61Y48     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X61Y48     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X61Y48     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X61Y48     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X54Y65     base_i/rst_ps7_0_fclk1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X54Y65     base_i/rst_ps7_0_fclk1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X54Y50     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X54Y50     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X54Y50     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X54Y50     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X54Y50     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X61Y50     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X61Y50     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X55Y50     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X54Y65     base_i/rst_ps7_0_fclk1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X54Y65     base_i/rst_ps7_0_fclk1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X62Y46     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X62Y46     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X62Y46     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X62Y46     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X61Y48     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X61Y48     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X61Y48     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X61Y48     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_clk_wiz_10MHz_1
  To Clock:  clkfbout_base_clk_wiz_10MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_clk_wiz_10MHz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y28   base_i/Audio_controller/clk_wiz_audio/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.861ns  (logic 0.419ns (4.729%)  route 8.442ns (95.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 12.899 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.707     3.001    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y83         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.442    11.862    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/ce_w2c
    SLICE_X86Y106        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.720    12.899    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X86Y106        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/CLK
                         clock pessimism              0.129    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X86Y106        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.690    12.184    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0
  -------------------------------------------------------------------
                         required time                         12.184    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.861ns  (logic 0.419ns (4.729%)  route 8.442ns (95.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 12.899 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.707     3.001    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y83         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.442    11.862    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/ce_w2c
    SLICE_X86Y106        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.720    12.899    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X86Y106        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e1/CLK
                         clock pessimism              0.129    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X86Y106        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.690    12.184    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e1
  -------------------------------------------------------------------
                         required time                         12.184    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.861ns  (logic 0.419ns (4.729%)  route 8.442ns (95.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 12.899 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.707     3.001    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y83         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.442    11.862    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/ce_w2c
    SLICE_X86Y106        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.720    12.899    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X86Y106        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_srl16e0/CLK
                         clock pessimism              0.129    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X86Y106        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.690    12.184    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_srl16e0
  -------------------------------------------------------------------
                         required time                         12.184    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.861ns  (logic 0.419ns (4.729%)  route 8.442ns (95.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 12.899 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.707     3.001    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y83         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.442    11.862    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/ce_w2c
    SLICE_X86Y106        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.720    12.899    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X86Y106        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_srl16e1/CLK
                         clock pessimism              0.129    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X86Y106        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.690    12.184    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_srl16e1
  -------------------------------------------------------------------
                         required time                         12.184    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 0.419ns (4.704%)  route 8.488ns (95.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 12.959 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.707     3.001    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y83         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.488    11.908    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X92Y104        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.780    12.959    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X92Y104        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CLK
                         clock pessimism              0.129    13.088    
                         clock uncertainty           -0.154    12.934    
    SLICE_X92Y104        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.690    12.244    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 0.419ns (4.704%)  route 8.488ns (95.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 12.959 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.707     3.001    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y83         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.488    11.908    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X92Y104        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.780    12.959    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X92Y104        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CLK
                         clock pessimism              0.129    13.088    
                         clock uncertainty           -0.154    12.934    
    SLICE_X92Y104        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.690    12.244    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 0.419ns (4.704%)  route 8.488ns (95.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 12.959 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.707     3.001    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y83         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.488    11.908    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X92Y104        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.780    12.959    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X92Y104        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism              0.129    13.088    
                         clock uncertainty           -0.154    12.934    
    SLICE_X92Y104        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.690    12.244    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 0.419ns (4.704%)  route 8.488ns (95.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 12.959 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.707     3.001    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y83         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.488    11.908    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X92Y104        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.780    12.959    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X92Y104        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CLK
                         clock pessimism              0.129    13.088    
                         clock uncertainty           -0.154    12.934    
    SLICE_X92Y104        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.690    12.244    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 0.419ns (4.705%)  route 8.486ns (95.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 12.959 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.707     3.001    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y83         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.486    11.906    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X92Y103        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.780    12.959    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X92Y103        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.129    13.088    
                         clock uncertainty           -0.154    12.934    
    SLICE_X92Y103        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.690    12.244    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 0.419ns (4.705%)  route 8.486ns (95.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 12.959 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.707     3.001    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y83         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.486    11.906    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/ce_w2c
    SLICE_X92Y103        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.780    12.959    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X92Y103        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism              0.129    13.088    
                         clock uncertainty           -0.154    12.934    
    SLICE_X92Y103        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.690    12.244    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                  0.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][14]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.805%)  route 0.211ns (62.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.561     0.896    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X49Y45         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[14]/Q
                         net (fo=1, routed)           0.211     1.235    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_data[14]
    SLICE_X50Y43         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][14]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.825     1.191    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X50Y43         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][14]_srl16/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.217    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][14]_srl16
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.376%)  route 0.171ns (53.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.658     0.994    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/aclk
    SLICE_X54Y106        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDRE (Prop_fdre_C_Q)         0.148     1.142 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/Q
                         net (fo=1, routed)           0.171     1.313    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/dina[6]
    RAMB18_X3Y42         RAMB18E1                                     r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.972     1.338    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/clk
    RAMB18_X3Y42         RAMB18E1                                     r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
                         clock pessimism             -0.287     1.051    
    RAMB18_X3Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.242     1.293    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.420%)  route 0.171ns (53.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.600     0.936    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X104Y69        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDRE (Prop_fdre_C_Q)         0.148     1.084 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/Q
                         net (fo=1, routed)           0.171     1.254    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/dina[11]
    RAMB18_X5Y28         RAMB18E1                                     r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.909     1.275    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X5Y28         RAMB18E1                                     r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.285     0.990    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.243     1.233    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.376%)  route 0.171ns (53.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.630     0.966    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/aclk
    SLICE_X32Y121        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDRE (Prop_fdre_C_Q)         0.148     1.114 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/Q
                         net (fo=1, routed)           0.171     1.285    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/dina[6]
    RAMB18_X2Y48         RAMB18E1                                     r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.938     1.304    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/clk
    RAMB18_X2Y48         RAMB18E1                                     r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
                         clock pessimism             -0.285     1.019    
    RAMB18_X2Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.242     1.261    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/AXI_FFT_CTRL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.849%)  route 0.219ns (63.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.552     0.888    base_i/HDMI_FFT_LR/AXI_FFT_CTRL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y94         FDRE                                         r  base_i/HDMI_FFT_LR/AXI_FFT_CTRL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  base_i/HDMI_FFT_LR/AXI_FFT_CTRL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/Q
                         net (fo=1, routed)           0.219     1.235    base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X46Y93         SRLC32E                                      r  base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.824     1.190    base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y93         SRLC32E                                      r  base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056     1.211    base_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.870%)  route 0.241ns (63.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.551     0.887    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y85         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/Q
                         net (fo=1, routed)           0.241     1.269    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/D[23]
    SLICE_X50Y90         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.819     1.185    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/aclk
    SLICE_X50Y90         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1/CLK
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.244    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.583%)  route 0.213ns (62.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.554     0.890    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/aclk
    SLICE_X48Y90         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[23]/Q
                         net (fo=1, routed)           0.213     1.230    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/D[23]
    SLICE_X50Y92         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.819     1.185    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X50Y92         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1/CLK
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.205    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.108%)  route 0.259ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.608     0.944    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/aclk
    SLICE_X97Y99         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDRE (Prop_fdre_C_Q)         0.128     1.072 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[19]/Q
                         net (fo=1, routed)           0.259     1.330    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[8]_0[2]
    SLICE_X96Y105        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.963     1.329    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/aclk
    SLICE_X96Y105        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[2]/C
                         clock pessimism             -0.035     1.294    
    SLICE_X96Y105        FDRE (Hold_fdre_C_D)         0.010     1.304    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.212ns (52.845%)  route 0.189ns (47.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.548     0.884    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/aclk
    SLICE_X50Y85         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/Q
                         net (fo=2, routed)           0.189     1.237    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/Q[11]
    SLICE_X49Y86         LUT3 (Prop_lut3_I1_O)        0.048     1.285 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.gen_full_lut6_2s[5].mlut1/O
                         net (fo=1, routed)           0.000     1.285    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/qi[11]
    SLICE_X49Y86         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.819     1.185    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/aclk
    SLICE_X49Y86         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[11]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.107     1.257    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.386ns (80.094%)  route 0.096ns (19.906%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.559     0.895    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X32Y99         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre1/Q
                         net (fo=4, routed)           0.095     1.154    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[17]
    SLICE_X33Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.168     1.322 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.323    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.377 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.377    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[20]
    SLICE_X33Y100        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.912     1.278    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X33Y100        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.348    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_i/ps7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10     base_i/HDMI_FFT_LR/Windowing_R/inst/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y17     base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/fifo_L_C/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y15     base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/fifo_R_C/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y18     base_i/Audio_controller/i2s_audio_stream/L_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y18     base_i/Audio_controller/i2s_audio_stream/L_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y19     base_i/Audio_controller/i2s_audio_stream/R_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y19     base_i/Audio_controller/i2s_audio_stream/R_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9      base_i/HDMI_FFT_LR/Windowing_L/inst/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y22     base_i/HDMI_FFT_LR/CORDIC_FIFO_L/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y22     base_i/HDMI_FFT_LR/CORDIC_FIFO_L/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y103    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[18][0]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y103    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[19][0]_srl20/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y104    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y104    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y104    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y104    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y105    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y105    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y39     base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y30     base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.sync_tw_addr/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y30     base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.sync_tw_addr/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y30     base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.sync_tw_addr/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y100    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_bf2_fwd_inv.bf2_fwd_inv_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[5][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y53     base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X82Y85     base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y102    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  HDMI_test_0_PixelClk
  To Clock:  HDMI_test_0_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        4.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        8.210ns  (logic 3.624ns (44.141%)  route 4.586ns (55.859%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.952ns = ( 16.420 - 13.468 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.881     3.178    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     5.632 r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[13]
                         net (fo=2, routed)           1.258     6.891    base_i/HDMI_FFT_LR/HDMI_test_0/inst/data_l[0]
    SLICE_X31Y116        LUT4 (Prop_lut4_I3_O)        0.124     7.015 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.015    base_i/HDMI_FFT_LR/HDMI_test_0/inst/i__carry_i_8_n_0
    SLICE_X31Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.547 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.547    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.704 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.592     9.295    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry__0_n_2
    SLICE_X53Y116        LUT5 (Prop_lut5_I1_O)        0.357     9.652 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/green[7]_i_1/O
                         net (fo=2, routed)           1.737    11.389    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next[0]
    SLICE_X94Y123        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.770    16.420    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X94Y123        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.146    16.567    
                         clock uncertainty           -0.203    16.363    
    SLICE_X94Y123        FDRE (Setup_fdre_C_D)       -0.233    16.130    base_i/HDMI_FFT_LR/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         16.130    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 3.624ns (53.093%)  route 3.202ns (46.907%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 16.285 - 13.468 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.881     3.178    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     5.632 r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[13]
                         net (fo=2, routed)           1.258     6.891    base_i/HDMI_FFT_LR/HDMI_test_0/inst/data_l[0]
    SLICE_X31Y116        LUT4 (Prop_lut4_I3_O)        0.124     7.015 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.015    base_i/HDMI_FFT_LR/HDMI_test_0/inst/i__carry_i_8_n_0
    SLICE_X31Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.547 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.547    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.704 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.592     9.295    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry__0_n_2
    SLICE_X53Y116        LUT5 (Prop_lut5_I1_O)        0.357     9.652 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/green[7]_i_1/O
                         net (fo=2, routed)           0.352    10.004    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next[0]
    SLICE_X53Y117        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.635    16.285    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X53Y117        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[2]/C
                         clock pessimism              0.146    16.432    
                         clock uncertainty           -0.203    16.228    
    SLICE_X53Y117        FDRE (Setup_fdre_C_D)       -0.263    15.965    base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.965    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        6.917ns  (logic 3.596ns (51.991%)  route 3.321ns (48.009%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 16.285 - 13.468 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.881     3.178    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     5.632 r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[13]
                         net (fo=2, routed)           1.258     6.891    base_i/HDMI_FFT_LR/HDMI_test_0/inst/data_l[0]
    SLICE_X31Y116        LUT4 (Prop_lut4_I3_O)        0.124     7.015 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.015    base_i/HDMI_FFT_LR/HDMI_test_0/inst/i__carry_i_8_n_0
    SLICE_X31Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.547 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.547    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry_n_0
    SLICE_X31Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.704 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           1.592     9.295    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry__0_n_2
    SLICE_X53Y116        LUT5 (Prop_lut5_I1_O)        0.329     9.624 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr[1]_i_1/O
                         net (fo=1, routed)           0.471    10.095    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next__0[1]
    SLICE_X53Y117        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.635    16.285    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X53Y117        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[1]/C
                         clock pessimism              0.146    16.432    
                         clock uncertainty           -0.203    16.228    
    SLICE_X53Y117        FDRE (Setup_fdre_C_D)       -0.081    16.147    base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[1]
  -------------------------------------------------------------------
                         required time                         16.147    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.704ns (16.064%)  route 3.679ns (83.936%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 16.346 - 13.468 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.843     3.140    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X48Y109        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.456     3.596 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[7]/Q
                         net (fo=5, routed)           0.894     4.490    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[7]
    SLICE_X49Y109        LUT5 (Prop_lut5_I2_O)        0.124     4.614 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4/O
                         net (fo=2, routed)           0.816     5.431    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4_n_0
    SLICE_X49Y110        LUT5 (Prop_lut5_I4_O)        0.124     5.555 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_1/O
                         net (fo=47, routed)          1.968     7.523    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l0
    SLICE_X30Y115        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.696    16.346    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X30Y115        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[0]/C
                         clock pessimism              0.247    16.593    
                         clock uncertainty           -0.203    16.390    
    SLICE_X30Y115        FDRE (Setup_fdre_C_R)       -0.524    15.866    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[0]
  -------------------------------------------------------------------
                         required time                         15.866    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.704ns (16.064%)  route 3.679ns (83.936%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 16.346 - 13.468 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.843     3.140    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X48Y109        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.456     3.596 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[7]/Q
                         net (fo=5, routed)           0.894     4.490    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[7]
    SLICE_X49Y109        LUT5 (Prop_lut5_I2_O)        0.124     4.614 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4/O
                         net (fo=2, routed)           0.816     5.431    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4_n_0
    SLICE_X49Y110        LUT5 (Prop_lut5_I4_O)        0.124     5.555 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_1/O
                         net (fo=47, routed)          1.968     7.523    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l0
    SLICE_X30Y115        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.696    16.346    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X30Y115        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[1]/C
                         clock pessimism              0.247    16.593    
                         clock uncertainty           -0.203    16.390    
    SLICE_X30Y115        FDRE (Setup_fdre_C_R)       -0.524    15.866    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[1]
  -------------------------------------------------------------------
                         required time                         15.866    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.704ns (16.064%)  route 3.679ns (83.936%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 16.346 - 13.468 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.843     3.140    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X48Y109        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.456     3.596 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[7]/Q
                         net (fo=5, routed)           0.894     4.490    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[7]
    SLICE_X49Y109        LUT5 (Prop_lut5_I2_O)        0.124     4.614 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4/O
                         net (fo=2, routed)           0.816     5.431    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4_n_0
    SLICE_X49Y110        LUT5 (Prop_lut5_I4_O)        0.124     5.555 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_1/O
                         net (fo=47, routed)          1.968     7.523    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l0
    SLICE_X30Y115        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.696    16.346    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X30Y115        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[2]/C
                         clock pessimism              0.247    16.593    
                         clock uncertainty           -0.203    16.390    
    SLICE_X30Y115        FDRE (Setup_fdre_C_R)       -0.524    15.866    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[2]
  -------------------------------------------------------------------
                         required time                         15.866    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.704ns (16.064%)  route 3.679ns (83.936%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 16.346 - 13.468 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.843     3.140    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X48Y109        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.456     3.596 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[7]/Q
                         net (fo=5, routed)           0.894     4.490    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[7]
    SLICE_X49Y109        LUT5 (Prop_lut5_I2_O)        0.124     4.614 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4/O
                         net (fo=2, routed)           0.816     5.431    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4_n_0
    SLICE_X49Y110        LUT5 (Prop_lut5_I4_O)        0.124     5.555 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_1/O
                         net (fo=47, routed)          1.968     7.523    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l0
    SLICE_X30Y115        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.696    16.346    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X30Y115        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[3]/C
                         clock pessimism              0.247    16.593    
                         clock uncertainty           -0.203    16.390    
    SLICE_X30Y115        FDRE (Setup_fdre_C_R)       -0.524    15.866    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[3]
  -------------------------------------------------------------------
                         required time                         15.866    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.536ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.072%)  route 3.297ns (79.928%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 16.287 - 13.468 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.843     3.140    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X48Y109        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.456     3.596 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[5]/Q
                         net (fo=3, routed)           0.687     4.283    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[5]
    SLICE_X49Y109        LUT4 (Prop_lut4_I1_O)        0.124     4.407 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3/O
                         net (fo=3, routed)           0.815     5.222    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3_n_0
    SLICE_X49Y110        LUT5 (Prop_lut5_I4_O)        0.124     5.346 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2/O
                         net (fo=1, routed)           1.154     6.500    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2_n_0
    SLICE_X50Y117        LUT5 (Prop_lut5_I4_O)        0.124     6.624 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1/O
                         net (fo=11, routed)          0.641     7.265    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1_n_0
    SLICE_X51Y115        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.637    16.287    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X51Y115        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[1]/C
                         clock pessimism              0.146    16.434    
                         clock uncertainty           -0.203    16.230    
    SLICE_X51Y115        FDRE (Setup_fdre_C_R)       -0.429    15.801    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                         15.801    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  8.536    

Slack (MET) :             8.536ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.072%)  route 3.297ns (79.928%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 16.287 - 13.468 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.843     3.140    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X48Y109        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.456     3.596 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[5]/Q
                         net (fo=3, routed)           0.687     4.283    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[5]
    SLICE_X49Y109        LUT4 (Prop_lut4_I1_O)        0.124     4.407 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3/O
                         net (fo=3, routed)           0.815     5.222    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3_n_0
    SLICE_X49Y110        LUT5 (Prop_lut5_I4_O)        0.124     5.346 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2/O
                         net (fo=1, routed)           1.154     6.500    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2_n_0
    SLICE_X50Y117        LUT5 (Prop_lut5_I4_O)        0.124     6.624 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1/O
                         net (fo=11, routed)          0.641     7.265    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1_n_0
    SLICE_X51Y115        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.637    16.287    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X51Y115        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[2]/C
                         clock pessimism              0.146    16.434    
                         clock uncertainty           -0.203    16.230    
    SLICE_X51Y115        FDRE (Setup_fdre_C_R)       -0.429    15.801    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                         15.801    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  8.536    

Slack (MET) :             8.536ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.072%)  route 3.297ns (79.928%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 16.287 - 13.468 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.843     3.140    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X48Y109        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.456     3.596 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[5]/Q
                         net (fo=3, routed)           0.687     4.283    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[5]
    SLICE_X49Y109        LUT4 (Prop_lut4_I1_O)        0.124     4.407 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3/O
                         net (fo=3, routed)           0.815     5.222    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_3_n_0
    SLICE_X49Y110        LUT5 (Prop_lut5_I4_O)        0.124     5.346 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2/O
                         net (fo=1, routed)           1.154     6.500    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2_n_0
    SLICE_X50Y117        LUT5 (Prop_lut5_I4_O)        0.124     6.624 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1/O
                         net (fo=11, routed)          0.641     7.265    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1_n_0
    SLICE_X51Y115        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.637    16.287    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X51Y115        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[3]/C
                         clock pessimism              0.146    16.434    
                         clock uncertainty           -0.203    16.230    
    SLICE_X51Y115        FDRE (Setup_fdre_C_R)       -0.429    15.801    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                         15.801    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  8.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.164ns (28.517%)  route 0.411ns (71.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.631     0.969    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X50Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[6]/Q
                         net (fo=2, routed)           0.411     1.544    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/addrb[6]
    RAMB36_X2Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.948     1.316    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.039     1.278    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.461    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.164ns (28.504%)  route 0.411ns (71.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.631     0.969    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X50Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[3]/Q
                         net (fo=2, routed)           0.411     1.544    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/addrb[3]
    RAMB36_X2Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.948     1.316    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.039     1.278    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.461    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.354ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.712     1.050    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.141     1.191 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.052     1.243    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X112Y130       LUT2 (Prop_lut2_I0_O)        0.045     1.288 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.288    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[6]_i_1__0_n_0
    SLICE_X112Y130       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.986     1.354    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism             -0.291     1.063    
    SLICE_X112Y130       FDSE (Hold_fdse_C_D)         0.121     1.184    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.164ns (26.921%)  route 0.445ns (73.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.631     0.969    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X50Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[4]/Q
                         net (fo=2, routed)           0.445     1.578    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/addrb[4]
    RAMB36_X2Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.948     1.316    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.039     1.278    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.461    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.354ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.712     1.050    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y119       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDPE (Prop_fdpe_C_Q)         0.141     1.191 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.247    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y119       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.986     1.354    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y119       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.304     1.050    
    SLICE_X113Y119       FDPE (Hold_fdpe_C_D)         0.075     1.125    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.637     0.975    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X111Y92        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDPE (Prop_fdpe_C_Q)         0.141     1.116 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.171    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y92        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.909     1.277    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X111Y92        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.302     0.975    
    SLICE_X111Y92        FDPE (Hold_fdpe_C_D)         0.075     1.050    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.806%)  route 0.264ns (65.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.631     0.969    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X53Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[5]/Q
                         net (fo=2, routed)           0.264     1.374    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/addrb[5]
    RAMB36_X3Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.968     1.336    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.268     1.068    
    RAMB36_X3Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.251    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/ren_reg/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.188%)  route 0.397ns (73.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.630     0.968    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X53Y117        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/ren_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/ren_reg/Q
                         net (fo=2, routed)           0.397     1.506    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/enb
    RAMB36_X2Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.948     1.316    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.039     1.278    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.374    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.164ns (25.889%)  route 0.469ns (74.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.631     0.969    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X50Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[1]/Q
                         net (fo=2, routed)           0.469     1.602    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/addrb[1]
    RAMB36_X2Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.948     1.316    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.039     1.278    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.461    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.200%)  route 0.494ns (77.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.631     0.969    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X53Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[8]/Q
                         net (fo=2, routed)           0.494     1.604    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/addrb[8]
    RAMB36_X2Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.948     1.316    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.039     1.278    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.461    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HDMI_test_0_PixelClk
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB36_X2Y23     base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB36_X3Y23     base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y1    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X30Y115    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X30Y117    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X30Y117    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X30Y115    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X30Y115    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       13.468      86.532     MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y123   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X106Y121   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X106Y121   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y126   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y126   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X112Y126   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y126   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X106Y121   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X30Y117    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X30Y117    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X30Y117    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X30Y117    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X52Y116    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X52Y116    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X52Y116    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_r_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X52Y116    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_r_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       13.468      86.532     MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y29   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y128    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y127    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y129    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y122    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y121    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y30   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y128    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y127    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y126    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y125    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y129    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y122    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y121    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    base_i/HDMI_FFT_LR/HDMI_test_0/inst/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_12_288_base_clk_wiz_10MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        8.540ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.540ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.196ns  (logic 0.419ns (35.020%)  route 0.777ns (64.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y43                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X89Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.777     1.196    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X88Y43         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y43         FDRE (Setup_fdre_C_D)       -0.264     9.736    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  8.540    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.017ns  (logic 0.419ns (41.191%)  route 0.598ns (58.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X87Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.598     1.017    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X84Y43         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y43         FDRE (Setup_fdre_C_D)       -0.268     9.732    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                  8.715    

Slack (MET) :             8.724ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.405%)  route 0.593ns (58.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.593     1.012    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X61Y48         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y48         FDRE (Setup_fdre_C_D)       -0.264     9.736    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  8.724    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.725%)  route 0.585ns (58.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y43                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X89Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.585     1.004    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X88Y43         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y43         FDRE (Setup_fdre_C_D)       -0.268     9.732    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.612%)  route 0.588ns (58.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X87Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.588     1.007    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X83Y42         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y42         FDRE (Setup_fdre_C_D)       -0.265     9.735    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (40.996%)  route 0.603ns (59.004%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X87Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.603     1.022    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X82Y42         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X82Y42         FDRE (Setup_fdre_C_D)       -0.222     9.778    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.059ns  (logic 0.456ns (43.060%)  route 0.603ns (56.940%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.603     1.059    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X61Y48         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y48         FDRE (Setup_fdre_C_D)       -0.095     9.905    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  8.846    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.875ns  (logic 0.419ns (47.905%)  route 0.456ns (52.095%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X87Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.456     0.875    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X85Y43         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X85Y43         FDRE (Setup_fdre_C_D)       -0.267     9.733    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             8.865ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.448     0.867    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X61Y48         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y48         FDRE (Setup_fdre_C_D)       -0.268     9.732    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  8.865    

Slack (MET) :             8.875ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.032ns  (logic 0.456ns (44.196%)  route 0.576ns (55.804%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y43                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X80Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.576     1.032    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X81Y43         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X81Y43         FDRE (Setup_fdre_C_D)       -0.093     9.907    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.032    
  -------------------------------------------------------------------
                         slack                                  8.875    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12_288_base_clk_wiz_10MHz_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       80.073ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.073ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.093ns  (logic 0.478ns (43.729%)  route 0.615ns (56.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.615     1.093    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X54Y49         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X54Y49         FDRE (Setup_fdre_C_D)       -0.214    81.166    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         81.166    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                 80.073    

Slack (MET) :             80.076ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.209ns  (logic 0.456ns (37.731%)  route 0.753ns (62.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y44                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X88Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.753     1.209    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X89Y44         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X89Y44         FDRE (Setup_fdre_C_D)       -0.095    81.285    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         81.285    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 80.076    

Slack (MET) :             80.081ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.077ns  (logic 0.478ns (44.366%)  route 0.599ns (55.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.599     1.077    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X54Y49         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X54Y49         FDRE (Setup_fdre_C_D)       -0.222    81.158    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         81.158    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 80.081    

Slack (MET) :             80.097ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.065ns  (logic 0.478ns (44.898%)  route 0.587ns (55.102%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y44                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X90Y44         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.587     1.065    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X92Y45         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X92Y45         FDRE (Setup_fdre_C_D)       -0.218    81.162    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         81.162    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                 80.097    

Slack (MET) :             80.143ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.142ns  (logic 0.518ns (45.374%)  route 0.624ns (54.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.624     1.142    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X55Y46         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X55Y46         FDRE (Setup_fdre_C_D)       -0.095    81.285    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         81.285    
                         arrival time                          -1.142    
  -------------------------------------------------------------------
                         slack                                 80.143    

Slack (MET) :             80.144ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.141ns  (logic 0.518ns (45.413%)  route 0.623ns (54.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.623     1.141    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X57Y50         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X57Y50         FDRE (Setup_fdre_C_D)       -0.095    81.285    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         81.285    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                 80.144    

Slack (MET) :             80.211ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.152%)  route 0.604ns (53.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y44                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X90Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.604     1.122    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X90Y45         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X90Y45         FDRE (Setup_fdre_C_D)       -0.047    81.333    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         81.333    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                 80.211    

Slack (MET) :             80.233ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        0.927ns  (logic 0.478ns (51.546%)  route 0.449ns (48.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y44                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X90Y44         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.449     0.927    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X90Y45         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X90Y45         FDRE (Setup_fdre_C_D)       -0.220    81.160    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         81.160    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                 80.233    

Slack (MET) :             80.246ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.859%)  route 0.633ns (58.141%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y44                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X91Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.633     1.089    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X90Y45         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X90Y45         FDRE (Setup_fdre_C_D)       -0.045    81.335    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         81.335    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                 80.246    

Slack (MET) :             80.268ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.065ns  (logic 0.518ns (48.656%)  route 0.547ns (51.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.547     1.065    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X54Y49         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X54Y49         FDRE (Setup_fdre_C_D)       -0.047    81.333    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         81.333    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                 80.268    





---------------------------------------------------------------------------------------------------
From Clock:  HDMI_test_0_PixelClk
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        7.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 0.419ns (7.455%)  route 5.201ns (92.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 17.535 - 13.468 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.048     3.345    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y119       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDPE (Prop_fdpe_C_Q)         0.419     3.764 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.201     8.965    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.535    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.059    17.476    
                         clock uncertainty           -0.462    17.014    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    15.990    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.990    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  7.024    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 0.419ns (7.643%)  route 5.063ns (92.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 17.535 - 13.468 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.048     3.345    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y119       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDPE (Prop_fdpe_C_Q)         0.419     3.764 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.063     8.827    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.535    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.059    17.476    
                         clock uncertainty           -0.462    17.014    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    15.990    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.990    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 0.419ns (7.856%)  route 4.915ns (92.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 17.534 - 13.468 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.048     3.345    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y119       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDPE (Prop_fdpe_C_Q)         0.419     3.764 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.915     8.679    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.534    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.059    17.475    
                         clock uncertainty           -0.462    17.013    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    15.989    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.989    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 0.419ns (8.081%)  route 4.766ns (91.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 17.534 - 13.468 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.048     3.345    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y119       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDPE (Prop_fdpe_C_Q)         0.419     3.764 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.766     8.530    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.534    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.059    17.475    
                         clock uncertainty           -0.462    17.013    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    15.989    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.989    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.605ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.419ns (8.318%)  route 4.618ns (91.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 17.532 - 13.468 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.048     3.345    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y119       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDPE (Prop_fdpe_C_Q)         0.419     3.764 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.618     8.382    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.825    17.532    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.059    17.473    
                         clock uncertainty           -0.462    17.011    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    15.987    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.987    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  7.605    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 0.419ns (8.571%)  route 4.470ns (91.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 17.532 - 13.468 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.048     3.345    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y119       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDPE (Prop_fdpe_C_Q)         0.419     3.764 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.470     8.234    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.825    17.532    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.059    17.473    
                         clock uncertainty           -0.462    17.011    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    15.987    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.987    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             8.026ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 0.419ns (9.073%)  route 4.199ns (90.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 17.534 - 13.468 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.048     3.345    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y119       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDPE (Prop_fdpe_C_Q)         0.419     3.764 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.199     7.963    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.534    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.059    17.475    
                         clock uncertainty           -0.462    17.013    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    15.989    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.989    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  8.026    

Slack (MET) :             8.175ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.419ns (9.377%)  route 4.049ns (90.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 17.534 - 13.468 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.048     3.345    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y119       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDPE (Prop_fdpe_C_Q)         0.419     3.764 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.049     7.813    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.534    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.059    17.475    
                         clock uncertainty           -0.462    17.013    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    15.989    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.989    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  8.175    

Slack (MET) :             9.235ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.456ns (11.970%)  route 3.354ns (88.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 17.534 - 13.468 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.046     3.343    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y121       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDSE (Prop_fdse_C_Q)         0.456     3.799 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.354     7.153    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.534    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.059    17.475    
                         clock uncertainty           -0.462    17.013    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    16.388    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.388    
                         arrival time                          -7.153    
  -------------------------------------------------------------------
                         slack                                  9.235    

Slack (MET) :             9.254ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.478ns (13.208%)  route 3.141ns (86.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 17.535 - 13.468 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.048     3.345    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.478     3.823 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           3.141     6.964    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.535    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.059    17.476    
                         clock uncertainty           -0.462    17.014    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.796    16.218    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.218    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  9.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.164ns (11.810%)  route 1.225ns (88.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.707     1.045    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.164     1.209 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           1.225     2.434    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.978     1.766    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.786    
                         clock uncertainty            0.462     2.248    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.267    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.148ns (11.078%)  route 1.188ns (88.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.707     1.045    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.148     1.193 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           1.188     2.381    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y125        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.978     1.766    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.020     1.786    
                         clock uncertainty            0.462     2.248    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     2.213    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.141ns (10.132%)  route 1.251ns (89.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.710     1.048    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y121       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDSE (Prop_fdse_C_Q)         0.141     1.189 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           1.251     2.440    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.979     1.767    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.787    
                         clock uncertainty            0.462     2.249    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.268    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.164ns (11.730%)  route 1.234ns (88.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.712     1.050    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164     1.214 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           1.234     2.448    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.768    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.788    
                         clock uncertainty            0.462     2.250    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.269    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.164ns (11.712%)  route 1.236ns (88.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.710     1.048    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.164     1.212 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           1.236     2.448    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y121        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.979     1.767    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.020     1.787    
                         clock uncertainty            0.462     2.249    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.268    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.164ns (11.690%)  route 1.239ns (88.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.707     1.045    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.164     1.209 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           1.239     2.448    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.978     1.766    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.786    
                         clock uncertainty            0.462     2.248    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.267    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.164ns (11.681%)  route 1.240ns (88.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.707     1.045    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.164     1.209 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           1.240     2.449    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.978     1.766    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.786    
                         clock uncertainty            0.462     2.248    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.267    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.148ns (10.971%)  route 1.201ns (89.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.712     1.050    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.148     1.198 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.201     2.399    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.768    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.788    
                         clock uncertainty            0.462     2.250    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     2.216    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.164ns (11.636%)  route 1.245ns (88.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.710     1.048    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y128       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDSE (Prop_fdse_C_Q)         0.164     1.212 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           1.245     2.457    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y129        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.768    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.020     1.788    
                         clock uncertainty            0.462     2.250    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.269    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.164ns (11.617%)  route 1.248ns (88.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.710     1.048    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.164     1.212 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           1.248     2.460    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.979     1.767    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.787    
                         clock uncertainty            0.462     2.249    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.268    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  HDMI_test_0_PixelClk
  To Clock:  HDMI_test_0_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack       11.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.793ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.028%)  route 0.491ns (53.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 16.338 - 13.468 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.867     3.164    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X111Y92        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDPE (Prop_fdpe_C_Q)         0.419     3.583 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.491     4.074    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y92        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.688    16.338    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y92        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.269    16.607    
                         clock uncertainty           -0.203    16.404    
    SLICE_X112Y92        FDPE (Recov_fdpe_C_PRE)     -0.536    15.868    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         15.868    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                 11.793    

Slack (MET) :             11.793ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.028%)  route 0.491ns (53.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 16.338 - 13.468 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.867     3.164    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X111Y92        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDPE (Prop_fdpe_C_Q)         0.419     3.583 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.491     4.074    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y92        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.688    16.338    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y92        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.269    16.607    
                         clock uncertainty           -0.203    16.404    
    SLICE_X112Y92        FDPE (Recov_fdpe_C_PRE)     -0.536    15.868    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.868    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                 11.793    

Slack (MET) :             11.793ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.028%)  route 0.491ns (53.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 16.338 - 13.468 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.867     3.164    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X111Y92        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDPE (Prop_fdpe_C_Q)         0.419     3.583 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.491     4.074    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y92        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.688    16.338    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y92        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.269    16.607    
                         clock uncertainty           -0.203    16.404    
    SLICE_X112Y92        FDPE (Recov_fdpe_C_PRE)     -0.536    15.868    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.868    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                 11.793    

Slack (MET) :             11.835ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.028%)  route 0.491ns (53.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 16.338 - 13.468 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.867     3.164    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X111Y92        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDPE (Prop_fdpe_C_Q)         0.419     3.583 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.491     4.074    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y92        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.688    16.338    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y92        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.269    16.607    
                         clock uncertainty           -0.203    16.404    
    SLICE_X112Y92        FDPE (Recov_fdpe_C_PRE)     -0.494    15.910    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.910    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                 11.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.637     0.975    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X111Y92        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDPE (Prop_fdpe_C_Q)         0.128     1.103 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.163     1.266    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y92        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.909     1.277    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y92        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.286     0.991    
    SLICE_X112Y92        FDPE (Remov_fdpe_C_PRE)     -0.125     0.866    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.637     0.975    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X111Y92        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDPE (Prop_fdpe_C_Q)         0.128     1.103 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.163     1.266    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y92        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.909     1.277    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y92        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.286     0.991    
    SLICE_X112Y92        FDPE (Remov_fdpe_C_PRE)     -0.125     0.866    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.637     0.975    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X111Y92        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDPE (Prop_fdpe_C_Q)         0.128     1.103 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.163     1.266    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y92        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.909     1.277    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y92        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.286     0.991    
    SLICE_X112Y92        FDPE (Remov_fdpe_C_PRE)     -0.125     0.866    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.637     0.975    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X111Y92        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDPE (Prop_fdpe_C_Q)         0.128     1.103 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.163     1.266    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y92        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23083, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.909     1.277    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y92        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.286     0.991    
    SLICE_X112Y92        FDPE (Remov_fdpe_C_PRE)     -0.125     0.866    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.400    





