WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2507444 heartbeat IPC: 3.988 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 24 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5018723 heartbeat IPC: 3.982 cumulative IPC: 3.985 (Simulation time: 00 hr 00 min 48 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6270236 cumulative IPC: 3.987 (Simulation time: 00 hr 01 min 00 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6270236 cumulative IPC: 3.987 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 16737096 heartbeat IPC: 0.8534 cumulative IPC: 0.4777 (Simulation time: 00 hr 01 min 40 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_45.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 37398726 heartbeat IPC: 0.484 cumulative IPC: 0.4819 (Simulation time: 00 hr 02 min 58 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 58231349 heartbeat IPC: 0.48 cumulative IPC: 0.4811 (Simulation time: 00 hr 04 min 17 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 79022240 heartbeat IPC: 0.481 cumulative IPC: 0.4811 (Simulation time: 00 hr 05 min 36 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_45.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 99787154 heartbeat IPC: 0.4816 cumulative IPC: 0.4812 (Simulation time: 00 hr 06 min 55 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 120565349 heartbeat IPC: 0.4813 cumulative IPC: 0.4812 (Simulation time: 00 hr 08 min 14 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 141377720 heartbeat IPC: 0.4805 cumulative IPC: 0.4811 (Simulation time: 00 hr 09 min 33 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_45.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 162151479 heartbeat IPC: 0.4814 cumulative IPC: 0.4811 (Simulation time: 00 hr 10 min 52 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 182973304 heartbeat IPC: 0.4803 cumulative IPC: 0.481 (Simulation time: 00 hr 12 min 11 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 203721257 heartbeat IPC: 0.482 cumulative IPC: 0.4811 (Simulation time: 00 hr 13 min 29 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_45.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 207746802 cumulative IPC: 0.4814 (Simulation time: 00 hr 14 min 09 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 207746802 cumulative IPC: 0.4814 (Simulation time: 00 hr 14 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_45.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.4814 instructions: 100000003 cycles: 207746802
CPU 0 Branch Prediction Accuracy: 67.46% MPKI: 59.36 Average ROB Occupancy at Mispredict: 3.827
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.693
BRANCH_INDIRECT: 43.3
BRANCH_CONDITIONAL: 8.25
BRANCH_DIRECT_CALL: 1.57
BRANCH_INDIRECT_CALL: 4.54
BRANCH_RETURN: 0.994

L1D TOTAL        ACCESS:   36570201 HIT:   31366009 MISS:    5204192
L1D LOAD         ACCESS:   23290655 HIT:   20518401 MISS:    2772254
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13195687 HIT:   10846211 MISS:    2349476
L1D TRANSLATION  ACCESS:      83859 HIT:       1397 MISS:      82462
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 17.86 cycles
L1I TOTAL        ACCESS:   14221252 HIT:    5745430 MISS:    8475822
L1I LOAD         ACCESS:   14221252 HIT:    5745430 MISS:    8475822
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 9.473 cycles
L2C TOTAL        ACCESS:   11537726 HIT:   10021664 MISS:    1516062
L2C LOAD         ACCESS:    9134252 HIT:    8063722 MISS:    1070530
L2C RFO          ACCESS:     889779 HIT:     620294 MISS:     269485
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1432788 HIT:    1324201 MISS:     108587
L2C TRANSLATION  ACCESS:      80907 HIT:      13447 MISS:      67460
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 51.29 cycles
LLC TOTAL        ACCESS:    1841254 HIT:    1648420 MISS:     192834
LLC LOAD         ACCESS:    1070530 HIT:     977219 MISS:      93311
LLC RFO          ACCESS:     269485 HIT:     222661 MISS:      46824
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     433779 HIT:     419624 MISS:      14155
LLC TRANSLATION  ACCESS:      67460 HIT:      28916 MISS:      38544
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 256.3 cycles
cpu0_DTLB TOTAL        ACCESS:   29486005 HIT:   27979054 MISS:    1506951
cpu0_DTLB LOAD         ACCESS:   29486005 HIT:   27979054 MISS:    1506951
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.33 cycles
cpu0_ITLB TOTAL        ACCESS:   12694127 HIT:   10226853 MISS:    2467274
cpu0_ITLB LOAD         ACCESS:   12694127 HIT:   10226853 MISS:    2467274
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.644 cycles
cpu0_STLB TOTAL        ACCESS:    2509598 HIT:    2455469 MISS:      54129
cpu0_STLB LOAD         ACCESS:    2509598 HIT:    2455469 MISS:      54129
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 191.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      61782
  ROW_BUFFER_MISS:     116885
 AVG DBUS CONGESTED CYCLE: 3.948
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       8711
  FULL:      55918
