// Seed: 2788207221
program module_0 #(
    parameter id_1 = 32'd62,
    parameter id_3 = 32'd23
) (
    _id_1,
    id_2,
    _id_3,
    id_4
);
  output tri id_4;
  inout wire _id_3;
  output wire id_2;
  inout wire _id_1;
  assign id_4 = -1;
  assign id_4 = id_1;
  logic [id_1 : 1] id_5 = id_5[id_1==id_1-1 : id_3];
  tri id_6 = 1, id_7 = id_1 || 1 || id_5;
  wire id_8 = id_5;
  logic [id_3 : -1] id_9 = -1;
  wire id_10 = id_8;
  parameter id_11 = 1;
  final $clog2(59);
  ;
endprogram
module module_1 #(
    parameter id_1 = 32'd40,
    parameter id_3 = 32'd4,
    parameter id_7 = 32'd18
) (
    input wor  id_0,
    input wire _id_1,
    input tri0 id_2,
    input wire _id_3,
    input wire id_4
);
  `define pp_6 0
  assign `pp_6 = id_3;
  parameter id_7 = 1;
  tri1  id_8 = 1;
  logic id_9;
  logic id_10;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_7,
      id_10
  );
  assign `pp_6[id_7] = 1 !=? 1;
  assign id_9 = 1'h0;
  wire [id_3  ==  -1 : -1 'b0 /  id_1] id_11;
endmodule
