{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750106348537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750106348541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 17:39:08 2025 " "Processing started: Mon Jun 16 17:39:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750106348541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106348541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106348541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750106348744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750106348744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/TopDE.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106353323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106353323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106353323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AluControl aluControl Uniciclo.v(27) " "Verilog HDL Declaration information at Uniciclo.v(27): object \"AluControl\" differs only in case from object \"aluControl\" in the same scope" {  } { { "Uniciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Uniciclo.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750106353323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file uniciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uniciclo " "Found entity 1: Uniciclo" {  } { { "Uniciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Uniciclo.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106353323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106353323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file multiciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiciclo " "Found entity 1: Multiciclo" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106353339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106353339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "Pipeline.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Pipeline.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106353339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106353339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ALU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106353339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106353339 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Registers.v(37) " "Verilog HDL information at Registers.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "Registers.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Registers.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1750106353339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Registers.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106353339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106353339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ImmGen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106353339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106353339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami.v 1 1 " "Found 1 design units, including 1 entities, in source file rami.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramI " "Found entity 1: ramI" {  } { { "ramI.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ramI.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106353339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106353339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramd.v 1 1 " "Found 1 design units, including 1 entities, in source file ramd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramD " "Found entity 1: ramD" {  } { { "ramD.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ramD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106353339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106353339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ALUControl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106353339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106353339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file cpucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUControl " "Found entity 1: CPUControl" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106353339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106353339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wOrigAUla Multiciclo.v(95) " "Verilog HDL Implicit Net warning at Multiciclo.v(95): created implicit net for \"wOrigAUla\"" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106353339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wOrigBUla Multiciclo.v(96) " "Verilog HDL Implicit Net warning at Multiciclo.v(96): created implicit net for \"wOrigBUla\"" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106353339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wSaidaULA Multiciclo.v(139) " "Verilog HDL Implicit Net warning at Multiciclo.v(139): created implicit net for \"wSaidaULA\"" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106353339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiciclo " "Elaborating entity \"Multiciclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750106353355 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OPCODE Multiciclo.v(20) " "Verilog HDL or VHDL warning at Multiciclo.v(20): object \"OPCODE\" assigned a value but never read" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750106353355 "|Multiciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FUNCT7 Multiciclo.v(21) " "Verilog HDL or VHDL warning at Multiciclo.v(21): object \"FUNCT7\" assigned a value but never read" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750106353355 "|Multiciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FUNCT3 Multiciclo.v(22) " "Verilog HDL or VHDL warning at Multiciclo.v(22): object \"FUNCT3\" assigned a value but never read" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750106353355 "|Multiciclo"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wOrigAULA Multiciclo.v(35) " "Verilog HDL warning at Multiciclo.v(35): object wOrigAULA used but never assigned" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1750106353355 "|Multiciclo"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wOrigBULA Multiciclo.v(35) " "Verilog HDL warning at Multiciclo.v(35): object wOrigBULA used but never assigned" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1750106353355 "|Multiciclo"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "estado Multiciclo.v(55) " "Verilog HDL Always Construct warning at Multiciclo.v(55): inferring latch(es) for variable \"estado\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750106353355 "|Multiciclo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wOrigAULA.01 0 Multiciclo.v(35) " "Net \"wOrigAULA.01\" at Multiciclo.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wOrigAULA.10 0 Multiciclo.v(35) " "Net \"wOrigAULA.10\" at Multiciclo.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wOrigBULA.01 0 Multiciclo.v(35) " "Net \"wOrigBULA.01\" at Multiciclo.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wOrigBULA.10 0 Multiciclo.v(35) " "Net \"wOrigBULA.10\" at Multiciclo.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado\[0\] Multiciclo.v(55) " "Inferred latch for \"estado\[0\]\" at Multiciclo.v(55)" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado\[1\] Multiciclo.v(55) " "Inferred latch for \"estado\[1\]\" at Multiciclo.v(55)" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado\[2\] Multiciclo.v(55) " "Inferred latch for \"estado\[2\]\" at Multiciclo.v(55)" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado\[3\] Multiciclo.v(55) " "Inferred latch for \"estado\[3\]\" at Multiciclo.v(55)" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPUControl CPUControl:controle_multiciclo " "Elaborating entity \"CPUControl\" for hierarchy \"CPUControl:controle_multiciclo\"" {  } { { "Multiciclo.v" "controle_multiciclo" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mem2Reg CPUControl.v(10) " "Output port \"Mem2Reg\" at CPUControl.v(10) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALUOp CPUControl.v(10) " "Output port \"ALUOp\" at CPUControl.v(10) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OrigAUla CPUControl.v(10) " "Output port \"OrigAUla\" at CPUControl.v(10) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OrigBUla CPUControl.v(11) " "Output port \"OrigBUla\" at CPUControl.v(11) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EscrevePCCond CPUControl.v(8) " "Output port \"EscrevePCCond\" at CPUControl.v(8) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EscrevePC CPUControl.v(8) " "Output port \"EscrevePC\" at CPUControl.v(8) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IouD CPUControl.v(8) " "Output port \"IouD\" at CPUControl.v(8) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EscreveMem CPUControl.v(8) " "Output port \"EscreveMem\" at CPUControl.v(8) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LeMem CPUControl.v(8) " "Output port \"LeMem\" at CPUControl.v(8) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EscreveIR CPUControl.v(8) " "Output port \"EscreveIR\" at CPUControl.v(8) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OrigPC CPUControl.v(9) " "Output port \"OrigPC\" at CPUControl.v(9) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EscrevePCB CPUControl.v(9) " "Output port \"EscrevePCB\" at CPUControl.v(9) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EscreveReg CPUControl.v(9) " "Output port \"EscreveReg\" at CPUControl.v(9) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WSGN_EMPTY_SHELL" "CPUControl " "Entity \"CPUControl\" contains only dangling pins" {  } { { "Multiciclo.v" "controle_multiciclo" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 100 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1750106353371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:aluControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:aluControl\"" {  } { { "Multiciclo.v" "aluControl" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106353387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ALUControl.v(30) " "Verilog HDL assignment warning at ALUControl.v(30): truncated value with size 32 to match size of target (5)" {  } { { "ALUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ALUControl.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750106353387 "|Multiciclo|ALUControl:aluControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ALUControl.v(33) " "Verilog HDL assignment warning at ALUControl.v(33): truncated value with size 32 to match size of target (5)" {  } { { "ALUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ALUControl.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750106353387 "|Multiciclo|ALUControl:aluControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Registers:bancoRegister " "Elaborating entity \"Registers\" for hierarchy \"Registers:bancoRegister\"" {  } { { "Multiciclo.v" "bancoRegister" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106353387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen ImmGen:imGerador " "Elaborating entity \"ImmGen\" for hierarchy \"ImmGen:imGerador\"" {  } { { "Multiciclo.v" "imGerador" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106353435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ula " "Elaborating entity \"ALU\" for hierarchy \"ALU:ula\"" {  } { { "Multiciclo.v" "ula" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106353447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramI ramI:MemC " "Elaborating entity \"ramI\" for hierarchy \"ramI:MemC\"" {  } { { "Multiciclo.v" "MemC" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106353450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramI:MemC\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramI:MemC\|altsyncram:altsyncram_component\"" {  } { { "ramI.v" "altsyncram_component" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ramI.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106353482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramI:MemC\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramI:MemC\|altsyncram:altsyncram_component\"" {  } { { "ramI.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ramI.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106353482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramI:MemC\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramI:MemC\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_text.mif " "Parameter \"init_file\" = \"de1_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353482 ""}  } { { "ramI.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ramI.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750106353482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r5l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r5l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r5l1 " "Found entity 1: altsyncram_r5l1" {  } { { "db/altsyncram_r5l1.tdf" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/db/altsyncram_r5l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106353514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106353514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r5l1 ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated " "Elaborating entity \"altsyncram_r5l1\" for hierarchy \"ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106353514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_keb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_keb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_keb2 " "Found entity 1: altsyncram_keb2" {  } { { "db/altsyncram_keb2.tdf" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/db/altsyncram_keb2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106353547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106353547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_keb2 ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|altsyncram_keb2:altsyncram1 " "Elaborating entity \"altsyncram_keb2\" for hierarchy \"ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|altsyncram_keb2:altsyncram1\"" {  } { { "db/altsyncram_r5l1.tdf" "altsyncram1" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/db/altsyncram_r5l1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106353547 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "16378 16384 0 1 1 " "16378 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "6 16383 " "Addresses ranging from 6 to 16383 are not initialized" {  } { { "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/de1_text.mif" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/de1_text.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1750106353547 ""}  } { { "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/de1_text.mif" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/de1_text.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1750106353547 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1024 16384 C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/de1_text.mif " "Memory depth (1024) in the design file differs from memory depth (16384) in the Memory Initialization File \"C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/de1_text.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ramI.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ramI.v" 89 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1750106353547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_r5l1.tdf" "mgl_prim2" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/db/altsyncram_r5l1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106353882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_r5l1.tdf" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/db/altsyncram_r5l1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106353898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1413830740 " "Parameter \"NODE_NAME\" = \"1413830740\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106353898 ""}  } { { "db/altsyncram_r5l1.tdf" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/db/altsyncram_r5l1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750106353898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106353977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106354073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_r5l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106354152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramD ramD:MemD " "Elaborating entity \"ramD\" for hierarchy \"ramD:MemD\"" {  } { { "Multiciclo.v" "MemD" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106354185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramD:MemD\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramD:MemD\|altsyncram:altsyncram_component\"" {  } { { "ramD.v" "altsyncram_component" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ramD.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106354200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramD:MemD\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramD:MemD\|altsyncram:altsyncram_component\"" {  } { { "ramD.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ramD.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106354200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramD:MemD\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramD:MemD\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_data.mif " "Parameter \"init_file\" = \"de1_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354200 ""}  } { { "ramD.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ramD.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750106354200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_53l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_53l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_53l1 " "Found entity 1: altsyncram_53l1" {  } { { "db/altsyncram_53l1.tdf" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/db/altsyncram_53l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106354233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106354233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_53l1 ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated " "Elaborating entity \"altsyncram_53l1\" for hierarchy \"ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106354233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9db2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9db2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9db2 " "Found entity 1: altsyncram_9db2" {  } { { "db/altsyncram_9db2.tdf" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/db/altsyncram_9db2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106354264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106354264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9db2 ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|altsyncram_9db2:altsyncram1 " "Elaborating entity \"altsyncram_9db2\" for hierarchy \"ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|altsyncram_9db2:altsyncram1\"" {  } { { "db/altsyncram_53l1.tdf" "altsyncram1" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/db/altsyncram_53l1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106354264 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "32768 32768 0 1 1 " "32768 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 32767 " "Addresses ranging from 0 to 32767 are not initialized" {  } { { "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/de1_data.mif" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/de1_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1750106354264 ""}  } { { "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/de1_data.mif" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/de1_data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1750106354264 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1024 32768 C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/de1_data.mif " "Memory depth (1024) in the design file differs from memory depth (32768) in the Memory Initialization File \"C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/de1_data.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ramD.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ramD.v" 89 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1750106354264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_53l1.tdf" "mgl_prim2" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/db/altsyncram_53l1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106354280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_53l1.tdf" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/db/altsyncram_53l1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106354280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_53l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145132097 " "Parameter \"NODE_NAME\" = \"1145132097\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750106354280 ""}  } { { "db/altsyncram_53l1.tdf" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/db/altsyncram_53l1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750106354280 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1750106354439 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.06.16.17:39:16 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl " "2025.06.16.17:39:16 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106356198 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106357768 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106357816 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106359623 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106359702 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106359781 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106359861 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106359874 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106359877 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1750106360546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbdf28158/alt_sld_fab.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/db/ip/sldbdf28158/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106360705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106360705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106360768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106360768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106360768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106360768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106360816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106360816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106360878 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106360878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106360878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750106360930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106360930 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1750106361831 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[2\] GND " "Pin \"PC\[2\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[3\] GND " "Pin \"PC\[3\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[4\] GND " "Pin \"PC\[4\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[5\] GND " "Pin \"PC\[5\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[6\] GND " "Pin \"PC\[6\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[7\] GND " "Pin \"PC\[7\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[8\] GND " "Pin \"PC\[8\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[9\] GND " "Pin \"PC\[9\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[10\] GND " "Pin \"PC\[10\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[11\] GND " "Pin \"PC\[11\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[12\] GND " "Pin \"PC\[12\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[13\] GND " "Pin \"PC\[13\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[14\] GND " "Pin \"PC\[14\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[15\] GND " "Pin \"PC\[15\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[16\] GND " "Pin \"PC\[16\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[17\] GND " "Pin \"PC\[17\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[18\] GND " "Pin \"PC\[18\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[19\] GND " "Pin \"PC\[19\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[20\] GND " "Pin \"PC\[20\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[21\] GND " "Pin \"PC\[21\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[22\] VCC " "Pin \"PC\[22\]\" is stuck at VCC" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[23\] GND " "Pin \"PC\[23\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[24\] GND " "Pin \"PC\[24\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[25\] GND " "Pin \"PC\[25\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[26\] GND " "Pin \"PC\[26\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[27\] GND " "Pin \"PC\[27\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[28\] GND " "Pin \"PC\[28\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[29\] GND " "Pin \"PC\[29\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[30\] GND " "Pin \"PC\[30\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[31\] GND " "Pin \"PC\[31\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|PC[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[0\] GND " "Pin \"Instr\[0\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[1\] GND " "Pin \"Instr\[1\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[2\] GND " "Pin \"Instr\[2\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[3\] GND " "Pin \"Instr\[3\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[4\] GND " "Pin \"Instr\[4\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[5\] GND " "Pin \"Instr\[5\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[6\] GND " "Pin \"Instr\[6\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[7\] GND " "Pin \"Instr\[7\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[8\] GND " "Pin \"Instr\[8\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[9\] GND " "Pin \"Instr\[9\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[10\] GND " "Pin \"Instr\[10\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[11\] GND " "Pin \"Instr\[11\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[12\] GND " "Pin \"Instr\[12\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[13\] GND " "Pin \"Instr\[13\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[14\] GND " "Pin \"Instr\[14\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[15\] GND " "Pin \"Instr\[15\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[16\] GND " "Pin \"Instr\[16\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[17\] GND " "Pin \"Instr\[17\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[18\] GND " "Pin \"Instr\[18\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[19\] GND " "Pin \"Instr\[19\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[20\] GND " "Pin \"Instr\[20\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[21\] GND " "Pin \"Instr\[21\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[22\] GND " "Pin \"Instr\[22\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[23\] GND " "Pin \"Instr\[23\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[24\] GND " "Pin \"Instr\[24\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[25\] GND " "Pin \"Instr\[25\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[26\] GND " "Pin \"Instr\[26\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[27\] GND " "Pin \"Instr\[27\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[28\] GND " "Pin \"Instr\[28\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[29\] GND " "Pin \"Instr\[29\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[30\] GND " "Pin \"Instr\[30\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[31\] GND " "Pin \"Instr\[31\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|Instr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[0\] GND " "Pin \"regout\[0\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[1\] GND " "Pin \"regout\[1\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[10\] GND " "Pin \"regout\[10\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[11\] GND " "Pin \"regout\[11\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[12\] GND " "Pin \"regout\[12\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[13\] GND " "Pin \"regout\[13\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[14\] GND " "Pin \"regout\[14\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[15\] GND " "Pin \"regout\[15\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[17\] GND " "Pin \"regout\[17\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[18\] GND " "Pin \"regout\[18\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[19\] GND " "Pin \"regout\[19\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[20\] GND " "Pin \"regout\[20\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[21\] GND " "Pin \"regout\[21\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[22\] GND " "Pin \"regout\[22\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[23\] GND " "Pin \"regout\[23\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[24\] GND " "Pin \"regout\[24\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[25\] GND " "Pin \"regout\[25\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[26\] GND " "Pin \"regout\[26\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[27\] GND " "Pin \"regout\[27\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[29\] GND " "Pin \"regout\[29\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[30\] GND " "Pin \"regout\[30\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[31\] GND " "Pin \"regout\[31\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|regout[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado\[0\] GND " "Pin \"estado\[0\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|estado[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado\[1\] GND " "Pin \"estado\[1\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|estado[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado\[2\] GND " "Pin \"estado\[2\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|estado[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado\[3\] GND " "Pin \"estado\[3\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750106361911 "|Multiciclo|estado[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750106361911 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106361960 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750106362258 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/output_files/TopDE.map.smsg " "Generated suppressed messages file C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/output_files/TopDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106362420 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750106362892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750106362892 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clockCPU " "No output dependent on input pin \"clockCPU\"" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750106362939 "|Multiciclo|clockCPU"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750106362939 "|Multiciclo|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1750106362939 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "572 " "Implemented 572 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750106362939 ""} { "Info" "ICUT_CUT_TM_OPINS" "101 " "Implemented 101 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750106362939 ""} { "Info" "ICUT_CUT_TM_LCELLS" "395 " "Implemented 395 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750106362939 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1750106362939 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750106362939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750106362961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 17:39:22 2025 " "Processing ended: Mon Jun 16 17:39:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750106362961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750106362961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750106362961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750106362961 ""}
