--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf Nexys4_Master.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTNC        |    0.822(R)|      FAST  |    0.805(R)|      SLOW  |CLK_BUFGP         |   0.000|
BTNR        |    0.945(R)|      FAST  |    1.087(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |         9.846(R)|      SLOW  |         3.741(R)|      FAST  |CLK_BUFGP         |   0.000|
AN<1>       |         9.765(R)|      SLOW  |         3.707(R)|      FAST  |CLK_BUFGP         |   0.000|
AN<2>       |         9.819(R)|      SLOW  |         3.796(R)|      FAST  |CLK_BUFGP         |   0.000|
LED0        |        10.318(R)|      SLOW  |         4.059(R)|      FAST  |CLK_BUFGP         |   0.000|
SEG<0>      |        11.018(R)|      SLOW  |         3.992(R)|      FAST  |CLK_BUFGP         |   0.000|
SEG<1>      |        10.766(R)|      SLOW  |         4.059(R)|      FAST  |CLK_BUFGP         |   0.000|
SEG<2>      |        10.671(R)|      SLOW  |         3.967(R)|      FAST  |CLK_BUFGP         |   0.000|
SEG<3>      |        11.009(R)|      SLOW  |         3.969(R)|      FAST  |CLK_BUFGP         |   0.000|
SEG<4>      |        10.967(R)|      SLOW  |         4.123(R)|      FAST  |CLK_BUFGP         |   0.000|
SEG<5>      |        10.663(R)|      SLOW  |         3.974(R)|      FAST  |CLK_BUFGP         |   0.000|
SEG<6>      |        10.745(R)|      SLOW  |         4.009(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.517|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct 31 11:42:38 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 670 MB



