,sw_time,UTCOffset,Clock State,PLL State,servo_state,meanDelay (ns),leader-follower delay (ns),round-trip delay (ns),delay asymetry (ns),phase setpoint (ns),skew (ns),leader_TX,leader_RX,FPGA,PLL,PSR,PSL
0,2022-08-26 00:05:30.003188   TAI-UTC     ,"+37.000009
",BC    PLL locking state,"LOCKED  
",          wri2,"441946.072
","441947.401
","884922.741
","1.329
","          -3.930 
","          -0.002 
", , ,44.81,28.75,34.31,"36.50
"
