Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Sep 19 15:44:49 2024
| Host         : legal-Precision-5820-Tower running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_design_analysis -file ./report/bitrank_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------+
|      Characteristics      |           Path #1           |
+---------------------------+-----------------------------+
| Requirement               | 10.000                      |
| Path Delay                | 1.627                       |
| Logic Delay               | 0.813(50%)                  |
| Net Delay                 | 0.814(50%)                  |
| Clock Skew                | -0.049                      |
| Slack                     | 8.366                       |
| Clock Uncertainty         | 0.035                       |
| Clock Relationship        | Safely Timed                |
| Clock Delay Group         | Same Clock                  |
| Logic Levels              | 1                           |
| Routes                    | NA                          |
| Logical Path              | FDRE/C-(35)-LUT3-(1)-FDRE/D |
| Start Point Clock         | ap_clk                      |
| End Point Clock           | ap_clk                      |
| DSP Block                 | None                        |
| RAM Registers             | None-None                   |
| IO Crossings              | 0                           |
| Config Crossings          | 0                           |
| SLR Crossings             | 0                           |
| PBlocks                   | 0                           |
| High Fanout               | 35                          |
| Dont Touch                | 0                           |
| Mark Debug                | 0                           |
| Start Point Pin Primitive | FDRE/C                      |
| End Point Pin Primitive   | FDRE/D                      |
| Start Point Pin           | ap_CS_fsm_reg[0]/C          |
| End Point Pin             | ap_CS_fsm_reg[0]/D          |
+---------------------------+-----------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+---+
| End Point Clock | Requirement |  0 | 1 |
+-----------------+-------------+----+---+
| ap_clk          | 10.000ns    | 32 | 2 |
+-----------------+-------------+----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 34 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


