$date
	Fri May 12 18:30:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sr_latch_tb $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # R $end
$var reg 1 $ S $end
$scope module DUT $end
$var wire 1 # R $end
$var wire 1 $ S $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
1!
$end
#50
1$
#100
0!
1"
0#
#150
0"
1!
1#
0$
#200
1"
0#
