 Timing Path to B_r_reg[22]/D 
  
 Path Start Point : b[23] 
 Path End Point   : B_r_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[23]                   Rise  0.2000 0.0000 0.7070 0.476118 0.699202 1.17532           1       100      c             | 
|    drc_ipo_c58/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c58/Z CLKBUF_X1 Rise  0.3380 0.1380 0.0420 2.06815  4.39281  6.46096           3       100                    | 
|    i_0_0_313/C1  AOI222_X1 Rise  0.3380 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_313/ZN  AOI222_X1 Fall  0.3760 0.0380 0.0120 0.908292 3.1132   4.0215            2       100                    | 
|    i_0_0_194/A2  NOR2_X1   Fall  0.3760 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_194/ZN  NOR2_X1   Rise  0.4030 0.0270 0.0140 0.26717  1.06234  1.32951           1       100                    | 
|    B_r_reg[22]/D DFF_X1    Rise  0.4030 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[22]/CK      DFF_X1    Rise  0.3400 0.0360 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3400 0.3400 | 
| library hold check                       |  0.0240 0.3640 | 
| data required time                       |  0.3640        | 
|                                          |                | 
| data arrival time                        |  0.4030        | 
| data required time                       | -0.3640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[21]/D 
  
 Path Start Point : b[22] 
 Path End Point   : B_r_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[22]                   Rise  0.2000 0.0000 0.7070 0.201101 0.699202 0.900303          1       100      c             | 
|    drc_ipo_c57/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c57/Z CLKBUF_X1 Rise  0.3400 0.1400 0.0420 2.53319  4.32321  6.85641           3       100                    | 
|    i_0_0_311/C1  AOI222_X1 Rise  0.3400 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_311/ZN  AOI222_X1 Fall  0.3780 0.0380 0.0120 0.853435 3.1132   3.96664           2       100                    | 
|    i_0_0_193/A2  NOR2_X1   Fall  0.3780 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_193/ZN  NOR2_X1   Rise  0.4060 0.0280 0.0140 0.315425 1.06234  1.37777           1       100                    | 
|    B_r_reg[21]/D DFF_X1    Rise  0.4060 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[21]/CK      DFF_X1    Rise  0.3390 0.0350 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3390 0.3390 | 
| library hold check                       |  0.0240 0.3630 | 
| data required time                       |  0.3630        | 
|                                          |                | 
| data arrival time                        |  0.4060        | 
| data required time                       | -0.3630        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[27]/D 
  
 Path Start Point : a[27] 
 Path End Point   : A_r_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[27]                   Rise  0.2000 0.0000 0.7070 0.381969 0.699202 1.08117           1       100      c             | 
|    drc_ipo_c94/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c94/Z CLKBUF_X1 Rise  0.3370 0.1370 0.0420 1.8272   4.4335   6.2607            3       100                    | 
|    i_0_0_387/B1  AOI222_X1 Rise  0.3370 0.0000 0.0420          1.57913                                                   | 
|    i_0_0_387/ZN  AOI222_X1 Fall  0.3720 0.0350 0.0120 0.948477 2.97694  3.92542           2       100                    | 
|    i_0_0_386/A2  NOR2_X1   Fall  0.3720 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_386/ZN  NOR2_X1   Rise  0.4010 0.0290 0.0150 0.486022 1.06234  1.54836           1       100                    | 
|    A_r_reg[27]/D DFF_X1    Rise  0.4010 0.0000 0.0150          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[27]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3330 0.3330 | 
| library hold check                       |  0.0240 0.3570 | 
| data required time                       |  0.3570        | 
|                                          |                | 
| data arrival time                        |  0.4010        | 
| data required time                       | -0.3570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[3]/D 
  
 Path Start Point : a[3] 
 Path End Point   : A_r_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[3]                    Rise  0.2000 0.0000 0.7070 0.234874 0.699202 0.934076          1       100      c             | 
|    drc_ipo_c70/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c70/Z CLKBUF_X1 Rise  0.3360 0.1360 0.0420 1.59663  4.4704   6.06702           3       100                    | 
|    i_0_0_339/B1  AOI222_X1 Rise  0.3360 0.0000 0.0420          1.57913                                                   | 
|    i_0_0_339/ZN  AOI222_X1 Fall  0.3700 0.0340 0.0110 0.570266 2.97694  3.5472            2       100                    | 
|    i_0_0_338/A2  NOR2_X1   Fall  0.3700 0.0000 0.0110          1.56385                                                   | 
|    i_0_0_338/ZN  NOR2_X1   Rise  0.3970 0.0270 0.0140 0.294611 1.06234  1.35695           1       100                    | 
|    A_r_reg[3]/D  DFF_X1    Rise  0.3970 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[3]/CK       DFF_X1    Rise  0.3270 0.0230 0.1170          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3270 0.3270 | 
| library hold check                       |  0.0230 0.3500 | 
| data required time                       |  0.3500        | 
|                                          |                | 
| data arrival time                        |  0.3970        | 
| data required time                       | -0.3500        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0470        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[7]/D 
  
 Path Start Point : a[7] 
 Path End Point   : A_r_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    a[7]                    Rise  0.2000  0.0000 0.7070             0.619685 0.699202 1.31889           1       100      c             | 
|    drc_ipo_c74/A CLKBUF_X1 Rise  0.2000  0.0000 0.7070                      0.77983                                                   | 
|    drc_ipo_c74/Z CLKBUF_X1 Rise  0.3340  0.1340 0.0410             1.20554  4.4704   5.67594           3       100                    | 
|    i_0_0_347/B1  AOI222_X1 Rise  0.3340  0.0000 0.0410                      1.57913                                                   | 
|    i_0_0_347/ZN  AOI222_X1 Fall  0.3690  0.0350 0.0120             1.02546  2.97694  4.0024            2       100                    | 
|    i_0_0_346/A2  NOR2_X1   Fall  0.3690  0.0000 0.0120                      1.56385                                                   | 
|    i_0_0_346/ZN  NOR2_X1   Rise  0.3980  0.0290 0.0150             0.569471 1.06234  1.63181           1       100                    | 
|    A_r_reg[7]/D  DFF_X1    Rise  0.3970 -0.0010 0.0150    -0.0010           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[7]/CK       DFF_X1    Rise  0.3270 0.0230 0.1170          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3270 0.3270 | 
| library hold check                       |  0.0230 0.3500 | 
| data required time                       |  0.3500        | 
|                                          |                | 
| data arrival time                        |  0.3970        | 
| data required time                       | -0.3500        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0470        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[23]/D 
  
 Path Start Point : b[24] 
 Path End Point   : B_r_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[24]                   Rise  0.2000 0.0000 0.7070 0.188121 0.699202 0.887323          1       100      c             | 
|    drc_ipo_c59/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c59/Z CLKBUF_X1 Rise  0.3470 0.1470 0.0440 2.56892  6.13864  8.70756           5       100                    | 
|    i_0_0_315/C1  AOI222_X1 Rise  0.3470 0.0000 0.0440          1.54721                                                   | 
|    i_0_0_315/ZN  AOI222_X1 Fall  0.3850 0.0380 0.0120 0.810704 3.1132   3.92391           2       100                    | 
|    i_0_0_195/A2  NOR2_X1   Fall  0.3850 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_195/ZN  NOR2_X1   Rise  0.4120 0.0270 0.0140 0.272185 1.06234  1.33453           1       100                    | 
|    B_r_reg[23]/D DFF_X1    Rise  0.4120 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[23]/CK      DFF_X1    Rise  0.3410 0.0370 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3410 0.3410 | 
| library hold check                       |  0.0240 0.3650 | 
| data required time                       |  0.3650        | 
|                                          |                | 
| data arrival time                        |  0.4120        | 
| data required time                       | -0.3650        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0470        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[6]/D 
  
 Path Start Point : a[6] 
 Path End Point   : A_r_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[6]                    Rise  0.2000 0.0000 0.7070 0.772593 0.699202 1.4718            1       100      c             | 
|    drc_ipo_c73/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c73/Z CLKBUF_X1 Rise  0.3340 0.1340 0.0410 1.24732  4.4704   5.71772           3       100                    | 
|    i_0_0_345/B1  AOI222_X1 Rise  0.3340 0.0000 0.0410          1.57913                                                   | 
|    i_0_0_345/ZN  AOI222_X1 Fall  0.3690 0.0350 0.0120 0.864613 2.97694  3.84155           2       100                    | 
|    i_0_0_344/A2  NOR2_X1   Fall  0.3690 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_344/ZN  NOR2_X1   Rise  0.3990 0.0300 0.0160 0.799828 1.06234  1.86217           1       100                    | 
|    A_r_reg[6]/D  DFF_X1    Rise  0.3990 0.0000 0.0160          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[6]/CK       DFF_X1    Rise  0.3270 0.0230 0.1170          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3270 0.3270 | 
| library hold check                       |  0.0240 0.3510 | 
| data required time                       |  0.3510        | 
|                                          |                | 
| data arrival time                        |  0.3990        | 
| data required time                       | -0.3510        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0480        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[29]/D 
  
 Path Start Point : b[30] 
 Path End Point   : B_r_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[30]                   Rise  0.2000 0.0000 0.7070 0.926378 0.699202 1.62558           1       100      c             | 
|    drc_ipo_c65/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c65/Z CLKBUF_X1 Rise  0.3540 0.1540 0.0450 6.61066  4.46964  11.0803           3       100                    | 
|    i_0_0_327/C1  AOI222_X1 Rise  0.3550 0.0010 0.0450          1.54721                                                   | 
|    i_0_0_327/ZN  AOI222_X1 Fall  0.3930 0.0380 0.0110 0.598545 3.1132   3.71175           2       100                    | 
|    i_0_0_201/A2  NOR2_X1   Fall  0.3930 0.0000 0.0110          1.56385                                                   | 
|    i_0_0_201/ZN  NOR2_X1   Rise  0.4240 0.0310 0.0170 0.972545 1.06234  2.03489           1       100                    | 
|    B_r_reg[29]/D DFF_X1    Rise  0.4240 0.0000 0.0170          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[29]/CK      DFF_X1    Rise  0.3480 0.0440 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3480 0.3480 | 
| library hold check                       |  0.0250 0.3730 | 
| data required time                       |  0.3730        | 
|                                          |                | 
| data arrival time                        |  0.4240        | 
| data required time                       | -0.3730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[13]/D 
  
 Path Start Point : b[14] 
 Path End Point   : B_r_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[14]                       Rise  0.2000 0.0000 0.7070 0.639832 0.699202 1.33903           1       100      c             | 
|    drc_ipo_c49/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c49/Z     CLKBUF_X1 Rise  0.3310 0.1310 0.0410 1.54996  3.71837  5.26833           3       100                    | 
|    i_0_0_295/C1      AOI222_X1 Rise  0.3310 0.0000 0.0410          1.54721                                                   | 
|    i_0_0_295/ZN      AOI222_X1 Fall  0.3720 0.0410 0.0140 2.1651   3.1132   5.2783            2       100                    | 
|    i_0_0_185/A2      NOR2_X1   Fall  0.3720 0.0000 0.0140          1.56385                                                   | 
|    i_0_0_185/ZN      NOR2_X1   Rise  0.3980 0.0260 0.0120 0.226013 0.699202 0.925215          1       100                    | 
|    CLOCK_slh__c201/A CLKBUF_X1 Rise  0.3980 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c201/Z CLKBUF_X1 Rise  0.4270 0.0290 0.0070 0.2233   1.06234  1.28564           1       100                    | 
|    B_r_reg[13]/D     DFF_X1    Rise  0.4270 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[13]/CK      DFF_X1    Rise  0.3560 0.0520 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3560 0.3560 | 
| library hold check                       |  0.0200 0.3760 | 
| data required time                       |  0.3760        | 
|                                          |                | 
| data arrival time                        |  0.4270        | 
| data required time                       | -0.3760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[10]/D 
  
 Path Start Point : a[10] 
 Path End Point   : A_r_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[10]                   Rise  0.2000 0.0000 0.7070 0.627117 0.699202 1.32632           1       100      c             | 
|    drc_ipo_c77/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c77/Z CLKBUF_X1 Rise  0.3350 0.1350 0.0420 1.54545  4.4704   6.01585           3       100                    | 
|    i_0_0_353/B1  AOI222_X1 Rise  0.3350 0.0000 0.0420          1.57913                                                   | 
|    i_0_0_353/ZN  AOI222_X1 Fall  0.3700 0.0350 0.0120 0.76411  2.97694  3.74105           2       100                    | 
|    i_0_0_352/A2  NOR2_X1   Fall  0.3700 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_352/ZN  NOR2_X1   Rise  0.3990 0.0290 0.0150 0.484752 1.06234  1.54709           1       100                    | 
|    A_r_reg[10]/D DFF_X1    Rise  0.3990 0.0000 0.0150          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[10]/CK      DFF_X1    Rise  0.3240 0.0200 0.1170          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3240 0.3240 | 
| library hold check                       |  0.0230 0.3470 | 
| data required time                       |  0.3470        | 
|                                          |                | 
| data arrival time                        |  0.3990        | 
| data required time                       | -0.3470        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[2]/D 
  
 Path Start Point : a[2] 
 Path End Point   : A_r_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[2]                    Rise  0.2000 0.0000 0.7070 1.08215  0.699202 1.78135           1       100      c             | 
|    drc_ipo_c69/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c69/Z CLKBUF_X1 Rise  0.3390 0.1390 0.0420 2.22561  4.4704   6.69601           3       100                    | 
|    i_0_0_337/B1  AOI222_X1 Rise  0.3390 0.0000 0.0420          1.57913                                                   | 
|    i_0_0_337/ZN  AOI222_X1 Fall  0.3730 0.0340 0.0110 0.548335 2.97694  3.52527           2       100                    | 
|    i_0_0_336/A2  NOR2_X1   Fall  0.3730 0.0000 0.0110          1.56385                                                   | 
|    i_0_0_336/ZN  NOR2_X1   Rise  0.4020 0.0290 0.0150 0.619469 1.06234  1.68181           1       100                    | 
|    A_r_reg[2]/D  DFF_X1    Rise  0.4020 0.0000 0.0150          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[2]/CK       DFF_X1    Rise  0.3270 0.0230 0.1170          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3270 0.3270 | 
| library hold check                       |  0.0230 0.3500 | 
| data required time                       |  0.3500        | 
|                                          |                | 
| data arrival time                        |  0.4020        | 
| data required time                       | -0.3500        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[5]/D 
  
 Path Start Point : b[6] 
 Path End Point   : B_r_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[6]                        Rise  0.2000 0.0000 0.7070 1.067    0.699202 1.7662            1       100      c             | 
|    drc_ipo_c41/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c41/Z     CLKBUF_X1 Rise  0.3380 0.1380 0.0420 2.01629  4.51564  6.53193           3       100                    | 
|    i_0_0_279/C1      AOI222_X1 Rise  0.3380 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_279/ZN      AOI222_X1 Fall  0.3750 0.0370 0.0120 0.671885 3.1132   3.78509           2       100                    | 
|    i_0_0_177/A2      NOR2_X1   Fall  0.3750 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_177/ZN      NOR2_X1   Rise  0.4000 0.0250 0.0120 0.218115 0.699202 0.917317          1       100                    | 
|    CLOCK_slh__c199/A CLKBUF_X1 Rise  0.4000 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c199/Z CLKBUF_X1 Rise  0.4290 0.0290 0.0070 0.341506 1.06234  1.40385           1       100                    | 
|    B_r_reg[5]/D      DFF_X1    Rise  0.4290 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[5]/CK       DFF_X1    Rise  0.3550 0.0510 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3550 0.3550 | 
| library hold check                       |  0.0210 0.3760 | 
| data required time                       |  0.3760        | 
|                                          |                | 
| data arrival time                        |  0.4290        | 
| data required time                       | -0.3760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0530        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[8]/D 
  
 Path Start Point : a[8] 
 Path End Point   : A_r_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    a[8]                    Rise  0.2000  0.0000 0.7070             0.684578 0.699202 1.38378           1       100      c             | 
|    drc_ipo_c75/A CLKBUF_X1 Rise  0.2000  0.0000 0.7070                      0.77983                                                   | 
|    drc_ipo_c75/Z CLKBUF_X1 Rise  0.3420  0.1420 0.0430             1.42033  5.88349  7.30382           4       100                    | 
|    i_0_0_349/B1  AOI222_X1 Rise  0.3420  0.0000 0.0430                      1.57913                                                   | 
|    i_0_0_349/ZN  AOI222_X1 Fall  0.3770  0.0350 0.0120             0.987941 2.97694  3.96488           2       100                    | 
|    i_0_0_348/A2  NOR2_X1   Fall  0.3760 -0.0010 0.0120    -0.0010           1.56385                                                   | 
|    i_0_0_348/ZN  NOR2_X1   Rise  0.4030  0.0270 0.0140             0.263916 1.06234  1.32626           1       100                    | 
|    A_r_reg[8]/D  DFF_X1    Rise  0.4030  0.0000 0.0140                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[8]/CK       DFF_X1    Rise  0.3260 0.0220 0.1170          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3260 0.3260 | 
| library hold check                       |  0.0230 0.3490 | 
| data required time                       |  0.3490        | 
|                                          |                | 
| data arrival time                        |  0.4030        | 
| data required time                       | -0.3490        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0540        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[9]/D 
  
 Path Start Point : a[9] 
 Path End Point   : A_r_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[9]                    Rise  0.2000 0.0000 0.7070 0.214299 0.699202 0.913501          1       100      c             | 
|    drc_ipo_c76/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c76/Z CLKBUF_X1 Rise  0.3410 0.1410 0.0430 1.31749  5.88349  7.20098           4       100                    | 
|    i_0_0_351/B1  AOI222_X1 Rise  0.3410 0.0000 0.0430          1.57913                                                   | 
|    i_0_0_351/ZN  AOI222_X1 Fall  0.3760 0.0350 0.0120 0.815663 2.97694  3.7926            2       100                    | 
|    i_0_0_350/A2  NOR2_X1   Fall  0.3760 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_350/ZN  NOR2_X1   Rise  0.4040 0.0280 0.0140 0.347074 1.06234  1.40942           1       100                    | 
|    A_r_reg[9]/D  DFF_X1    Rise  0.4040 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[9]/CK       DFF_X1    Rise  0.3260 0.0220 0.1170          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3260 0.3260 | 
| library hold check                       |  0.0230 0.3490 | 
| data required time                       |  0.3490        | 
|                                          |                | 
| data arrival time                        |  0.4040        | 
| data required time                       | -0.3490        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0550        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[27]/D 
  
 Path Start Point : b[28] 
 Path End Point   : B_r_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[28]                   Rise  0.2000 0.0000 0.7070 0.478829 0.699202 1.17803           1       100      c             | 
|    drc_ipo_c63/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c63/Z CLKBUF_X1 Rise  0.3540 0.1540 0.0450 3.93068  7.31622  11.2469           5       100                    | 
|    i_0_0_323/C1  AOI222_X1 Rise  0.3550 0.0010 0.0450          1.54721                                                   | 
|    i_0_0_323/ZN  AOI222_X1 Fall  0.3930 0.0380 0.0120 0.595903 3.1132   3.70911           2       100                    | 
|    i_0_0_199/A2  NOR2_X1   Fall  0.3930 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_199/ZN  NOR2_X1   Rise  0.4280 0.0350 0.0210 1.73482  1.06234  2.79716           1       100                    | 
|    B_r_reg[27]/D DFF_X1    Rise  0.4280 0.0000 0.0210          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[27]/CK      DFF_X1    Rise  0.3470 0.0430 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3470 0.3470 | 
| library hold check                       |  0.0260 0.3730 | 
| data required time                       |  0.3730        | 
|                                          |                | 
| data arrival time                        |  0.4280        | 
| data required time                       | -0.3730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0550        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[0]/D 
  
 Path Start Point : b[1] 
 Path End Point   : B_r_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[1]                        Rise  0.2000 0.0000 0.7070 0.803957 0.699202 1.50316           1       100      c             | 
|    drc_ipo_c36/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c36/Z     CLKBUF_X1 Rise  0.3330 0.1330 0.0410 0.948208 4.61145  5.55966           3       100                    | 
|    i_0_0_269/C1      AOI222_X1 Rise  0.3330 0.0000 0.0410          1.54721                                                   | 
|    i_0_0_269/ZN      AOI222_X1 Fall  0.3710 0.0380 0.0130 1.18033  3.1132   4.29354           2       100                    | 
|    i_0_0_172/A2      NOR2_X1   Fall  0.3710 0.0000 0.0130          1.56385                                                   | 
|    i_0_0_172/ZN      NOR2_X1   Rise  0.3960 0.0250 0.0120 0.155522 0.699202 0.854724          1       100                    | 
|    CLOCK_slh__c207/A CLKBUF_X1 Rise  0.3960 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c207/Z CLKBUF_X1 Rise  0.4300 0.0340 0.0110 0.878428 2.12468  3.00311           2       100                    | 
|    B_r_reg[0]/D      DFF_X1    Rise  0.4300 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[0]/CK       DFF_X1    Rise  0.3530 0.0490 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3530 0.3530 | 
| library hold check                       |  0.0220 0.3750 | 
| data required time                       |  0.3750        | 
|                                          |                | 
| data arrival time                        |  0.4300        | 
| data required time                       | -0.3750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0550        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[24]/D 
  
 Path Start Point : a[24] 
 Path End Point   : A_r_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[24]                   Rise  0.2000 0.0000 0.7070 0.743942 0.699202 1.44314           1       100      c             | 
|    drc_ipo_c91/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c91/Z CLKBUF_X1 Rise  0.3490 0.1490 0.0440 3.31021  6.26169  9.57189           5       100                    | 
|    i_0_0_381/B1  AOI222_X1 Rise  0.3490 0.0000 0.0440          1.57913                                                   | 
|    i_0_0_381/ZN  AOI222_X1 Fall  0.3830 0.0340 0.0110 0.342441 2.97694  3.31938           2       100                    | 
|    i_0_0_380/A2  NOR2_X1   Fall  0.3830 0.0000 0.0110          1.56385                                                   | 
|    i_0_0_380/ZN  NOR2_X1   Rise  0.4120 0.0290 0.0150 0.562016 1.06234  1.62436           1       100                    | 
|    A_r_reg[24]/D DFF_X1    Rise  0.4120 0.0000 0.0150          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[24]/CK      DFF_X1    Rise  0.3330 0.0290 0.1170          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3330 0.3330 | 
| library hold check                       |  0.0230 0.3560 | 
| data required time                       |  0.3560        | 
|                                          |                | 
| data arrival time                        |  0.4120        | 
| data required time                       | -0.3560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0560        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[18]/D 
  
 Path Start Point : a[18] 
 Path End Point   : A_r_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[18]                   Rise  0.2000 0.0000 0.7070 0.707768 0.699202 1.40697           1       100      c             | 
|    drc_ipo_c85/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c85/Z CLKBUF_X1 Rise  0.3310 0.1310 0.0410 0.677421 4.4704   5.14782           3       100                    | 
|    i_0_0_369/B1  AOI222_X1 Rise  0.3310 0.0000 0.0410          1.57913                                                   | 
|    i_0_0_369/ZN  AOI222_X1 Fall  0.3660 0.0350 0.0120 0.997605 2.97694  3.97454           2       100                    | 
|    i_0_0_368/A2  NOR2_X1   Fall  0.3660 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_368/ZN  NOR2_X1   Rise  0.3930 0.0270 0.0140 0.261312 1.06234  1.32365           1       100                    | 
|    A_r_reg[18]/D DFF_X1    Rise  0.3930 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[18]/CK      DFF_X1    Rise  0.3130 0.0090 0.1180          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3130 0.3130 | 
| library hold check                       |  0.0230 0.3360 | 
| data required time                       |  0.3360        | 
|                                          |                | 
| data arrival time                        |  0.3930        | 
| data required time                       | -0.3360        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[26]/D 
  
 Path Start Point : a[26] 
 Path End Point   : A_r_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[26]                   Rise  0.2000 0.0000 0.7070 0.853615 0.699202 1.55282           1       100      c             | 
|    drc_ipo_c93/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c93/Z CLKBUF_X1 Rise  0.3290 0.1290 0.0400 1.13174  3.68315  4.81488           3       100                    | 
|    i_0_0_385/B1  AOI222_X1 Rise  0.3290 0.0000 0.0400          1.57913                                                   | 
|    i_0_0_385/ZN  AOI222_X1 Fall  0.3650 0.0360 0.0130 1.59446  2.97694  4.57139           2       100                    | 
|    i_0_0_384/A2  NOR2_X1   Fall  0.3650 0.0000 0.0130          1.56385                                                   | 
|    i_0_0_384/ZN  NOR2_X1   Rise  0.3930 0.0280 0.0140 0.347378 1.06234  1.40972           1       100                    | 
|    A_r_reg[26]/D DFF_X1    Rise  0.3930 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    A_r_reg[26]/CK      DFF_X1    Rise  0.3120 0.0080 0.1310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3120 0.3120 | 
| library hold check                       |  0.0240 0.3360 | 
| data required time                       |  0.3360        | 
|                                          |                | 
| data arrival time                        |  0.3930        | 
| data required time                       | -0.3360        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[5]/D 
  
 Path Start Point : a[5] 
 Path End Point   : A_r_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[5]                    Rise  0.2000 0.0000 0.7070 0.449467 0.699202 1.14867           1       100      c             | 
|    drc_ipo_c72/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c72/Z CLKBUF_X1 Rise  0.3420 0.1420 0.0430 1.51705  5.88349  7.40054           4       100                    | 
|    i_0_0_343/B1  AOI222_X1 Rise  0.3420 0.0000 0.0430          1.57913                                                   | 
|    i_0_0_343/ZN  AOI222_X1 Fall  0.3790 0.0370 0.0130 1.41425  2.97694  4.39119           2       100                    | 
|    i_0_0_342/A2  NOR2_X1   Fall  0.3790 0.0000 0.0130          1.56385                                                   | 
|    i_0_0_342/ZN  NOR2_X1   Rise  0.4070 0.0280 0.0140 0.345325 1.06234  1.40767           1       100                    | 
|    A_r_reg[5]/D  DFF_X1    Rise  0.4070 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[5]/CK       DFF_X1    Rise  0.3270 0.0230 0.1170          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3270 0.3270 | 
| library hold check                       |  0.0230 0.3500 | 
| data required time                       |  0.3500        | 
|                                          |                | 
| data arrival time                        |  0.4070        | 
| data required time                       | -0.3500        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[1]/D 
  
 Path Start Point : a[1] 
 Path End Point   : A_r_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[1]                    Rise  0.2000 0.0000 0.7070 0.473912 0.699202 1.17311           1       100      c             | 
|    drc_ipo_c68/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c68/Z CLKBUF_X1 Rise  0.3470 0.1470 0.0440 4.34037  4.4704   8.81077           3       100                    | 
|    i_0_0_335/B1  AOI222_X1 Rise  0.3480 0.0010 0.0440          1.57913                                                   | 
|    i_0_0_335/ZN  AOI222_X1 Fall  0.3810 0.0330 0.0110 0.28885  2.97694  3.26579           2       100                    | 
|    i_0_0_334/A2  NOR2_X1   Fall  0.3810 0.0000 0.0110          1.56385                                                   | 
|    i_0_0_334/ZN  NOR2_X1   Rise  0.4100 0.0290 0.0160 0.692907 1.06234  1.75525           1       100                    | 
|    A_r_reg[1]/D  DFF_X1    Rise  0.4100 0.0000 0.0160          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[1]/CK       DFF_X1    Rise  0.3300 0.0260 0.1170          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3300 0.3300 | 
| library hold check                       |  0.0230 0.3530 | 
| data required time                       |  0.3530        | 
|                                          |                | 
| data arrival time                        |  0.4100        | 
| data required time                       | -0.3530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[24]/D 
  
 Path Start Point : b[25] 
 Path End Point   : B_r_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[25]                       Rise  0.2000 0.0000 0.7070 0.374625 0.699202 1.07383           1       100      c             | 
|    drc_ipo_c60/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c60/Z     CLKBUF_X1 Rise  0.3400 0.1400 0.0420 2.22786  4.70778  6.93565           4       100                    | 
|    i_0_0_317/C1      AOI222_X1 Rise  0.3400 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_317/ZN      AOI222_X1 Fall  0.3780 0.0380 0.0120 0.822072 3.1132   3.93528           2       100                    | 
|    i_0_0_196/A2      NOR2_X1   Fall  0.3780 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_196/ZN      NOR2_X1   Rise  0.4040 0.0260 0.0120 0.285059 0.699202 0.984261          1       100                    | 
|    CLOCK_slh__c203/A CLKBUF_X1 Rise  0.4040 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c203/Z CLKBUF_X1 Rise  0.4360 0.0320 0.0090 1.18462  1.06234  2.24697           1       100                    | 
|    B_r_reg[24]/D     DFF_X1    Rise  0.4360 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[24]/CK      DFF_X1    Rise  0.3580 0.0540 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3580 0.3580 | 
| library hold check                       |  0.0210 0.3790 | 
| data required time                       |  0.3790        | 
|                                          |                | 
| data arrival time                        |  0.4360        | 
| data required time                       | -0.3790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[16]/D 
  
 Path Start Point : b[17] 
 Path End Point   : B_r_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[17]                       Rise  0.2000 0.0000 0.7070 0.619281 0.699202 1.31848           1       100      c             | 
|    drc_ipo_c52/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c52/Z     CLKBUF_X1 Rise  0.3430 0.1430 0.0430 1.93881  5.48037  7.41918           4       100                    | 
|    i_0_0_301/C1      AOI222_X1 Rise  0.3430 0.0000 0.0430          1.54721                                                   | 
|    i_0_0_301/ZN      AOI222_X1 Fall  0.3810 0.0380 0.0120 0.926805 3.1132   4.04001           2       100                    | 
|    i_0_0_188/A2      NOR2_X1   Fall  0.3810 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_188/ZN      NOR2_X1   Rise  0.4070 0.0260 0.0130 0.431705 0.699202 1.13091           1       100                    | 
|    CLOCK_slh__c197/A CLKBUF_X1 Rise  0.4070 0.0000 0.0130          0.77983                                                   | 
|    CLOCK_slh__c197/Z CLKBUF_X1 Rise  0.4370 0.0300 0.0080 0.441724 1.06234  1.50407           1       100                    | 
|    B_r_reg[16]/D     DFF_X1    Rise  0.4370 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[16]/CK      DFF_X1    Rise  0.3590 0.0550 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3590 0.3590 | 
| library hold check                       |  0.0210 0.3800 | 
| data required time                       |  0.3800        | 
|                                          |                | 
| data arrival time                        |  0.4370        | 
| data required time                       | -0.3800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[15]/D 
  
 Path Start Point : a[15] 
 Path End Point   : A_r_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    a[15]                   Rise  0.2000  0.0000 0.7070             0.368725 0.699202 1.06793           1       100      c             | 
|    drc_ipo_c82/A CLKBUF_X1 Rise  0.2000  0.0000 0.7070                      0.77983                                                   | 
|    drc_ipo_c82/Z CLKBUF_X1 Rise  0.3330  0.1330 0.0410             1.07268  4.4704   5.54308           3       100                    | 
|    i_0_0_363/B1  AOI222_X1 Rise  0.3330  0.0000 0.0410                      1.57913                                                   | 
|    i_0_0_363/ZN  AOI222_X1 Fall  0.3680  0.0350 0.0120             1.06668  2.97694  4.04362           2       100                    | 
|    i_0_0_362/A2  NOR2_X1   Fall  0.3680  0.0000 0.0120                      1.56385                                                   | 
|    i_0_0_362/ZN  NOR2_X1   Rise  0.3980  0.0300 0.0160             0.749041 1.06234  1.81138           1       100                    | 
|    A_r_reg[15]/D DFF_X1    Rise  0.3970 -0.0010 0.0160    -0.0010           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[15]/CK      DFF_X1    Rise  0.3160 0.0120 0.1180          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3160 0.3160 | 
| library hold check                       |  0.0230 0.3390 | 
| data required time                       |  0.3390        | 
|                                          |                | 
| data arrival time                        |  0.3970        | 
| data required time                       | -0.3390        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0580        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[11]/D 
  
 Path Start Point : a[11] 
 Path End Point   : A_r_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    a[11]                   Rise  0.2000  0.0000 0.7070             0.484501 0.699202 1.1837            1       100      c             | 
|    drc_ipo_c78/A CLKBUF_X1 Rise  0.2000  0.0000 0.7070                      0.77983                                                   | 
|    drc_ipo_c78/Z CLKBUF_X1 Rise  0.3370  0.1370 0.0420             1.83901  4.4704   6.30941           3       100                    | 
|    i_0_0_355/B1  AOI222_X1 Rise  0.3370  0.0000 0.0420                      1.57913                                                   | 
|    i_0_0_355/ZN  AOI222_X1 Fall  0.3740  0.0370 0.0130             1.69038  2.97694  4.66732           2       100                    | 
|    i_0_0_354/A2  NOR2_X1   Fall  0.3730 -0.0010 0.0130    -0.0010           1.56385                                                   | 
|    i_0_0_354/ZN  NOR2_X1   Rise  0.4010  0.0280 0.0140             0.355166 1.06234  1.41751           1       100                    | 
|    A_r_reg[11]/D DFF_X1    Rise  0.4010  0.0000 0.0140                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[11]/CK      DFF_X1    Rise  0.3200 0.0160 0.1170          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3200 0.3200 | 
| library hold check                       |  0.0230 0.3430 | 
| data required time                       |  0.3430        | 
|                                          |                | 
| data arrival time                        |  0.4010        | 
| data required time                       | -0.3430        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0580        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[10]/D 
  
 Path Start Point : b[11] 
 Path End Point   : B_r_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[11]                       Rise  0.2000 0.0000 0.7070 0.500044 0.699202 1.19925           1       100      c             | 
|    drc_ipo_c46/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c46/Z     CLKBUF_X1 Rise  0.3280 0.1280 0.0400 1.54395  2.98275  4.52669           2       100                    | 
|    i_0_0_291/A2      AOI22_X1  Rise  0.3280 0.0000 0.0400          1.68975                                                   | 
|    i_0_0_291/ZN      AOI22_X1  Fall  0.3460 0.0180 0.0090 0.188789 0.894119 1.08291           1       100                    | 
|    i_0_0_290/A2      AND2_X1   Fall  0.3460 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_290/ZN      AND2_X1   Fall  0.3810 0.0350 0.0080 0.855396 3.1132   3.9686            2       100                    | 
|    i_0_0_182/A2      NOR2_X1   Fall  0.3810 0.0000 0.0080          1.56385                                                   | 
|    i_0_0_182/ZN      NOR2_X1   Rise  0.4060 0.0250 0.0130 0.401474 0.699202 1.10068           1       100                    | 
|    CLOCK_slh__c211/A CLKBUF_X1 Rise  0.4060 0.0000 0.0130          0.77983                                                   | 
|    CLOCK_slh__c211/Z CLKBUF_X1 Rise  0.4360 0.0300 0.0080 0.357903 1.06234  1.42025           1       100                    | 
|    B_r_reg[10]/D     DFF_X1    Rise  0.4360 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[10]/CK      DFF_X1    Rise  0.3560 0.0520 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3560 0.3560 | 
| library hold check                       |  0.0210 0.3770 | 
| data required time                       |  0.3770        | 
|                                          |                | 
| data arrival time                        |  0.4360        | 
| data required time                       | -0.3770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0590        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[23]/D 
  
 Path Start Point : a[23] 
 Path End Point   : A_r_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[23]                   Rise  0.2000 0.0000 0.7070 0.358236 0.699202 1.05744           1       100      c             | 
|    drc_ipo_c90/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c90/Z CLKBUF_X1 Rise  0.3320 0.1320 0.0410 0.94976  4.4704   5.42016           3       100                    | 
|    i_0_0_379/B1  AOI222_X1 Rise  0.3320 0.0000 0.0410          1.57913                                                   | 
|    i_0_0_379/ZN  AOI222_X1 Fall  0.3660 0.0340 0.0110 0.699232 2.97694  3.67617           2       100                    | 
|    i_0_0_378/A2  NOR2_X1   Fall  0.3660 0.0000 0.0110          1.56385                                                   | 
|    i_0_0_378/ZN  NOR2_X1   Rise  0.3940 0.0280 0.0150 0.55259  1.06234  1.61493           1       100                    | 
|    A_r_reg[23]/D DFF_X1    Rise  0.3940 0.0000 0.0150          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[23]/CK      DFF_X1    Rise  0.3100 0.0060 0.1180          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3100 0.3100 | 
| library hold check                       |  0.0230 0.3330 | 
| data required time                       |  0.3330        | 
|                                          |                | 
| data arrival time                        |  0.3940        | 
| data required time                       | -0.3330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0610        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[12]/D 
  
 Path Start Point : a[12] 
 Path End Point   : A_r_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[12]                   Rise  0.2000 0.0000 0.7070 0.376147 0.699202 1.07535           1       100      c             | 
|    drc_ipo_c79/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c79/Z CLKBUF_X1 Rise  0.3440 0.1440 0.0430 1.98481  5.88349  7.8683            4       100                    | 
|    i_0_0_357/B1  AOI222_X1 Rise  0.3440 0.0000 0.0430          1.57913                                                   | 
|    i_0_0_357/ZN  AOI222_X1 Fall  0.3780 0.0340 0.0110 0.663792 2.97694  3.64073           2       100                    | 
|    i_0_0_356/A2  NOR2_X1   Fall  0.3780 0.0000 0.0110          1.56385                                                   | 
|    i_0_0_356/ZN  NOR2_X1   Rise  0.4060 0.0280 0.0150 0.542455 1.06234  1.6048            1       100                    | 
|    A_r_reg[12]/D DFF_X1    Rise  0.4060 0.0000 0.0150          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[12]/CK      DFF_X1    Rise  0.3220 0.0180 0.1170          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3220 0.3220 | 
| library hold check                       |  0.0230 0.3450 | 
| data required time                       |  0.3450        | 
|                                          |                | 
| data arrival time                        |  0.4060        | 
| data required time                       | -0.3450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0610        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[4]/D 
  
 Path Start Point : a[4] 
 Path End Point   : A_r_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[4]                    Rise  0.2000 0.0000 0.7070 0.526669 0.699202 1.22587           1       100      c             | 
|    drc_ipo_c71/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c71/Z CLKBUF_X1 Rise  0.3490 0.1490 0.0440 3.53355  5.88349  9.41704           4       100                    | 
|    i_0_0_341/B1  AOI222_X1 Rise  0.3490 0.0000 0.0440          1.57913                                                   | 
|    i_0_0_341/ZN  AOI222_X1 Fall  0.3840 0.0350 0.0120 0.844585 2.97694  3.82152           2       100                    | 
|    i_0_0_340/A2  NOR2_X1   Fall  0.3840 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_340/ZN  NOR2_X1   Rise  0.4120 0.0280 0.0150 0.441828 1.06234  1.50417           1       100                    | 
|    A_r_reg[4]/D  DFF_X1    Rise  0.4120 0.0000 0.0150          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[4]/CK       DFF_X1    Rise  0.3270 0.0230 0.1170          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3270 0.3270 | 
| library hold check                       |  0.0230 0.3500 | 
| data required time                       |  0.3500        | 
|                                          |                | 
| data arrival time                        |  0.4120        | 
| data required time                       | -0.3500        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[0]/D 
  
 Path Start Point : a[0] 
 Path End Point   : A_r_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                        Rise  0.2000 0.0000 0.7070 0.378546 0.699202 1.07775           1       100      c             | 
|    drc_ipo_c67/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c67/Z     CLKBUF_X1 Rise  0.3450 0.1450 0.0430 3.50024  4.51226  8.0125            3       100                    | 
|    i_0_0_333/B1      AOI22_X1  Rise  0.3450 0.0000 0.0430          1.58401                                                   | 
|    i_0_0_333/ZN      AOI22_X1  Fall  0.3790 0.0340 0.0110 0.960282 2.97694  3.93722           2       100                    | 
|    i_0_0_332/A2      NOR2_X1   Fall  0.3790 0.0000 0.0110          1.56385                                                   | 
|    i_0_0_332/ZN      NOR2_X1   Rise  0.4040 0.0250 0.0120 0.212262 0.699202 0.911464          1       100                    | 
|    CLOCK_slh__c209/A CLKBUF_X1 Rise  0.4040 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c209/Z CLKBUF_X1 Rise  0.4330 0.0290 0.0070 0.330984 1.06234  1.39333           1       100                    | 
|    A_r_reg[0]/D      DFF_X1    Rise  0.4330 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    A_r_reg[0]/CK       DFF_X1    Rise  0.3500 0.0460 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0210 0.3710 | 
| data required time                       |  0.3710        | 
|                                          |                | 
| data arrival time                        |  0.4330        | 
| data required time                       | -0.3710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[16]/D 
  
 Path Start Point : a[16] 
 Path End Point   : A_r_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[16]                   Rise  0.2000 0.0000 0.7070 0.696328 0.699202 1.39553           1       100      c             | 
|    drc_ipo_c83/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c83/Z CLKBUF_X1 Rise  0.3390 0.1390 0.0420 0.935198 5.88349  6.81869           4       100                    | 
|    i_0_0_365/B1  AOI222_X1 Rise  0.3390 0.0000 0.0420          1.57913                                                   | 
|    i_0_0_365/ZN  AOI222_X1 Fall  0.3740 0.0350 0.0120 1.01494  2.97694  3.99187           2       100                    | 
|    i_0_0_364/A2  NOR2_X1   Fall  0.3740 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_364/ZN  NOR2_X1   Rise  0.4010 0.0270 0.0140 0.26192  1.06234  1.32426           1       100                    | 
|    A_r_reg[16]/D DFF_X1    Rise  0.4010 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[16]/CK      DFF_X1    Rise  0.3150 0.0110 0.1180          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3150 0.3150 | 
| library hold check                       |  0.0230 0.3380 | 
| data required time                       |  0.3380        | 
|                                          |                | 
| data arrival time                        |  0.4010        | 
| data required time                       | -0.3380        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0630        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[2]/D 
  
 Path Start Point : b[3] 
 Path End Point   : B_r_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[3]                        Rise  0.2000 0.0000 0.7070 0.466743 0.699202 1.16595           1       100      c             | 
|    drc_ipo_c38/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c38/Z     CLKBUF_X1 Rise  0.3380 0.1380 0.0420 1.96618  4.58453  6.55071           3       100                    | 
|    i_0_0_273/C1      AOI222_X1 Rise  0.3380 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_273/ZN      AOI222_X1 Fall  0.3750 0.0370 0.0120 0.64038  3.1132   3.75358           2       100                    | 
|    i_0_0_174/A2      NOR2_X1   Fall  0.3750 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_174/ZN      NOR2_X1   Rise  0.4010 0.0260 0.0120 0.314703 0.699202 1.01391           1       100                    | 
|    CLOCK_slh__c227/A CLKBUF_X1 Rise  0.4010 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c227/Z CLKBUF_X1 Rise  0.4300 0.0290 0.0070 0.256107 1.06234  1.31845           1       100                    | 
|    B_r_reg[2]/D      DFF_X1    Rise  0.4300 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[2]/CK       DFF_X1    Rise  0.3470 0.0430 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3470 0.3470 | 
| library hold check                       |  0.0200 0.3670 | 
| data required time                       |  0.3670        | 
|                                          |                | 
| data arrival time                        |  0.4300        | 
| data required time                       | -0.3670        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0630        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[19]/D 
  
 Path Start Point : a[19] 
 Path End Point   : A_r_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[19]                   Rise  0.2000 0.0000 0.7070 0.494947 0.699202 1.19415           1       100      c             | 
|    drc_ipo_c86/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c86/Z CLKBUF_X1 Rise  0.3380 0.1380 0.0420 2.10033  4.4704   6.57073           3       100                    | 
|    i_0_0_371/B1  AOI222_X1 Rise  0.3380 0.0000 0.0420          1.57913                                                   | 
|    i_0_0_371/ZN  AOI222_X1 Fall  0.3720 0.0340 0.0110 0.434013 2.97694  3.41095           2       100                    | 
|    i_0_0_370/A2  NOR2_X1   Fall  0.3720 0.0000 0.0110          1.56385                                                   | 
|    i_0_0_370/ZN  NOR2_X1   Rise  0.4000 0.0280 0.0140 0.404286 1.06234  1.46663           1       100                    | 
|    A_r_reg[19]/D DFF_X1    Rise  0.4000 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[19]/CK      DFF_X1    Rise  0.3130 0.0090 0.1180          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3130 0.3130 | 
| library hold check                       |  0.0230 0.3360 | 
| data required time                       |  0.3360        | 
|                                          |                | 
| data arrival time                        |  0.4000        | 
| data required time                       | -0.3360        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0640        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[14]/D 
  
 Path Start Point : a[14] 
 Path End Point   : A_r_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[14]                   Rise  0.2000 0.0000 0.7070 0.556369 0.699202 1.25557           1       100      c             | 
|    drc_ipo_c81/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c81/Z CLKBUF_X1 Rise  0.3380 0.1380 0.0420 2.04562  4.4704   6.51602           3       100                    | 
|    i_0_0_361/B1  AOI222_X1 Rise  0.3380 0.0000 0.0420          1.57913                                                   | 
|    i_0_0_361/ZN  AOI222_X1 Fall  0.3750 0.0370 0.0130 1.61002  2.97694  4.58695           2       100                    | 
|    i_0_0_360/A2  NOR2_X1   Fall  0.3750 0.0000 0.0130          1.56385                                                   | 
|    i_0_0_360/ZN  NOR2_X1   Rise  0.4030 0.0280 0.0140 0.372647 1.06234  1.43499           1       100                    | 
|    A_r_reg[14]/D DFF_X1    Rise  0.4030 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[14]/CK      DFF_X1    Rise  0.3160 0.0120 0.1170          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3160 0.3160 | 
| library hold check                       |  0.0230 0.3390 | 
| data required time                       |  0.3390        | 
|                                          |                | 
| data arrival time                        |  0.4030        | 
| data required time                       | -0.3390        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0640        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[13]/D 
  
 Path Start Point : a[13] 
 Path End Point   : A_r_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[13]                   Rise  0.2000 0.0000 0.7070 0.70393  0.699202 1.40313           1       100      c             | 
|    drc_ipo_c80/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c80/Z CLKBUF_X1 Rise  0.3430 0.1430 0.0430 1.62096  5.88349  7.50445           4       100                    | 
|    i_0_0_359/B1  AOI222_X1 Rise  0.3430 0.0000 0.0430          1.57913                                                   | 
|    i_0_0_359/ZN  AOI222_X1 Fall  0.3770 0.0340 0.0110 0.534642 2.97694  3.51158           2       100                    | 
|    i_0_0_358/A2  NOR2_X1   Fall  0.3770 0.0000 0.0110          1.56385                                                   | 
|    i_0_0_358/ZN  NOR2_X1   Rise  0.4050 0.0280 0.0150 0.438685 1.06234  1.50103           1       100                    | 
|    A_r_reg[13]/D DFF_X1    Rise  0.4050 0.0000 0.0150          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[13]/CK      DFF_X1    Rise  0.3180 0.0140 0.1170          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3180 0.3180 | 
| library hold check                       |  0.0230 0.3410 | 
| data required time                       |  0.3410        | 
|                                          |                | 
| data arrival time                        |  0.4050        | 
| data required time                       | -0.3410        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0640        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[9]/D 
  
 Path Start Point : b[10] 
 Path End Point   : B_r_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[10]                       Rise  0.2000 0.0000 0.7070 0.297129 0.699202 0.996331          1       100      c             | 
|    drc_ipo_c45/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c45/Z     CLKBUF_X1 Rise  0.3330 0.1330 0.0410 1.19062  4.39267  5.58329           3       100                    | 
|    i_0_0_287/A2      AOI22_X1  Rise  0.3330 0.0000 0.0410          1.68975                                                   | 
|    i_0_0_287/ZN      AOI22_X1  Fall  0.3520 0.0190 0.0090 0.266423 0.894119 1.16054           1       100                    | 
|    i_0_0_286/A2      AND2_X1   Fall  0.3520 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_286/ZN      AND2_X1   Fall  0.3870 0.0350 0.0080 0.724212 3.1132   3.83742           2       100                    | 
|    i_0_0_181/A2      NOR2_X1   Fall  0.3870 0.0000 0.0080          1.56385                                                   | 
|    i_0_0_181/ZN      NOR2_X1   Rise  0.4110 0.0240 0.0120 0.278094 0.699202 0.977296          1       100                    | 
|    CLOCK_slh__c221/A CLKBUF_X1 Rise  0.4110 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c221/Z CLKBUF_X1 Rise  0.4400 0.0290 0.0070 0.262155 1.06234  1.3245            1       100                    | 
|    B_r_reg[9]/D      DFF_X1    Rise  0.4400 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[9]/CK       DFF_X1    Rise  0.3560 0.0520 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3560 0.3560 | 
| library hold check                       |  0.0200 0.3760 | 
| data required time                       |  0.3760        | 
|                                          |                | 
| data arrival time                        |  0.4400        | 
| data required time                       | -0.3760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0640        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[12]/D 
  
 Path Start Point : b[13] 
 Path End Point   : B_r_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[13]                       Rise  0.2000 0.0000 0.7070 0.379815 0.699202 1.07902           1       100      c             | 
|    drc_ipo_c48/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c48/Z     CLKBUF_X1 Rise  0.3450 0.1450 0.0430 2.32606  5.64649  7.97255           4       100                    | 
|    i_0_0_293/C1      AOI222_X1 Rise  0.3450 0.0000 0.0430          1.54721                                                   | 
|    i_0_0_293/ZN      AOI222_X1 Fall  0.3860 0.0410 0.0140 2.06422  3.1132   5.17743           2       100                    | 
|    i_0_0_184/A2      NOR2_X1   Fall  0.3860 0.0000 0.0140          1.56385                                                   | 
|    i_0_0_184/ZN      NOR2_X1   Rise  0.4120 0.0260 0.0120 0.236165 0.699202 0.935367          1       100                    | 
|    CLOCK_slh__c215/A CLKBUF_X1 Rise  0.4120 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c215/Z CLKBUF_X1 Rise  0.4410 0.0290 0.0080 0.362496 1.06234  1.42484           1       100                    | 
|    B_r_reg[12]/D     DFF_X1    Rise  0.4410 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[12]/CK      DFF_X1    Rise  0.3560 0.0520 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3560 0.3560 | 
| library hold check                       |  0.0210 0.3770 | 
| data required time                       |  0.3770        | 
|                                          |                | 
| data arrival time                        |  0.4410        | 
| data required time                       | -0.3770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0640        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[15]/D 
  
 Path Start Point : b[16] 
 Path End Point   : B_r_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[16]                       Rise  0.2000 0.0000 0.7070 0.75744  0.699202 1.45664           1       100      c             | 
|    drc_ipo_c51/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c51/Z     CLKBUF_X1 Rise  0.3440 0.1440 0.0430 2.1768   5.43452  7.61132           4       100                    | 
|    i_0_0_299/C1      AOI222_X1 Rise  0.3440 0.0000 0.0430          1.54721                                                   | 
|    i_0_0_299/ZN      AOI222_X1 Fall  0.3820 0.0380 0.0120 0.984188 3.1132   4.09739           2       100                    | 
|    i_0_0_187/A2      NOR2_X1   Fall  0.3820 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_187/ZN      NOR2_X1   Rise  0.4110 0.0290 0.0150 0.842248 0.699202 1.54145           1       100                    | 
|    CLOCK_slh__c205/A CLKBUF_X1 Rise  0.4110 0.0000 0.0150          0.77983                                                   | 
|    CLOCK_slh__c205/Z CLKBUF_X1 Rise  0.4440 0.0330 0.0090 1.139    1.06234  2.20134           1       100                    | 
|    B_r_reg[15]/D     DFF_X1    Rise  0.4440 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[15]/CK      DFF_X1    Rise  0.3590 0.0550 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3590 0.3590 | 
| library hold check                       |  0.0210 0.3800 | 
| data required time                       |  0.3800        | 
|                                          |                | 
| data arrival time                        |  0.4440        | 
| data required time                       | -0.3800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0640        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[6]/D 
  
 Path Start Point : b[7] 
 Path End Point   : B_r_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[7]                        Rise  0.2000 0.0000 0.7070 0.408194 0.699202 1.1074            1       100      c             | 
|    drc_ipo_c42/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c42/Z     CLKBUF_X1 Rise  0.3300 0.1300 0.0410 1.10806  3.77565  4.88371           3       100                    | 
|    i_0_0_137/A2      AOI22_X1  Rise  0.3300 0.0000 0.0410          1.68975                                                   | 
|    i_0_0_137/ZN      AOI22_X1  Fall  0.3480 0.0180 0.0090 0.174478 0.894119 1.0686            1       100                    | 
|    i_0_0_136/A2      AND2_X1   Fall  0.3480 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_136/ZN      AND2_X1   Fall  0.3840 0.0360 0.0080 1.07438  3.1132   4.18759           2       100                    | 
|    i_0_0_178/A2      NOR2_X1   Fall  0.3840 0.0000 0.0080          1.56385                                                   | 
|    i_0_0_178/ZN      NOR2_X1   Rise  0.4100 0.0260 0.0140 0.681294 0.699202 1.3805            1       100                    | 
|    CLOCK_slh__c217/A CLKBUF_X1 Rise  0.4100 0.0000 0.0140          0.77983                                                   | 
|    CLOCK_slh__c217/Z CLKBUF_X1 Rise  0.4410 0.0310 0.0080 0.45813  1.06234  1.52047           1       100                    | 
|    B_r_reg[6]/D      DFF_X1    Rise  0.4410 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[6]/CK       DFF_X1    Rise  0.3550 0.0510 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3550 0.3550 | 
| library hold check                       |  0.0210 0.3760 | 
| data required time                       |  0.3760        | 
|                                          |                | 
| data arrival time                        |  0.4410        | 
| data required time                       | -0.3760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0650        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[7]/D 
  
 Path Start Point : b[8] 
 Path End Point   : B_r_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[8]                        Rise  0.2000 0.0000 0.7070 0.925478 0.699202 1.62468           1       100      c             | 
|    drc_ipo_c43/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c43/Z     CLKBUF_X1 Rise  0.3360 0.1360 0.0420 1.57354  4.54107  6.11461           3       100                    | 
|    i_0_0_271/A2      AOI22_X1  Rise  0.3360 0.0000 0.0420          1.68975                                                   | 
|    i_0_0_271/ZN      AOI22_X1  Fall  0.3540 0.0180 0.0090 0.191424 0.894119 1.08554           1       100                    | 
|    i_0_0_270/A2      AND2_X1   Fall  0.3540 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_270/ZN      AND2_X1   Fall  0.3890 0.0350 0.0080 0.750809 3.1132   3.86401           2       100                    | 
|    i_0_0_179/A2      NOR2_X1   Fall  0.3890 0.0000 0.0080          1.56385                                                   | 
|    i_0_0_179/ZN      NOR2_X1   Rise  0.4120 0.0230 0.0120 0.179375 0.699202 0.878577          1       100                    | 
|    CLOCK_slh__c223/A CLKBUF_X1 Rise  0.4120 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c223/Z CLKBUF_X1 Rise  0.4410 0.0290 0.0070 0.234403 1.06234  1.29675           1       100                    | 
|    B_r_reg[7]/D      DFF_X1    Rise  0.4410 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[7]/CK       DFF_X1    Rise  0.3560 0.0520 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3560 0.3560 | 
| library hold check                       |  0.0200 0.3760 | 
| data required time                       |  0.3760        | 
|                                          |                | 
| data arrival time                        |  0.4410        | 
| data required time                       | -0.3760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0650        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[20]/D 
  
 Path Start Point : b[21] 
 Path End Point   : B_r_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[21]                       Rise  0.2000 0.0000 0.7070 0.486633 0.699202 1.18583           1       100      c             | 
|    drc_ipo_c56/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c56/Z     CLKBUF_X1 Rise  0.3490 0.1490 0.0440 3.65555  5.82683  9.48238           4       100                    | 
|    i_0_0_309/C1      AOI222_X1 Rise  0.3500 0.0010 0.0440          1.54721                                                   | 
|    i_0_0_309/ZN      AOI222_X1 Fall  0.3880 0.0380 0.0120 0.864226 3.1132   3.97743           2       100                    | 
|    i_0_0_192/A2      NOR2_X1   Fall  0.3880 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_192/ZN      NOR2_X1   Rise  0.4140 0.0260 0.0130 0.381699 0.699202 1.0809            1       100                    | 
|    CLOCK_slh__c213/A CLKBUF_X1 Rise  0.4140 0.0000 0.0130          0.77983                                                   | 
|    CLOCK_slh__c213/Z CLKBUF_X1 Rise  0.4440 0.0300 0.0080 0.510839 1.06234  1.57318           1       100                    | 
|    B_r_reg[20]/D     DFF_X1    Rise  0.4440 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[20]/CK      DFF_X1    Rise  0.3580 0.0540 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3580 0.3580 | 
| library hold check                       |  0.0210 0.3790 | 
| data required time                       |  0.3790        | 
|                                          |                | 
| data arrival time                        |  0.4440        | 
| data required time                       | -0.3790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0650        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[30]/D 
  
 Path Start Point : a[30] 
 Path End Point   : A_r_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    a[30]                   Rise  0.2000  0.0000 0.7070             0.629526 0.699202 1.32873           1       100      c             | 
|    drc_ipo_c97/A CLKBUF_X1 Rise  0.2000  0.0000 0.7070                      0.77983                                                   | 
|    drc_ipo_c97/Z CLKBUF_X1 Rise  0.3460  0.1460 0.0430             2.17219  6.12763  8.29982           3       100                    | 
|    i_0_0_393/B1  AOI222_X1 Rise  0.3460  0.0000 0.0430                      1.57913                                                   | 
|    i_0_0_393/ZN  AOI222_X1 Fall  0.3820  0.0360 0.0120             1.03904  2.97694  4.01597           2       100                    | 
|    i_0_0_392/A2  NOR2_X1   Fall  0.3810 -0.0010 0.0120    -0.0010           1.56385                                                   | 
|    i_0_0_392/ZN  NOR2_X1   Rise  0.4080  0.0270 0.0140             0.282258 1.06234  1.3446            1       100                    | 
|    A_r_reg[30]/D DFF_X1    Rise  0.4080  0.0000 0.0140                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    A_r_reg[30]/CK      DFF_X1    Rise  0.3170 0.0130 0.1330          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3170 0.3170 | 
| library hold check                       |  0.0240 0.3410 | 
| data required time                       |  0.3410        | 
|                                          |                | 
| data arrival time                        |  0.4080        | 
| data required time                       | -0.3410        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0670        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[25]/D 
  
 Path Start Point : b[26] 
 Path End Point   : B_r_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[26]                       Rise  0.2000 0.0000 0.7070 0.758929 0.699202 1.45813           1       100      c             | 
|    drc_ipo_c61/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c61/Z     CLKBUF_X1 Rise  0.3490 0.1490 0.0440 5.94685  3.75526  9.70211           3       100                    | 
|    i_0_0_319/C1      AOI222_X1 Rise  0.3500 0.0010 0.0440          1.54721                                                   | 
|    i_0_0_319/ZN      AOI222_X1 Fall  0.3890 0.0390 0.0120 1.11278  3.1132   4.22599           2       100                    | 
|    i_0_0_197/A2      NOR2_X1   Fall  0.3890 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_197/ZN      NOR2_X1   Rise  0.4150 0.0260 0.0120 0.267394 0.699202 0.966596          1       100                    | 
|    CLOCK_slh__c231/A CLKBUF_X1 Rise  0.4150 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c231/Z CLKBUF_X1 Rise  0.4440 0.0290 0.0070 0.262277 1.06234  1.32462           1       100                    | 
|    B_r_reg[25]/D     DFF_X1    Rise  0.4440 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[25]/CK      DFF_X1    Rise  0.3570 0.0530 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3570 0.3570 | 
| library hold check                       |  0.0200 0.3770 | 
| data required time                       |  0.3770        | 
|                                          |                | 
| data arrival time                        |  0.4440        | 
| data required time                       | -0.3770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0670        | 
-------------------------------------------------------------


 Timing Path to c_reg[4]/D 
  
 Path Start Point : b[5] 
 Path End Point   : c_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[5]                    Rise  0.2000 0.0000 0.7070 0.60666  0.699202 1.30586           1       100      c             | 
|    drc_ipo_c40/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c40/Z CLKBUF_X1 Rise  0.3300 0.1300 0.0410 1.85557  3.08226  4.93782           2       100                    | 
|    i_0_0_277/C1  AOI222_X1 Rise  0.3300 0.0000 0.0410          1.54721                                                   | 
|    i_0_0_277/ZN  AOI222_X1 Fall  0.3670 0.0370 0.0120 0.775468 3.1132   3.88867           2       100                    | 
|    i_0_0_276/A   INV_X1    Fall  0.3670 0.0000 0.0120          1.54936                                                   | 
|    i_0_0_276/ZN  INV_X1    Rise  0.3950 0.0280 0.0190 1.55266  5.91311  7.46577           4       100                    | 
|    i_0_0_21/A1   AOI22_X1  Rise  0.3950 0.0000 0.0190          1.68751                                                   | 
|    i_0_0_21/ZN   AOI22_X1  Fall  0.4120 0.0170 0.0090 0.316721 1.54936  1.86608           1       100                    | 
|    i_0_0_20/A    INV_X1    Fall  0.4120 0.0000 0.0090          1.54936                                                   | 
|    i_0_0_20/ZN   INV_X1    Rise  0.4240 0.0120 0.0070 0.37087  1.06234  1.43321           1       100                    | 
|    c_reg[4]/D    DFF_X1    Rise  0.4240 0.0000 0.0070          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[4]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3360 0.3360 | 
| library hold check                       |  0.0200 0.3560 | 
| data required time                       |  0.3560        | 
|                                          |                | 
| data arrival time                        |  0.4240        | 
| data required time                       | -0.3560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[28]/D 
  
 Path Start Point : b[29] 
 Path End Point   : B_r_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[29]                       Rise  0.2000 0.0000 0.7070 0.781681 0.699202 1.48088           1       100      c             | 
|    drc_ipo_c64/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c64/Z     CLKBUF_X1 Rise  0.3450 0.1450 0.0430 2.33447  5.72371  8.05818           4       100                    | 
|    i_0_0_325/C1      AOI222_X1 Rise  0.3450 0.0000 0.0430          1.54721                                                   | 
|    i_0_0_325/ZN      AOI222_X1 Fall  0.3850 0.0400 0.0130 1.65489  3.1132   4.76809           2       100                    | 
|    i_0_0_200/A2      NOR2_X1   Fall  0.3850 0.0000 0.0130          1.56385                                                   | 
|    i_0_0_200/ZN      NOR2_X1   Rise  0.4100 0.0250 0.0120 0.166746 0.699202 0.865948          1       100                    | 
|    CLOCK_slh__c229/A CLKBUF_X1 Rise  0.4100 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c229/Z CLKBUF_X1 Rise  0.4390 0.0290 0.0070 0.28688  1.06234  1.34922           1       100                    | 
|    B_r_reg[28]/D     DFF_X1    Rise  0.4390 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[28]/CK      DFF_X1    Rise  0.3500 0.0460 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0210 0.3710 | 
| data required time                       |  0.3710        | 
|                                          |                | 
| data arrival time                        |  0.4390        | 
| data required time                       | -0.3710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[11]/D 
  
 Path Start Point : b[12] 
 Path End Point   : B_r_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[12]                       Rise  0.2000 0.0000 0.7070 0.474749 0.699202 1.17395           1       100      c             | 
|    drc_ipo_c47/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c47/Z     CLKBUF_X1 Rise  0.3380 0.1380 0.0420 1.11202  5.38087  6.49289           4       100                    | 
|    i_0_0_413/A2      AOI22_X1  Rise  0.3380 0.0000 0.0420          1.68975                                                   | 
|    i_0_0_413/ZN      AOI22_X1  Fall  0.3570 0.0190 0.0100 0.463449 0.894119 1.35757           1       100                    | 
|    i_0_0_399/A2      AND2_X1   Fall  0.3570 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_399/ZN      AND2_X1   Fall  0.3920 0.0350 0.0080 0.28715  3.1132   3.40035           2       100                    | 
|    i_0_0_183/A2      NOR2_X1   Fall  0.3920 0.0000 0.0080          1.56385                                                   | 
|    i_0_0_183/ZN      NOR2_X1   Rise  0.4160 0.0240 0.0120 0.34286  0.699202 1.04206           1       100                    | 
|    CLOCK_slh__c236/A CLKBUF_X1 Rise  0.4160 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c236/Z CLKBUF_X1 Rise  0.4450 0.0290 0.0080 0.387148 1.06234  1.44949           1       100                    | 
|    B_r_reg[11]/D     DFF_X1    Rise  0.4450 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[11]/CK      DFF_X1    Rise  0.3560 0.0520 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3560 0.3560 | 
| library hold check                       |  0.0210 0.3770 | 
| data required time                       |  0.3770        | 
|                                          |                | 
| data arrival time                        |  0.4450        | 
| data required time                       | -0.3770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[19]/D 
  
 Path Start Point : b[20] 
 Path End Point   : B_r_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[20]                       Rise  0.2000 0.0000 0.7070 0.734795 0.699202 1.434             1       100      c             | 
|    drc_ipo_c55/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c55/Z     CLKBUF_X1 Rise  0.3500 0.1500 0.0440 2.40143  7.35954  9.76097           5       100                    | 
|    i_0_0_307/C1      AOI222_X1 Rise  0.3500 0.0000 0.0440          1.54721                                                   | 
|    i_0_0_307/ZN      AOI222_X1 Fall  0.3890 0.0390 0.0130 1.24557  3.1132   4.35878           2       100                    | 
|    i_0_0_191/A2      NOR2_X1   Fall  0.3890 0.0000 0.0130          1.56385                                                   | 
|    i_0_0_191/ZN      NOR2_X1   Rise  0.4160 0.0270 0.0130 0.373355 0.699202 1.07256           1       100                    | 
|    CLOCK_slh__c219/A CLKBUF_X1 Rise  0.4160 0.0000 0.0130          0.77983                                                   | 
|    CLOCK_slh__c219/Z CLKBUF_X1 Rise  0.4480 0.0320 0.0090 0.958681 1.06234  2.02102           1       100                    | 
|    B_r_reg[19]/D     DFF_X1    Rise  0.4480 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[19]/CK      DFF_X1    Rise  0.3580 0.0540 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3580 0.3580 | 
| library hold check                       |  0.0210 0.3790 | 
| data required time                       |  0.3790        | 
|                                          |                | 
| data arrival time                        |  0.4480        | 
| data required time                       | -0.3790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0690        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[21]/D 
  
 Path Start Point : a[21] 
 Path End Point   : A_r_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[21]                   Rise  0.2000 0.0000 0.7070 0.467668 0.699202 1.16687           1       100      c             | 
|    drc_ipo_c88/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c88/Z CLKBUF_X1 Rise  0.3430 0.1430 0.0430 1.69868  5.8709   7.56958           4       100                    | 
|    i_0_0_375/B1  AOI222_X1 Rise  0.3430 0.0000 0.0430          1.57913                                                   | 
|    i_0_0_375/ZN  AOI222_X1 Fall  0.3780 0.0350 0.0120 0.997221 2.97694  3.97416           2       100                    | 
|    i_0_0_374/A2  NOR2_X1   Fall  0.3780 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_374/ZN  NOR2_X1   Rise  0.4060 0.0280 0.0150 0.468993 1.06234  1.53134           1       100                    | 
|    A_r_reg[21]/D DFF_X1    Rise  0.4060 0.0000 0.0150          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[21]/CK      DFF_X1    Rise  0.3130 0.0090 0.1180          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3130 0.3130 | 
| library hold check                       |  0.0230 0.3360 | 
| data required time                       |  0.3360        | 
|                                          |                | 
| data arrival time                        |  0.4060        | 
| data required time                       | -0.3360        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0700        | 
-------------------------------------------------------------


 Timing Path to c_reg[3]/D 
  
 Path Start Point : b[4] 
 Path End Point   : c_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[4]                    Rise  0.2000 0.0000 0.7070 0.528949 0.699202 1.22815           1       100      c             | 
|    drc_ipo_c39/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c39/Z CLKBUF_X1 Rise  0.3350 0.1350 0.0420 1.45447  4.58453  6.03901           3       100                    | 
|    i_0_0_275/C1  AOI222_X1 Rise  0.3350 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_275/ZN  AOI222_X1 Fall  0.3730 0.0380 0.0120 1.09614  3.1132   4.20935           2       100                    | 
|    i_0_0_274/A   INV_X1    Fall  0.3730 0.0000 0.0120          1.54936                                                   | 
|    i_0_0_274/ZN  INV_X1    Rise  0.3980 0.0250 0.0160 1.52387  4.50002  6.02389           3       100                    | 
|    i_0_0_19/A1   AOI22_X1  Rise  0.3980 0.0000 0.0160          1.68751                                                   | 
|    i_0_0_19/ZN   AOI22_X1  Fall  0.4140 0.0160 0.0090 0.237676 1.54936  1.78704           1       100                    | 
|    i_0_0_18/A    INV_X1    Fall  0.4140 0.0000 0.0090          1.54936                                                   | 
|    i_0_0_18/ZN   INV_X1    Rise  0.4260 0.0120 0.0070 0.336242 1.06234  1.39858           1       100                    | 
|    c_reg[3]/D    DFF_X1    Rise  0.4260 0.0000 0.0070          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[3]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3360 0.3360 | 
| library hold check                       |  0.0200 0.3560 | 
| data required time                       |  0.3560        | 
|                                          |                | 
| data arrival time                        |  0.4260        | 
| data required time                       | -0.3560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0700        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[17]/D 
  
 Path Start Point : a[17] 
 Path End Point   : A_r_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[17]                   Rise  0.2000 0.0000 0.7070 0.54724  0.699202 1.24644           1       100      c             | 
|    drc_ipo_c84/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c84/Z CLKBUF_X1 Rise  0.3410 0.1410 0.0430 1.24545  5.88349  7.12894           4       100                    | 
|    i_0_0_367/B1  AOI222_X1 Rise  0.3410 0.0000 0.0430          1.57913                                                   | 
|    i_0_0_367/ZN  AOI222_X1 Fall  0.3760 0.0350 0.0120 0.866468 2.97694  3.84341           2       100                    | 
|    i_0_0_366/A2  NOR2_X1   Fall  0.3760 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_366/ZN  NOR2_X1   Rise  0.4040 0.0280 0.0140 0.41744  1.06234  1.47978           1       100                    | 
|    A_r_reg[17]/D DFF_X1    Rise  0.4040 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[17]/CK      DFF_X1    Rise  0.3100 0.0060 0.1180          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3100 0.3100 | 
| library hold check                       |  0.0230 0.3330 | 
| data required time                       |  0.3330        | 
|                                          |                | 
| data arrival time                        |  0.4040        | 
| data required time                       | -0.3330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0710        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[25]/D 
  
 Path Start Point : a[25] 
 Path End Point   : A_r_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[25]                   Rise  0.2000 0.0000 0.7070 0.618766 0.699202 1.31797           1       100      c             | 
|    drc_ipo_c92/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c92/Z CLKBUF_X1 Rise  0.3380 0.1380 0.0420 1.99981  4.52651  6.52632           4       100                    | 
|    i_0_0_383/B1  AOI222_X1 Rise  0.3380 0.0000 0.0420          1.57913                                                   | 
|    i_0_0_383/ZN  AOI222_X1 Fall  0.3730 0.0350 0.0120 0.853305 2.97694  3.83024           2       100                    | 
|    i_0_0_382/A2  NOR2_X1   Fall  0.3730 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_382/ZN  NOR2_X1   Rise  0.4060 0.0330 0.0190 1.31068  1.06234  2.37302           1       100                    | 
|    A_r_reg[25]/D DFF_X1    Rise  0.4060 0.0000 0.0190          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[25]/CK      DFF_X1    Rise  0.3100 0.0060 0.1180          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3100 0.3100 | 
| library hold check                       |  0.0250 0.3350 | 
| data required time                       |  0.3350        | 
|                                          |                | 
| data arrival time                        |  0.4060        | 
| data required time                       | -0.3350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0710        | 
-------------------------------------------------------------


 Timing Path to c_reg[2]/D 
  
 Path Start Point : b[3] 
 Path End Point   : c_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[3]                    Rise  0.2000 0.0000 0.7070 0.466743 0.699202 1.16595           1       100      c             | 
|    drc_ipo_c38/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c38/Z CLKBUF_X1 Rise  0.3380 0.1380 0.0420 1.96618  4.58453  6.55071           3       100                    | 
|    i_0_0_273/C1  AOI222_X1 Rise  0.3380 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_273/ZN  AOI222_X1 Fall  0.3750 0.0370 0.0120 0.64038  3.1132   3.75358           2       100                    | 
|    i_0_0_272/A   INV_X1    Fall  0.3750 0.0000 0.0120          1.54936                                                   | 
|    i_0_0_272/ZN  INV_X1    Rise  0.3990 0.0240 0.0160 1.31805  4.50002  5.81807           3       100                    | 
|    i_0_0_17/A1   AOI22_X1  Rise  0.3990 0.0000 0.0160          1.68751                                                   | 
|    i_0_0_17/ZN   AOI22_X1  Fall  0.4150 0.0160 0.0090 0.237792 1.54936  1.78715           1       100                    | 
|    i_0_0_16/A    INV_X1    Fall  0.4150 0.0000 0.0090          1.54936                                                   | 
|    i_0_0_16/ZN   INV_X1    Rise  0.4270 0.0120 0.0070 0.536834 1.06234  1.59918           1       100                    | 
|    c_reg[2]/D    DFF_X1    Rise  0.4270 0.0000 0.0070          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[2]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3360 0.3360 | 
| library hold check                       |  0.0200 0.3560 | 
| data required time                       |  0.3560        | 
|                                          |                | 
| data arrival time                        |  0.4270        | 
| data required time                       | -0.3560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0710        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[26]/D 
  
 Path Start Point : b[27] 
 Path End Point   : B_r_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[27]                       Rise  0.2000 0.0000 0.7070 0.756925 0.699202 1.45613           1       100      c             | 
|    drc_ipo_c62/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c62/Z     CLKBUF_X1 Rise  0.3510 0.1510 0.0450 5.69769  4.38022  10.0779           3       100                    | 
|    i_0_0_321/C1      AOI222_X1 Rise  0.3520 0.0010 0.0450          1.54721                                                   | 
|    i_0_0_321/ZN      AOI222_X1 Fall  0.3900 0.0380 0.0120 0.725534 3.1132   3.83874           2       100                    | 
|    i_0_0_198/A2      NOR2_X1   Fall  0.3900 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_198/ZN      NOR2_X1   Rise  0.4170 0.0270 0.0140 0.608582 0.699202 1.30778           1       100                    | 
|    CLOCK_slh__c235/A CLKBUF_X1 Rise  0.4170 0.0000 0.0140          0.77983                                                   | 
|    CLOCK_slh__c235/Z CLKBUF_X1 Rise  0.4490 0.0320 0.0080 0.827338 1.06234  1.88968           1       100                    | 
|    B_r_reg[26]/D     DFF_X1    Rise  0.4490 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[26]/CK      DFF_X1    Rise  0.3570 0.0530 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3570 0.3570 | 
| library hold check                       |  0.0210 0.3780 | 
| data required time                       |  0.3780        | 
|                                          |                | 
| data arrival time                        |  0.4490        | 
| data required time                       | -0.3780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0710        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[4]/D 
  
 Path Start Point : b[5] 
 Path End Point   : B_r_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[5]                        Rise  0.2000 0.0000 0.7070 0.60666  0.699202 1.30586           1       100      c             | 
|    drc_ipo_c40/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c40/Z     CLKBUF_X1 Rise  0.3300 0.1300 0.0410 1.85557  3.08226  4.93782           2       100                    | 
|    i_0_0_277/C1      AOI222_X1 Rise  0.3300 0.0000 0.0410          1.54721                                                   | 
|    i_0_0_277/ZN      AOI222_X1 Fall  0.3670 0.0370 0.0120 0.775468 3.1132   3.88867           2       100                    | 
|    i_0_0_176/A2      NOR2_X1   Fall  0.3670 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_176/ZN      NOR2_X1   Rise  0.3920 0.0250 0.0120 0.230851 0.699202 0.930053          1       100                    | 
|    CLOCK_slh__c177/A CLKBUF_X1 Rise  0.3920 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c177/Z CLKBUF_X1 Rise  0.4200 0.0280 0.0070 0.421725 0.699202 1.12093           1       100                    | 
|    CLOCK_slh__c178/A CLKBUF_X1 Rise  0.4200 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c178/Z CLKBUF_X1 Rise  0.4470 0.0270 0.0070 0.181283 1.06234  1.24362           1       100                    | 
|    B_r_reg[4]/D      DFF_X1    Rise  0.4470 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[4]/CK       DFF_X1    Rise  0.3550 0.0510 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3550 0.3550 | 
| library hold check                       |  0.0200 0.3750 | 
| data required time                       |  0.3750        | 
|                                          |                | 
| data arrival time                        |  0.4470        | 
| data required time                       | -0.3750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0720        | 
-------------------------------------------------------------


 Timing Path to c_reg[0]/D 
  
 Path Start Point : b[1] 
 Path End Point   : c_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[1]                        Rise  0.2000 0.0000 0.7070 0.803957 0.699202 1.50316           1       100      c             | 
|    drc_ipo_c36/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c36/Z     CLKBUF_X1 Rise  0.3330 0.1330 0.0410 0.948208 4.61145  5.55966           3       100                    | 
|    i_0_0_269/C1      AOI222_X1 Rise  0.3330 0.0000 0.0410          1.54721                                                   | 
|    i_0_0_269/ZN      AOI222_X1 Fall  0.3710 0.0380 0.0130 1.18033  3.1132   4.29354           2       100                    | 
|    i_0_0_172/A2      NOR2_X1   Fall  0.3710 0.0000 0.0130          1.56385                                                   | 
|    i_0_0_172/ZN      NOR2_X1   Rise  0.3960 0.0250 0.0120 0.155522 0.699202 0.854724          1       100                    | 
|    CLOCK_slh__c207/A CLKBUF_X1 Rise  0.3960 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c207/Z CLKBUF_X1 Rise  0.4300 0.0340 0.0110 0.878428 2.12468  3.00311           2       100                    | 
|    c_reg[0]/D        DFF_X1    Rise  0.4300 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[0]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3360 0.3360 | 
| library hold check                       |  0.0210 0.3570 | 
| data required time                       |  0.3570        | 
|                                          |                | 
| data arrival time                        |  0.4300        | 
| data required time                       | -0.3570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0730        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[1]/D 
  
 Path Start Point : b[2] 
 Path End Point   : B_r_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[2]                        Rise  0.2000 0.0000 0.7070 0.653388 0.699202 1.35259           1       100      c             | 
|    drc_ipo_c37/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c37/Z     CLKBUF_X1 Rise  0.3370 0.1370 0.0420 1.84943  4.48502  6.33445           3       100                    | 
|    i_0_0_426/A2      AOI22_X1  Rise  0.3370 0.0000 0.0420          1.68975                                                   | 
|    i_0_0_426/ZN      AOI22_X1  Fall  0.3550 0.0180 0.0090 0.189592 0.894119 1.08371           1       100                    | 
|    i_0_0_425/A2      AND2_X1   Fall  0.3550 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_425/ZN      AND2_X1   Fall  0.3900 0.0350 0.0080 0.681787 3.1132   3.79499           2       100                    | 
|    i_0_0_173/A2      NOR2_X1   Fall  0.3900 0.0000 0.0080          1.56385                                                   | 
|    i_0_0_173/ZN      NOR2_X1   Rise  0.4150 0.0250 0.0130 0.414057 0.699202 1.11326           1       100                    | 
|    CLOCK_slh__c233/A CLKBUF_X1 Rise  0.4150 0.0000 0.0130          0.77983                                                   | 
|    CLOCK_slh__c233/Z CLKBUF_X1 Rise  0.4440 0.0290 0.0070 0.170964 1.06234  1.23331           1       100                    | 
|    B_r_reg[1]/D      DFF_X1    Rise  0.4440 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[1]/CK       DFF_X1    Rise  0.3510 0.0470 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3510 0.3510 | 
| library hold check                       |  0.0200 0.3710 | 
| data required time                       |  0.3710        | 
|                                          |                | 
| data arrival time                        |  0.4440        | 
| data required time                       | -0.3710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0730        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[8]/D 
  
 Path Start Point : b[9] 
 Path End Point   : B_r_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[9]                        Rise  0.2000 0.0000 0.7070 0.65737  0.699202 1.35657           1       100      c             | 
|    drc_ipo_c44/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c44/Z     CLKBUF_X1 Rise  0.3420 0.1420 0.0430 2.79091  4.50132  7.29223           3       100                    | 
|    i_0_0_283/A2      AOI22_X1  Rise  0.3420 0.0000 0.0430          1.68975                                                   | 
|    i_0_0_283/ZN      AOI22_X1  Fall  0.3610 0.0190 0.0100 0.383518 0.894119 1.27764           1       100                    | 
|    i_0_0_282/A2      AND2_X1   Fall  0.3610 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_282/ZN      AND2_X1   Fall  0.3960 0.0350 0.0080 0.622663 3.1132   3.73587           2       100                    | 
|    i_0_0_180/A2      NOR2_X1   Fall  0.3960 0.0000 0.0080          1.56385                                                   | 
|    i_0_0_180/ZN      NOR2_X1   Rise  0.4200 0.0240 0.0130 0.390768 0.699202 1.08997           1       100                    | 
|    CLOCK_slh__c225/A CLKBUF_X1 Rise  0.4200 0.0000 0.0130          0.77983                                                   | 
|    CLOCK_slh__c225/Z CLKBUF_X1 Rise  0.4500 0.0300 0.0080 0.563144 1.06234  1.62549           1       100                    | 
|    B_r_reg[8]/D      DFF_X1    Rise  0.4500 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[8]/CK       DFF_X1    Rise  0.3560 0.0520 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3560 0.3560 | 
| library hold check                       |  0.0210 0.3770 | 
| data required time                       |  0.3770        | 
|                                          |                | 
| data arrival time                        |  0.4500        | 
| data required time                       | -0.3770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0730        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[20]/D 
  
 Path Start Point : a[20] 
 Path End Point   : A_r_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[20]                   Rise  0.2000 0.0000 0.7070 0.413794 0.699202 1.113             1       100      c             | 
|    drc_ipo_c87/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c87/Z CLKBUF_X1 Rise  0.3470 0.1470 0.0440 1.50566  7.36029  8.86596           5       100                    | 
|    i_0_0_373/B1  AOI222_X1 Rise  0.3470 0.0000 0.0440          1.57913                                                   | 
|    i_0_0_373/ZN  AOI222_X1 Fall  0.3820 0.0350 0.0120 0.748711 2.97694  3.72565           2       100                    | 
|    i_0_0_372/A2  NOR2_X1   Fall  0.3820 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_372/ZN  NOR2_X1   Rise  0.4100 0.0280 0.0140 0.30183  1.06234  1.36417           1       100                    | 
|    A_r_reg[20]/D DFF_X1    Rise  0.4100 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[20]/CK      DFF_X1    Rise  0.3130 0.0090 0.1180          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3130 0.3130 | 
| library hold check                       |  0.0230 0.3360 | 
| data required time                       |  0.3360        | 
|                                          |                | 
| data arrival time                        |  0.4100        | 
| data required time                       | -0.3360        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0740        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[28]/D 
  
 Path Start Point : a[28] 
 Path End Point   : A_r_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[28]                   Rise  0.2000 0.0000 0.7070 1.01133  0.699202 1.71053           1       100      c             | 
|    drc_ipo_c95/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c95/Z CLKBUF_X1 Rise  0.3490 0.1490 0.0440 1.90523  7.44316  9.34839           4       100                    | 
|    i_0_0_389/B1  AOI222_X1 Rise  0.3490 0.0000 0.0440          1.57913                                                   | 
|    i_0_0_389/ZN  AOI222_X1 Fall  0.3860 0.0370 0.0130 1.50737  2.97694  4.48431           2       100                    | 
|    i_0_0_388/A2  NOR2_X1   Fall  0.3860 0.0000 0.0130          1.56385                                                   | 
|    i_0_0_388/ZN  NOR2_X1   Rise  0.4130 0.0270 0.0140 0.198664 1.06234  1.26101           1       100                    | 
|    A_r_reg[28]/D DFF_X1    Rise  0.4130 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    A_r_reg[28]/CK      DFF_X1    Rise  0.3150 0.0110 0.1320          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3150 0.3150 | 
| library hold check                       |  0.0240 0.3390 | 
| data required time                       |  0.3390        | 
|                                          |                | 
| data arrival time                        |  0.4130        | 
| data required time                       | -0.3390        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0740        | 
-------------------------------------------------------------


 Timing Path to c_reg[13]/D 
  
 Path Start Point : b[14] 
 Path End Point   : c_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[14]                   Rise  0.2000 0.0000 0.7070 0.639832 0.699202 1.33903           1       100      c             | 
|    drc_ipo_c49/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c49/Z CLKBUF_X1 Rise  0.3310 0.1310 0.0410 1.54996  3.71837  5.26833           3       100                    | 
|    i_0_0_295/C1  AOI222_X1 Rise  0.3310 0.0000 0.0410          1.54721                                                   | 
|    i_0_0_295/ZN  AOI222_X1 Fall  0.3720 0.0410 0.0140 2.1651   3.1132   5.2783            2       100                    | 
|    i_0_0_294/A   INV_X1    Fall  0.3720 0.0000 0.0140          1.54936                                                   | 
|    i_0_0_294/ZN  INV_X1    Rise  0.4000 0.0280 0.0190 1.93724  5.15614  7.09338           4       100                    | 
|    i_0_0_39/A1   AOI22_X1  Rise  0.4000 0.0000 0.0190          1.68751                                                   | 
|    i_0_0_39/ZN   AOI22_X1  Fall  0.4170 0.0170 0.0090 0.334145 1.54936  1.8835            1       100                    | 
|    i_0_0_38/A    INV_X1    Fall  0.4170 0.0000 0.0090          1.54936                                                   | 
|    i_0_0_38/ZN   INV_X1    Rise  0.4290 0.0120 0.0070 0.42562  1.06234  1.48796           1       100                    | 
|    c_reg[13]/D   DFF_X1    Rise  0.4290 0.0000 0.0070          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[13]/CK        DFF_X1        Rise  0.3350 0.0240 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3350 0.3350 | 
| library hold check                       |  0.0200 0.3550 | 
| data required time                       |  0.3550        | 
|                                          |                | 
| data arrival time                        |  0.4290        | 
| data required time                       | -0.3550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0740        | 
-------------------------------------------------------------


 Timing Path to c_reg[17]/D 
  
 Path Start Point : b[18] 
 Path End Point   : c_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[18]                   Rise  0.2000 0.0000 0.7070 0.511187 0.699202 1.21039           1       100      c             | 
|    drc_ipo_c53/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c53/Z CLKBUF_X1 Rise  0.3360 0.1360 0.0420 2.33665  3.75526  6.09191           3       100                    | 
|    i_0_0_303/C1  AOI222_X1 Rise  0.3360 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_303/ZN  AOI222_X1 Fall  0.3750 0.0390 0.0130 1.31737  3.1132   4.43058           2       100                    | 
|    i_0_0_302/A   INV_X1    Fall  0.3750 0.0000 0.0130          1.54936                                                   | 
|    i_0_0_302/ZN  INV_X1    Rise  0.4000 0.0250 0.0160 1.46289  4.50002  5.96291           3       100                    | 
|    i_0_0_47/A1   AOI22_X1  Rise  0.4000 0.0000 0.0160          1.68751                                                   | 
|    i_0_0_47/ZN   AOI22_X1  Fall  0.4170 0.0170 0.0090 0.533049 1.54936  2.08241           1       100                    | 
|    i_0_0_46/A    INV_X1    Fall  0.4170 0.0000 0.0090          1.54936                                                   | 
|    i_0_0_46/ZN   INV_X1    Rise  0.4290 0.0120 0.0060 0.271012 1.06234  1.33335           1       100                    | 
|    c_reg[17]/D   DFF_X1    Rise  0.4290 0.0000 0.0060          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[17]/CK        DFF_X1        Rise  0.3350 0.0240 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3350 0.3350 | 
| library hold check                       |  0.0200 0.3550 | 
| data required time                       |  0.3550        | 
|                                          |                | 
| data arrival time                        |  0.4290        | 
| data required time                       | -0.3550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0740        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[22]/D 
  
 Path Start Point : a[22] 
 Path End Point   : A_r_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[22]                   Rise  0.2000 0.0000 0.7070 0.795984 0.699202 1.49519           1       100      c             | 
|    drc_ipo_c89/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c89/Z CLKBUF_X1 Rise  0.3450 0.1450 0.0430 3.67288  4.4704   8.14328           3       100                    | 
|    i_0_0_377/B1  AOI222_X1 Rise  0.3450 0.0000 0.0430          1.57913                                                   | 
|    i_0_0_377/ZN  AOI222_X1 Fall  0.3790 0.0340 0.0110 0.653856 2.97694  3.63079           2       100                    | 
|    i_0_0_376/A2  NOR2_X1   Fall  0.3790 0.0000 0.0110          1.56385                                                   | 
|    i_0_0_376/ZN  NOR2_X1   Rise  0.4070 0.0280 0.0140 0.372258 1.06234  1.4346            1       100                    | 
|    A_r_reg[22]/D DFF_X1    Rise  0.4070 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    A_r_reg[22]/CK      DFF_X1    Rise  0.3090 0.0050 0.1180          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3090 0.3090 | 
| library hold check                       |  0.0230 0.3320 | 
| data required time                       |  0.3320        | 
|                                          |                | 
| data arrival time                        |  0.4070        | 
| data required time                       | -0.3320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0750        | 
-------------------------------------------------------------


 Timing Path to c_reg[6]/D 
  
 Path Start Point : b[7] 
 Path End Point   : c_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[7]                    Rise  0.2000 0.0000 0.7070 0.408194 0.699202 1.1074            1       100      c             | 
|    drc_ipo_c42/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c42/Z CLKBUF_X1 Rise  0.3300 0.1300 0.0410 1.10806  3.77565  4.88371           3       100                    | 
|    i_0_0_137/A2  AOI22_X1  Rise  0.3300 0.0000 0.0410          1.68975                                                   | 
|    i_0_0_137/ZN  AOI22_X1  Fall  0.3480 0.0180 0.0090 0.174478 0.894119 1.0686            1       100                    | 
|    i_0_0_136/A2  AND2_X1   Fall  0.3480 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_136/ZN  AND2_X1   Fall  0.3840 0.0360 0.0080 1.07438  3.1132   4.18759           2       100                    | 
|    i_0_0_135/A   INV_X1    Fall  0.3840 0.0000 0.0080          1.54936                                                   | 
|    i_0_0_135/ZN  INV_X1    Rise  0.4050 0.0210 0.0150 0.734977 4.50002  5.235             3       100                    | 
|    i_0_0_25/A1   AOI22_X1  Rise  0.4050 0.0000 0.0150          1.68751                                                   | 
|    i_0_0_25/ZN   AOI22_X1  Fall  0.4210 0.0160 0.0090 0.232072 1.54936  1.78143           1       100                    | 
|    i_0_0_24/A    INV_X1    Fall  0.4210 0.0000 0.0090          1.54936                                                   | 
|    i_0_0_24/ZN   INV_X1    Rise  0.4320 0.0110 0.0060 0.194266 1.06234  1.25661           1       100                    | 
|    c_reg[6]/D    DFF_X1    Rise  0.4320 0.0000 0.0060          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[6]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3360 0.3360 | 
| library hold check                       |  0.0200 0.3560 | 
| data required time                       |  0.3560        | 
|                                          |                | 
| data arrival time                        |  0.4320        | 
| data required time                       | -0.3560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0760        | 
-------------------------------------------------------------


 Timing Path to c_reg[5]/D 
  
 Path Start Point : b[6] 
 Path End Point   : c_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[6]                    Rise  0.2000 0.0000 0.7070 1.067    0.699202 1.7662            1       100      c             | 
|    drc_ipo_c41/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c41/Z CLKBUF_X1 Rise  0.3380 0.1380 0.0420 2.01629  4.51564  6.53193           3       100                    | 
|    i_0_0_279/C1  AOI222_X1 Rise  0.3380 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_279/ZN  AOI222_X1 Fall  0.3750 0.0370 0.0120 0.671885 3.1132   3.78509           2       100                    | 
|    i_0_0_278/A   INV_X1    Fall  0.3750 0.0000 0.0120          1.54936                                                   | 
|    i_0_0_278/ZN  INV_X1    Rise  0.4030 0.0280 0.0190 1.47257  5.91311  7.38568           4       100                    | 
|    i_0_0_23/A1   AOI22_X1  Rise  0.4030 0.0000 0.0190          1.68751                                                   | 
|    i_0_0_23/ZN   AOI22_X1  Fall  0.4200 0.0170 0.0100 0.414451 1.54936  1.96381           1       100                    | 
|    i_0_0_22/A    INV_X1    Fall  0.4200 0.0000 0.0100          1.54936                                                   | 
|    i_0_0_22/ZN   INV_X1    Rise  0.4320 0.0120 0.0070 0.257301 1.06234  1.31964           1       100                    | 
|    c_reg[5]/D    DFF_X1    Rise  0.4320 0.0000 0.0070          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[5]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3360 0.3360 | 
| library hold check                       |  0.0200 0.3560 | 
| data required time                       |  0.3560        | 
|                                          |                | 
| data arrival time                        |  0.4320        | 
| data required time                       | -0.3560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0760        | 
-------------------------------------------------------------


 Timing Path to c_reg[18]/D 
  
 Path Start Point : b[19] 
 Path End Point   : c_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    b[19]                   Rise  0.2000  0.0000 0.7070             0.865015 0.699202 1.56422           1       100      c             | 
|    drc_ipo_c54/A CLKBUF_X1 Rise  0.2000  0.0000 0.7070                      0.77983                                                   | 
|    drc_ipo_c54/Z CLKBUF_X1 Rise  0.3390  0.1390 0.0420             2.27986  4.38022  6.66008           3       100                    | 
|    i_0_0_305/C1  AOI222_X1 Rise  0.3390  0.0000 0.0420                      1.54721                                                   | 
|    i_0_0_305/ZN  AOI222_X1 Fall  0.3790  0.0400 0.0140             1.87789  3.1132   4.9911            2       100                    | 
|    i_0_0_304/A   INV_X1    Fall  0.3790  0.0000 0.0140                      1.54936                                                   | 
|    i_0_0_304/ZN  INV_X1    Rise  0.4030  0.0240 0.0150             0.737458 4.50002  5.23748           3       100                    | 
|    i_0_0_49/A1   AOI22_X1  Rise  0.4030  0.0000 0.0150                      1.68751                                                   | 
|    i_0_0_49/ZN   AOI22_X1  Fall  0.4210  0.0180 0.0100             1.33743  1.54936  2.88679           1       100                    | 
|    i_0_0_48/A    INV_X1    Fall  0.4200 -0.0010 0.0100    -0.0010           1.54936                                                   | 
|    i_0_0_48/ZN   INV_X1    Rise  0.4330  0.0130 0.0070             0.540354 1.06234  1.6027            1       100                    | 
|    c_reg[18]/D   DFF_X1    Rise  0.4330  0.0000 0.0070                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[18]/CK        DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3360 0.3360 | 
| library hold check                       |  0.0200 0.3560 | 
| data required time                       |  0.3560        | 
|                                          |                | 
| data arrival time                        |  0.4330        | 
| data required time                       | -0.3560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to c_reg[14]/D 
  
 Path Start Point : b[15] 
 Path End Point   : c_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[15]                   Rise  0.2000 0.0000 0.7070 0.548915 0.699202 1.24812           1       100      c             | 
|    drc_ipo_c50/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c50/Z CLKBUF_X1 Rise  0.3410 0.1410 0.0420 3.12154  3.98132  7.10286           3       100                    | 
|    i_0_0_297/C1  AOI222_X1 Rise  0.3410 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_297/ZN  AOI222_X1 Fall  0.3820 0.0410 0.0140 2.07997  3.1132   5.19317           2       100                    | 
|    i_0_0_296/A   INV_X1    Fall  0.3820 0.0000 0.0140          1.54936                                                   | 
|    i_0_0_296/ZN  INV_X1    Rise  0.4050 0.0230 0.0140 1.12028  3.84611  4.96639           3       100                    | 
|    i_0_0_41/A1   AOI22_X1  Rise  0.4050 0.0000 0.0140          1.68751                                                   | 
|    i_0_0_41/ZN   AOI22_X1  Fall  0.4220 0.0170 0.0090 0.803098 1.54936  2.35246           1       100                    | 
|    i_0_0_40/A    INV_X1    Fall  0.4220 0.0000 0.0090          1.54936                                                   | 
|    i_0_0_40/ZN   INV_X1    Rise  0.4330 0.0110 0.0060 0.196181 1.06234  1.25852           1       100                    | 
|    c_reg[14]/D   DFF_X1    Rise  0.4330 0.0000 0.0060          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[14]/CK        DFF_X1        Rise  0.3350 0.0240 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3350 0.3350 | 
| library hold check                       |  0.0200 0.3550 | 
| data required time                       |  0.3550        | 
|                                          |                | 
| data arrival time                        |  0.4330        | 
| data required time                       | -0.3550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to c_reg[16]/D 
  
 Path Start Point : b[17] 
 Path End Point   : c_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[17]                   Rise  0.2000 0.0000 0.7070 0.619281 0.699202 1.31848           1       100      c             | 
|    drc_ipo_c52/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c52/Z CLKBUF_X1 Rise  0.3430 0.1430 0.0430 1.93881  5.48037  7.41918           4       100                    | 
|    i_0_0_301/C1  AOI222_X1 Rise  0.3430 0.0000 0.0430          1.54721                                                   | 
|    i_0_0_301/ZN  AOI222_X1 Fall  0.3810 0.0380 0.0120 0.926805 3.1132   4.04001           2       100                    | 
|    i_0_0_300/A   INV_X1    Fall  0.3810 0.0000 0.0120          1.54936                                                   | 
|    i_0_0_300/ZN  INV_X1    Rise  0.4040 0.0230 0.0150 0.726457 4.50002  5.22648           3       100                    | 
|    i_0_0_45/A1   AOI22_X1  Rise  0.4040 0.0000 0.0150          1.68751                                                   | 
|    i_0_0_45/ZN   AOI22_X1  Fall  0.4220 0.0180 0.0100 1.03515  1.54936  2.58451           1       100                    | 
|    i_0_0_44/A    INV_X1    Fall  0.4220 0.0000 0.0100          1.54936                                                   | 
|    i_0_0_44/ZN   INV_X1    Rise  0.4340 0.0120 0.0060 0.195526 1.06234  1.25787           1       100                    | 
|    c_reg[16]/D   DFF_X1    Rise  0.4340 0.0000 0.0060          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[16]/CK        DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3360 0.3360 | 
| library hold check                       |  0.0200 0.3560 | 
| data required time                       |  0.3560        | 
|                                          |                | 
| data arrival time                        |  0.4340        | 
| data required time                       | -0.3560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[3]/D 
  
 Path Start Point : b[4] 
 Path End Point   : B_r_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[4]                        Rise  0.2000 0.0000 0.7070 0.528949 0.699202 1.22815           1       100      c             | 
|    drc_ipo_c39/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c39/Z     CLKBUF_X1 Rise  0.3350 0.1350 0.0420 1.45447  4.58453  6.03901           3       100                    | 
|    i_0_0_275/C1      AOI222_X1 Rise  0.3350 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_275/ZN      AOI222_X1 Fall  0.3730 0.0380 0.0120 1.09614  3.1132   4.20935           2       100                    | 
|    i_0_0_175/A2      NOR2_X1   Fall  0.3730 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_175/ZN      NOR2_X1   Rise  0.3990 0.0260 0.0130 0.346991 0.699202 1.04619           1       100                    | 
|    CLOCK_slh__c193/A CLKBUF_X1 Rise  0.3990 0.0000 0.0130          0.77983                                                   | 
|    CLOCK_slh__c193/Z CLKBUF_X1 Rise  0.4290 0.0300 0.0070 0.681397 0.699202 1.3806            1       100                    | 
|    CLOCK_slh__c194/A CLKBUF_X1 Rise  0.4290 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c194/Z CLKBUF_X1 Rise  0.4560 0.0270 0.0080 0.429261 1.06234  1.4916            1       100                    | 
|    B_r_reg[3]/D      DFF_X1    Rise  0.4560 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[3]/CK       DFF_X1    Rise  0.3570 0.0530 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3570 0.3570 | 
| library hold check                       |  0.0210 0.3780 | 
| data required time                       |  0.3780        | 
|                                          |                | 
| data arrival time                        |  0.4560        | 
| data required time                       | -0.3780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[17]/D 
  
 Path Start Point : b[18] 
 Path End Point   : B_r_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[18]                       Rise  0.2000 0.0000 0.7070 0.511187 0.699202 1.21039           1       100      c             | 
|    drc_ipo_c53/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c53/Z     CLKBUF_X1 Rise  0.3360 0.1360 0.0420 2.33665  3.75526  6.09191           3       100                    | 
|    i_0_0_303/C1      AOI222_X1 Rise  0.3360 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_303/ZN      AOI222_X1 Fall  0.3750 0.0390 0.0130 1.31737  3.1132   4.43058           2       100                    | 
|    i_0_0_189/A2      NOR2_X1   Fall  0.3750 0.0000 0.0130          1.56385                                                   | 
|    i_0_0_189/ZN      NOR2_X1   Rise  0.4010 0.0260 0.0120 0.300402 0.699202 0.999604          1       100                    | 
|    CLOCK_slh__c185/A CLKBUF_X1 Rise  0.4010 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c185/Z CLKBUF_X1 Rise  0.4290 0.0280 0.0070 0.28807  0.699202 0.987273          1       100                    | 
|    CLOCK_slh__c186/A CLKBUF_X1 Rise  0.4290 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c186/Z CLKBUF_X1 Rise  0.4580 0.0290 0.0080 0.792591 1.06234  1.85493           1       100                    | 
|    B_r_reg[17]/D     DFF_X1    Rise  0.4580 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[17]/CK      DFF_X1    Rise  0.3590 0.0550 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3590 0.3590 | 
| library hold check                       |  0.0210 0.3800 | 
| data required time                       |  0.3800        | 
|                                          |                | 
| data arrival time                        |  0.4580        | 
| data required time                       | -0.3800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[29]/D 
  
 Path Start Point : a[29] 
 Path End Point   : A_r_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    a[29]                   Rise  0.2000  0.0000 0.7070             0.911653 0.699202 1.61085           1       100      c             | 
|    drc_ipo_c96/A CLKBUF_X1 Rise  0.2000  0.0000 0.7070                      0.77983                                                   | 
|    drc_ipo_c96/Z CLKBUF_X1 Rise  0.3480  0.1480 0.0440             2.03447  6.92145  8.95592           4       100                    | 
|    i_0_0_391/B1  AOI222_X1 Rise  0.3480  0.0000 0.0440                      1.57913                                                   | 
|    i_0_0_391/ZN  AOI222_X1 Fall  0.3850  0.0370 0.0130             1.35637  2.97694  4.33331           2       100                    | 
|    i_0_0_390/A2  NOR2_X1   Fall  0.3840 -0.0010 0.0130    -0.0010           1.56385                                                   | 
|    i_0_0_390/ZN  NOR2_X1   Rise  0.4120  0.0280 0.0140             0.284756 1.06234  1.3471            1       100                    | 
|    A_r_reg[29]/D DFF_X1    Rise  0.4120  0.0000 0.0140                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    A_r_reg[29]/CK      DFF_X1    Rise  0.3080 0.0040 0.1300          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3080 0.3080 | 
| library hold check                       |  0.0240 0.3320 | 
| data required time                       |  0.3320        | 
|                                          |                | 
| data arrival time                        |  0.4120        | 
| data required time                       | -0.3320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to c_reg[15]/D 
  
 Path Start Point : b[16] 
 Path End Point   : c_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[16]                   Rise  0.2000 0.0000 0.7070 0.75744  0.699202 1.45664           1       100      c             | 
|    drc_ipo_c51/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c51/Z CLKBUF_X1 Rise  0.3440 0.1440 0.0430 2.1768   5.43452  7.61132           4       100                    | 
|    i_0_0_299/C1  AOI222_X1 Rise  0.3440 0.0000 0.0430          1.54721                                                   | 
|    i_0_0_299/ZN  AOI222_X1 Fall  0.3820 0.0380 0.0120 0.984188 3.1132   4.09739           2       100                    | 
|    i_0_0_298/A   INV_X1    Fall  0.3820 0.0000 0.0120          1.54936                                                   | 
|    i_0_0_298/ZN  INV_X1    Rise  0.4070 0.0250 0.0160 1.55608  4.50002  6.05611           3       100                    | 
|    i_0_0_43/A1   AOI22_X1  Rise  0.4070 0.0000 0.0160          1.68751                                                   | 
|    i_0_0_43/ZN   AOI22_X1  Fall  0.4240 0.0170 0.0090 0.72692  1.54936  2.27628           1       100                    | 
|    i_0_0_42/A    INV_X1    Fall  0.4240 0.0000 0.0090          1.54936                                                   | 
|    i_0_0_42/ZN   INV_X1    Rise  0.4360 0.0120 0.0070 0.547469 1.06234  1.60981           1       100                    | 
|    c_reg[15]/D   DFF_X1    Rise  0.4360 0.0000 0.0070          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[15]/CK        DFF_X1        Rise  0.3350 0.0240 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3350 0.3350 | 
| library hold check                       |  0.0200 0.3550 | 
| data required time                       |  0.3550        | 
|                                          |                | 
| data arrival time                        |  0.4360        | 
| data required time                       | -0.3550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to c_reg[7]/D 
  
 Path Start Point : b[8] 
 Path End Point   : c_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[8]                    Rise  0.2000 0.0000 0.7070 0.925478 0.699202 1.62468           1       100      c             | 
|    drc_ipo_c43/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c43/Z CLKBUF_X1 Rise  0.3360 0.1360 0.0420 1.57354  4.54107  6.11461           3       100                    | 
|    i_0_0_271/A2  AOI22_X1  Rise  0.3360 0.0000 0.0420          1.68975                                                   | 
|    i_0_0_271/ZN  AOI22_X1  Fall  0.3540 0.0180 0.0090 0.191424 0.894119 1.08554           1       100                    | 
|    i_0_0_270/A2  AND2_X1   Fall  0.3540 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_270/ZN  AND2_X1   Fall  0.3890 0.0350 0.0080 0.750809 3.1132   3.86401           2       100                    | 
|    i_0_0_140/A   INV_X1    Fall  0.3890 0.0000 0.0080          1.54936                                                   | 
|    i_0_0_140/ZN  INV_X1    Rise  0.4100 0.0210 0.0150 0.842565 4.50002  5.34259           3       100                    | 
|    i_0_0_27/A1   AOI22_X1  Rise  0.4100 0.0000 0.0150          1.68751                                                   | 
|    i_0_0_27/ZN   AOI22_X1  Fall  0.4260 0.0160 0.0090 0.455702 1.54936  2.00506           1       100                    | 
|    i_0_0_26/A    INV_X1    Fall  0.4260 0.0000 0.0090          1.54936                                                   | 
|    i_0_0_26/ZN   INV_X1    Rise  0.4370 0.0110 0.0060 0.248418 1.06234  1.31076           1       100                    | 
|    c_reg[7]/D    DFF_X1    Rise  0.4370 0.0000 0.0060          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[7]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3360 0.3360 | 
| library hold check                       |  0.0200 0.3560 | 
| data required time                       |  0.3560        | 
|                                          |                | 
| data arrival time                        |  0.4370        | 
| data required time                       | -0.3560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to c_reg[11]/D 
  
 Path Start Point : b[12] 
 Path End Point   : c_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    b[12]                   Rise  0.2000  0.0000 0.7070             0.474749 0.699202 1.17395           1       100      c             | 
|    drc_ipo_c47/A CLKBUF_X1 Rise  0.2000  0.0000 0.7070                      0.77983                                                   | 
|    drc_ipo_c47/Z CLKBUF_X1 Rise  0.3380  0.1380 0.0420             1.11202  5.38087  6.49289           4       100                    | 
|    i_0_0_413/A2  AOI22_X1  Rise  0.3380  0.0000 0.0420                      1.68975                                                   | 
|    i_0_0_413/ZN  AOI22_X1  Fall  0.3570  0.0190 0.0100             0.463449 0.894119 1.35757           1       100                    | 
|    i_0_0_399/A2  AND2_X1   Fall  0.3570  0.0000 0.0100                      0.894119                                                  | 
|    i_0_0_399/ZN  AND2_X1   Fall  0.3920  0.0350 0.0080             0.28715  3.1132   3.40035           2       100                    | 
|    i_0_0_331/A   INV_X1    Fall  0.3920  0.0000 0.0080                      1.54936                                                   | 
|    i_0_0_331/ZN  INV_X1    Rise  0.4130  0.0210 0.0140             0.612037 4.50002  5.11206           3       100                    | 
|    i_0_0_35/A1   AOI22_X1  Rise  0.4130  0.0000 0.0140                      1.68751                                                   | 
|    i_0_0_35/ZN   AOI22_X1  Fall  0.4300  0.0170 0.0090             0.863065 1.54936  2.41242           1       100                    | 
|    i_0_0_34/A    INV_X1    Fall  0.4290 -0.0010 0.0090    -0.0010           1.54936                                                   | 
|    i_0_0_34/ZN   INV_X1    Rise  0.4400  0.0110 0.0060             0.194204 1.06234  1.25655           1       100                    | 
|    c_reg[11]/D   DFF_X1    Rise  0.4400  0.0000 0.0060                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[11]/CK        DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3360 0.3360 | 
| library hold check                       |  0.0200 0.3560 | 
| data required time                       |  0.3560        | 
|                                          |                | 
| data arrival time                        |  0.4400        | 
| data required time                       | -0.3560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[30]/D 
  
 Path Start Point : b[29] 
 Path End Point   : B_r_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[29]                   Rise  0.2000 0.0000 0.7070 0.781681 0.699202 1.48088           1       100      c             | 
|    drc_ipo_c64/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c64/Z CLKBUF_X1 Rise  0.3450 0.1450 0.0430 2.33447  5.72371  8.05818           4       100                    | 
|    i_0_4/b[29]             Rise  0.3450 0.0000                                                                           | 
|    i_0_4/i_68/A1 NOR4_X1   Rise  0.3460 0.0010 0.0430          1.7368                                                    | 
|    i_0_4/i_68/ZN NOR4_X1   Fall  0.3670 0.0210 0.0110 0.68449  3.9035   4.588             2       100                    | 
|    i_0_4/i_67/B  XNOR2_X1  Fall  0.3670 0.0000 0.0110          2.36817                                                   | 
|    i_0_4/i_67/ZN XNOR2_X1  Rise  0.4030 0.0360 0.0140 0.759985 1.55298  2.31296           1       100                    | 
|    i_0_4/p_0[31]           Rise  0.4030 0.0000                                                                           | 
|    i_0_0_330/B1  AOI22_X1  Rise  0.4030 0.0000 0.0140          1.58401                                                   | 
|    i_0_0_330/ZN  AOI22_X1  Fall  0.4280 0.0250 0.0120 1.06298  3.1132   4.17619           2       100                    | 
|    i_0_0_202/A2  NOR2_X1   Fall  0.4280 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_202/ZN  NOR2_X1   Rise  0.4560 0.0280 0.0140 0.415663 1.06234  1.478             1       100                    | 
|    B_r_reg[30]/D DFF_X1    Rise  0.4560 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[30]/CK      DFF_X1    Rise  0.3480 0.0440 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3480 0.3480 | 
| library hold check                       |  0.0240 0.3720 | 
| data required time                       |  0.3720        | 
|                                          |                | 
| data arrival time                        |  0.4560        | 
| data required time                       | -0.3720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[18]/D 
  
 Path Start Point : b[19] 
 Path End Point   : B_r_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[19]                       Rise  0.2000 0.0000 0.7070 0.865015 0.699202 1.56422           1       100      c             | 
|    drc_ipo_c54/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c54/Z     CLKBUF_X1 Rise  0.3390 0.1390 0.0420 2.27986  4.38022  6.66008           3       100                    | 
|    i_0_0_305/C1      AOI222_X1 Rise  0.3390 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_305/ZN      AOI222_X1 Fall  0.3790 0.0400 0.0140 1.87789  3.1132   4.9911            2       100                    | 
|    i_0_0_190/A2      NOR2_X1   Fall  0.3790 0.0000 0.0140          1.56385                                                   | 
|    i_0_0_190/ZN      NOR2_X1   Rise  0.4070 0.0280 0.0130 0.528774 0.699202 1.22798           1       100                    | 
|    CLOCK_slh__c181/A CLKBUF_X1 Rise  0.4070 0.0000 0.0130          0.77983                                                   | 
|    CLOCK_slh__c181/Z CLKBUF_X1 Rise  0.4350 0.0280 0.0070 0.246562 0.699202 0.945765          1       100                    | 
|    CLOCK_slh__c182/A CLKBUF_X1 Rise  0.4350 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c182/Z CLKBUF_X1 Rise  0.4630 0.0280 0.0080 0.716147 1.06234  1.77849           1       100                    | 
|    B_r_reg[18]/D     DFF_X1    Rise  0.4630 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[18]/CK      DFF_X1    Rise  0.3580 0.0540 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3580 0.3580 | 
| library hold check                       |  0.0210 0.3790 | 
| data required time                       |  0.3790        | 
|                                          |                | 
| data arrival time                        |  0.4630        | 
| data required time                       | -0.3790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0840        | 
-------------------------------------------------------------


 Timing Path to c_reg[1]/D 
  
 Path Start Point : b[2] 
 Path End Point   : c_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[2]                    Rise  0.2000 0.0000 0.7070 0.653388 0.699202 1.35259           1       100      c             | 
|    drc_ipo_c37/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c37/Z CLKBUF_X1 Rise  0.3370 0.1370 0.0420 1.84943  4.48502  6.33445           3       100                    | 
|    i_0_0_426/A2  AOI22_X1  Rise  0.3370 0.0000 0.0420          1.68975                                                   | 
|    i_0_0_426/ZN  AOI22_X1  Fall  0.3550 0.0180 0.0090 0.189592 0.894119 1.08371           1       100                    | 
|    i_0_0_425/A2  AND2_X1   Fall  0.3550 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_425/ZN  AND2_X1   Fall  0.3900 0.0350 0.0080 0.681787 3.1132   3.79499           2       100                    | 
|    i_0_0_424/A   INV_X1    Fall  0.3900 0.0000 0.0080          1.54936                                                   | 
|    i_0_0_424/ZN  INV_X1    Rise  0.4120 0.0220 0.0150 1.01668  4.50002  5.5167            3       100                    | 
|    i_0_0_15/A1   AOI22_X1  Rise  0.4120 0.0000 0.0150          1.68751                                                   | 
|    i_0_0_15/ZN   AOI22_X1  Fall  0.4290 0.0170 0.0090 0.620733 1.54936  2.17009           1       100                    | 
|    i_0_0_14/A    INV_X1    Fall  0.4290 0.0000 0.0090          1.54936                                                   | 
|    i_0_0_14/ZN   INV_X1    Rise  0.4410 0.0120 0.0070 0.347636 1.06234  1.40998           1       100                    | 
|    c_reg[1]/D    DFF_X1    Rise  0.4410 0.0000 0.0070          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[1]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3360 0.3360 | 
| library hold check                       |  0.0200 0.3560 | 
| data required time                       |  0.3560        | 
|                                          |                | 
| data arrival time                        |  0.4410        | 
| data required time                       | -0.3560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to c_reg[10]/D 
  
 Path Start Point : b[11] 
 Path End Point   : c_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[11]                   Rise  0.2000 0.0000 0.7070 0.500044 0.699202 1.19925           1       100      c             | 
|    drc_ipo_c46/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c46/Z CLKBUF_X1 Rise  0.3280 0.1280 0.0400 1.54395  2.98275  4.52669           2       100                    | 
|    i_0_0_291/A2  AOI22_X1  Rise  0.3280 0.0000 0.0400          1.68975                                                   | 
|    i_0_0_291/ZN  AOI22_X1  Fall  0.3460 0.0180 0.0090 0.188789 0.894119 1.08291           1       100                    | 
|    i_0_0_290/A2  AND2_X1   Fall  0.3460 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_290/ZN  AND2_X1   Fall  0.3810 0.0350 0.0080 0.855396 3.1132   3.9686            2       100                    | 
|    i_0_0_289/A   INV_X1    Fall  0.3810 0.0000 0.0080          1.54936                                                   | 
|    i_0_0_289/ZN  INV_X1    Rise  0.4010 0.0200 0.0130 1.01829  3.74305  4.76133           3       100                    | 
|    i_0_0_33/A1   AOI22_X1  Rise  0.4010 0.0000 0.0130          1.68751                                                   | 
|    i_0_0_33/ZN   AOI22_X1  Fall  0.4250 0.0240 0.0150 4.32265  1.54936  5.87201           1       100                    | 
|    i_0_0_32/A    INV_X1    Fall  0.4250 0.0000 0.0150          1.54936                                                   | 
|    i_0_0_32/ZN   INV_X1    Rise  0.4420 0.0170 0.0090 1.01576  1.06234  2.0781            1       100                    | 
|    c_reg[10]/D   DFF_X1    Rise  0.4420 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[10]/CK        DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3360 0.3360 | 
| library hold check                       |  0.0210 0.3570 | 
| data required time                       |  0.3570        | 
|                                          |                | 
| data arrival time                        |  0.4420        | 
| data required time                       | -0.3570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to negative_reg/D 
  
 Path Start Point : b[31] 
 Path End Point   : negative_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    b[31]                    Rise  0.2000 0.0000 0.7070 0.308717 0.699202 1.00792           1       100      c             | 
|    drc_ipo_c66/A  CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c66/Z  CLKBUF_X1 Rise  0.3710 0.1710 0.0510 6.47171  10.6718  17.1435           4       100                    | 
|    i_0_0_13/C2    AOI221_X1 Rise  0.3720 0.0010 0.0510          1.70675                                                   | 
|    i_0_0_13/ZN    AOI221_X1 Fall  0.3950 0.0230 0.0110 0.329815 1.56245  1.89226           1       100                    | 
|    i_0_0_12/A     AOI211_X1 Fall  0.3950 0.0000 0.0110          1.56245                                                   | 
|    i_0_0_12/ZN    AOI211_X1 Rise  0.4490 0.0540 0.0300 0.535055 1.06234  1.5974            1       100                    | 
|    negative_reg/D DFF_X1    Rise  0.4490 0.0000 0.0300          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to negative_reg/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    negative_reg/CK     DFF_X1    Rise  0.3310 0.0270 0.1350          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3310 0.3310 | 
| library hold check                       |  0.0320 0.3630 | 
| data required time                       |  0.3630        | 
|                                          |                | 
| data arrival time                        |  0.4490        | 
| data required time                       | -0.3630        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0860        | 
-------------------------------------------------------------


 Timing Path to c_reg[9]/D 
  
 Path Start Point : b[10] 
 Path End Point   : c_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[10]                   Rise  0.2000 0.0000 0.7070 0.297129 0.699202 0.996331          1       100      c             | 
|    drc_ipo_c45/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c45/Z CLKBUF_X1 Rise  0.3330 0.1330 0.0410 1.19062  4.39267  5.58329           3       100                    | 
|    i_0_0_287/A2  AOI22_X1  Rise  0.3330 0.0000 0.0410          1.68975                                                   | 
|    i_0_0_287/ZN  AOI22_X1  Fall  0.3520 0.0190 0.0090 0.266423 0.894119 1.16054           1       100                    | 
|    i_0_0_286/A2  AND2_X1   Fall  0.3520 0.0000 0.0090          0.894119                                                  | 
|    i_0_0_286/ZN  AND2_X1   Fall  0.3870 0.0350 0.0080 0.724212 3.1132   3.83742           2       100                    | 
|    i_0_0_285/A   INV_X1    Fall  0.3870 0.0000 0.0080          1.54936                                                   | 
|    i_0_0_285/ZN  INV_X1    Rise  0.4130 0.0260 0.0190 2.00735  5.2592   7.26655           4       100                    | 
|    i_0_0_31/A1   AOI22_X1  Rise  0.4130 0.0000 0.0190          1.68751                                                   | 
|    i_0_0_31/ZN   AOI22_X1  Fall  0.4310 0.0180 0.0100 0.763231 1.54936  2.31259           1       100                    | 
|    i_0_0_30/A    INV_X1    Fall  0.4310 0.0000 0.0100          1.54936                                                   | 
|    i_0_0_30/ZN   INV_X1    Rise  0.4430 0.0120 0.0070 0.367358 1.06234  1.4297            1       100                    | 
|    c_reg[9]/D    DFF_X1    Rise  0.4430 0.0000 0.0070          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[9]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3360 0.3360 | 
| library hold check                       |  0.0200 0.3560 | 
| data required time                       |  0.3560        | 
|                                          |                | 
| data arrival time                        |  0.4430        | 
| data required time                       | -0.3560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to c_reg[19]/D 
  
 Path Start Point : b[20] 
 Path End Point   : c_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[20]                   Rise  0.2000 0.0000 0.7070 0.734795 0.699202 1.434             1       100      c             | 
|    drc_ipo_c55/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c55/Z CLKBUF_X1 Rise  0.3500 0.1500 0.0440 2.40143  7.35954  9.76097           5       100                    | 
|    i_0_0_307/C1  AOI222_X1 Rise  0.3500 0.0000 0.0440          1.54721                                                   | 
|    i_0_0_307/ZN  AOI222_X1 Fall  0.3890 0.0390 0.0130 1.24557  3.1132   4.35878           2       100                    | 
|    i_0_0_306/A   INV_X1    Fall  0.3890 0.0000 0.0130          1.54936                                                   | 
|    i_0_0_306/ZN  INV_X1    Rise  0.4120 0.0230 0.0150 0.729191 4.50002  5.22921           3       100                    | 
|    i_0_0_51/A1   AOI22_X1  Rise  0.4120 0.0000 0.0150          1.68751                                                   | 
|    i_0_0_51/ZN   AOI22_X1  Fall  0.4300 0.0180 0.0100 1.30745  1.54936  2.85681           1       100                    | 
|    i_0_0_50/A    INV_X1    Fall  0.4300 0.0000 0.0100          1.54936                                                   | 
|    i_0_0_50/ZN   INV_X1    Rise  0.4430 0.0130 0.0070 0.489749 1.06234  1.55209           1       100                    | 
|    c_reg[19]/D   DFF_X1    Rise  0.4430 0.0000 0.0070          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[19]/CK        DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3360 0.3360 | 
| library hold check                       |  0.0200 0.3560 | 
| data required time                       |  0.3560        | 
|                                          |                | 
| data arrival time                        |  0.4430        | 
| data required time                       | -0.3560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to c_reg[29]/D 
  
 Path Start Point : b[30] 
 Path End Point   : c_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[30]                   Rise  0.2000 0.0000 0.7070 0.926378 0.699202 1.62558           1       100      c             | 
|    drc_ipo_c65/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c65/Z CLKBUF_X1 Rise  0.3540 0.1540 0.0450 6.61066  4.46964  11.0803           3       100                    | 
|    i_0_0_327/C1  AOI222_X1 Rise  0.3550 0.0010 0.0450          1.54721                                                   | 
|    i_0_0_327/ZN  AOI222_X1 Fall  0.3930 0.0380 0.0110 0.598545 3.1132   3.71175           2       100                    | 
|    i_0_0_326/A   INV_X1    Fall  0.3930 0.0000 0.0110          1.54936                                                   | 
|    i_0_0_326/ZN  INV_X1    Rise  0.4150 0.0220 0.0140 0.579301 4.50002  5.07932           3       100                    | 
|    i_0_0_71/A1   AOI22_X1  Rise  0.4150 0.0000 0.0140          1.68751                                                   | 
|    i_0_0_71/ZN   AOI22_X1  Fall  0.4310 0.0160 0.0090 0.632397 1.54936  2.18176           1       100                    | 
|    i_0_0_70/A    INV_X1    Fall  0.4310 0.0000 0.0090          1.54936                                                   | 
|    i_0_0_70/ZN   INV_X1    Rise  0.4450 0.0140 0.0080 0.981656 1.06234  2.044             1       100                    | 
|    c_reg[29]/D   DFF_X1    Rise  0.4450 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[29]/CK        DFF_X1        Rise  0.3370 0.0260 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3370 0.3370 | 
| library hold check                       |  0.0210 0.3580 | 
| data required time                       |  0.3580        | 
|                                          |                | 
| data arrival time                        |  0.4450        | 
| data required time                       | -0.3580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[14]/D 
  
 Path Start Point : b[15] 
 Path End Point   : B_r_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[15]                       Rise  0.2000 0.0000 0.7070 0.548915 0.699202 1.24812           1       100      c             | 
|    drc_ipo_c50/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c50/Z     CLKBUF_X1 Rise  0.3410 0.1410 0.0420 3.12154  3.98132  7.10286           3       100                    | 
|    i_0_0_297/C1      AOI222_X1 Rise  0.3410 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_297/ZN      AOI222_X1 Fall  0.3820 0.0410 0.0140 2.07997  3.1132   5.19317           2       100                    | 
|    i_0_0_186/A2      NOR2_X1   Fall  0.3820 0.0000 0.0140          1.56385                                                   | 
|    i_0_0_186/ZN      NOR2_X1   Rise  0.4080 0.0260 0.0120 0.262141 0.699202 0.961344          1       100                    | 
|    CLOCK_slh__c189/A CLKBUF_X1 Rise  0.4080 0.0000 0.0120          0.77983                                                   | 
|    CLOCK_slh__c189/Z CLKBUF_X1 Rise  0.4360 0.0280 0.0070 0.377102 0.699202 1.0763            1       100                    | 
|    CLOCK_slh__c190/A CLKBUF_X1 Rise  0.4360 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c190/Z CLKBUF_X1 Rise  0.4640 0.0280 0.0080 0.456569 1.06234  1.51891           1       100                    | 
|    B_r_reg[14]/D     DFF_X1    Rise  0.4640 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    B_r_reg[14]/CK      DFF_X1    Rise  0.3560 0.0520 0.1360          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3560 0.3560 | 
| library hold check                       |  0.0210 0.3770 | 
| data required time                       |  0.3770        | 
|                                          |                | 
| data arrival time                        |  0.4640        | 
| data required time                       | -0.3770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to c_reg[12]/D 
  
 Path Start Point : b[13] 
 Path End Point   : c_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[13]                   Rise  0.2000 0.0000 0.7070 0.379815 0.699202 1.07902           1       100      c             | 
|    drc_ipo_c48/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c48/Z CLKBUF_X1 Rise  0.3450 0.1450 0.0430 2.32606  5.64649  7.97255           4       100                    | 
|    i_0_0_293/C1  AOI222_X1 Rise  0.3450 0.0000 0.0430          1.54721                                                   | 
|    i_0_0_293/ZN  AOI222_X1 Fall  0.3860 0.0410 0.0140 2.06422  3.1132   5.17743           2       100                    | 
|    i_0_0_292/A   INV_X1    Fall  0.3860 0.0000 0.0140          1.54936                                                   | 
|    i_0_0_292/ZN  INV_X1    Rise  0.4150 0.0290 0.0190 1.25888  5.91311  7.172             4       100                    | 
|    i_0_0_37/A1   AOI22_X1  Rise  0.4150 0.0000 0.0190          1.68751                                                   | 
|    i_0_0_37/ZN   AOI22_X1  Fall  0.4320 0.0170 0.0090 0.316407 1.54936  1.86577           1       100                    | 
|    i_0_0_36/A    INV_X1    Fall  0.4320 0.0000 0.0090          1.54936                                                   | 
|    i_0_0_36/ZN   INV_X1    Rise  0.4430 0.0110 0.0060 0.164392 1.06234  1.22673           1       100                    | 
|    c_reg[12]/D   DFF_X1    Rise  0.4430 0.0000 0.0060          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[12]/CK        DFF_X1        Rise  0.3350 0.0240 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3350 0.3350 | 
| library hold check                       |  0.0200 0.3550 | 
| data required time                       |  0.3550        | 
|                                          |                | 
| data arrival time                        |  0.4430        | 
| data required time                       | -0.3550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to c_reg[21]/D 
  
 Path Start Point : b[22] 
 Path End Point   : c_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[22]                   Rise  0.2000 0.0000 0.7070 0.201101 0.699202 0.900303          1       100      c             | 
|    drc_ipo_c57/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c57/Z CLKBUF_X1 Rise  0.3400 0.1400 0.0420 2.53319  4.32321  6.85641           3       100                    | 
|    i_0_0_311/C1  AOI222_X1 Rise  0.3400 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_311/ZN  AOI222_X1 Fall  0.3780 0.0380 0.0120 0.853435 3.1132   3.96664           2       100                    | 
|    i_0_0_310/A   INV_X1    Fall  0.3780 0.0000 0.0120          1.54936                                                   | 
|    i_0_0_310/ZN  INV_X1    Rise  0.4010 0.0230 0.0150 0.746679 4.50002  5.2467            3       100                    | 
|    i_0_0_55/A1   AOI22_X1  Rise  0.4010 0.0000 0.0150          1.68751                                                   | 
|    i_0_0_55/ZN   AOI22_X1  Fall  0.4200 0.0190 0.0100 1.48151  1.54936  3.03087           1       100                    | 
|    i_0_0_54/A    INV_X1    Fall  0.4200 0.0000 0.0100          1.54936                                                   | 
|    i_0_0_54/ZN   INV_X1    Rise  0.4440 0.0240 0.0170 5.19888  1.06234  6.26122           1       100                    | 
|    c_reg[21]/D   DFF_X1    Rise  0.4450 0.0010 0.0170          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[21]/CK        DFF_X1        Rise  0.3300 0.0190 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3300 0.3300 | 
| library hold check                       |  0.0230 0.3530 | 
| data required time                       |  0.3530        | 
|                                          |                | 
| data arrival time                        |  0.4450        | 
| data required time                       | -0.3530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0920        | 
-------------------------------------------------------------


 Timing Path to c_reg[27]/D 
  
 Path Start Point : b[28] 
 Path End Point   : c_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[28]                   Rise  0.2000 0.0000 0.7070 0.478829 0.699202 1.17803           1       100      c             | 
|    drc_ipo_c63/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c63/Z CLKBUF_X1 Rise  0.3540 0.1540 0.0450 3.93068  7.31622  11.2469           5       100                    | 
|    i_0_0_323/C1  AOI222_X1 Rise  0.3550 0.0010 0.0450          1.54721                                                   | 
|    i_0_0_323/ZN  AOI222_X1 Fall  0.3930 0.0380 0.0120 0.595903 3.1132   3.70911           2       100                    | 
|    i_0_0_322/A   INV_X1    Fall  0.3930 0.0000 0.0120          1.54936                                                   | 
|    i_0_0_322/ZN  INV_X1    Rise  0.4160 0.0230 0.0150 0.656711 4.50002  5.15673           3       100                    | 
|    i_0_0_67/A1   AOI22_X1  Rise  0.4160 0.0000 0.0150          1.68751                                                   | 
|    i_0_0_67/ZN   AOI22_X1  Fall  0.4350 0.0190 0.0100 1.42143  1.54936  2.97079           1       100                    | 
|    i_0_0_66/A    INV_X1    Fall  0.4350 0.0000 0.0100          1.54936                                                   | 
|    i_0_0_66/ZN   INV_X1    Rise  0.4500 0.0150 0.0090 1.30523  1.06234  2.36757           1       100                    | 
|    c_reg[27]/D   DFF_X1    Rise  0.4500 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[27]/CK        DFF_X1        Rise  0.3370 0.0260 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3370 0.3370 | 
| library hold check                       |  0.0210 0.3580 | 
| data required time                       |  0.3580        | 
|                                          |                | 
| data arrival time                        |  0.4500        | 
| data required time                       | -0.3580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0920        | 
-------------------------------------------------------------


 Timing Path to c_reg[24]/D 
  
 Path Start Point : b[25] 
 Path End Point   : c_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[25]                   Rise  0.2000 0.0000 0.7070 0.374625 0.699202 1.07383           1       100      c             | 
|    drc_ipo_c60/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c60/Z CLKBUF_X1 Rise  0.3400 0.1400 0.0420 2.22786  4.70778  6.93565           4       100                    | 
|    i_0_0_317/C1  AOI222_X1 Rise  0.3400 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_317/ZN  AOI222_X1 Fall  0.3780 0.0380 0.0120 0.822072 3.1132   3.93528           2       100                    | 
|    i_0_0_316/A   INV_X1    Fall  0.3780 0.0000 0.0120          1.54936                                                   | 
|    i_0_0_316/ZN  INV_X1    Rise  0.4020 0.0240 0.0150 1.07814  4.50002  5.57816           3       100                    | 
|    i_0_0_61/A1   AOI22_X1  Rise  0.4020 0.0000 0.0150          1.68751                                                   | 
|    i_0_0_61/ZN   AOI22_X1  Fall  0.4190 0.0170 0.0090 0.873899 1.54936  2.42326           1       100                    | 
|    i_0_0_60/A    INV_X1    Fall  0.4190 0.0000 0.0090          1.54936                                                   | 
|    i_0_0_60/ZN   INV_X1    Rise  0.4340 0.0150 0.0090 1.60367  1.06234  2.66601           1       100                    | 
|    c_reg[24]/D   DFF_X1    Rise  0.4340 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[24]/CK        DFF_X1        Rise  0.3200 0.0090 0.1040          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3200 0.3200 | 
| library hold check                       |  0.0210 0.3410 | 
| data required time                       |  0.3410        | 
|                                          |                | 
| data arrival time                        |  0.4340        | 
| data required time                       | -0.3410        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0930        | 
-------------------------------------------------------------


 Timing Path to c_reg[26]/D 
  
 Path Start Point : b[27] 
 Path End Point   : c_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[27]                   Rise  0.2000 0.0000 0.7070 0.756925 0.699202 1.45613           1       100      c             | 
|    drc_ipo_c62/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c62/Z CLKBUF_X1 Rise  0.3510 0.1510 0.0450 5.69769  4.38022  10.0779           3       100                    | 
|    i_0_0_321/C1  AOI222_X1 Rise  0.3520 0.0010 0.0450          1.54721                                                   | 
|    i_0_0_321/ZN  AOI222_X1 Fall  0.3900 0.0380 0.0120 0.725534 3.1132   3.83874           2       100                    | 
|    i_0_0_320/A   INV_X1    Fall  0.3900 0.0000 0.0120          1.54936                                                   | 
|    i_0_0_320/ZN  INV_X1    Rise  0.4170 0.0270 0.0180 2.29306  4.50002  6.79308           3       100                    | 
|    i_0_0_65/A1   AOI22_X1  Rise  0.4170 0.0000 0.0180          1.68751                                                   | 
|    i_0_0_65/ZN   AOI22_X1  Fall  0.4360 0.0190 0.0100 1.11141  1.54936  2.66077           1       100                    | 
|    i_0_0_64/A    INV_X1    Fall  0.4360 0.0000 0.0100          1.54936                                                   | 
|    i_0_0_64/ZN   INV_X1    Rise  0.4510 0.0150 0.0090 1.23082  1.06234  2.29316           1       100                    | 
|    c_reg[26]/D   DFF_X1    Rise  0.4510 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[26]/CK        DFF_X1        Rise  0.3370 0.0260 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3370 0.3370 | 
| library hold check                       |  0.0210 0.3580 | 
| data required time                       |  0.3580        | 
|                                          |                | 
| data arrival time                        |  0.4510        | 
| data required time                       | -0.3580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0930        | 
-------------------------------------------------------------


 Timing Path to c_reg[25]/D 
  
 Path Start Point : b[26] 
 Path End Point   : c_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[26]                   Rise  0.2000 0.0000 0.7070 0.758929 0.699202 1.45813           1       100      c             | 
|    drc_ipo_c61/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c61/Z CLKBUF_X1 Rise  0.3490 0.1490 0.0440 5.94685  3.75526  9.70211           3       100                    | 
|    i_0_0_319/C1  AOI222_X1 Rise  0.3500 0.0010 0.0440          1.54721                                                   | 
|    i_0_0_319/ZN  AOI222_X1 Fall  0.3890 0.0390 0.0120 1.11278  3.1132   4.22599           2       100                    | 
|    i_0_0_318/A   INV_X1    Fall  0.3890 0.0000 0.0120          1.54936                                                   | 
|    i_0_0_318/ZN  INV_X1    Rise  0.4180 0.0290 0.0200 3.14573  4.50002  7.64575           3       100                    | 
|    i_0_0_63/A1   AOI22_X1  Rise  0.4180 0.0000 0.0200          1.68751                                                   | 
|    i_0_0_63/ZN   AOI22_X1  Fall  0.4360 0.0180 0.0100 0.512311 1.54936  2.06167           1       100                    | 
|    i_0_0_62/A    INV_X1    Fall  0.4360 0.0000 0.0100          1.54936                                                   | 
|    i_0_0_62/ZN   INV_X1    Rise  0.4510 0.0150 0.0080 1.17169  1.06234  2.23403           1       100                    | 
|    c_reg[25]/D   DFF_X1    Rise  0.4510 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[25]/CK        DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3360 0.3360 | 
| library hold check                       |  0.0210 0.3570 | 
| data required time                       |  0.3570        | 
|                                          |                | 
| data arrival time                        |  0.4510        | 
| data required time                       | -0.3570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0940        | 
-------------------------------------------------------------


 Timing Path to c_reg[22]/D 
  
 Path Start Point : b[23] 
 Path End Point   : c_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[23]                   Rise  0.2000 0.0000 0.7070 0.476118 0.699202 1.17532           1       100      c             | 
|    drc_ipo_c58/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c58/Z CLKBUF_X1 Rise  0.3380 0.1380 0.0420 2.06815  4.39281  6.46096           3       100                    | 
|    i_0_0_313/C1  AOI222_X1 Rise  0.3380 0.0000 0.0420          1.54721                                                   | 
|    i_0_0_313/ZN  AOI222_X1 Fall  0.3760 0.0380 0.0120 0.908292 3.1132   4.0215            2       100                    | 
|    i_0_0_312/A   INV_X1    Fall  0.3760 0.0000 0.0120          1.54936                                                   | 
|    i_0_0_312/ZN  INV_X1    Rise  0.4010 0.0250 0.0160 1.48651  4.50002  5.98653           3       100                    | 
|    i_0_0_57/A1   AOI22_X1  Rise  0.4010 0.0000 0.0160          1.68751                                                   | 
|    i_0_0_57/ZN   AOI22_X1  Fall  0.4200 0.0190 0.0100 1.26143  1.54936  2.81079           1       100                    | 
|    i_0_0_56/A    INV_X1    Fall  0.4200 0.0000 0.0100          1.54936                                                   | 
|    i_0_0_56/ZN   INV_X1    Rise  0.4350 0.0150 0.0090 1.55677  1.06234  2.61911           1       100                    | 
|    c_reg[22]/D   DFF_X1    Rise  0.4350 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[22]/CK        DFF_X1        Rise  0.3170 0.0060 0.1040          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3170 0.3170 | 
| library hold check                       |  0.0210 0.3380 | 
| data required time                       |  0.3380        | 
|                                          |                | 
| data arrival time                        |  0.4350        | 
| data required time                       | -0.3380        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0970        | 
-------------------------------------------------------------


 Timing Path to c_reg[8]/D 
  
 Path Start Point : b[9] 
 Path End Point   : c_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[9]                    Rise  0.2000 0.0000 0.7070 0.65737  0.699202 1.35657           1       100      c             | 
|    drc_ipo_c44/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c44/Z CLKBUF_X1 Rise  0.3420 0.1420 0.0430 2.79091  4.50132  7.29223           3       100                    | 
|    i_0_0_283/A2  AOI22_X1  Rise  0.3420 0.0000 0.0430          1.68975                                                   | 
|    i_0_0_283/ZN  AOI22_X1  Fall  0.3610 0.0190 0.0100 0.383518 0.894119 1.27764           1       100                    | 
|    i_0_0_282/A2  AND2_X1   Fall  0.3610 0.0000 0.0100          0.894119                                                  | 
|    i_0_0_282/ZN  AND2_X1   Fall  0.3960 0.0350 0.0080 0.622663 3.1132   3.73587           2       100                    | 
|    i_0_0_281/A   INV_X1    Fall  0.3960 0.0000 0.0080          1.54936                                                   | 
|    i_0_0_281/ZN  INV_X1    Rise  0.4230 0.0270 0.0210 2.04767  5.91311  7.96078           4       100                    | 
|    i_0_0_29/A1   AOI22_X1  Rise  0.4230 0.0000 0.0210          1.68751                                                   | 
|    i_0_0_29/ZN   AOI22_X1  Fall  0.4410 0.0180 0.0100 0.450407 1.54936  1.99977           1       100                    | 
|    i_0_0_28/A    INV_X1    Fall  0.4410 0.0000 0.0100          1.54936                                                   | 
|    i_0_0_28/ZN   INV_X1    Rise  0.4530 0.0120 0.0060 0.163936 1.06234  1.22628           1       100                    | 
|    c_reg[8]/D    DFF_X1    Rise  0.4530 0.0000 0.0060          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[8]/CK         DFF_X1        Rise  0.3360 0.0250 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3360 0.3360 | 
| library hold check                       |  0.0200 0.3560 | 
| data required time                       |  0.3560        | 
|                                          |                | 
| data arrival time                        |  0.4530        | 
| data required time                       | -0.3560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0970        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[31]/D 
  
 Path Start Point : a[31] 
 Path End Point   : A_r_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    a[31]                   Rise  0.2000 0.0000 0.7070 0.57129  0.699202 1.27049           1       100      c             | 
|    drc_ipo_c98/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c98/Z CLKBUF_X1 Rise  0.3630 0.1630 0.0470 3.31305  10.8439  14.157            4       100                    | 
|    i_0_1/a[31]             Rise  0.3630 0.0000                                                                           | 
|    i_0_1/i_67/A  XNOR2_X1  Rise  0.3640 0.0010 0.0470          2.23275                                                   | 
|    i_0_1/i_67/ZN XNOR2_X1  Fall  0.3850 0.0210 0.0080 0.347543 1.55298  1.90052           1       100                    | 
|    i_0_1/p_0[31]           Fall  0.3850 0.0000                                                                           | 
|    i_0_0_396/B1  AOI22_X1  Fall  0.3850 0.0000 0.0080          1.55298                                                   | 
|    i_0_0_396/ZN  AOI22_X1  Rise  0.4250 0.0400 0.0220 1.09153  2.97694  4.06847           2       100                    | 
|    i_0_0_395/A2  NOR2_X1   Rise  0.4250 0.0000 0.0220          1.65135                                                   | 
|    i_0_0_395/ZN  NOR2_X1   Fall  0.4370 0.0120 0.0080 0.268586 1.06234  1.33093           1       100                    | 
|    A_r_reg[31]/D DFF_X1    Fall  0.4370 0.0000 0.0080          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    A_r_reg[31]/CK      DFF_X1    Rise  0.3270 0.0230 0.1340          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3270 0.3270 | 
| library hold check                       |  0.0100 0.3370 | 
| data required time                       |  0.3370        | 
|                                          |                | 
| data arrival time                        |  0.4370        | 
| data required time                       | -0.3370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1000        | 
-------------------------------------------------------------


 Timing Path to c_reg[20]/D 
  
 Path Start Point : b[21] 
 Path End Point   : c_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[21]                   Rise  0.2000 0.0000 0.7070 0.486633 0.699202 1.18583           1       100      c             | 
|    drc_ipo_c56/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c56/Z CLKBUF_X1 Rise  0.3490 0.1490 0.0440 3.65555  5.82683  9.48238           4       100                    | 
|    i_0_0_309/C1  AOI222_X1 Rise  0.3500 0.0010 0.0440          1.54721                                                   | 
|    i_0_0_309/ZN  AOI222_X1 Fall  0.3880 0.0380 0.0120 0.864226 3.1132   3.97743           2       100                    | 
|    i_0_0_308/A   INV_X1    Fall  0.3880 0.0000 0.0120          1.54936                                                   | 
|    i_0_0_308/ZN  INV_X1    Rise  0.4120 0.0240 0.0150 1.09091  4.50002  5.59093           3       100                    | 
|    i_0_0_53/A1   AOI22_X1  Rise  0.4120 0.0000 0.0150          1.68751                                                   | 
|    i_0_0_53/ZN   AOI22_X1  Fall  0.4290 0.0170 0.0090 0.842933 1.54936  2.39229           1       100                    | 
|    i_0_0_52/A    INV_X1    Fall  0.4290 0.0000 0.0090          1.54936                                                   | 
|    i_0_0_52/ZN   INV_X1    Rise  0.4530 0.0240 0.0170 5.06306  1.06234  6.12541           1       100                    | 
|    c_reg[20]/D   DFF_X1    Rise  0.4530 0.0000 0.0170          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[20]/CK        DFF_X1        Rise  0.3300 0.0190 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3300 0.3300 | 
| library hold check                       |  0.0230 0.3530 | 
| data required time                       |  0.3530        | 
|                                          |                | 
| data arrival time                        |  0.4530        | 
| data required time                       | -0.3530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1000        | 
-------------------------------------------------------------


 Timing Path to c_reg[28]/D 
  
 Path Start Point : b[29] 
 Path End Point   : c_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    b[29]                   Rise  0.2000  0.0000 0.7070             0.781681 0.699202 1.48088           1       100      c             | 
|    drc_ipo_c64/A CLKBUF_X1 Rise  0.2000  0.0000 0.7070                      0.77983                                                   | 
|    drc_ipo_c64/Z CLKBUF_X1 Rise  0.3450  0.1450 0.0430             2.33447  5.72371  8.05818           4       100                    | 
|    i_0_0_325/C1  AOI222_X1 Rise  0.3450  0.0000 0.0430                      1.54721                                                   | 
|    i_0_0_325/ZN  AOI222_X1 Fall  0.3850  0.0400 0.0130             1.65489  3.1132   4.76809           2       100                    | 
|    i_0_0_324/A   INV_X1    Fall  0.3850  0.0000 0.0130                      1.54936                                                   | 
|    i_0_0_324/ZN  INV_X1    Rise  0.4100  0.0250 0.0160             1.15554  4.50002  5.65556           3       100                    | 
|    i_0_0_69/A1   AOI22_X1  Rise  0.4100  0.0000 0.0160                      1.68751                                                   | 
|    i_0_0_69/ZN   AOI22_X1  Fall  0.4290  0.0190 0.0100             1.43904  1.54936  2.9884            1       100                    | 
|    i_0_0_68/A    INV_X1    Fall  0.4280 -0.0010 0.0100    -0.0010           1.54936                                                   | 
|    i_0_0_68/ZN   INV_X1    Rise  0.4420  0.0140 0.0080             1.14681  1.06234  2.20916           1       100                    | 
|    c_reg[28]/D   DFF_X1    Rise  0.4420  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[28]/CK        DFF_X1        Rise  0.3200 0.0090 0.1040          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3200 0.3200 | 
| library hold check                       |  0.0210 0.3410 | 
| data required time                       |  0.3410        | 
|                                          |                | 
| data arrival time                        |  0.4420        | 
| data required time                       | -0.3410        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1010        | 
-------------------------------------------------------------


 Timing Path to c_reg[23]/D 
  
 Path Start Point : b[24] 
 Path End Point   : c_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    b[24]                   Rise  0.2000  0.0000 0.7070             0.188121 0.699202 0.887323          1       100      c             | 
|    drc_ipo_c59/A CLKBUF_X1 Rise  0.2000  0.0000 0.7070                      0.77983                                                   | 
|    drc_ipo_c59/Z CLKBUF_X1 Rise  0.3470  0.1470 0.0440             2.56892  6.13864  8.70756           5       100                    | 
|    i_0_0_315/C1  AOI222_X1 Rise  0.3470  0.0000 0.0440                      1.54721                                                   | 
|    i_0_0_315/ZN  AOI222_X1 Fall  0.3850  0.0380 0.0120             0.810704 3.1132   3.92391           2       100                    | 
|    i_0_0_314/A   INV_X1    Fall  0.3850  0.0000 0.0120                      1.54936                                                   | 
|    i_0_0_314/ZN  INV_X1    Rise  0.4080  0.0230 0.0150             0.85596  4.50002  5.35598           3       100                    | 
|    i_0_0_59/A1   AOI22_X1  Rise  0.4080  0.0000 0.0150                      1.68751                                                   | 
|    i_0_0_59/ZN   AOI22_X1  Fall  0.4250  0.0170 0.0090             0.769146 1.54936  2.31851           1       100                    | 
|    i_0_0_58/A    INV_X1    Fall  0.4250  0.0000 0.0090                      1.54936                                                   | 
|    i_0_0_58/ZN   INV_X1    Rise  0.4400  0.0150 0.0090             1.48909  1.06234  2.55143           1       100                    | 
|    c_reg[23]/D   DFF_X1    Rise  0.4390 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[23]/CK        DFF_X1        Rise  0.3160 0.0050 0.1040          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3160 0.3160 | 
| library hold check                       |  0.0210 0.3370 | 
| data required time                       |  0.3370        | 
|                                          |                | 
| data arrival time                        |  0.4390        | 
| data required time                       | -0.3370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1020        | 
-------------------------------------------------------------


 Timing Path to counter_reg[6]/D 
  
 Path Start Point : counter_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1650 0.0000 0.0480          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.2960 0.1310 0.1120 42.3508  44.5349  86.8857           52      100      F    K        | 
| Data Path:                                                                                                                     | 
|    counter_reg[6]/CK   DFF_X1    Rise  0.3200 0.0240 0.1120          0.949653                                    F             | 
|    counter_reg[6]/Q    DFF_X1    Fall  0.4290 0.1090 0.0120 2.02052  5.61984  7.64036           4       100      F             | 
|    i_0_0_11/C1         AOI221_X1 Fall  0.4290 0.0000 0.0120          1.38349                                                   | 
|    i_0_0_11/ZN         AOI221_X1 Rise  0.4620 0.0330 0.0220 0.468817 1.06234  1.53116           1       100                    | 
|    counter_reg[6]/D    DFF_X1    Rise  0.4620 0.0000 0.0220          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    counter_reg[6]/CK   DFF_X1    Rise  0.3320 0.0280 0.1170          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3320 0.3320 | 
| library hold check                       |  0.0310 0.3630 | 
| data required time                       |  0.3630        | 
|                                          |                | 
| data arrival time                        |  0.4620        | 
| data required time                       | -0.3630        | 
| pessimism                                |  0.0080        | 
|                                          |                | 
| slack                                    |  0.1070        | 
-------------------------------------------------------------


 Timing Path to counter_reg[0]/D 
  
 Path Start Point : counter_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1650 0.0000 0.0480          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.2970 0.1320 0.1230 53.052   43.6784  96.7304           51      100      F    K        | 
| Data Path:                                                                                                                     | 
|    counter_reg[0]/CK   DFF_X1    Rise  0.3150 0.0180 0.1230          0.949653                                    F             | 
|    counter_reg[0]/Q    DFF_X1    Fall  0.4260 0.1110 0.0130 0.738408 7.94458  8.68299           4       100      F             | 
|    i_0_0_5/A2          NOR2_X1   Fall  0.4260 0.0000 0.0130          1.56385                                                   | 
|    i_0_0_5/ZN          NOR2_X1   Rise  0.4540 0.0280 0.0140 0.381323 1.06234  1.44367           1       100                    | 
|    counter_reg[0]/D    DFF_X1    Rise  0.4540 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    counter_reg[0]/CK   DFF_X1    Rise  0.3290 0.0250 0.1350          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3290 0.3290 | 
| library hold check                       |  0.0240 0.3530 | 
| data required time                       |  0.3530        | 
|                                          |                | 
| data arrival time                        |  0.4540        | 
| data required time                       | -0.3530        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1080        | 
-------------------------------------------------------------


 Timing Path to c_reg[30]/D 
  
 Path Start Point : b[29] 
 Path End Point   : c_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    b[29]                   Rise  0.2000 0.0000 0.7070 0.781681 0.699202 1.48088           1       100      c             | 
|    drc_ipo_c64/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c64/Z CLKBUF_X1 Rise  0.3450 0.1450 0.0430 2.33447  5.72371  8.05818           4       100                    | 
|    i_0_4/b[29]             Rise  0.3450 0.0000                                                                           | 
|    i_0_4/i_68/A1 NOR4_X1   Rise  0.3460 0.0010 0.0430          1.7368                                                    | 
|    i_0_4/i_68/ZN NOR4_X1   Fall  0.3670 0.0210 0.0110 0.68449  3.9035   4.588             2       100                    | 
|    i_0_4/i_67/B  XNOR2_X1  Fall  0.3670 0.0000 0.0110          2.36817                                                   | 
|    i_0_4/i_67/ZN XNOR2_X1  Rise  0.4030 0.0360 0.0140 0.759985 1.55298  2.31296           1       100                    | 
|    i_0_4/p_0[31]           Rise  0.4030 0.0000                                                                           | 
|    i_0_0_330/B1  AOI22_X1  Rise  0.4030 0.0000 0.0140          1.58401                                                   | 
|    i_0_0_330/ZN  AOI22_X1  Fall  0.4280 0.0250 0.0120 1.06298  3.1132   4.17619           2       100                    | 
|    i_0_0_329/A   INV_X1    Fall  0.4280 0.0000 0.0120          1.54936                                                   | 
|    i_0_0_329/ZN  INV_X1    Rise  0.4530 0.0250 0.0170 1.54993  4.54916  6.09909           3       100                    | 
|    i_0_0_73/B1   AOI22_X1  Rise  0.4530 0.0000 0.0170          1.58401                                                   | 
|    i_0_0_73/ZN   AOI22_X1  Fall  0.4760 0.0230 0.0110 1.30911  1.54936  2.85847           1       100                    | 
|    i_0_0_72/A    INV_X1    Fall  0.4760 0.0000 0.0110          1.54936                                                   | 
|    i_0_0_72/ZN   INV_X1    Rise  0.4920 0.0160 0.0090 1.59237  1.06234  2.65471           1       100                    | 
|    c_reg[30]/D   DFF_X1    Rise  0.4920 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[30]/CK        DFF_X1        Rise  0.3370 0.0260 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3370 0.3370 | 
| library hold check                       |  0.0210 0.3580 | 
| data required time                       |  0.3580        | 
|                                          |                | 
| data arrival time                        |  0.4920        | 
| data required time                       | -0.3580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1340        | 
-------------------------------------------------------------


 Timing Path to counter_reg[4]/D 
  
 Path Start Point : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.699202 2.15566           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1650 0.1650 0.0480 5.1245   9.68044  14.8049           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1650 0.0000 0.0480          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.2970 0.1320 0.1230 53.052   43.6784  96.7304           51      100      F    K        | 
| Data Path:                                                                                                                     | 
|    counter_reg[4]/CK   DFF_X1    Rise  0.3180 0.0210 0.1230          0.949653                                    F             | 
|    counter_reg[4]/Q    DFF_X1    Fall  0.4270 0.1090 0.0120 1.35377  6.07594  7.42971           3       100      F             | 
|    i_0_0_3/A           HA_X1     Fall  0.4270 0.0000 0.0120          3.05682                                                   | 
|    i_0_0_3/S           HA_X1     Rise  0.4520 0.0250 0.0170 0.356542 0.874832 1.23137           1       100                    | 
|    i_0_0_9/A1          AND2_X1   Rise  0.4520 0.0000 0.0170          0.918145                                                  | 
|    i_0_0_9/ZN          AND2_X1   Rise  0.4840 0.0320 0.0080 0.274932 1.06234  1.33727           1       100                    | 
|    counter_reg[4]/D    DFF_X1    Rise  0.4840 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_150/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_150/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1290 53.052   48.4323  101.484           51      100      F    K        | 
|    counter_reg[4]/CK   DFF_X1    Rise  0.3330 0.0290 0.1350          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3330 0.3330 | 
| library hold check                       |  0.0210 0.3540 | 
| data required time                       |  0.3540        | 
|                                          |                | 
| data arrival time                        |  0.4840        | 
| data required time                       | -0.3540        | 
| pessimism                                |  0.0070        | 
|                                          |                | 
| slack                                    |  0.1370        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[31]/D 
  
 Path Start Point : a[0] 
 Path End Point   : B_r_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                            Rise  0.2000 0.0000 0.7070 0.378546 0.699202 1.07775           1       100      c             | 
|    drc_ipo_c67/A         CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c67/Z         CLKBUF_X1 Rise  0.3450 0.1450 0.0430 3.50024  4.51226  8.0125            3       100                    | 
|    i_0_0_333/B1          AOI22_X1  Rise  0.3450 0.0000 0.0430          1.58401                                                   | 
|    i_0_0_333/ZN          AOI22_X1  Fall  0.3790 0.0340 0.0110 0.960282 2.97694  3.93722           2       100                    | 
|    i_0_0_235/A1          NOR2_X1   Fall  0.3790 0.0000 0.0110          1.41309                                                   | 
|    i_0_0_235/ZN          NOR2_X1   Rise  0.4110 0.0320 0.0230 0.352131 2.98903  3.34116           2       100                    | 
|    i_0_8/p_0[0]                    Rise  0.4110 0.0000                                                                           | 
|    i_0_8/i_1/B1          OAI21_X1  Rise  0.4110 0.0000 0.0230          1.66205                                                   | 
|    i_0_8/i_1/ZN          OAI21_X1  Fall  0.4280 0.0170 0.0070 0.156824 1.54936  1.70618           1       100                    | 
|    i_0_8/i_0/A           INV_X1    Fall  0.4280 0.0000 0.0070          1.54936                                                   | 
|    i_0_8/i_0/ZN          INV_X1    Rise  0.4540 0.0260 0.0200 2.27437  5.44328  7.71765           4       100                    | 
|    i_0_8/Accumulator1[0]           Rise  0.4540 0.0000                                                                           | 
|    i_0_0_203/A2          AND2_X1   Rise  0.4540 0.0000 0.0200          0.97463                                                   | 
|    i_0_0_203/ZN          AND2_X1   Rise  0.4880 0.0340 0.0080 0.510176 1.06234  1.57252           1       100                    | 
|    B_r_reg[31]/D         DFF_X1    Rise  0.4880 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1 Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1 Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    CTS_L2_c_tid0_151/A CLKBUF_X2 Rise  0.1680 0.0000 0.0490          1.40591                                     F             | 
|    CTS_L2_c_tid0_151/Z CLKBUF_X2 Rise  0.3040 0.1360 0.1180 42.3508  49.382   91.7327           52      100      F    K        | 
|    B_r_reg[31]/CK      DFF_X1    Rise  0.3300 0.0260 0.1170          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3300 0.3300 | 
| library hold check                       |  0.0210 0.3510 | 
| data required time                       |  0.3510        | 
|                                          |                | 
| data arrival time                        |  0.4880        | 
| data required time                       | -0.3510        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1370        | 
-------------------------------------------------------------


 Timing Path to c_reg[31]/D 
  
 Path Start Point : a[0] 
 Path End Point   : c_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                            Rise  0.2000 0.0000 0.7070 0.378546 0.699202 1.07775           1       100      c             | 
|    drc_ipo_c67/A         CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c67/Z         CLKBUF_X1 Rise  0.3450 0.1450 0.0430 3.50024  4.51226  8.0125            3       100                    | 
|    i_0_0_333/B1          AOI22_X1  Rise  0.3450 0.0000 0.0430          1.58401                                                   | 
|    i_0_0_333/ZN          AOI22_X1  Fall  0.3790 0.0340 0.0110 0.960282 2.97694  3.93722           2       100                    | 
|    i_0_0_235/A1          NOR2_X1   Fall  0.3790 0.0000 0.0110          1.41309                                                   | 
|    i_0_0_235/ZN          NOR2_X1   Rise  0.4110 0.0320 0.0230 0.352131 2.98903  3.34116           2       100                    | 
|    i_0_8/p_0[0]                    Rise  0.4110 0.0000                                                                           | 
|    i_0_8/i_1/B1          OAI21_X1  Rise  0.4110 0.0000 0.0230          1.66205                                                   | 
|    i_0_8/i_1/ZN          OAI21_X1  Fall  0.4280 0.0170 0.0070 0.156824 1.54936  1.70618           1       100                    | 
|    i_0_8/i_0/A           INV_X1    Fall  0.4280 0.0000 0.0070          1.54936                                                   | 
|    i_0_8/i_0/ZN          INV_X1    Rise  0.4540 0.0260 0.0200 2.27437  5.44328  7.71765           4       100                    | 
|    i_0_8/Accumulator1[0]           Rise  0.4540 0.0000                                                                           | 
|    i_0_0_75/B1           AOI22_X1  Rise  0.4540 0.0000 0.0200          1.58401                                                   | 
|    i_0_0_75/ZN           AOI22_X1  Fall  0.4800 0.0260 0.0120 2.13651  1.54936  3.68587           1       100                    | 
|    i_0_0_74/A            INV_X1    Fall  0.4800 0.0000 0.0120          1.54936                                                   | 
|    i_0_0_74/ZN           INV_X1    Rise  0.4950 0.0150 0.0090 1.05715  1.06234  2.1195            1       100                    | 
|    c_reg[31]/D           DFF_X1    Rise  0.4950 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.45646  0.77983  2.23629           1       100      c    K        | 
|    CTS_L1_c_tid0_152/A CLKBUF_X1     Rise  0.0000 0.0000 0.7070          0.77983                                     F             | 
|    CTS_L1_c_tid0_152/Z CLKBUF_X1     Rise  0.1680 0.1680 0.0490 5.1245   10.771   15.8955           3       100      F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1690 0.0010 0.0490          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.2000 0.0310 0.0060 1.44178  1.42116  2.86294           1       100      FA   K        | 
|    CTS_L3_c_tid1_121/A CLKBUF_X3     Rise  0.2000 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_121/Z CLKBUF_X3     Rise  0.3110 0.1110 0.1040 58.1526  60.7778  118.93            64      100      F    K        | 
|    c_reg[31]/CK        DFF_X1        Rise  0.3370 0.0260 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3370 0.3370 | 
| library hold check                       |  0.0210 0.3580 | 
| data required time                       |  0.3580        | 
|                                          |                | 
| data arrival time                        |  0.4950        | 
| data required time                       | -0.3580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1370        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1794M, PVMEM - 2637M)
