# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
RDI_APPROOT=/opt/Xilinx/Vitis/2022.1
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
MAKE_TERMOUT=/dev/pts/0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/opt/Xilinx/Vitis/2022.1/bin
LC_ADDRESS=lzh_TW
XILINX_VIVADO=/opt/Xilinx/Vivado/2022.1
LC_NAME=lzh_TW
RDI_OPT_EXT=.o
RDI_INSTALLVER=2022.1
RDI_INSTALLROOT=/opt/Xilinx
RDI_PATCHROOT=
LC_MONETARY=lzh_TW
XILINX_XRT=/opt/xilinx/xrt
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o
PWD=/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files
LOGNAME=02.IZunsR
XDG_SESSION_TYPE=tty
_RDI_DONT_SET_XILINX_AS_PATH=True
MAKEOVERRIDES=${-*-command-variables-*-}
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2022.1/bin
XILINX_DSP=
MOTD_SHOWN=pam
HOME=/mnt/HLSNAS/02.IZunsR
SYNTH_COMMON=/opt/Xilinx/Vitis/2022.1/scripts/rt/data
LC_PAPER=lzh_TW
LANG=en_US.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
XILINX_HLS=/opt/Xilinx/Vitis_HLS/2022.1
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
RDI_PROG=/opt/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
SSH_CONNECTION=223.137.166.44 27874 192.168.1.12 1200
RT_TCL_PATH=/opt/Xilinx/Vitis/2022.1/scripts/rt/base_tcl/tcl
MFLAGS=
XILINX_SDK=/opt/Xilinx/Vitis/2022.1
LESSCLOSE=/usr/bin/lesspipe %s %s
XDG_SESSION_CLASS=user
MAKEFLAGS= -- DEVICE=xilinx_u50_gen3x16_xdma_201920_3 TARGET=hw
PYTHONPATH=/opt/xilinx/xrt/python:
LC_IDENTIFICATION=lzh_TW
TERM=xterm
LESSOPEN=| /usr/bin/lesspipe %s
USER=02.IZunsR
MAKE_TERMERR=/dev/pts/0
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2022.1
RDI_BASEROOT=/opt/Xilinx/Vitis
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2022.1/tps/lnx64
RDI_JAVA_VERSION=11.0.11_9
RDI_DATADIR=/opt/Xilinx/Vitis/2022.1/data
DISPLAY=localhost:10.0
SHLVL=9
MAKELEVEL=1
LC_TELEPHONE=lzh_TW
LC_MEASUREMENT=lzh_TW
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2022.1
XIL_CHECK_TCL_DEBUG=False
XDG_SESSION_ID=39642
DEVICE=xilinx_u50_gen3x16_xdma_201920_3
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o:/opt/Xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib/:/opt/Xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib//server:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2022.1/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2022.1/bin/../lnx64/tools/dot/lib
SSH_CLIENT=223.137.166.44 27874 1200
LC_TIME=lzh_TW
TCL_LIBRARY=/opt/Xilinx/Vitis/2022.1/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
XDG_DATA_DIRS=/usr/local/share:/usr/share:/var/lib/snapd/desktop
PATH=/opt/Xilinx/Vivado/2022.1/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2022.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2022.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2022.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin:/opt/Xilinx/Vivado/2022.1/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2022.1/bin:/opt/Xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/bin:/opt/Xilinx/Vivado/2022.1/bin:/opt/xilinx/xrt/bin:/opt/Xilinx/DocNav:/opt/Xilinx/Vitis_HLS/2022.1/bin:/opt/Xilinx/Model_Composer/2022.1/bin:/opt/Xilinx/Vitis/2022.1/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2022.1/gnu/arm/lin/bin:/opt/Xilinx/Vitis/2022.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/Xilinx/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2022.1/gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2022.1/gnu/aarch64/lin/aarch64-none/bin:/opt/Xilinx/Vitis/2022.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2022.1/tps/lnx64/cmake-3.3.2/bin:/opt/Xilinx/Vitis/2022.1/aietools/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/opt/riscv/bin
RT_LIBPATH=/opt/Xilinx/Vitis/2022.1/scripts/rt/data
HDI_APPROOT=/opt/Xilinx/Vitis/2022.1
RDI_PLATFORM=lnx64
MYVIVADO=
SSH_TTY=/dev/pts/0
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2022.1/tps/isl
LC_NUMERIC=lzh_TW
XILINX_VITIS=/opt/Xilinx/Vitis/2022.1
OLDPWD=/opt/Xilinx/Vitis/2022.1/bin
TARGET=hw
_=/opt/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=43193
XILINX_CD_SESSION=c8dd2391-f17d-4ab4-9f3e-f93aec685fbb
XILINX_RS_PORT=33571
XILINX_RS_SESSION=152d91cd-b6df-45c8-8391-bc957a42ce06


V++ command line:
------------------------------------------
/opt/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++ -t hw --platform xilinx_u50_gen3x16_xdma_201920_3 --save-temps -l --config design.cfg -oxclbin/pass.hw.xilinx_u50_gen3x16_xdma_201920_3.xclbin xclbin/pass.hw.xo 

FINAL PROGRAM OPTIONS
--config design.cfg
--connectivity.nk pass:1
--connectivity.sp pass_1.m_axi_p0:HBM[0]
--connectivity.sp pass_1.m_axi_p1:HBM[1]
--input_files xclbin/pass.hw.xo
--link
--optimize 0
--output xclbin/pass.hw.xilinx_u50_gen3x16_xdma_201920_3.xclbin
--platform xilinx_u50_gen3x16_xdma_201920_3
--report_level 0
--save-temps
--target hw

PARSED COMMAND LINE OPTIONS
-t hw 
--platform xilinx_u50_gen3x16_xdma_201920_3 
--save-temps 
-l 
--config design.cfg 
-oxclbin/pass.hw.xilinx_u50_gen3x16_xdma_201920_3.xclbin 
xclbin/pass.hw.xo 

PARSED CONFIG FILE (1) OPTIONS
file: design.cfg
connectivity.nk pass:1 
connectivity.sp pass_1.m_axi_p0:HBM[0] 
connectivity.sp pass_1.m_axi_p1:HBM[1] 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 08 Nov 2024 21:39:10
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 08 Nov 2024 21:39:10
output: /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/pass.hw.xilinx_u50_gen3x16_xdma_201920_3.xml
------------------------------------------
step: running system_link
timestamp: 08 Nov 2024 21:39:10
cmd: /opt/Xilinx/Vitis/2022.1/bin/system_link --xo /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/xclbin/pass.hw.xo -keep --config /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int --temp_dir /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 08 Nov 2024 21:39:19
cmd: /opt/Xilinx/Vitis/2022.1/bin/cf2sw -sdsl /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/sdsl.dat -rtd /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/cf2sw.rtd -nofilter /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/cf2sw_full.rtd -xclbin /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/xclbin_orig.xml -o /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 08 Nov 2024 21:39:20
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 08 Nov 2024 21:39:20
cmd: /opt/Xilinx/Vitis/2022.1/bin/vpl -t hw -f xilinx_u50_gen3x16_xdma_201920_3 --remote_ip_cache /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/.ipcache -s --output_dir /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int --log_dir /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/logs/link --report_dir /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/reports/link --config /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/vplConfig.ini -k /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link --no-info --iprepo /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/xo/ip_repo/xilinx_com_hls_pass_1_0 --messageDb /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/run_link/vpl.pb /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/dr.bd.tcl
Vivado Log File: /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files
misc=BinaryName=pass.hw.xilinx_u50_gen3x16_xdma_201920_3
[connectivity]
nk=pass:1:pass_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=pass.hw.xilinx_u50_gen3x16_xdma_201920_3
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files
--config /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/vplConfig.ini
--connectivity.nk pass:1:pass_1
--input_file /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/dr.bd.tcl
--iprepo /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/xo/ip_repo/xilinx_com_hls_pass_1_0
--kernels /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/kernel_info.dat
--log_dir /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/logs/link
--messageDb /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/run_link/vpl.pb
--no-info
--output_dir /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int
--platform xilinx_u50_gen3x16_xdma_201920_3
--remote_ip_cache /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/.ipcache
--report_dir /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/reports/link
--save_temps
--target hw
--temp_dir /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f xilinx_u50_gen3x16_xdma_201920_3 
--remote_ip_cache /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/.ipcache 
-s 
--output_dir /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int 
--log_dir /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/logs/link 
--report_dir /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/reports/link 
--config /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/vplConfig.ini 
-k /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link 
--no-info 
--iprepo /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/xo/ip_repo/xilinx_com_hls_pass_1_0 
--messageDb /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/run_link/vpl.pb 
/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param compiler.vppCurrentWorkingDir=/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files 
advanced.misc BinaryName=pass.hw.xilinx_u50_gen3x16_xdma_201920_3 
connectivity.nk pass:1:pass_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 08 Nov 2024 21:39:39
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 08 November 2024 21:39:43
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 08 November 2024 21:39:43
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:477
   timestamp: 08 November 2024 21:39:43
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/prelink.tcl
   File: vpl.tcl:1177
   timestamp: 08 November 2024 21:39:43
   -----------------------
   VPL internal step: create_project -part xcu50-fsvh2104-2-e -force prj prj
   File: /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/vivado/vpl/.local/ocl_util.tcl:788
   timestamp: 08 November 2024 21:39:43
   -----------------------
   VPL internal step: add_files .local/hw_platform/hw_bb_locked.dcp
   File: /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/vivado/vpl/.local/ocl_util.tcl:822
   timestamp: 08 November 2024 21:39:47
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module ulp
   File: /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/vivado/vpl/.local/ocl_util.tcl:828
   timestamp: 08 November 2024 21:39:47
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
   File: /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/vivado/vpl/.local/ocl_util.tcl:830
   timestamp: 08 November 2024 21:39:47
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list level0_i/ulp:my_rm]
   File: /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/vivado/vpl/.local/ocl_util.tcl:841
   timestamp: 08 November 2024 21:39:47
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/vivado/vpl/.local/ocl_util.tcl:2300
   timestamp: 08 November 2024 21:39:47
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/.ipcache
   File: /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/vivado/vpl/.local/ocl_util.tcl:2310
   timestamp: 08 November 2024 21:39:48
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/ulp.bd -of_objects my_rm
   File: /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/vivado/vpl/.local/ocl_util.tcl:1991
   timestamp: 08 November 2024 21:39:48
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
   File: vpl.tcl:194
   timestamp: 08 November 2024 21:40:20
   -----------------------
   VPL internal step: report locked IPs
   File: /mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/_x/link/vivado/vpl/.local/ocl_util.tcl:3037
   timestamp: 08 November 2024 21:40:39
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:217
   timestamp: 08 November 2024 21:40:39
   VPL invalid command name "hbm_memory_subsystem::map_memory_resource"
    while executing
"hbm_memory_subsystem::map_memory_resource \
  [get_bd_intf_pins -auto_enable /pass_1/m_axi_p0] \
  [get_bd_cells /hmss_0] [list HBM_MEM00]"
    (file ".local/dr.bd.tcl" line 55)
    invoked from within
"source $dr_bd_tcl"
   VPL Failed to update block diagram in project required for hardware synthesis.The project is 'prj'. The block diagram update script is '.local/dr.bd.tcl'. The block diagram update script was generated by system linker.
   -----------------------
  current step: vpl.create_bd failed. To rerun the existing project please use --from_step vpl.create_bd
   VPL internal step status: fail
