// ============================================================
// Copyright 2024 by DaniÃ«l Cornelisse, All Rights Reserved.
// ============================================================

#pragma once

#if !PLATFORM_WIN32
#error D3D12 is only supported on windows!
#endif

#include <dxgi1_6.h>
#include <dxgidebug.h>
#include <d3d12.h>

#include "engine/rhi/rhi_api.h"

#include "d3d12_helpers.h"
#include "d3d12_buffer_arena.h"
#include "d3d12_descriptor_heap.h" 
#include "d3d12_constants.h"
#include "d3d12_upload.h"

enum { RhiMaxDescriptors  = 4096 };
enum { RhiMaxFrameLatency = 3 };

typedef enum d3d12_bindless_root_parameters_t
{
	D3d12BindlessRootParameter_32bitconstants = 0,
	D3d12BindlessRootParameter_pass_cbv       = 1,
	D3d12BindlessRootParameter_view_cbv       = 2,
} d3d12_bindless_root_parameters_t;

typedef struct rhi_command_list_t
{
	ID3D12GraphicsCommandList *d3d;

	rhi_buffer_t index_buffer;

	uint32_t render_target_count;
	rhi_texture_t render_targets[8];
	rhi_texture_t ds;
} rhi_command_list_t;

typedef struct d3d12_frame_state_t
{
	ID3D12CommandAllocator *direct_allocator;
	ID3D12CommandAllocator *copy_allocator;

	rhi_command_list_t direct_command_list;
	ID3D12GraphicsCommandList *copy_command_list;

	uint64_t fence_value;

	d3d12_buffer_arena_t upload_arena;
} d3d12_frame_state_t;

typedef struct rhi_state_d3d12_t
{
	bool initialized;
	bool debug_layer_enabled;
	bool gpu_based_validation_enabled;

	arena_t arena;

	uint64_t qpc_freq;

	IDXGIFactory6 *dxgi_factory;
	IDXGIAdapter1 *dxgi_adapter;
	ID3D12Device  *device;

	uint64_t     fence_value;
	ID3D12Fence *fence;
	HANDLE       fence_event;

	uint64_t     copy_fence_value;
	ID3D12Fence *copy_fence;

	ID3D12CommandQueue *direct_queue;
	ID3D12CommandQueue *copy_queue;

	d3d12_upload_ring_buffer_t upload_ring_buffer;

	d3d12_frame_state_t *frames[RhiMaxFrameLatency];
	uint32_t frame_latency;
	uint64_t frame_index;

	ID3D12RootSignature *rs_bindless;

	bool             timestamps_readback_is_mapped;
	uint32_t         max_timestamps_per_frame;
	uint32_t         timestamps_watermark; // TODO: This solution doesn't work
	ID3D12Resource  *timestamps_readback;
	ID3D12QueryHeap *timestamps_heap;

	d3d12_descriptor_heap_t cbv_srv_uav;
	d3d12_descriptor_heap_t rtv;
	d3d12_descriptor_heap_t dsv;

	d3d12_deferred_release_queue_t deferred_release_queue;

	pool_t windows;
	pool_t buffers;
	pool_t textures;
	pool_t psos;
} rhi_state_d3d12_t;

global rhi_state_d3d12_t g_rhi;

typedef struct rhi_init_params_d3d12_t
{
	rhi_init_params_t base;

	bool enable_debug_layer;
	bool enable_gpu_based_validation;
} rhi_init_params_d3d12_t;

typedef struct d3d12_window_t
{
	uint32_t w, h;
	uint32_t backbuffer_index;

	HWND hwnd;
	IDXGISwapChain4 *swap_chain;
	rhi_texture_t    frame_buffers[3];

	bool fullscreen;
	HANDLE frame_latency_waitable_object;
} d3d12_window_t;

// TODO: Deduplicate between buffer and texture?

typedef struct d3d12_buffer_t
{
	D3D12_RESOURCE_STATES state;

	rhi_resource_flags_t flags;

	ID3D12Resource *resources[RhiMaxFrameLatency];
	d3d12_descriptor_t srvs[RhiMaxFrameLatency];
	d3d12_descriptor_t uavs[RhiMaxFrameLatency];

	D3D12_GPU_VIRTUAL_ADDRESS gpu_address[RhiMaxFrameLatency];

	uint64_t size;

	struct
	{
		bool            pending;
		ID3D12Resource *src_buffer;
		size_t          src_offset;
		size_t          dst_offset;
		size_t          size;
	} upload;

	uint64_t upload_fence_value;
} d3d12_buffer_t;

typedef struct d3d12_texture_t
{
	D3D12_RESOURCE_STATES state;

	ID3D12Resource    *resource;
	d3d12_descriptor_t srv;
	d3d12_descriptor_t uav;
	d3d12_descriptor_t rtv;
	d3d12_descriptor_t dsv;

	uint64_t upload_fence_value;

	rhi_texture_desc_t desc;
} d3d12_texture_t;

typedef struct d3d12_pso_t
{
	ID3D12PipelineState *d3d;
} d3d12_pso_t;

typedef struct rhi_init_window_d3d12_params_t
{
	HWND hwnd;
	bool create_frame_latency_waitable_object;
} rhi_init_window_d3d12_params_t;

fn bool         rhi_init_d3d12(const rhi_init_params_d3d12_t *params);
fn rhi_window_t rhi_init_window_d3d12(const rhi_init_window_d3d12_params_t *params);
fn void         d3d12_flush_direct_command_queue(void);
