HEADER_LENGTH= 34 # in Bytes
PHIT_SIZE = 64 # Bytes
# While NetFPGA runs at 3 ns lets pick 4 ns for our design
PERIOD_CLK = 4 # ns (250 MHz)
# PERIOD_CLK = 3 # ns (333.33 MHz)
SWITCH_LATENCY = 171 # ns
PE_LATENCY = 8 # cycles
NUM_COL = 16
SIMD_DEGREE = 16
# NUM_EXPERIMENTS = 1000
# SWEEP_STEP = 500 # ns
